#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Nov 30 16:03:33 2019
# Process ID: 10768
# Current directory: C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent31364 C:\Users\japan\Desktop\CPU_BIG_PROJECT\cs-sub\cod19grp16\thinpad_top.xpr
# Log file: C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/vivado.log
# Journal file: C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/admin/CPUer/cod19grp16' since last save.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'pll_example_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'impl_1' not found
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.ip_user_files', nor could it be found using path 'C:/Users/admin/CPUer/cod19grp16/thinpad_top.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coprocessor0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/mmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:30]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v:6]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mmu
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/xsim.dir/tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Nov 30 16:30:52 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.3/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 83.371 ; gain = 1.180
INFO: [Common 17-206] Exiting Webtalk at Sat Nov 30 16:30:52 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 733.461 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500us
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):           3
WARNING: file C:/Users/admin/CPUer/cod19grp16/testcases/extdata.bin could not be opened
Failed to open ExtRAM init file
ExtRAM Init Size(words):           0
error in id: invalid inst!
invalid cp0 reg  x for read!
error in id: invalid inst!
invalid cp0 reg  0 for read!
invalid cp0 reg  0 for read!
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 744.535 ; gain = 11.074
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500us
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 744.535 ; gain = 11.074
open_wave_config {C:/Users/japan/Desktop/CPU_BIG_PROJECT/merge/cs-exc-merge/cod19grp16/sim-waves/arith.wcfg}
WARNING: Simulation object /tb/dut/mips0/cp_0/compare_o was not found in the design.
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 773.813 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):           3
WARNING: file C:/Users/admin/CPUer/cod19grp16/testcases/extdata.bin could not be opened
Failed to open ExtRAM init file
ExtRAM Init Size(words):           0
error in id: invalid inst!
invalid cp0 reg  x for read!
error in id: invalid inst!
invalid cp0 reg  0 for read!
invalid cp0 reg  0 for read!
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 773.813 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coprocessor0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
WARNING: [VRFC 10-3306] expected a system function, not system task '$display' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:139]
ERROR: [VRFC 10-1412] syntax error near ; [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:139]
WARNING: [VRFC 10-3306] expected a system function, not system task '$display' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:143]
ERROR: [VRFC 10-1412] syntax error near ; [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:143]
ERROR: [VRFC 10-554] default case should appear only once [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:236]
ERROR: [VRFC 10-554] default case should appear only once [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:465]
ERROR: [VRFC 10-2865] module 'id' ignored due to previous errors [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coprocessor0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/mmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:30]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mmu
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500us
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):           3
WARNING: file C:/Users/admin/CPUer/cod19grp16/testcases/extdata.bin could not be opened
Failed to open ExtRAM init file
ExtRAM Init Size(words):           0
error in id: invalid inst!
invalid cp0 reg  x for read!
error in id: invalid inst!
invalid cp0 reg  0 for read!
invalid cp0 reg  0 for read!
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 802.617 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500us
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 802.617 ; gain = 0.000
open_wave_config {C:/Users/japan/Desktop/CPU_BIG_PROJECT/merge/cs-exc-merge/cod19grp16/sim-waves/arith.wcfg}
WARNING: Simulation object /tb/dut/mips0/cp_0/compare_o was not found in the design.
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mmu
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):           3
WARNING: file C:/Users/admin/CPUer/cod19grp16/testcases/extdata.bin could not be opened
Failed to open ExtRAM init file
ExtRAM Init Size(words):           0
error in id: invalid inst!
invalid cp0 reg  x for read!
error in id: invalid inst!
invalid cp0 reg  0 for read!
invalid cp0 reg  0 for read!
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 802.617 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coprocessor0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/mmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:30]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mmu
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500us
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):           3
WARNING: file C:/Users/admin/CPUer/cod19grp16/testcases/extdata.bin could not be opened
Failed to open ExtRAM init file
ExtRAM Init Size(words):           0
error in id: invalid inst!
invalid cp0 reg  x for read!
error in id: invalid inst!
invalid cp0 reg  0 for read!
invalid cp0 reg  0 for read!
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 802.617 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500us
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 802.617 ; gain = 0.000
open_wave_config {C:/Users/japan/Desktop/CPU_BIG_PROJECT/merge/cs-exc-merge/cod19grp16/sim-waves/arith.wcfg}
WARNING: Simulation object /tb/dut/mips0/cp_0/compare_o was not found in the design.
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v:6]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mmu
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):           3
WARNING: file C:/Users/admin/CPUer/cod19grp16/testcases/extdata.bin could not be opened
Failed to open ExtRAM init file
ExtRAM Init Size(words):           0
error in id: invalid inst!
invalid cp0 reg  x for read!
error in id: invalid inst!
invalid cp0 reg  0 for read!
invalid cp0 reg  0 for read!
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 802.617 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coprocessor0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/mmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:30]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mmu
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500us
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):           3
WARNING: file C:/Users/admin/CPUer/cod19grp16/testcases/extdata.bin could not be opened
Failed to open ExtRAM init file
ExtRAM Init Size(words):           0
error in id: invalid inst!
invalid cp0 reg  x for read!
error in id: invalid inst!
invalid cp0 reg  0 for read!
invalid cp0 reg  0 for read!
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x00000018
invalid cp0 reg  0 for read!
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 802.617 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500us
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 802.617 ; gain = 0.000
open_wave_config {C:/Users/japan/Desktop/CPU_BIG_PROJECT/merge/cs-exc-merge/cod19grp16/sim-waves/arith.wcfg}
WARNING: Simulation object /tb/dut/mips0/cp_0/compare_o was not found in the design.
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mmu
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):           3
WARNING: file C:/Users/admin/CPUer/cod19grp16/testcases/extdata.bin could not be opened
Failed to open ExtRAM init file
ExtRAM Init Size(words):           0
error in id: invalid inst!
invalid cp0 reg  x for read!
error in id: invalid inst!
invalid cp0 reg  0 for read!
invalid cp0 reg  0 for read!
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x00000018
invalid cp0 reg  0 for read!
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 802.617 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mmu
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500us
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):           3
WARNING: file C:/Users/admin/CPUer/cod19grp16/testcases/extdata.bin could not be opened
Failed to open ExtRAM init file
ExtRAM Init Size(words):           0
error in id: invalid inst!
invalid cp0 reg  x for read!
error in id: invalid inst!
invalid cp0 reg  0 for read!
invalid cp0 reg  0 for read!
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x00000018
invalid cp0 reg  0 for read!
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 802.617 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500us
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 802.617 ; gain = 0.000
open_wave_config {C:/Users/japan/Desktop/CPU_BIG_PROJECT/merge/cs-exc-merge/cod19grp16/sim-waves/arith.wcfg}
WARNING: Simulation object /tb/dut/mips0/cp_0/compare_o was not found in the design.
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mmu
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):           3
WARNING: file C:/Users/admin/CPUer/cod19grp16/testcases/extdata.bin could not be opened
Failed to open ExtRAM init file
ExtRAM Init Size(words):           0
error in id: invalid inst!
invalid cp0 reg  x for read!
error in id: invalid inst!
invalid cp0 reg  0 for read!
invalid cp0 reg  0 for read!
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x00000018
invalid cp0 reg  0 for read!
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 802.617 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mmu
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500us
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):           3
WARNING: file C:/Users/admin/CPUer/cod19grp16/testcases/extdata.bin could not be opened
Failed to open ExtRAM init file
ExtRAM Init Size(words):           0
error in id: invalid inst!
invalid cp0 reg  x for read!
error in id: invalid inst!
invalid cp0 reg  0 for read!
invalid cp0 reg  0 for read!
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x00000018
invalid cp0 reg  0 for read!
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500us
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 802.617 ; gain = 0.000
open_wave_config {C:/Users/japan/Desktop/CPU_BIG_PROJECT/merge/cs-exc-merge/cod19grp16/sim-waves/arith.wcfg}
WARNING: Simulation object /tb/dut/mips0/cp_0/compare_o was not found in the design.
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mmu
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):           3
WARNING: file C:/Users/admin/CPUer/cod19grp16/testcases/extdata.bin could not be opened
Failed to open ExtRAM init file
ExtRAM Init Size(words):           0
error in id: invalid inst!
invalid cp0 reg  x for read!
error in id: invalid inst!
invalid cp0 reg  0 for read!
invalid cp0 reg  0 for read!
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x00000018
invalid cp0 reg  0 for read!
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 802.617 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mmu
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):           3
WARNING: file C:/Users/admin/CPUer/cod19grp16/testcases/extdata.bin could not be opened
Failed to open ExtRAM init file
ExtRAM Init Size(words):           0
error in id: invalid inst!
invalid cp0 reg  x for read!
error in id: invalid inst!
invalid cp0 reg  0 for read!
invalid cp0 reg  0 for read!
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x00000018
invalid cp0 reg  0 for read!
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 867.871 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 867.871 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mmu
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):           3
WARNING: file C:/Users/admin/CPUer/cod19grp16/testcases/extdata.bin could not be opened
Failed to open ExtRAM init file
ExtRAM Init Size(words):           0
error in id: invalid inst!
invalid cp0 reg  x for read!
error in id: invalid inst!
invalid cp0 reg  0 for read!
invalid cp0 reg  0 for read!
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x00000018
invalid cp0 reg  0 for read!
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 873.895 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 873.895 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mmu
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):           6
WARNING: file C:/Users/admin/CPUer/cod19grp16/testcases/extdata.bin could not be opened
Failed to open ExtRAM init file
ExtRAM Init Size(words):           0
error in id: invalid inst!
invalid cp0 reg  x for read!
error in id: invalid inst!
invalid cp0 reg  0 for read!
invalid cp0 reg  0 for read!
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x00000024
invalid cp0 reg  0 for read!
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 873.895 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 873.895 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mmu
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):           6
WARNING: file C:/Users/admin/CPUer/cod19grp16/testcases/extdata.bin could not be opened
Failed to open ExtRAM init file
ExtRAM Init Size(words):           0
error in id: invalid inst!
invalid cp0 reg  x for read!
error in id: invalid inst!
invalid cp0 reg  0 for read!
invalid cp0 reg  0 for read!
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x00000024
invalid cp0 reg  0 for read!
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 873.895 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mmu
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):           6
WARNING: file C:/Users/admin/CPUer/cod19grp16/testcases/extdata.bin could not be opened
Failed to open ExtRAM init file
ExtRAM Init Size(words):           0
error in id: invalid inst!
invalid cp0 reg  x for read!
error in id: invalid inst!
invalid cp0 reg  0 for read!
invalid cp0 reg  0 for read!
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x00000024
invalid cp0 reg  0 for read!
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 873.895 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 873.895 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coprocessor0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol opdata1_mult, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:104]
INFO: [VRFC 10-2458] undeclared symbol opdata2_mult, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:105]
INFO: [VRFC 10-2458] undeclared symbol hilo_temp, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:106]
ERROR: [VRFC 10-3805] use of undefined macro 'EXE_RES_MUL' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:273]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:273]
ERROR: [VRFC 10-2989] 'mulres' is not declared [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:192]
ERROR: [VRFC 10-2989] 'mulres' is not declared [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:195]
ERROR: [VRFC 10-2989] 'mulres' is not declared [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:197]
ERROR: [VRFC 10-2989] 'mulres' is not declared [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:200]
ERROR: [VRFC 10-2989] 'mulres' is not declared [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:273]
ERROR: [VRFC 10-554] default case should appear only once [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:279]
ERROR: [VRFC 10-2989] 'mulres' is not declared [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:309]
ERROR: [VRFC 10-2989] 'mulres' is not declared [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:310]
ERROR: [VRFC 10-2865] module 'ex' ignored due to previous errors [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coprocessor0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol opdata1_mult, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:104]
INFO: [VRFC 10-2458] undeclared symbol opdata2_mult, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:105]
INFO: [VRFC 10-2458] undeclared symbol hilo_temp, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:106]
ERROR: [VRFC 10-2989] 'mulres' is not declared [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:192]
ERROR: [VRFC 10-2989] 'mulres' is not declared [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:195]
ERROR: [VRFC 10-2989] 'mulres' is not declared [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:197]
ERROR: [VRFC 10-2989] 'mulres' is not declared [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:200]
ERROR: [VRFC 10-2989] 'mulres' is not declared [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:273]
ERROR: [VRFC 10-2989] 'mulres' is not declared [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:309]
ERROR: [VRFC 10-2989] 'mulres' is not declared [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:310]
ERROR: [VRFC 10-2865] module 'ex' ignored due to previous errors [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coprocessor0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol opdata1_mult, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:105]
INFO: [VRFC 10-2458] undeclared symbol opdata2_mult, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:106]
INFO: [VRFC 10-2458] undeclared symbol hilo_temp, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:107]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/mmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:30]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v:6]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <hilo_reg> not found while processing module instance <hilo_reg0> [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:586]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 886.191 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
add_files -norecurse C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/hilo.v
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coprocessor0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol opdata1_mult, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:105]
INFO: [VRFC 10-2458] undeclared symbol opdata2_mult, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:106]
INFO: [VRFC 10-2458] undeclared symbol hilo_temp, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:107]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/hilo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/mmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:30]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mmu
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 886.191 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500us
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):           3
WARNING: file C:/Users/admin/CPUer/cod19grp16/testcases/extdata.bin could not be opened
Failed to open ExtRAM init file
ExtRAM Init Size(words):           0
error in id: invalid inst!
invalid cp0 reg  x for read!
error in id: invalid inst!
invalid cp0 reg  0 for read!
invalid cp0 reg  0 for read!
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x00000018
invalid cp0 reg  0 for read!
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 886.191 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500us
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:26 . Memory (MB): peak = 886.191 ; gain = 0.000
open_wave_config {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/sim-waves/arith.wcfg}
WARNING: Simulation object /tb/dut/mips0/ex_inst_i was not found in the design.
WARNING: Simulation object /tb/dut/mips0/ctrl0/mem_stallreq_i was not found in the design.
WARNING: Simulation object /tb/dut/mips0/cp0_compare was not found in the design.
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coprocessor0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol opdata1_mult, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:105]
INFO: [VRFC 10-2458] undeclared symbol opdata2_mult, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:106]
INFO: [VRFC 10-2458] undeclared symbol hilo_temp, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:107]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/hilo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/mmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:30]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v:6]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mmu
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):           3
WARNING: file C:/Users/admin/CPUer/cod19grp16/testcases/extdata.bin could not be opened
Failed to open ExtRAM init file
ExtRAM Init Size(words):           0
error in id: invalid inst!
invalid cp0 reg  x for read!
error in id: invalid inst!
invalid cp0 reg  0 for read!
invalid cp0 reg  0 for read!
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x00000018
invalid cp0 reg  0 for read!
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 886.191 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coprocessor0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol opdata1_mult, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:105]
INFO: [VRFC 10-2458] undeclared symbol opdata2_mult, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:106]
INFO: [VRFC 10-2458] undeclared symbol hilo_temp, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:107]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/hilo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/mmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:30]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mmu
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):           3
WARNING: file C:/Users/admin/CPUer/cod19grp16/testcases/extdata.bin could not be opened
Failed to open ExtRAM init file
ExtRAM Init Size(words):           0
error in id: invalid inst!
invalid cp0 reg  x for read!
error in id: invalid inst!
invalid cp0 reg  0 for read!
invalid cp0 reg  0 for read!
error in id: invalid inst!
in here
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x00000018
invalid cp0 reg  0 for read!
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 916.707 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 916.707 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coprocessor0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol opdata1_mult, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:105]
INFO: [VRFC 10-2458] undeclared symbol opdata2_mult, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:106]
INFO: [VRFC 10-2458] undeclared symbol hilo_temp, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:107]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/hilo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/mmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:30]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v:6]
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mmu
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):           3
WARNING: file C:/Users/admin/CPUer/cod19grp16/testcases/extdata.bin could not be opened
Failed to open ExtRAM init file
ExtRAM Init Size(words):           0
error in id: invalid inst!
invalid cp0 reg  x for read!
error in id: invalid inst!
invalid cp0 reg  0 for read!
invalid cp0 reg  0 for read!
error in id: invalid inst!
in here
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x00000018
invalid cp0 reg  0 for read!
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 916.707 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 916.707 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coprocessor0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/hilo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/mmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:30]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mmu
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 916.707 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 916.707 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):           3
WARNING: file C:/Users/admin/CPUer/cod19grp16/testcases/extdata.bin could not be opened
Failed to open ExtRAM init file
ExtRAM Init Size(words):           0
error in id: invalid inst!
invalid cp0 reg  x for read!
error in id: invalid inst!
invalid cp0 reg  0 for read!
invalid cp0 reg  0 for read!
error in id: invalid inst!
in here
in here
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x00000018
invalid cp0 reg  0 for read!
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 916.707 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 916.707 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coprocessor0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/hilo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/mmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:30]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v:6]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mmu
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):           3
WARNING: file C:/Users/admin/CPUer/cod19grp16/testcases/extdata.bin could not be opened
Failed to open ExtRAM init file
ExtRAM Init Size(words):           0
error in id: invalid inst!
invalid cp0 reg  x for read!
error in id: invalid inst!
invalid cp0 reg  0 for read!
invalid cp0 reg  0 for read!
error in id: invalid inst!
in here
in here
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x00000018
invalid cp0 reg  0 for read!
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 921.168 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 921.168 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coprocessor0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/hilo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/mmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:30]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mmu
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):           5
WARNING: file C:/Users/admin/CPUer/cod19grp16/testcases/extdata.bin could not be opened
Failed to open ExtRAM init file
ExtRAM Init Size(words):           0
error in id: invalid inst!
invalid cp0 reg  x for read!
error in id: invalid inst!
invalid cp0 reg  0 for read!
invalid cp0 reg  0 for read!
error in id: invalid inst!
in here
in here
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x00000020
invalid cp0 reg  0 for read!
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 921.168 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 921.168 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coprocessor0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/hilo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/mmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:30]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v:6]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mmu
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):           6
WARNING: file C:/Users/admin/CPUer/cod19grp16/testcases/extdata.bin could not be opened
Failed to open ExtRAM init file
ExtRAM Init Size(words):           0
error in id: invalid inst!
invalid cp0 reg  x for read!
error in id: invalid inst!
invalid cp0 reg  0 for read!
invalid cp0 reg  0 for read!
in here
in here
error in id: invalid inst!
in here
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x00000024
invalid cp0 reg  0 for read!
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 921.168 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mmu
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):           6
WARNING: file C:/Users/admin/CPUer/cod19grp16/testcases/extdata.bin could not be opened
Failed to open ExtRAM init file
ExtRAM Init Size(words):           0
error in id: invalid inst!
invalid cp0 reg  x for read!
error in id: invalid inst!
invalid cp0 reg  0 for read!
invalid cp0 reg  0 for read!
in here
in here
error in id: invalid inst!
in here
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x00000024
invalid cp0 reg  0 for read!
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 921.168 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coprocessor0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/hilo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/mmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:30]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v:6]
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mmu
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):           6
WARNING: file C:/Users/admin/CPUer/cod19grp16/testcases/extdata.bin could not be opened
Failed to open ExtRAM init file
ExtRAM Init Size(words):           0
error in id: invalid inst!
invalid cp0 reg  x for read!
error in id: invalid inst!
invalid cp0 reg  0 for read!
invalid cp0 reg  0 for read!
in here
in here
error in id: invalid inst!
in here
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x00000024
invalid cp0 reg  0 for read!
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 921.168 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 921.168 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coprocessor0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/hilo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/mmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:30]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mmu
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):           6
WARNING: file C:/Users/admin/CPUer/cod19grp16/testcases/extdata.bin could not be opened
Failed to open ExtRAM init file
ExtRAM Init Size(words):           0
error in id: invalid inst!
invalid cp0 reg  x for read!
error in id: invalid inst!
invalid cp0 reg  0 for read!
invalid cp0 reg  0 for read!
in here
in here
error in id: invalid inst!
in here
write enable
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x00000024
invalid cp0 reg  0 for read!
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 921.168 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 921.168 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coprocessor0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/hilo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/mmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:30]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v:6]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mmu
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):           6
WARNING: file C:/Users/admin/CPUer/cod19grp16/testcases/extdata.bin could not be opened
Failed to open ExtRAM init file
ExtRAM Init Size(words):           0
error in id: invalid inst!
invalid cp0 reg  x for read!
error in id: invalid inst!
invalid cp0 reg  0 for read!
invalid cp0 reg  0 for read!
in here
in here
error in id: invalid inst!
in here
write enable
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x00000024
invalid cp0 reg  0 for read!
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 921.168 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 921.168 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coprocessor0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/hilo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/mmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:30]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mmu
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):           6
WARNING: file C:/Users/admin/CPUer/cod19grp16/testcases/extdata.bin could not be opened
Failed to open ExtRAM init file
ExtRAM Init Size(words):           0
error in id: invalid inst!
invalid cp0 reg  x for read!
error in id: invalid inst!
invalid cp0 reg  0 for read!
invalid cp0 reg  0 for read!
in here
in here
error in id: invalid inst!
in here
write enable
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x00000024
invalid cp0 reg  0 for read!
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 921.168 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 921.168 ; gain = 0.000
save_wave_config {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/sim-waves/arith.wcfg}
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mmu
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):           6
WARNING: file C:/Users/admin/CPUer/cod19grp16/testcases/extdata.bin could not be opened
Failed to open ExtRAM init file
ExtRAM Init Size(words):           0
error in id: invalid inst!
invalid cp0 reg  x for read!
error in id: invalid inst!
invalid cp0 reg  0 for read!
invalid cp0 reg  0 for read!
in here
in here
error in id: invalid inst!
in here
write enable
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x00000024
invalid cp0 reg  0 for read!
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 921.168 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mmu
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):           6
WARNING: file C:/Users/admin/CPUer/cod19grp16/testcases/extdata.bin could not be opened
Failed to open ExtRAM init file
ExtRAM Init Size(words):           0
error in id: invalid inst!
invalid cp0 reg  x for read!
error in id: invalid inst!
invalid cp0 reg  0 for read!
invalid cp0 reg  0 for read!
in here
in here
error in id: invalid inst!
in here
write enable
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x00000024
invalid cp0 reg  0 for read!
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 921.168 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 921.168 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coprocessor0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/hilo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/mmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:30]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v:6]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mmu
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):           6
WARNING: file C:/Users/admin/CPUer/cod19grp16/testcases/extdata.bin could not be opened
Failed to open ExtRAM init file
ExtRAM Init Size(words):           0
error in id: invalid inst!
invalid cp0 reg  x for read!
error in id: invalid inst!
invalid cp0 reg  0 for read!
invalid cp0 reg  0 for read!
in here
in here
error in id: invalid inst!
in here
write enable
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x00000024
invalid cp0 reg  0 for read!
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 927.387 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 927.387 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mmu
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):           7
WARNING: file C:/Users/admin/CPUer/cod19grp16/testcases/extdata.bin could not be opened
Failed to open ExtRAM init file
ExtRAM Init Size(words):           0
error in id: invalid inst!
invalid cp0 reg  x for read!
error in id: invalid inst!
invalid cp0 reg  0 for read!
invalid cp0 reg  0 for read!
in here
in here
in here
write enable
error in id: invalid inst!
write enable
write enable
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x00000028
invalid cp0 reg  0 for read!
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 927.387 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:26 . Memory (MB): peak = 927.387 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coprocessor0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/hilo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/mmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:30]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v:6]
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mmu
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):          67
WARNING: file C:/Users/admin/CPUer/cod19grp16/testcases/extdata.bin could not be opened
Failed to open ExtRAM init file
ExtRAM Init Size(words):           0
error in id: invalid inst!
invalid cp0 reg  x for read!
error in id: invalid inst!
invalid cp0 reg  0 for read!
invalid cp0 reg  0 for read!
id: syscall
id: syscall
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x00000110
invalid cp0 reg  0 for read!
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
invalid cp0 reg  0 for read!
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 929.285 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 929.285 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coprocessor0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
ERROR: [VRFC 10-3805] use of undefined macro 'EXE_MOVN_OP' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:225]
ERROR: [VRFC 10-1412] syntax error near begin [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:225]
ERROR: [VRFC 10-2790] Verilog 2000 keyword begin used in incorrect context [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:225]
ERROR: [VRFC 10-2989] 'moveres' is not declared [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:212]
ERROR: [VRFC 10-2989] 'moveres' is not declared [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:214]
ERROR: [VRFC 10-2989] 'moveres' is not declared [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:217]
ERROR: [VRFC 10-2989] 'moveres' is not declared [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:220]
ERROR: [VRFC 10-2865] module 'ex' ignored due to previous errors [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coprocessor0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/hilo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/mmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:30]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mmu
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):           7
WARNING: file C:/Users/admin/CPUer/cod19grp16/testcases/extdata.bin could not be opened
Failed to open ExtRAM init file
ExtRAM Init Size(words):           0
error in id: invalid inst!
invalid cp0 reg  x for read!
error in id: invalid inst!
invalid cp0 reg  0 for read!
invalid cp0 reg  0 for read!
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x00000028
invalid cp0 reg  0 for read!
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 929.285 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 929.285 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coprocessor0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/hilo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/mmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:30]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v:6]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mmu
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):          12
WARNING: file C:/Users/admin/CPUer/cod19grp16/testcases/extdata.bin could not be opened
Failed to open ExtRAM init file
ExtRAM Init Size(words):           0
error in id: invalid inst!
invalid cp0 reg  x for read!
error in id: invalid inst!
invalid cp0 reg  0 for read!
invalid cp0 reg  0 for read!
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x0000003c
invalid cp0 reg  0 for read!
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 929.285 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 929.285 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coprocessor0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/hilo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/mmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:30]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mmu
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):          12
WARNING: file C:/Users/admin/CPUer/cod19grp16/testcases/extdata.bin could not be opened
Failed to open ExtRAM init file
ExtRAM Init Size(words):           0
error in id: invalid inst!
invalid cp0 reg  x for read!
error in id: invalid inst!
invalid cp0 reg  0 for read!
invalid cp0 reg  0 for read!
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x0000003c
invalid cp0 reg  0 for read!
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 939.770 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 939.770 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coprocessor0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/hilo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/mmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:30]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v:6]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mmu
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):          12
WARNING: file C:/Users/admin/CPUer/cod19grp16/testcases/extdata.bin could not be opened
Failed to open ExtRAM init file
ExtRAM Init Size(words):           0
error in id: invalid inst!
invalid cp0 reg  x for read!
error in id: invalid inst!
invalid cp0 reg  0 for read!
invalid cp0 reg  0 for read!
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x0000003c
invalid cp0 reg  0 for read!
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 939.770 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 939.770 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coprocessor0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/hilo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/mmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:30]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mmu
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):          13
WARNING: file C:/Users/admin/CPUer/cod19grp16/testcases/extdata.bin could not be opened
Failed to open ExtRAM init file
ExtRAM Init Size(words):           0
error in id: invalid inst!
invalid cp0 reg  x for read!
error in id: invalid inst!
invalid cp0 reg  0 for read!
invalid cp0 reg  0 for read!
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x00000040
invalid cp0 reg  0 for read!
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 939.770 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mmu
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):          14
WARNING: file C:/Users/admin/CPUer/cod19grp16/testcases/extdata.bin could not be opened
Failed to open ExtRAM init file
ExtRAM Init Size(words):           0
error in id: invalid inst!
invalid cp0 reg  x for read!
error in id: invalid inst!
invalid cp0 reg  0 for read!
invalid cp0 reg  0 for read!
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x00000044
invalid cp0 reg  0 for read!
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 951.488 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 951.488 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-sub/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mmu
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):          14
WARNING: file C:/Users/admin/CPUer/cod19grp16/testcases/extdata.bin could not be opened
Failed to open ExtRAM init file
ExtRAM Init Size(words):           0
error in id: invalid inst!
invalid cp0 reg  x for read!
error in id: invalid inst!
invalid cp0 reg  0 for read!
invalid cp0 reg  0 for read!
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x00000044
invalid cp0 reg  0 for read!
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
clk!  pc new = 0x8000118c
error in id: invalid inst!
error in id: invalid inst!
error in id: invalid inst!
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 951.488 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 951.488 ; gain = 0.000
