<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8" /><link rel="stylesheet" type="text/css" href="insn.css" /><meta name="generator" content="iform.xsl" /><title>VRSRA -- AArch32</title></head><body><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="a32_encindex.html">A32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="t32_encindex.html">T32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h2 class="instruction-section">VRSRA</h2><p id="desc">
      <p class="aml">Vector Rounding Shift Right and Accumulate takes each element in a vector, right shifts them by an immediate value, and accumulates the rounded results into the destination vector.For truncated results, see <a class="armarm-xref" title="Reference to Armv8 ARM section">VSRA</a>.</p>
      <p class="aml">The operand and result elements must all be the same type, and can be any one of:</p>
      <ul>
        <li>8-bit, 16-bit, 32-bit, or 64-bit signed integers.</li>
        <li>8-bit, 16-bit, 32-bit, or 64-bit unsigned integers.</li>
      </ul>
      <p class="aml">Depending on settings in the <a class="armarm-xref" title="Reference to Armv8 ARM section">CPACR</a>, <a class="armarm-xref" title="Reference to Armv8 ARM section">NSACR</a>, and <a class="armarm-xref" title="Reference to Armv8 ARM section">HCPTR</a> registers, and the Security state and PE mode in which the instruction is executed, an attempt to execute the instruction might be <span class="arm-defined-word">undefined</span>, or trapped to Hyp mode. For more information see <a class="armarm-xref" title="Reference to Armv8 ARM section">Enabling Advanced SIMD and floating-point support</a>.</p>
    </p>
    <p class="desc">
      It has encodings from the following instruction sets:
       A32 (
      <a href="#a1">A1</a>
      )
       and 
       T32 (
      <a href="#t1">T1</a>
      )
      .
    </p>
    <h3 class="classheading"><a name="a1" id="a1"></a>A1</h3><p class="desc"></p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr">U</td><td class="lr">1</td><td class="lr">D</td><td colspan="6" class="lr">imm6</td><td colspan="4" class="lr">Vd</td><td class="l">0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">L</td><td class="lr">Q</td><td class="lr">M</td><td class="lr">1</td><td colspan="4" class="lr">Vm</td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">64-bit SIMD vector<span class="bitdiff"> (!(imm6 == 000xxx &amp;&amp; L == 0) &amp;&amp; Q == 0)</span></h4><p class="asm-code"><a name="VRSRA_A1_Q" id="VRSRA_A1_Q"></a>VRSRA{<a href="#c_1" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>}.<a href="#type" title="Data type for elements of vectors (field &quot;U&quot;) [S,U]">&lt;type&gt;</a><a href="#size" title="Data size for elements of vectors (field &quot;L:imm6&lt;5:3&gt;&quot;) [8,16,32,64]">&lt;size&gt;</a> {<a href="#dd" title="64-bit SIMD&amp;FP destination register (field &quot;D:Vd&quot;)">&lt;Dd&gt;</a>,} <a href="#dm" title="64-bit SIMD&amp;FP source register (field &quot;M:Vm&quot;)">&lt;Dm&gt;</a>, #<a href="#imm" title="Immediate value [1-{syntax{&lt;size&gt;}}] (field &quot;imm6&quot;)">&lt;imm&gt;</a></p></div><div class="encoding"><h4 class="encoding">128-bit SIMD vector<span class="bitdiff"> (!(imm6 == 000xxx &amp;&amp; L == 0) &amp;&amp; Q == 1)</span></h4><p class="asm-code"><a name="VRSRA_A1_D" id="VRSRA_A1_D"></a>VRSRA{<a href="#c_1" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>}.<a href="#type" title="Data type for elements of vectors (field &quot;U&quot;) [S,U]">&lt;type&gt;</a><a href="#size" title="Data size for elements of vectors (field &quot;L:imm6&lt;5:3&gt;&quot;) [8,16,32,64]">&lt;size&gt;</a> {<a href="#qd" title="128-bit SIMD&amp;FP destination register (field &quot;D:Vd&quot;)">&lt;Qd&gt;</a>,} <a href="#qm" title="128-bit SIMD&amp;FP source register (field &quot;M:Vm&quot;)">&lt;Qm&gt;</a>, #<a href="#imm" title="Immediate value [1-{syntax{&lt;size&gt;}}] (field &quot;imm6&quot;)">&lt;imm&gt;</a></p></div><p class="pseudocode">if (L:imm6) == '0000xxx' then SEE "Related encodings";
if Q == '1' &amp;&amp; (Vd&lt;0&gt; == '1' || Vm&lt;0&gt; == '1') then UNDEFINED;
case L:imm6 of
    when '0001xxx'  esize = 8;  elements = 8;  shift_amount = 16 - <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(imm6);
    when '001xxxx'  esize = 16;  elements = 4;  shift_amount = 32 - <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(imm6);
    when '01xxxxx'  esize = 32;  elements = 2;  shift_amount = 64 - <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(imm6);
    when '1xxxxxx'  esize = 64;  elements = 1;  shift_amount = 64 - <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(imm6);
unsigned = (U == '1');  d = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(D:Vd);  m = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(M:Vm);  regs = if Q == '0' then 1 else 2;</p>
    <h3 class="classheading"><a name="t1" id="t1"></a>T1</h3><p class="desc"></p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr">U</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">1</td><td class="lr">D</td><td colspan="6" class="lr">imm6</td><td colspan="4" class="lr">Vd</td><td class="l">0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">L</td><td class="lr">Q</td><td class="lr">M</td><td class="lr">1</td><td colspan="4" class="lr">Vm</td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">64-bit SIMD vector<span class="bitdiff"> (!(imm6 == 000xxx &amp;&amp; L == 0) &amp;&amp; Q == 0)</span></h4><p class="asm-code"><a name="VRSRA_T1_D" id="VRSRA_T1_D"></a>VRSRA{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>}.<a href="#type" title="Data type for elements of vectors (field &quot;U&quot;) [S,U]">&lt;type&gt;</a><a href="#size" title="Data size for elements of vectors (field &quot;L:imm6&lt;5:3&gt;&quot;) [8,16,32,64]">&lt;size&gt;</a> {<a href="#dd" title="64-bit SIMD&amp;FP destination register (field &quot;D:Vd&quot;)">&lt;Dd&gt;</a>,} <a href="#dm" title="64-bit SIMD&amp;FP source register (field &quot;M:Vm&quot;)">&lt;Dm&gt;</a>, #<a href="#imm" title="Immediate value [1-{syntax{&lt;size&gt;}}] (field &quot;imm6&quot;)">&lt;imm&gt;</a></p></div><div class="encoding"><h4 class="encoding">128-bit SIMD vector<span class="bitdiff"> (!(imm6 == 000xxx &amp;&amp; L == 0) &amp;&amp; Q == 1)</span></h4><p class="asm-code"><a name="VRSRA_T1_Q" id="VRSRA_T1_Q"></a>VRSRA{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>}.<a href="#type" title="Data type for elements of vectors (field &quot;U&quot;) [S,U]">&lt;type&gt;</a><a href="#size" title="Data size for elements of vectors (field &quot;L:imm6&lt;5:3&gt;&quot;) [8,16,32,64]">&lt;size&gt;</a> {<a href="#qd" title="128-bit SIMD&amp;FP destination register (field &quot;D:Vd&quot;)">&lt;Qd&gt;</a>,} <a href="#qm" title="128-bit SIMD&amp;FP source register (field &quot;M:Vm&quot;)">&lt;Qm&gt;</a>, #<a href="#imm" title="Immediate value [1-{syntax{&lt;size&gt;}}] (field &quot;imm6&quot;)">&lt;imm&gt;</a></p></div><p class="pseudocode">if (L:imm6) == '0000xxx' then SEE "Related encodings";
if Q == '1' &amp;&amp; (Vd&lt;0&gt; == '1' || Vm&lt;0&gt; == '1') then UNDEFINED;
case L:imm6 of
    when '0001xxx'  esize = 8;  elements = 8;  shift_amount = 16 - <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(imm6);
    when '001xxxx'  esize = 16;  elements = 4;  shift_amount = 32 - <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(imm6);
    when '01xxxxx'  esize = 32;  elements = 2;  shift_amount = 64 - <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(imm6);
    when '1xxxxxx'  esize = 64;  elements = 1;  shift_amount = 64 - <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(imm6);
unsigned = (U == '1');  d = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(D:Vd);  m = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(M:Vm);  regs = if Q == '0' then 1 else 2;</p>
  <p class="encoding-notes">
      <p class="aml">Related encodings: See <a class="armarm-xref" title="Reference to Armv8 ARM section">Advanced SIMD one register and modified immediate</a> for the T32 instruction set, or <a class="armarm-xref" title="Reference to Armv8 ARM section">Advanced SIMD one register and modified immediate</a> for the A32 instruction set.</p>
    </p><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;c&gt;</td><td><a name="c_1" id="c_1"></a>
        
          
          
          
        
        
          <p class="aml">For encoding A1: see <a class="armarm-xref" title="Reference to Armv8 ARM section">Standard assembler syntax fields</a>. This encoding must be unconditional.</p>
        
      </td></tr><tr><td></td><td><a name="c" id="c"></a>
        
          
          
          
        
        
          <p class="aml">For encoding T1: see <a class="armarm-xref" title="Reference to Armv8 ARM section">Standard assembler syntax fields</a>.</p>
        
      </td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;q&gt;</td><td><a name="q" id="q"></a>
        
          <p class="aml">See <a class="armarm-xref" title="Reference to Armv8 ARM section">Standard assembler syntax fields</a>.</p>
        
      </td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;type&gt;</td><td><a name="type" id="type"></a>
        Is the data type for the elements of the vectors, 
    encoded in 
    <q>U</q>:
      
        <table class="valuetable">
          
            <thead>
              <tr>
                <th class="bitfield">U</th>
                <th class="symbol">&lt;type&gt;</th>
              </tr>
            </thead>
            <tbody>
              <tr>
                <td class="bitfield">0</td>
                <td class="symbol">S</td>
              </tr>
              <tr>
                <td class="bitfield">1</td>
                <td class="symbol">U</td>
              </tr>
            </tbody>
          
        </table>
      </td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;size&gt;</td><td><a name="size" id="size"></a>
        Is the data size for the elements of the vectors, 
    encoded in 
    <q>L:imm6&lt;5:3&gt;</q>:
      
        <table class="valuetable">
          
            <thead>
              <tr>
                <th class="bitfield">L</th>
                <th class="bitfield">imm6&lt;5:3&gt;</th>
                <th class="symbol">&lt;size&gt;</th>
              </tr>
            </thead>
            <tbody>
              <tr>
                <td class="bitfield">0</td>
                <td class="bitfield">001</td>
                <td class="symbol">8</td>
              </tr>
              <tr>
                <td class="bitfield">0</td>
                <td class="bitfield">01x</td>
                <td class="symbol">16</td>
              </tr>
              <tr>
                <td class="bitfield">0</td>
                <td class="bitfield">1xx</td>
                <td class="symbol">32</td>
              </tr>
              <tr>
                <td class="bitfield">1</td>
                <td class="bitfield">xxx</td>
                <td class="symbol">64</td>
              </tr>
            </tbody>
          
        </table>
      </td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;Qd&gt;</td><td><a name="qd" id="qd"></a>
        
          <p class="aml">Is the 128-bit name of the SIMD&amp;FP destination register, encoded in the "D:Vd" field as &lt;Qd&gt;*2.</p>
        
      </td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;Qm&gt;</td><td><a name="qm" id="qm"></a>
        
          <p class="aml">Is the 128-bit name of the SIMD&amp;FP source register, encoded in the "M:Vm" field as &lt;Qm&gt;*2.</p>
        
      </td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;Dd&gt;</td><td><a name="dd" id="dd"></a>
        
          <p class="aml">Is the 64-bit name of the SIMD&amp;FP destination register, encoded in the "D:Vd" field.</p>
        
      </td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;Dm&gt;</td><td><a name="dm" id="dm"></a>
        
          <p class="aml">Is the 64-bit name of the SIMD&amp;FP source register, encoded in the "M:Vm" field.</p>
        
      </td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;imm&gt;</td><td><a name="imm" id="imm"></a>
        
          <p class="aml">Is an immediate value, in the range 1 to &lt;size&gt;, encoded in the "imm6" field as &lt;size&gt; - &lt;imm&gt;.</p>
        
      </td></tr></table></div><p class="syntax-notes"></p>
    <div class="ps" psname="commonps"><a name="commonps" id="commonps"></a><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode">if <a href="shared_pseudocode.html#impl-aarch32.ConditionPassed.0" title="function: boolean ConditionPassed()">ConditionPassed</a>() then
    EncodingSpecificOperations();  <a href="shared_pseudocode.html#impl-aarch32.CheckAdvSIMDEnabled.0" title="function: CheckAdvSIMDEnabled()">CheckAdvSIMDEnabled</a>();
    round_const = 1 &lt;&lt; (shift_amount - 1);
    for r = 0 to regs-1
        for e = 0 to elements-1
            result = (<a href="shared_pseudocode.html#impl-shared.Int.2" title="function: integer Int(bits(N) x, boolean unsigned)">Int</a>(<a href="shared_pseudocode.html#impl-shared.Elem.read.3" title="accessor: bits(size) Elem[bits(N) vector, integer e, integer size]">Elem</a>[<a href="shared_pseudocode.html#impl-aarch32.D.read.1" title="accessor: bits(64) D[integer n]">D</a>[m+r],e,esize], unsigned) + round_const) &gt;&gt; shift_amount;
            <a href="shared_pseudocode.html#impl-shared.Elem.write.3" title="accessor: Elem[bits(N) &amp;vector, integer e, integer size] = bits(size) value">Elem</a>[<a href="shared_pseudocode.html#impl-aarch32.D.write.1" title="accessor: D[integer n] = bits(64) value">D</a>[d+r],e,esize] = <a href="shared_pseudocode.html#impl-shared.Elem.read.3" title="accessor: bits(size) Elem[bits(N) vector, integer e, integer size]">Elem</a>[<a href="shared_pseudocode.html#impl-aarch32.D.read.1" title="accessor: bits(64) D[integer n]">D</a>[d+r],e,esize] + result;</p>
    </div>
  <h3>Operational information</h3>
    <p class="aml">If CPSR.DIT is 1 and this instruction passes its condition execution check:</p>
    <ul>
      <li>The execution time of this instruction is independent of:<ul><li>The values of the data supplied in any of its registers.</li><li>The values of the NZCV flags.</li></ul></li>
      <li>The response of this instruction to asynchronous exceptions does not vary based on:<ul><li>The values of the data supplied in any of its registers.</li><li>The values of the NZCV flags.</li></ul></li>
    </ul>
  <hr /><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="a32_encindex.html">A32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="t32_encindex.html">T32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      Internal version only: isa v00_88, pseudocode v85-xml-00bet9_rc1_1
      ; Build timestamp: 2018-12-12T12:33
    </p><p class="copyconf">
      Copyright © 2010-2018 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p></body></html>
