
Box_3.0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000033d0  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000248  08003490  08003490  00013490  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080036d8  080036d8  000136d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080036e0  080036e0  000136e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  080036e4  080036e4  000136e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000004  20000000  080036e8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000850  20000004  080036ec  00020004  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20000854  080036ec  00020854  2**0
                  ALLOC
  9 .ARM.attributes 00000028  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001de76  00000000  00000000  0002002c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00002fae  00000000  00000000  0003dea2  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000c873  00000000  00000000  00040e50  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00001048  00000000  00000000  0004d6c8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00001420  00000000  00000000  0004e710  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   00008ec2  00000000  00000000  0004fb30  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00006293  00000000  00000000  000589f2  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  0005ec85  2**0
                  CONTENTS, READONLY
 18 .debug_frame  0000351c  00000000  00000000  0005ed04  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000004 	.word	0x20000004
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08003478 	.word	0x08003478

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000008 	.word	0x20000008
 8000104:	08003478 	.word	0x08003478

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_uqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5c09      	ldrb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			; (mov r8, r8)

0800012c <__gnu_thumb1_case_shi>:
 800012c:	b403      	push	{r0, r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0040      	lsls	r0, r0, #1
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	5e09      	ldrsh	r1, [r1, r0]
 8000138:	0049      	lsls	r1, r1, #1
 800013a:	448e      	add	lr, r1
 800013c:	bc03      	pop	{r0, r1}
 800013e:	4770      	bx	lr

08000140 <__udivsi3>:
 8000140:	2200      	movs	r2, #0
 8000142:	0843      	lsrs	r3, r0, #1
 8000144:	428b      	cmp	r3, r1
 8000146:	d374      	bcc.n	8000232 <__udivsi3+0xf2>
 8000148:	0903      	lsrs	r3, r0, #4
 800014a:	428b      	cmp	r3, r1
 800014c:	d35f      	bcc.n	800020e <__udivsi3+0xce>
 800014e:	0a03      	lsrs	r3, r0, #8
 8000150:	428b      	cmp	r3, r1
 8000152:	d344      	bcc.n	80001de <__udivsi3+0x9e>
 8000154:	0b03      	lsrs	r3, r0, #12
 8000156:	428b      	cmp	r3, r1
 8000158:	d328      	bcc.n	80001ac <__udivsi3+0x6c>
 800015a:	0c03      	lsrs	r3, r0, #16
 800015c:	428b      	cmp	r3, r1
 800015e:	d30d      	bcc.n	800017c <__udivsi3+0x3c>
 8000160:	22ff      	movs	r2, #255	; 0xff
 8000162:	0209      	lsls	r1, r1, #8
 8000164:	ba12      	rev	r2, r2
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d302      	bcc.n	8000172 <__udivsi3+0x32>
 800016c:	1212      	asrs	r2, r2, #8
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	d065      	beq.n	800023e <__udivsi3+0xfe>
 8000172:	0b03      	lsrs	r3, r0, #12
 8000174:	428b      	cmp	r3, r1
 8000176:	d319      	bcc.n	80001ac <__udivsi3+0x6c>
 8000178:	e000      	b.n	800017c <__udivsi3+0x3c>
 800017a:	0a09      	lsrs	r1, r1, #8
 800017c:	0bc3      	lsrs	r3, r0, #15
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x46>
 8000182:	03cb      	lsls	r3, r1, #15
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b83      	lsrs	r3, r0, #14
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x52>
 800018e:	038b      	lsls	r3, r1, #14
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b43      	lsrs	r3, r0, #13
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x5e>
 800019a:	034b      	lsls	r3, r1, #13
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b03      	lsrs	r3, r0, #12
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x6a>
 80001a6:	030b      	lsls	r3, r1, #12
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0ac3      	lsrs	r3, r0, #11
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x76>
 80001b2:	02cb      	lsls	r3, r1, #11
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a83      	lsrs	r3, r0, #10
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x82>
 80001be:	028b      	lsls	r3, r1, #10
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a43      	lsrs	r3, r0, #9
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x8e>
 80001ca:	024b      	lsls	r3, r1, #9
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a03      	lsrs	r3, r0, #8
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x9a>
 80001d6:	020b      	lsls	r3, r1, #8
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	d2cd      	bcs.n	800017a <__udivsi3+0x3a>
 80001de:	09c3      	lsrs	r3, r0, #7
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xa8>
 80001e4:	01cb      	lsls	r3, r1, #7
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0983      	lsrs	r3, r0, #6
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xb4>
 80001f0:	018b      	lsls	r3, r1, #6
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0943      	lsrs	r3, r0, #5
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xc0>
 80001fc:	014b      	lsls	r3, r1, #5
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0903      	lsrs	r3, r0, #4
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xcc>
 8000208:	010b      	lsls	r3, r1, #4
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	08c3      	lsrs	r3, r0, #3
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xd8>
 8000214:	00cb      	lsls	r3, r1, #3
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0883      	lsrs	r3, r0, #2
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xe4>
 8000220:	008b      	lsls	r3, r1, #2
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0843      	lsrs	r3, r0, #1
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xf0>
 800022c:	004b      	lsls	r3, r1, #1
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	1a41      	subs	r1, r0, r1
 8000234:	d200      	bcs.n	8000238 <__udivsi3+0xf8>
 8000236:	4601      	mov	r1, r0
 8000238:	4152      	adcs	r2, r2
 800023a:	4610      	mov	r0, r2
 800023c:	4770      	bx	lr
 800023e:	e7ff      	b.n	8000240 <__udivsi3+0x100>
 8000240:	b501      	push	{r0, lr}
 8000242:	2000      	movs	r0, #0
 8000244:	f000 f806 	bl	8000254 <__aeabi_idiv0>
 8000248:	bd02      	pop	{r1, pc}
 800024a:	46c0      	nop			; (mov r8, r8)

0800024c <__aeabi_uidivmod>:
 800024c:	2900      	cmp	r1, #0
 800024e:	d0f7      	beq.n	8000240 <__udivsi3+0x100>
 8000250:	e776      	b.n	8000140 <__udivsi3>
 8000252:	4770      	bx	lr

08000254 <__aeabi_idiv0>:
 8000254:	4770      	bx	lr
 8000256:	46c0      	nop			; (mov r8, r8)

08000258 <__aeabi_uldivmod>:
 8000258:	2b00      	cmp	r3, #0
 800025a:	d111      	bne.n	8000280 <__aeabi_uldivmod+0x28>
 800025c:	2a00      	cmp	r2, #0
 800025e:	d10f      	bne.n	8000280 <__aeabi_uldivmod+0x28>
 8000260:	2900      	cmp	r1, #0
 8000262:	d100      	bne.n	8000266 <__aeabi_uldivmod+0xe>
 8000264:	2800      	cmp	r0, #0
 8000266:	d002      	beq.n	800026e <__aeabi_uldivmod+0x16>
 8000268:	2100      	movs	r1, #0
 800026a:	43c9      	mvns	r1, r1
 800026c:	1c08      	adds	r0, r1, #0
 800026e:	b407      	push	{r0, r1, r2}
 8000270:	4802      	ldr	r0, [pc, #8]	; (800027c <__aeabi_uldivmod+0x24>)
 8000272:	a102      	add	r1, pc, #8	; (adr r1, 800027c <__aeabi_uldivmod+0x24>)
 8000274:	1840      	adds	r0, r0, r1
 8000276:	9002      	str	r0, [sp, #8]
 8000278:	bd03      	pop	{r0, r1, pc}
 800027a:	46c0      	nop			; (mov r8, r8)
 800027c:	ffffffd9 	.word	0xffffffd9
 8000280:	b403      	push	{r0, r1}
 8000282:	4668      	mov	r0, sp
 8000284:	b501      	push	{r0, lr}
 8000286:	9802      	ldr	r0, [sp, #8]
 8000288:	f000 f806 	bl	8000298 <__udivmoddi4>
 800028c:	9b01      	ldr	r3, [sp, #4]
 800028e:	469e      	mov	lr, r3
 8000290:	b002      	add	sp, #8
 8000292:	bc0c      	pop	{r2, r3}
 8000294:	4770      	bx	lr
 8000296:	46c0      	nop			; (mov r8, r8)

08000298 <__udivmoddi4>:
 8000298:	b5f0      	push	{r4, r5, r6, r7, lr}
 800029a:	4657      	mov	r7, sl
 800029c:	464e      	mov	r6, r9
 800029e:	4645      	mov	r5, r8
 80002a0:	46de      	mov	lr, fp
 80002a2:	b5e0      	push	{r5, r6, r7, lr}
 80002a4:	0004      	movs	r4, r0
 80002a6:	b083      	sub	sp, #12
 80002a8:	000d      	movs	r5, r1
 80002aa:	4692      	mov	sl, r2
 80002ac:	4699      	mov	r9, r3
 80002ae:	428b      	cmp	r3, r1
 80002b0:	d82f      	bhi.n	8000312 <__udivmoddi4+0x7a>
 80002b2:	d02c      	beq.n	800030e <__udivmoddi4+0x76>
 80002b4:	4649      	mov	r1, r9
 80002b6:	4650      	mov	r0, sl
 80002b8:	f000 f8cc 	bl	8000454 <__clzdi2>
 80002bc:	0029      	movs	r1, r5
 80002be:	0006      	movs	r6, r0
 80002c0:	0020      	movs	r0, r4
 80002c2:	f000 f8c7 	bl	8000454 <__clzdi2>
 80002c6:	1a33      	subs	r3, r6, r0
 80002c8:	4698      	mov	r8, r3
 80002ca:	3b20      	subs	r3, #32
 80002cc:	469b      	mov	fp, r3
 80002ce:	d500      	bpl.n	80002d2 <__udivmoddi4+0x3a>
 80002d0:	e074      	b.n	80003bc <__udivmoddi4+0x124>
 80002d2:	4653      	mov	r3, sl
 80002d4:	465a      	mov	r2, fp
 80002d6:	4093      	lsls	r3, r2
 80002d8:	001f      	movs	r7, r3
 80002da:	4653      	mov	r3, sl
 80002dc:	4642      	mov	r2, r8
 80002de:	4093      	lsls	r3, r2
 80002e0:	001e      	movs	r6, r3
 80002e2:	42af      	cmp	r7, r5
 80002e4:	d829      	bhi.n	800033a <__udivmoddi4+0xa2>
 80002e6:	d026      	beq.n	8000336 <__udivmoddi4+0x9e>
 80002e8:	465b      	mov	r3, fp
 80002ea:	1ba4      	subs	r4, r4, r6
 80002ec:	41bd      	sbcs	r5, r7
 80002ee:	2b00      	cmp	r3, #0
 80002f0:	da00      	bge.n	80002f4 <__udivmoddi4+0x5c>
 80002f2:	e079      	b.n	80003e8 <__udivmoddi4+0x150>
 80002f4:	2200      	movs	r2, #0
 80002f6:	2300      	movs	r3, #0
 80002f8:	9200      	str	r2, [sp, #0]
 80002fa:	9301      	str	r3, [sp, #4]
 80002fc:	2301      	movs	r3, #1
 80002fe:	465a      	mov	r2, fp
 8000300:	4093      	lsls	r3, r2
 8000302:	9301      	str	r3, [sp, #4]
 8000304:	2301      	movs	r3, #1
 8000306:	4642      	mov	r2, r8
 8000308:	4093      	lsls	r3, r2
 800030a:	9300      	str	r3, [sp, #0]
 800030c:	e019      	b.n	8000342 <__udivmoddi4+0xaa>
 800030e:	4282      	cmp	r2, r0
 8000310:	d9d0      	bls.n	80002b4 <__udivmoddi4+0x1c>
 8000312:	2200      	movs	r2, #0
 8000314:	2300      	movs	r3, #0
 8000316:	9200      	str	r2, [sp, #0]
 8000318:	9301      	str	r3, [sp, #4]
 800031a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800031c:	2b00      	cmp	r3, #0
 800031e:	d001      	beq.n	8000324 <__udivmoddi4+0x8c>
 8000320:	601c      	str	r4, [r3, #0]
 8000322:	605d      	str	r5, [r3, #4]
 8000324:	9800      	ldr	r0, [sp, #0]
 8000326:	9901      	ldr	r1, [sp, #4]
 8000328:	b003      	add	sp, #12
 800032a:	bc3c      	pop	{r2, r3, r4, r5}
 800032c:	4690      	mov	r8, r2
 800032e:	4699      	mov	r9, r3
 8000330:	46a2      	mov	sl, r4
 8000332:	46ab      	mov	fp, r5
 8000334:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000336:	42a3      	cmp	r3, r4
 8000338:	d9d6      	bls.n	80002e8 <__udivmoddi4+0x50>
 800033a:	2200      	movs	r2, #0
 800033c:	2300      	movs	r3, #0
 800033e:	9200      	str	r2, [sp, #0]
 8000340:	9301      	str	r3, [sp, #4]
 8000342:	4643      	mov	r3, r8
 8000344:	2b00      	cmp	r3, #0
 8000346:	d0e8      	beq.n	800031a <__udivmoddi4+0x82>
 8000348:	07fb      	lsls	r3, r7, #31
 800034a:	0872      	lsrs	r2, r6, #1
 800034c:	431a      	orrs	r2, r3
 800034e:	4646      	mov	r6, r8
 8000350:	087b      	lsrs	r3, r7, #1
 8000352:	e00e      	b.n	8000372 <__udivmoddi4+0xda>
 8000354:	42ab      	cmp	r3, r5
 8000356:	d101      	bne.n	800035c <__udivmoddi4+0xc4>
 8000358:	42a2      	cmp	r2, r4
 800035a:	d80c      	bhi.n	8000376 <__udivmoddi4+0xde>
 800035c:	1aa4      	subs	r4, r4, r2
 800035e:	419d      	sbcs	r5, r3
 8000360:	2001      	movs	r0, #1
 8000362:	1924      	adds	r4, r4, r4
 8000364:	416d      	adcs	r5, r5
 8000366:	2100      	movs	r1, #0
 8000368:	3e01      	subs	r6, #1
 800036a:	1824      	adds	r4, r4, r0
 800036c:	414d      	adcs	r5, r1
 800036e:	2e00      	cmp	r6, #0
 8000370:	d006      	beq.n	8000380 <__udivmoddi4+0xe8>
 8000372:	42ab      	cmp	r3, r5
 8000374:	d9ee      	bls.n	8000354 <__udivmoddi4+0xbc>
 8000376:	3e01      	subs	r6, #1
 8000378:	1924      	adds	r4, r4, r4
 800037a:	416d      	adcs	r5, r5
 800037c:	2e00      	cmp	r6, #0
 800037e:	d1f8      	bne.n	8000372 <__udivmoddi4+0xda>
 8000380:	465b      	mov	r3, fp
 8000382:	9800      	ldr	r0, [sp, #0]
 8000384:	9901      	ldr	r1, [sp, #4]
 8000386:	1900      	adds	r0, r0, r4
 8000388:	4169      	adcs	r1, r5
 800038a:	2b00      	cmp	r3, #0
 800038c:	db22      	blt.n	80003d4 <__udivmoddi4+0x13c>
 800038e:	002b      	movs	r3, r5
 8000390:	465a      	mov	r2, fp
 8000392:	40d3      	lsrs	r3, r2
 8000394:	002a      	movs	r2, r5
 8000396:	4644      	mov	r4, r8
 8000398:	40e2      	lsrs	r2, r4
 800039a:	001c      	movs	r4, r3
 800039c:	465b      	mov	r3, fp
 800039e:	0015      	movs	r5, r2
 80003a0:	2b00      	cmp	r3, #0
 80003a2:	db2c      	blt.n	80003fe <__udivmoddi4+0x166>
 80003a4:	0026      	movs	r6, r4
 80003a6:	409e      	lsls	r6, r3
 80003a8:	0033      	movs	r3, r6
 80003aa:	0026      	movs	r6, r4
 80003ac:	4647      	mov	r7, r8
 80003ae:	40be      	lsls	r6, r7
 80003b0:	0032      	movs	r2, r6
 80003b2:	1a80      	subs	r0, r0, r2
 80003b4:	4199      	sbcs	r1, r3
 80003b6:	9000      	str	r0, [sp, #0]
 80003b8:	9101      	str	r1, [sp, #4]
 80003ba:	e7ae      	b.n	800031a <__udivmoddi4+0x82>
 80003bc:	4642      	mov	r2, r8
 80003be:	2320      	movs	r3, #32
 80003c0:	1a9b      	subs	r3, r3, r2
 80003c2:	4652      	mov	r2, sl
 80003c4:	40da      	lsrs	r2, r3
 80003c6:	4641      	mov	r1, r8
 80003c8:	0013      	movs	r3, r2
 80003ca:	464a      	mov	r2, r9
 80003cc:	408a      	lsls	r2, r1
 80003ce:	0017      	movs	r7, r2
 80003d0:	431f      	orrs	r7, r3
 80003d2:	e782      	b.n	80002da <__udivmoddi4+0x42>
 80003d4:	4642      	mov	r2, r8
 80003d6:	2320      	movs	r3, #32
 80003d8:	1a9b      	subs	r3, r3, r2
 80003da:	002a      	movs	r2, r5
 80003dc:	4646      	mov	r6, r8
 80003de:	409a      	lsls	r2, r3
 80003e0:	0023      	movs	r3, r4
 80003e2:	40f3      	lsrs	r3, r6
 80003e4:	4313      	orrs	r3, r2
 80003e6:	e7d5      	b.n	8000394 <__udivmoddi4+0xfc>
 80003e8:	4642      	mov	r2, r8
 80003ea:	2320      	movs	r3, #32
 80003ec:	2100      	movs	r1, #0
 80003ee:	1a9b      	subs	r3, r3, r2
 80003f0:	2200      	movs	r2, #0
 80003f2:	9100      	str	r1, [sp, #0]
 80003f4:	9201      	str	r2, [sp, #4]
 80003f6:	2201      	movs	r2, #1
 80003f8:	40da      	lsrs	r2, r3
 80003fa:	9201      	str	r2, [sp, #4]
 80003fc:	e782      	b.n	8000304 <__udivmoddi4+0x6c>
 80003fe:	4642      	mov	r2, r8
 8000400:	2320      	movs	r3, #32
 8000402:	0026      	movs	r6, r4
 8000404:	1a9b      	subs	r3, r3, r2
 8000406:	40de      	lsrs	r6, r3
 8000408:	002f      	movs	r7, r5
 800040a:	46b4      	mov	ip, r6
 800040c:	4097      	lsls	r7, r2
 800040e:	4666      	mov	r6, ip
 8000410:	003b      	movs	r3, r7
 8000412:	4333      	orrs	r3, r6
 8000414:	e7c9      	b.n	80003aa <__udivmoddi4+0x112>
 8000416:	46c0      	nop			; (mov r8, r8)

08000418 <__clzsi2>:
 8000418:	211c      	movs	r1, #28
 800041a:	2301      	movs	r3, #1
 800041c:	041b      	lsls	r3, r3, #16
 800041e:	4298      	cmp	r0, r3
 8000420:	d301      	bcc.n	8000426 <__clzsi2+0xe>
 8000422:	0c00      	lsrs	r0, r0, #16
 8000424:	3910      	subs	r1, #16
 8000426:	0a1b      	lsrs	r3, r3, #8
 8000428:	4298      	cmp	r0, r3
 800042a:	d301      	bcc.n	8000430 <__clzsi2+0x18>
 800042c:	0a00      	lsrs	r0, r0, #8
 800042e:	3908      	subs	r1, #8
 8000430:	091b      	lsrs	r3, r3, #4
 8000432:	4298      	cmp	r0, r3
 8000434:	d301      	bcc.n	800043a <__clzsi2+0x22>
 8000436:	0900      	lsrs	r0, r0, #4
 8000438:	3904      	subs	r1, #4
 800043a:	a202      	add	r2, pc, #8	; (adr r2, 8000444 <__clzsi2+0x2c>)
 800043c:	5c10      	ldrb	r0, [r2, r0]
 800043e:	1840      	adds	r0, r0, r1
 8000440:	4770      	bx	lr
 8000442:	46c0      	nop			; (mov r8, r8)
 8000444:	02020304 	.word	0x02020304
 8000448:	01010101 	.word	0x01010101
	...

08000454 <__clzdi2>:
 8000454:	b510      	push	{r4, lr}
 8000456:	2900      	cmp	r1, #0
 8000458:	d103      	bne.n	8000462 <__clzdi2+0xe>
 800045a:	f7ff ffdd 	bl	8000418 <__clzsi2>
 800045e:	3020      	adds	r0, #32
 8000460:	e002      	b.n	8000468 <__clzdi2+0x14>
 8000462:	1c08      	adds	r0, r1, #0
 8000464:	f7ff ffd8 	bl	8000418 <__clzsi2>
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			; (mov r8, r8)

0800046c <HAL_InitTick>:
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  HAL_StatusTypeDef  status = HAL_OK;

  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 800046c:	21fa      	movs	r1, #250	; 0xfa
 800046e:	4b0a      	ldr	r3, [pc, #40]	; (8000498 <HAL_InitTick+0x2c>)
{
 8000470:	b570      	push	{r4, r5, r6, lr}
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 8000472:	0089      	lsls	r1, r1, #2
{
 8000474:	0005      	movs	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 8000476:	6818      	ldr	r0, [r3, #0]
 8000478:	f7ff fe62 	bl	8000140 <__udivsi3>
 800047c:	f000 fcb4 	bl	8000de8 <HAL_SYSTICK_Config>
 8000480:	0004      	movs	r4, r0
  {
    status = HAL_ERROR;
 8000482:	2001      	movs	r0, #1
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 8000484:	2c00      	cmp	r4, #0
 8000486:	d105      	bne.n	8000494 <HAL_InitTick+0x28>
  }
  else
  {
    /*Configure the SysTick IRQ priority */
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0);
 8000488:	3802      	subs	r0, #2
 800048a:	0022      	movs	r2, r4
 800048c:	0029      	movs	r1, r5
 800048e:	f000 fc5f 	bl	8000d50 <HAL_NVIC_SetPriority>
 8000492:	0020      	movs	r0, r4
  }

  /* Return function status */
  return status;
}
 8000494:	bd70      	pop	{r4, r5, r6, pc}
 8000496:	46c0      	nop			; (mov r8, r8)
 8000498:	20000000 	.word	0x20000000

0800049c <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800049c:	2302      	movs	r3, #2
 800049e:	4a08      	ldr	r2, [pc, #32]	; (80004c0 <HAL_Init+0x24>)
{
 80004a0:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80004a2:	6811      	ldr	r1, [r2, #0]
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80004a4:	2000      	movs	r0, #0
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80004a6:	430b      	orrs	r3, r1
 80004a8:	6013      	str	r3, [r2, #0]
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80004aa:	f7ff ffdf 	bl	800046c <HAL_InitTick>
 80004ae:	1e04      	subs	r4, r0, #0
 80004b0:	d103      	bne.n	80004ba <HAL_Init+0x1e>
    HAL_MspInit();
 80004b2:	f002 fdc5 	bl	8003040 <HAL_MspInit>
}
 80004b6:	0020      	movs	r0, r4
 80004b8:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 80004ba:	2401      	movs	r4, #1
 80004bc:	e7fb      	b.n	80004b6 <HAL_Init+0x1a>
 80004be:	46c0      	nop			; (mov r8, r8)
 80004c0:	40022000 	.word	0x40022000

080004c4 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 80004c4:	4a02      	ldr	r2, [pc, #8]	; (80004d0 <HAL_IncTick+0xc>)
 80004c6:	6813      	ldr	r3, [r2, #0]
 80004c8:	3301      	adds	r3, #1
 80004ca:	6013      	str	r3, [r2, #0]
}
 80004cc:	4770      	bx	lr
 80004ce:	46c0      	nop			; (mov r8, r8)
 80004d0:	20000020 	.word	0x20000020

080004d4 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80004d4:	4b01      	ldr	r3, [pc, #4]	; (80004dc <HAL_GetTick+0x8>)
 80004d6:	6818      	ldr	r0, [r3, #0]
}
 80004d8:	4770      	bx	lr
 80004da:	46c0      	nop			; (mov r8, r8)
 80004dc:	20000020 	.word	0x20000020

080004e0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80004e0:	b570      	push	{r4, r5, r6, lr}
 80004e2:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80004e4:	f7ff fff6 	bl	80004d4 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
  {
    wait++;
 80004e8:	1c63      	adds	r3, r4, #1
 80004ea:	1e5a      	subs	r2, r3, #1
 80004ec:	4193      	sbcs	r3, r2
  uint32_t tickstart = HAL_GetTick();
 80004ee:	0005      	movs	r5, r0
    wait++;
 80004f0:	18e4      	adds	r4, r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 80004f2:	f7ff ffef 	bl	80004d4 <HAL_GetTick>
 80004f6:	1b40      	subs	r0, r0, r5
 80004f8:	4284      	cmp	r4, r0
 80004fa:	d8fa      	bhi.n	80004f2 <HAL_Delay+0x12>
  {
  }
}
 80004fc:	bd70      	pop	{r4, r5, r6, pc}
	...

08000500 <ADC_DelayMicroSecond>:
  * @retval None
  */
static void ADC_DelayMicroSecond(uint32_t microSecond)
{
  /* Compute number of CPU cycles to wait for */
  __IO uint32_t waitLoopIndex = (microSecond * (SystemCoreClock / 1000000U));
 8000500:	4b08      	ldr	r3, [pc, #32]	; (8000524 <ADC_DelayMicroSecond+0x24>)
{
 8000502:	b513      	push	{r0, r1, r4, lr}
 8000504:	0004      	movs	r4, r0
  __IO uint32_t waitLoopIndex = (microSecond * (SystemCoreClock / 1000000U));
 8000506:	4908      	ldr	r1, [pc, #32]	; (8000528 <ADC_DelayMicroSecond+0x28>)
 8000508:	6818      	ldr	r0, [r3, #0]
 800050a:	f7ff fe19 	bl	8000140 <__udivsi3>
 800050e:	4344      	muls	r4, r0
 8000510:	9401      	str	r4, [sp, #4]

  while(waitLoopIndex != 0U)
 8000512:	9b01      	ldr	r3, [sp, #4]
 8000514:	2b00      	cmp	r3, #0
 8000516:	d100      	bne.n	800051a <ADC_DelayMicroSecond+0x1a>
  {
    waitLoopIndex--;
  } 
}
 8000518:	bd13      	pop	{r0, r1, r4, pc}
    waitLoopIndex--;
 800051a:	9b01      	ldr	r3, [sp, #4]
 800051c:	3b01      	subs	r3, #1
 800051e:	9301      	str	r3, [sp, #4]
 8000520:	e7f7      	b.n	8000512 <ADC_DelayMicroSecond+0x12>
 8000522:	46c0      	nop			; (mov r8, r8)
 8000524:	20000000 	.word	0x20000000
 8000528:	000f4240 	.word	0x000f4240

0800052c <ADC_Enable>:
  if (ADC_IS_ENABLE(hadc) == RESET)
 800052c:	2103      	movs	r1, #3
 800052e:	6803      	ldr	r3, [r0, #0]
{
 8000530:	b570      	push	{r4, r5, r6, lr}
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000532:	689a      	ldr	r2, [r3, #8]
{
 8000534:	0004      	movs	r4, r0
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000536:	400a      	ands	r2, r1
 8000538:	2a01      	cmp	r2, #1
 800053a:	d10d      	bne.n	8000558 <ADC_Enable+0x2c>
 800053c:	6819      	ldr	r1, [r3, #0]
 800053e:	4211      	tst	r1, r2
 8000540:	d00a      	beq.n	8000558 <ADC_Enable+0x2c>
  return HAL_OK;
 8000542:	2000      	movs	r0, #0
}
 8000544:	bd70      	pop	{r4, r5, r6, pc}
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000546:	2310      	movs	r3, #16
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000548:	2001      	movs	r0, #1
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800054a:	6d62      	ldr	r2, [r4, #84]	; 0x54
 800054c:	4313      	orrs	r3, r2
 800054e:	6563      	str	r3, [r4, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000550:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8000552:	4303      	orrs	r3, r0
 8000554:	65a3      	str	r3, [r4, #88]	; 0x58
      return HAL_ERROR;
 8000556:	e7f5      	b.n	8000544 <ADC_Enable+0x18>
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8000558:	6899      	ldr	r1, [r3, #8]
 800055a:	4a0f      	ldr	r2, [pc, #60]	; (8000598 <ADC_Enable+0x6c>)
 800055c:	4211      	tst	r1, r2
 800055e:	d1f2      	bne.n	8000546 <ADC_Enable+0x1a>
    __HAL_ADC_ENABLE(hadc);
 8000560:	2501      	movs	r5, #1
 8000562:	689a      	ldr	r2, [r3, #8]
    ADC_DelayMicroSecond(ADC_STAB_DELAY_US);
 8000564:	0028      	movs	r0, r5
    __HAL_ADC_ENABLE(hadc);
 8000566:	432a      	orrs	r2, r5
 8000568:	609a      	str	r2, [r3, #8]
    ADC_DelayMicroSecond(ADC_STAB_DELAY_US);
 800056a:	f7ff ffc9 	bl	8000500 <ADC_DelayMicroSecond>
    tickstart = HAL_GetTick();
 800056e:	f7ff ffb1 	bl	80004d4 <HAL_GetTick>
 8000572:	0006      	movs	r6, r0
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8000574:	6823      	ldr	r3, [r4, #0]
 8000576:	681b      	ldr	r3, [r3, #0]
 8000578:	422b      	tst	r3, r5
 800057a:	d1e2      	bne.n	8000542 <ADC_Enable+0x16>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800057c:	f7ff ffaa 	bl	80004d4 <HAL_GetTick>
 8000580:	1b80      	subs	r0, r0, r6
 8000582:	280a      	cmp	r0, #10
 8000584:	d9f6      	bls.n	8000574 <ADC_Enable+0x48>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000586:	2310      	movs	r3, #16
 8000588:	6d62      	ldr	r2, [r4, #84]	; 0x54
        return HAL_ERROR;
 800058a:	2001      	movs	r0, #1
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800058c:	4313      	orrs	r3, r2
 800058e:	6563      	str	r3, [r4, #84]	; 0x54
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000590:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8000592:	431d      	orrs	r5, r3
 8000594:	65a5      	str	r5, [r4, #88]	; 0x58
        return HAL_ERROR;
 8000596:	e7d5      	b.n	8000544 <ADC_Enable+0x18>
 8000598:	80000017 	.word	0x80000017

0800059c <HAL_ADC_Init>:
{
 800059c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800059e:	0004      	movs	r4, r0
    return HAL_ERROR;
 80005a0:	2001      	movs	r0, #1
  if(hadc == NULL)
 80005a2:	2c00      	cmp	r4, #0
 80005a4:	d100      	bne.n	80005a8 <HAL_ADC_Init+0xc>
 80005a6:	e0d1      	b.n	800074c <HAL_ADC_Init+0x1b0>
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 80005a8:	4b69      	ldr	r3, [pc, #420]	; (8000750 <HAL_ADC_Init+0x1b4>)
 80005aa:	6822      	ldr	r2, [r4, #0]
 80005ac:	429a      	cmp	r2, r3
 80005ae:	d004      	beq.n	80005ba <HAL_ADC_Init+0x1e>
 80005b0:	21ce      	movs	r1, #206	; 0xce
 80005b2:	4868      	ldr	r0, [pc, #416]	; (8000754 <HAL_ADC_Init+0x1b8>)
 80005b4:	0049      	lsls	r1, r1, #1
 80005b6:	f002 fd42 	bl	800303e <assert_failed>
  assert_param(IS_ADC_CLOCKPRESCALER(hadc->Init.ClockPrescaler));
 80005ba:	6862      	ldr	r2, [r4, #4]
 80005bc:	4b66      	ldr	r3, [pc, #408]	; (8000758 <HAL_ADC_Init+0x1bc>)
 80005be:	4013      	ands	r3, r2
 80005c0:	d016      	beq.n	80005f0 <HAL_ADC_Init+0x54>
 80005c2:	2080      	movs	r0, #128	; 0x80
 80005c4:	0051      	lsls	r1, r2, #1
 80005c6:	0849      	lsrs	r1, r1, #1
 80005c8:	05c0      	lsls	r0, r0, #23
 80005ca:	4281      	cmp	r1, r0
 80005cc:	d010      	beq.n	80005f0 <HAL_ADC_Init+0x54>
 80005ce:	2180      	movs	r1, #128	; 0x80
 80005d0:	0609      	lsls	r1, r1, #24
 80005d2:	428a      	cmp	r2, r1
 80005d4:	d00c      	beq.n	80005f0 <HAL_ADC_Init+0x54>
 80005d6:	2280      	movs	r2, #128	; 0x80
 80005d8:	0352      	lsls	r2, r2, #13
 80005da:	4293      	cmp	r3, r2
 80005dc:	d008      	beq.n	80005f0 <HAL_ADC_Init+0x54>
 80005de:	2280      	movs	r2, #128	; 0x80
 80005e0:	0392      	lsls	r2, r2, #14
 80005e2:	4293      	cmp	r3, r2
 80005e4:	d004      	beq.n	80005f0 <HAL_ADC_Init+0x54>
 80005e6:	219e      	movs	r1, #158	; 0x9e
 80005e8:	485a      	ldr	r0, [pc, #360]	; (8000754 <HAL_ADC_Init+0x1b8>)
 80005ea:	31ff      	adds	r1, #255	; 0xff
 80005ec:	f002 fd27 	bl	800303e <assert_failed>
  assert_param(IS_ADC_RESOLUTION(hadc->Init.Resolution));
 80005f0:	2318      	movs	r3, #24
 80005f2:	68a2      	ldr	r2, [r4, #8]
 80005f4:	439a      	bics	r2, r3
 80005f6:	d004      	beq.n	8000602 <HAL_ADC_Init+0x66>
 80005f8:	21cf      	movs	r1, #207	; 0xcf
 80005fa:	4856      	ldr	r0, [pc, #344]	; (8000754 <HAL_ADC_Init+0x1b8>)
 80005fc:	0049      	lsls	r1, r1, #1
 80005fe:	f002 fd1e 	bl	800303e <assert_failed>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
 8000602:	2320      	movs	r3, #32
 8000604:	68e2      	ldr	r2, [r4, #12]
 8000606:	439a      	bics	r2, r3
 8000608:	d004      	beq.n	8000614 <HAL_ADC_Init+0x78>
 800060a:	21a0      	movs	r1, #160	; 0xa0
 800060c:	4851      	ldr	r0, [pc, #324]	; (8000754 <HAL_ADC_Init+0x1b8>)
 800060e:	31ff      	adds	r1, #255	; 0xff
 8000610:	f002 fd15 	bl	800303e <assert_failed>
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
 8000614:	6923      	ldr	r3, [r4, #16]
 8000616:	3b01      	subs	r3, #1
 8000618:	2b01      	cmp	r3, #1
 800061a:	d904      	bls.n	8000626 <HAL_ADC_Init+0x8a>
 800061c:	21d0      	movs	r1, #208	; 0xd0
 800061e:	484d      	ldr	r0, [pc, #308]	; (8000754 <HAL_ADC_Init+0x1b8>)
 8000620:	0049      	lsls	r1, r1, #1
 8000622:	f002 fd0c 	bl	800303e <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 8000626:	1c66      	adds	r6, r4, #1
 8000628:	7ff3      	ldrb	r3, [r6, #31]
 800062a:	2b01      	cmp	r3, #1
 800062c:	d904      	bls.n	8000638 <HAL_ADC_Init+0x9c>
 800062e:	21a2      	movs	r1, #162	; 0xa2
 8000630:	4848      	ldr	r0, [pc, #288]	; (8000754 <HAL_ADC_Init+0x1b8>)
 8000632:	31ff      	adds	r1, #255	; 0xff
 8000634:	f002 fd03 	bl	800303e <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DiscontinuousConvMode));
 8000638:	1ca3      	adds	r3, r4, #2
 800063a:	9301      	str	r3, [sp, #4]
 800063c:	7fdb      	ldrb	r3, [r3, #31]
 800063e:	2b01      	cmp	r3, #1
 8000640:	d904      	bls.n	800064c <HAL_ADC_Init+0xb0>
 8000642:	21d1      	movs	r1, #209	; 0xd1
 8000644:	4843      	ldr	r0, [pc, #268]	; (8000754 <HAL_ADC_Init+0x1b8>)
 8000646:	0049      	lsls	r1, r1, #1
 8000648:	f002 fcf9 	bl	800303e <assert_failed>
  assert_param(IS_ADC_EXTTRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
 800064c:	4b43      	ldr	r3, [pc, #268]	; (800075c <HAL_ADC_Init+0x1c0>)
 800064e:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8000650:	421a      	tst	r2, r3
 8000652:	d004      	beq.n	800065e <HAL_ADC_Init+0xc2>
 8000654:	21a4      	movs	r1, #164	; 0xa4
 8000656:	483f      	ldr	r0, [pc, #252]	; (8000754 <HAL_ADC_Init+0x1b8>)
 8000658:	31ff      	adds	r1, #255	; 0xff
 800065a:	f002 fcf0 	bl	800303e <assert_failed>
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
 800065e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000660:	2240      	movs	r2, #64	; 0x40
 8000662:	0019      	movs	r1, r3
 8000664:	0018      	movs	r0, r3
 8000666:	4391      	bics	r1, r2
 8000668:	3280      	adds	r2, #128	; 0x80
 800066a:	4390      	bics	r0, r2
 800066c:	d00f      	beq.n	800068e <HAL_ADC_Init+0xf2>
 800066e:	2280      	movs	r2, #128	; 0x80
 8000670:	0052      	lsls	r2, r2, #1
 8000672:	4291      	cmp	r1, r2
 8000674:	d00b      	beq.n	800068e <HAL_ADC_Init+0xf2>
 8000676:	3280      	adds	r2, #128	; 0x80
 8000678:	4293      	cmp	r3, r2
 800067a:	d008      	beq.n	800068e <HAL_ADC_Init+0xf2>
 800067c:	3bc1      	subs	r3, #193	; 0xc1
 800067e:	3bff      	subs	r3, #255	; 0xff
 8000680:	2b01      	cmp	r3, #1
 8000682:	d904      	bls.n	800068e <HAL_ADC_Init+0xf2>
 8000684:	21d2      	movs	r1, #210	; 0xd2
 8000686:	4833      	ldr	r0, [pc, #204]	; (8000754 <HAL_ADC_Init+0x1b8>)
 8000688:	0049      	lsls	r1, r1, #1
 800068a:	f002 fcd8 	bl	800303e <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
 800068e:	0023      	movs	r3, r4
 8000690:	332c      	adds	r3, #44	; 0x2c
 8000692:	781b      	ldrb	r3, [r3, #0]
 8000694:	2b01      	cmp	r3, #1
 8000696:	d904      	bls.n	80006a2 <HAL_ADC_Init+0x106>
 8000698:	21a6      	movs	r1, #166	; 0xa6
 800069a:	482e      	ldr	r0, [pc, #184]	; (8000754 <HAL_ADC_Init+0x1b8>)
 800069c:	31ff      	adds	r1, #255	; 0xff
 800069e:	f002 fcce 	bl	800303e <assert_failed>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
 80006a2:	2204      	movs	r2, #4
 80006a4:	6963      	ldr	r3, [r4, #20]
 80006a6:	3b04      	subs	r3, #4
 80006a8:	4393      	bics	r3, r2
 80006aa:	d004      	beq.n	80006b6 <HAL_ADC_Init+0x11a>
 80006ac:	21d3      	movs	r1, #211	; 0xd3
 80006ae:	4829      	ldr	r0, [pc, #164]	; (8000754 <HAL_ADC_Init+0x1b8>)
 80006b0:	0049      	lsls	r1, r1, #1
 80006b2:	f002 fcc4 	bl	800303e <assert_failed>
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
 80006b6:	4b2a      	ldr	r3, [pc, #168]	; (8000760 <HAL_ADC_Init+0x1c4>)
 80006b8:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80006ba:	421a      	tst	r2, r3
 80006bc:	d004      	beq.n	80006c8 <HAL_ADC_Init+0x12c>
 80006be:	21a8      	movs	r1, #168	; 0xa8
 80006c0:	4824      	ldr	r0, [pc, #144]	; (8000754 <HAL_ADC_Init+0x1b8>)
 80006c2:	31ff      	adds	r1, #255	; 0xff
 80006c4:	f002 fcbb 	bl	800303e <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
 80006c8:	69a3      	ldr	r3, [r4, #24]
 80006ca:	2b01      	cmp	r3, #1
 80006cc:	d904      	bls.n	80006d8 <HAL_ADC_Init+0x13c>
 80006ce:	21d4      	movs	r1, #212	; 0xd4
 80006d0:	4820      	ldr	r0, [pc, #128]	; (8000754 <HAL_ADC_Init+0x1b8>)
 80006d2:	0049      	lsls	r1, r1, #1
 80006d4:	f002 fcb3 	bl	800303e <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerFrequencyMode));
 80006d8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80006da:	2b01      	cmp	r3, #1
 80006dc:	d904      	bls.n	80006e8 <HAL_ADC_Init+0x14c>
 80006de:	21aa      	movs	r1, #170	; 0xaa
 80006e0:	481c      	ldr	r0, [pc, #112]	; (8000754 <HAL_ADC_Init+0x1b8>)
 80006e2:	31ff      	adds	r1, #255	; 0xff
 80006e4:	f002 fcab 	bl	800303e <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoPowerOff));
 80006e8:	69e3      	ldr	r3, [r4, #28]
 80006ea:	2b01      	cmp	r3, #1
 80006ec:	d904      	bls.n	80006f8 <HAL_ADC_Init+0x15c>
 80006ee:	21d5      	movs	r1, #213	; 0xd5
 80006f0:	4818      	ldr	r0, [pc, #96]	; (8000754 <HAL_ADC_Init+0x1b8>)
 80006f2:	0049      	lsls	r1, r1, #1
 80006f4:	f002 fca3 	bl	800303e <assert_failed>
  assert_param(IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTime));
 80006f8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80006fa:	2b07      	cmp	r3, #7
 80006fc:	d904      	bls.n	8000708 <HAL_ADC_Init+0x16c>
 80006fe:	21ac      	movs	r1, #172	; 0xac
 8000700:	4814      	ldr	r0, [pc, #80]	; (8000754 <HAL_ADC_Init+0x1b8>)
 8000702:	31ff      	adds	r1, #255	; 0xff
 8000704:	f002 fc9b 	bl	800303e <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));
 8000708:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800070a:	2b01      	cmp	r3, #1
 800070c:	d904      	bls.n	8000718 <HAL_ADC_Init+0x17c>
 800070e:	21d6      	movs	r1, #214	; 0xd6
 8000710:	4810      	ldr	r0, [pc, #64]	; (8000754 <HAL_ADC_Init+0x1b8>)
 8000712:	0049      	lsls	r1, r1, #1
 8000714:	f002 fc93 	bl	800303e <assert_failed>
  if(hadc->State == HAL_ADC_STATE_RESET)
 8000718:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800071a:	2b00      	cmp	r3, #0
 800071c:	d106      	bne.n	800072c <HAL_ADC_Init+0x190>
    hadc->Lock = HAL_UNLOCKED;
 800071e:	0022      	movs	r2, r4
 8000720:	3250      	adds	r2, #80	; 0x50
    ADC_CLEAR_ERRORCODE(hadc);
 8000722:	65a3      	str	r3, [r4, #88]	; 0x58
    HAL_ADC_MspInit(hadc);
 8000724:	0020      	movs	r0, r4
    hadc->Lock = HAL_UNLOCKED;
 8000726:	7013      	strb	r3, [r2, #0]
    HAL_ADC_MspInit(hadc);
 8000728:	f002 fc98 	bl	800305c <HAL_ADC_MspInit>
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 800072c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800072e:	06db      	lsls	r3, r3, #27
 8000730:	d404      	bmi.n	800073c <HAL_ADC_Init+0x1a0>
     (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)  )
 8000732:	2304      	movs	r3, #4
 8000734:	6822      	ldr	r2, [r4, #0]
 8000736:	6891      	ldr	r1, [r2, #8]
 8000738:	4019      	ands	r1, r3
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 800073a:	d013      	beq.n	8000764 <HAL_ADC_Init+0x1c8>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800073c:	2310      	movs	r3, #16
 800073e:	6d62      	ldr	r2, [r4, #84]	; 0x54
    return HAL_ERROR;
 8000740:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000742:	4313      	orrs	r3, r2
 8000744:	6563      	str	r3, [r4, #84]	; 0x54
    __HAL_UNLOCK(hadc);
 8000746:	2300      	movs	r3, #0
 8000748:	3450      	adds	r4, #80	; 0x50
 800074a:	7023      	strb	r3, [r4, #0]
}
 800074c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800074e:	46c0      	nop			; (mov r8, r8)
 8000750:	40012400 	.word	0x40012400
 8000754:	08003490 	.word	0x08003490
 8000758:	fff3ffff 	.word	0xfff3ffff
 800075c:	fffff3ff 	.word	0xfffff3ff
 8000760:	ffffefff 	.word	0xffffefff
  ADC_STATE_CLR_SET(hadc->State,
 8000764:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000766:	486a      	ldr	r0, [pc, #424]	; (8000910 <HAL_ADC_Init+0x374>)
 8000768:	4018      	ands	r0, r3
 800076a:	2302      	movs	r3, #2
 800076c:	4303      	orrs	r3, r0
 800076e:	6563      	str	r3, [r4, #84]	; 0x54
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000770:	2303      	movs	r3, #3
 8000772:	6890      	ldr	r0, [r2, #8]
 8000774:	4018      	ands	r0, r3
 8000776:	4b67      	ldr	r3, [pc, #412]	; (8000914 <HAL_ADC_Init+0x378>)
 8000778:	2801      	cmp	r0, #1
 800077a:	d102      	bne.n	8000782 <HAL_ADC_Init+0x1e6>
 800077c:	6817      	ldr	r7, [r2, #0]
 800077e:	4207      	tst	r7, r0
 8000780:	d11a      	bne.n	80007b8 <HAL_ADC_Init+0x21c>
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 8000782:	2580      	movs	r5, #128	; 0x80
 8000784:	6867      	ldr	r7, [r4, #4]
 8000786:	05ed      	lsls	r5, r5, #23
 8000788:	0078      	lsls	r0, r7, #1
 800078a:	0840      	lsrs	r0, r0, #1
 800078c:	42a8      	cmp	r0, r5
 800078e:	d004      	beq.n	800079a <HAL_ADC_Init+0x1fe>
 8000790:	2080      	movs	r0, #128	; 0x80
 8000792:	0600      	lsls	r0, r0, #24
 8000794:	4287      	cmp	r7, r0
 8000796:	d000      	beq.n	800079a <HAL_ADC_Init+0x1fe>
 8000798:	e09e      	b.n	80008d8 <HAL_ADC_Init+0x33c>
 800079a:	6910      	ldr	r0, [r2, #16]
 800079c:	0080      	lsls	r0, r0, #2
 800079e:	0880      	lsrs	r0, r0, #2
 80007a0:	6110      	str	r0, [r2, #16]
 80007a2:	6910      	ldr	r0, [r2, #16]
 80007a4:	4307      	orrs	r7, r0
 80007a6:	6117      	str	r7, [r2, #16]
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_RES);
 80007a8:	2718      	movs	r7, #24
 80007aa:	68d0      	ldr	r0, [r2, #12]
    hadc->Instance->CFGR1 |= hadc->Init.Resolution;    
 80007ac:	68a5      	ldr	r5, [r4, #8]
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_RES);
 80007ae:	43b8      	bics	r0, r7
 80007b0:	60d0      	str	r0, [r2, #12]
    hadc->Instance->CFGR1 |= hadc->Init.Resolution;    
 80007b2:	68d0      	ldr	r0, [r2, #12]
 80007b4:	4328      	orrs	r0, r5
 80007b6:	60d0      	str	r0, [r2, #12]
  ADC->CCR &= (uint32_t)~ADC_CCR_LFMEN;
 80007b8:	681a      	ldr	r2, [r3, #0]
 80007ba:	4857      	ldr	r0, [pc, #348]	; (8000918 <HAL_ADC_Init+0x37c>)
 80007bc:	4002      	ands	r2, r0
 80007be:	601a      	str	r2, [r3, #0]
  ADC->CCR |=__HAL_ADC_CCR_LOWFREQUENCY(hadc->Init.LowPowerFrequencyMode);  
 80007c0:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80007c2:	6818      	ldr	r0, [r3, #0]
 80007c4:	0652      	lsls	r2, r2, #25
 80007c6:	4302      	orrs	r2, r0
 80007c8:	601a      	str	r2, [r3, #0]
  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 80007ca:	2380      	movs	r3, #128	; 0x80
 80007cc:	6822      	ldr	r2, [r4, #0]
 80007ce:	055b      	lsls	r3, r3, #21
 80007d0:	6890      	ldr	r0, [r2, #8]
 80007d2:	4218      	tst	r0, r3
 80007d4:	d102      	bne.n	80007dc <HAL_ADC_Init+0x240>
    hadc->Instance->CR |= ADC_CR_ADVREGEN;
 80007d6:	6890      	ldr	r0, [r2, #8]
 80007d8:	4303      	orrs	r3, r0
 80007da:	6093      	str	r3, [r2, #8]
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 80007dc:	68d3      	ldr	r3, [r2, #12]
 80007de:	484f      	ldr	r0, [pc, #316]	; (800091c <HAL_ADC_Init+0x380>)
 80007e0:	4003      	ands	r3, r0
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 80007e2:	6920      	ldr	r0, [r4, #16]
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 80007e4:	60d3      	str	r3, [r2, #12]
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 80007e6:	68d7      	ldr	r7, [r2, #12]
 80007e8:	68e3      	ldr	r3, [r4, #12]
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 80007ea:	2802      	cmp	r0, #2
 80007ec:	d100      	bne.n	80007f0 <HAL_ADC_Init+0x254>
 80007ee:	2104      	movs	r1, #4
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 80007f0:	6b25      	ldr	r5, [r4, #48]	; 0x30
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 80007f2:	7ff0      	ldrb	r0, [r6, #31]
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 80007f4:	432b      	orrs	r3, r5
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 80007f6:	69a5      	ldr	r5, [r4, #24]
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 80007f8:	433b      	orrs	r3, r7
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 80007fa:	03ae      	lsls	r6, r5, #14
                            __HAL_ADC_CFGR1_AUTOFF(hadc->Init.LowPowerAutoPowerOff));
 80007fc:	69e5      	ldr	r5, [r4, #28]
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 80007fe:	4333      	orrs	r3, r6
                            __HAL_ADC_CFGR1_AUTOFF(hadc->Init.LowPowerAutoPowerOff));
 8000800:	03ee      	lsls	r6, r5, #15
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8000802:	4333      	orrs	r3, r6
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8000804:	0346      	lsls	r6, r0, #13
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8000806:	4333      	orrs	r3, r6
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8000808:	0026      	movs	r6, r4
 800080a:	362c      	adds	r6, #44	; 0x2c
 800080c:	7836      	ldrb	r6, [r6, #0]
 800080e:	0076      	lsls	r6, r6, #1
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8000810:	4333      	orrs	r3, r6
 8000812:	430b      	orrs	r3, r1
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000814:	21c2      	movs	r1, #194	; 0xc2
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8000816:	60d3      	str	r3, [r2, #12]
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000818:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800081a:	31ff      	adds	r1, #255	; 0xff
 800081c:	428b      	cmp	r3, r1
 800081e:	d004      	beq.n	800082a <HAL_ADC_Init+0x28e>
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8000820:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 8000822:	68d1      	ldr	r1, [r2, #12]
 8000824:	432b      	orrs	r3, r5
 8000826:	430b      	orrs	r3, r1
 8000828:	60d3      	str	r3, [r2, #12]
  if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800082a:	1ca3      	adds	r3, r4, #2
 800082c:	7fdb      	ldrb	r3, [r3, #31]
 800082e:	2b01      	cmp	r3, #1
 8000830:	d106      	bne.n	8000840 <HAL_ADC_Init+0x2a4>
    if (hadc->Init.ContinuousConvMode == DISABLE)
 8000832:	2800      	cmp	r0, #0
 8000834:	d15c      	bne.n	80008f0 <HAL_ADC_Init+0x354>
      hadc->Instance->CFGR1 |= (ADC_CFGR1_DISCEN);
 8000836:	2380      	movs	r3, #128	; 0x80
 8000838:	68d1      	ldr	r1, [r2, #12]
 800083a:	025b      	lsls	r3, r3, #9
 800083c:	430b      	orrs	r3, r1
 800083e:	60d3      	str	r3, [r2, #12]
  if (hadc->Init.OversamplingMode == ENABLE)
 8000840:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8000842:	2b01      	cmp	r3, #1
 8000844:	d15c      	bne.n	8000900 <HAL_ADC_Init+0x364>
    assert_param(IS_ADC_OVERSAMPLING_RATIO(hadc->Init.Oversample.Ratio));
 8000846:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8000848:	291c      	cmp	r1, #28
 800084a:	d805      	bhi.n	8000858 <HAL_ADC_Init+0x2bc>
 800084c:	4a34      	ldr	r2, [pc, #208]	; (8000920 <HAL_ADC_Init+0x384>)
 800084e:	40ca      	lsrs	r2, r1
 8000850:	4393      	bics	r3, r2
 8000852:	b2db      	uxtb	r3, r3
 8000854:	2b00      	cmp	r3, #0
 8000856:	d004      	beq.n	8000862 <HAL_ADC_Init+0x2c6>
 8000858:	2193      	movs	r1, #147	; 0x93
 800085a:	4832      	ldr	r0, [pc, #200]	; (8000924 <HAL_ADC_Init+0x388>)
 800085c:	0089      	lsls	r1, r1, #2
 800085e:	f002 fbee 	bl	800303e <assert_failed>
    assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversample.RightBitShift));
 8000862:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000864:	2260      	movs	r2, #96	; 0x60
 8000866:	0019      	movs	r1, r3
 8000868:	4391      	bics	r1, r2
 800086a:	d009      	beq.n	8000880 <HAL_ADC_Init+0x2e4>
 800086c:	2980      	cmp	r1, #128	; 0x80
 800086e:	d007      	beq.n	8000880 <HAL_ADC_Init+0x2e4>
 8000870:	2280      	movs	r2, #128	; 0x80
 8000872:	0052      	lsls	r2, r2, #1
 8000874:	4293      	cmp	r3, r2
 8000876:	d003      	beq.n	8000880 <HAL_ADC_Init+0x2e4>
 8000878:	492b      	ldr	r1, [pc, #172]	; (8000928 <HAL_ADC_Init+0x38c>)
 800087a:	482a      	ldr	r0, [pc, #168]	; (8000924 <HAL_ADC_Init+0x388>)
 800087c:	f002 fbdf 	bl	800303e <assert_failed>
    assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversample.TriggeredMode));
 8000880:	4b2a      	ldr	r3, [pc, #168]	; (800092c <HAL_ADC_Init+0x390>)
 8000882:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8000884:	421a      	tst	r2, r3
 8000886:	d003      	beq.n	8000890 <HAL_ADC_Init+0x2f4>
 8000888:	4929      	ldr	r1, [pc, #164]	; (8000930 <HAL_ADC_Init+0x394>)
 800088a:	4826      	ldr	r0, [pc, #152]	; (8000924 <HAL_ADC_Init+0x388>)
 800088c:	f002 fbd7 	bl	800303e <assert_failed>
    hadc->Instance->CFGR2 &= ~( ADC_CFGR2_OVSR |
 8000890:	6822      	ldr	r2, [r4, #0]
 8000892:	4928      	ldr	r1, [pc, #160]	; (8000934 <HAL_ADC_Init+0x398>)
 8000894:	6913      	ldr	r3, [r2, #16]
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 8000896:	6c60      	ldr	r0, [r4, #68]	; 0x44
    hadc->Instance->CFGR2 &= ~( ADC_CFGR2_OVSR |
 8000898:	400b      	ands	r3, r1
 800089a:	6113      	str	r3, [r2, #16]
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 800089c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800089e:	6911      	ldr	r1, [r2, #16]
 80008a0:	4303      	orrs	r3, r0
                               hadc->Init.Oversample.RightBitShift             |
 80008a2:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 80008a4:	4303      	orrs	r3, r0
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 80008a6:	430b      	orrs	r3, r1
 80008a8:	6113      	str	r3, [r2, #16]
     hadc->Instance->CFGR2 |= ADC_CFGR2_OVSE;
 80008aa:	2301      	movs	r3, #1
 80008ac:	6911      	ldr	r1, [r2, #16]
 80008ae:	430b      	orrs	r3, r1
      hadc->Instance->CFGR2 &= ~ADC_CFGR2_OVSE;
 80008b0:	6113      	str	r3, [r2, #16]
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 80008b2:	2107      	movs	r1, #7
 80008b4:	6823      	ldr	r3, [r4, #0]
  ADC_CLEAR_ERRORCODE(hadc);
 80008b6:	2000      	movs	r0, #0
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 80008b8:	695a      	ldr	r2, [r3, #20]
 80008ba:	438a      	bics	r2, r1
 80008bc:	615a      	str	r2, [r3, #20]
  hadc->Instance->SMPR |= hadc->Init.SamplingTime;
 80008be:	695a      	ldr	r2, [r3, #20]
 80008c0:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80008c2:	430a      	orrs	r2, r1
 80008c4:	615a      	str	r2, [r3, #20]
  ADC_STATE_CLR_SET(hadc->State,
 80008c6:	2203      	movs	r2, #3
  ADC_CLEAR_ERRORCODE(hadc);
 80008c8:	65a0      	str	r0, [r4, #88]	; 0x58
  ADC_STATE_CLR_SET(hadc->State,
 80008ca:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80008cc:	4393      	bics	r3, r2
 80008ce:	001a      	movs	r2, r3
 80008d0:	2301      	movs	r3, #1
 80008d2:	4313      	orrs	r3, r2
 80008d4:	6563      	str	r3, [r4, #84]	; 0x54
  return HAL_OK;
 80008d6:	e739      	b.n	800074c <HAL_ADC_Init+0x1b0>
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 80008d8:	6910      	ldr	r0, [r2, #16]
 80008da:	4d17      	ldr	r5, [pc, #92]	; (8000938 <HAL_ADC_Init+0x39c>)
 80008dc:	0080      	lsls	r0, r0, #2
 80008de:	0880      	lsrs	r0, r0, #2
 80008e0:	6110      	str	r0, [r2, #16]
 80008e2:	6818      	ldr	r0, [r3, #0]
 80008e4:	4028      	ands	r0, r5
 80008e6:	6018      	str	r0, [r3, #0]
 80008e8:	6818      	ldr	r0, [r3, #0]
 80008ea:	4307      	orrs	r7, r0
 80008ec:	601f      	str	r7, [r3, #0]
 80008ee:	e75b      	b.n	80007a8 <HAL_ADC_Init+0x20c>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80008f0:	2120      	movs	r1, #32
 80008f2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80008f4:	4301      	orrs	r1, r0
 80008f6:	6561      	str	r1, [r4, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80008f8:	6da1      	ldr	r1, [r4, #88]	; 0x58
 80008fa:	430b      	orrs	r3, r1
 80008fc:	65a3      	str	r3, [r4, #88]	; 0x58
 80008fe:	e79f      	b.n	8000840 <HAL_ADC_Init+0x2a4>
    if(HAL_IS_BIT_SET(hadc->Instance->CFGR2, ADC_CFGR2_OVSE))
 8000900:	2101      	movs	r1, #1
 8000902:	6913      	ldr	r3, [r2, #16]
 8000904:	420b      	tst	r3, r1
 8000906:	d0d4      	beq.n	80008b2 <HAL_ADC_Init+0x316>
      hadc->Instance->CFGR2 &= ~ADC_CFGR2_OVSE;
 8000908:	6913      	ldr	r3, [r2, #16]
 800090a:	438b      	bics	r3, r1
 800090c:	e7d0      	b.n	80008b0 <HAL_ADC_Init+0x314>
 800090e:	46c0      	nop			; (mov r8, r8)
 8000910:	fffffefd 	.word	0xfffffefd
 8000914:	40012708 	.word	0x40012708
 8000918:	fdffffff 	.word	0xfdffffff
 800091c:	fffe0219 	.word	0xfffe0219
 8000920:	11111111 	.word	0x11111111
 8000924:	08003490 	.word	0x08003490
 8000928:	0000024d 	.word	0x0000024d
 800092c:	fffffdff 	.word	0xfffffdff
 8000930:	0000024e 	.word	0x0000024e
 8000934:	fffffc03 	.word	0xfffffc03
 8000938:	ffc3ffff 	.word	0xffc3ffff

0800093c <HAL_ADC_Start_DMA>:
{
 800093c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 800093e:	4b24      	ldr	r3, [pc, #144]	; (80009d0 <HAL_ADC_Start_DMA+0x94>)
{
 8000940:	9201      	str	r2, [sp, #4]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8000942:	6802      	ldr	r2, [r0, #0]
{
 8000944:	0004      	movs	r4, r0
 8000946:	000f      	movs	r7, r1
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8000948:	429a      	cmp	r2, r3
 800094a:	d003      	beq.n	8000954 <HAL_ADC_Start_DMA+0x18>
 800094c:	4921      	ldr	r1, [pc, #132]	; (80009d4 <HAL_ADC_Start_DMA+0x98>)
 800094e:	4822      	ldr	r0, [pc, #136]	; (80009d8 <HAL_ADC_Start_DMA+0x9c>)
 8000950:	f002 fb75 	bl	800303e <assert_failed>
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000954:	6823      	ldr	r3, [r4, #0]
    tmp_hal_status = HAL_BUSY;
 8000956:	2002      	movs	r0, #2
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000958:	689b      	ldr	r3, [r3, #8]
 800095a:	075b      	lsls	r3, r3, #29
 800095c:	d430      	bmi.n	80009c0 <HAL_ADC_Start_DMA+0x84>
    __HAL_LOCK(hadc);
 800095e:	0026      	movs	r6, r4
 8000960:	3650      	adds	r6, #80	; 0x50
 8000962:	7833      	ldrb	r3, [r6, #0]
 8000964:	2b01      	cmp	r3, #1
 8000966:	d02b      	beq.n	80009c0 <HAL_ADC_Start_DMA+0x84>
 8000968:	2301      	movs	r3, #1
 800096a:	7033      	strb	r3, [r6, #0]
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 800096c:	69e3      	ldr	r3, [r4, #28]
 800096e:	2b01      	cmp	r3, #1
 8000970:	d127      	bne.n	80009c2 <HAL_ADC_Start_DMA+0x86>
      ADC_STATE_CLR_SET(hadc->State,
 8000972:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000974:	4a19      	ldr	r2, [pc, #100]	; (80009dc <HAL_ADC_Start_DMA+0xa0>)
      ADC_CLEAR_ERRORCODE(hadc);
 8000976:	2500      	movs	r5, #0
      ADC_STATE_CLR_SET(hadc->State,
 8000978:	401a      	ands	r2, r3
 800097a:	2380      	movs	r3, #128	; 0x80
 800097c:	005b      	lsls	r3, r3, #1
 800097e:	4313      	orrs	r3, r2
 8000980:	6563      	str	r3, [r4, #84]	; 0x54
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8000982:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8000984:	4b16      	ldr	r3, [pc, #88]	; (80009e0 <HAL_ADC_Start_DMA+0xa4>)
      ADC_CLEAR_ERRORCODE(hadc);
 8000986:	65a5      	str	r5, [r4, #88]	; 0x58
      __HAL_UNLOCK(hadc);
 8000988:	7035      	strb	r5, [r6, #0]
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800098a:	62c3      	str	r3, [r0, #44]	; 0x2c
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800098c:	4b15      	ldr	r3, [pc, #84]	; (80009e4 <HAL_ADC_Start_DMA+0xa8>)
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800098e:	6821      	ldr	r1, [r4, #0]
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8000990:	6303      	str	r3, [r0, #48]	; 0x30
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8000992:	4b15      	ldr	r3, [pc, #84]	; (80009e8 <HAL_ADC_Start_DMA+0xac>)
 8000994:	6343      	str	r3, [r0, #52]	; 0x34
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8000996:	231c      	movs	r3, #28
 8000998:	600b      	str	r3, [r1, #0]
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800099a:	684a      	ldr	r2, [r1, #4]
 800099c:	3b0c      	subs	r3, #12
 800099e:	4313      	orrs	r3, r2
 80009a0:	604b      	str	r3, [r1, #4]
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 80009a2:	2301      	movs	r3, #1
 80009a4:	68ca      	ldr	r2, [r1, #12]
 80009a6:	4313      	orrs	r3, r2
 80009a8:	60cb      	str	r3, [r1, #12]
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80009aa:	003a      	movs	r2, r7
 80009ac:	3140      	adds	r1, #64	; 0x40
 80009ae:	9b01      	ldr	r3, [sp, #4]
 80009b0:	f000 faf8 	bl	8000fa4 <HAL_DMA_Start_IT>
      hadc->Instance->CR |= ADC_CR_ADSTART;
 80009b4:	2304      	movs	r3, #4
 80009b6:	0028      	movs	r0, r5
 80009b8:	6822      	ldr	r2, [r4, #0]
 80009ba:	6891      	ldr	r1, [r2, #8]
 80009bc:	430b      	orrs	r3, r1
 80009be:	6093      	str	r3, [r2, #8]
}
 80009c0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
      tmp_hal_status = ADC_Enable(hadc);
 80009c2:	0020      	movs	r0, r4
 80009c4:	f7ff fdb2 	bl	800052c <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 80009c8:	2800      	cmp	r0, #0
 80009ca:	d1f9      	bne.n	80009c0 <HAL_ADC_Start_DMA+0x84>
 80009cc:	e7d1      	b.n	8000972 <HAL_ADC_Start_DMA+0x36>
 80009ce:	46c0      	nop			; (mov r8, r8)
 80009d0:	40012400 	.word	0x40012400
 80009d4:	000005d9 	.word	0x000005d9
 80009d8:	08003490 	.word	0x08003490
 80009dc:	fffff0fe 	.word	0xfffff0fe
 80009e0:	080009f1 	.word	0x080009f1
 80009e4:	08000a63 	.word	0x08000a63
 80009e8:	08000a71 	.word	0x08000a71

080009ec <HAL_ADC_ConvCpltCallback>:
 80009ec:	4770      	bx	lr
	...

080009f0 <ADC_DMAConvCplt>:
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80009f0:	2250      	movs	r2, #80	; 0x50
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80009f2:	6a83      	ldr	r3, [r0, #40]	; 0x28
{
 80009f4:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80009f6:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80009f8:	4211      	tst	r1, r2
 80009fa:	d12b      	bne.n	8000a54 <ADC_DMAConvCplt+0x64>
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80009fc:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80009fe:	32b1      	adds	r2, #177	; 0xb1
 8000a00:	32ff      	adds	r2, #255	; 0xff
 8000a02:	430a      	orrs	r2, r1
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000a04:	21c0      	movs	r1, #192	; 0xc0
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8000a06:	655a      	str	r2, [r3, #84]	; 0x54
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000a08:	681a      	ldr	r2, [r3, #0]
 8000a0a:	0109      	lsls	r1, r1, #4
 8000a0c:	68d0      	ldr	r0, [r2, #12]
 8000a0e:	4208      	tst	r0, r1
 8000a10:	d113      	bne.n	8000a3a <ADC_DMAConvCplt+0x4a>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8000a12:	1c59      	adds	r1, r3, #1
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000a14:	7fc9      	ldrb	r1, [r1, #31]
 8000a16:	2900      	cmp	r1, #0
 8000a18:	d10f      	bne.n	8000a3a <ADC_DMAConvCplt+0x4a>
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8000a1a:	6811      	ldr	r1, [r2, #0]
 8000a1c:	0709      	lsls	r1, r1, #28
 8000a1e:	d50c      	bpl.n	8000a3a <ADC_DMAConvCplt+0x4a>
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000a20:	6891      	ldr	r1, [r2, #8]
 8000a22:	0749      	lsls	r1, r1, #29
 8000a24:	d40d      	bmi.n	8000a42 <ADC_DMAConvCplt+0x52>
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8000a26:	200c      	movs	r0, #12
 8000a28:	6851      	ldr	r1, [r2, #4]
 8000a2a:	4381      	bics	r1, r0
 8000a2c:	6051      	str	r1, [r2, #4]
          ADC_STATE_CLR_SET(hadc->State,
 8000a2e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8000a30:	490a      	ldr	r1, [pc, #40]	; (8000a5c <ADC_DMAConvCplt+0x6c>)
 8000a32:	4011      	ands	r1, r2
 8000a34:	2201      	movs	r2, #1
 8000a36:	430a      	orrs	r2, r1
 8000a38:	655a      	str	r2, [r3, #84]	; 0x54
    HAL_ADC_ConvCpltCallback(hadc);
 8000a3a:	0018      	movs	r0, r3
 8000a3c:	f7ff ffd6 	bl	80009ec <HAL_ADC_ConvCpltCallback>
}
 8000a40:	bd10      	pop	{r4, pc}
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000a42:	2220      	movs	r2, #32
 8000a44:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8000a46:	430a      	orrs	r2, r1
 8000a48:	655a      	str	r2, [r3, #84]	; 0x54
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000a4a:	2201      	movs	r2, #1
 8000a4c:	6d99      	ldr	r1, [r3, #88]	; 0x58
 8000a4e:	430a      	orrs	r2, r1
 8000a50:	659a      	str	r2, [r3, #88]	; 0x58
 8000a52:	e7f2      	b.n	8000a3a <ADC_DMAConvCplt+0x4a>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8000a54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a56:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000a58:	4798      	blx	r3
}
 8000a5a:	e7f1      	b.n	8000a40 <ADC_DMAConvCplt+0x50>
 8000a5c:	fffffefe 	.word	0xfffffefe

08000a60 <HAL_ADC_ConvHalfCpltCallback>:
 8000a60:	4770      	bx	lr

08000a62 <ADC_DMAHalfConvCplt>:
{
 8000a62:	b510      	push	{r4, lr}
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 8000a64:	6a80      	ldr	r0, [r0, #40]	; 0x28
 8000a66:	f7ff fffb 	bl	8000a60 <HAL_ADC_ConvHalfCpltCallback>
}
 8000a6a:	bd10      	pop	{r4, pc}

08000a6c <HAL_ADC_LevelOutOfWindowCallback>:
 8000a6c:	4770      	bx	lr

08000a6e <HAL_ADC_ErrorCallback>:
}
 8000a6e:	4770      	bx	lr

08000a70 <ADC_DMAError>:
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8000a70:	2340      	movs	r3, #64	; 0x40
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000a72:	6a80      	ldr	r0, [r0, #40]	; 0x28
{
 8000a74:	b510      	push	{r4, lr}
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8000a76:	6d42      	ldr	r2, [r0, #84]	; 0x54
 8000a78:	4313      	orrs	r3, r2
 8000a7a:	6543      	str	r3, [r0, #84]	; 0x54
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8000a7c:	2304      	movs	r3, #4
 8000a7e:	6d82      	ldr	r2, [r0, #88]	; 0x58
 8000a80:	4313      	orrs	r3, r2
 8000a82:	6583      	str	r3, [r0, #88]	; 0x58
  HAL_ADC_ErrorCallback(hadc); 
 8000a84:	f7ff fff3 	bl	8000a6e <HAL_ADC_ErrorCallback>
}
 8000a88:	bd10      	pop	{r4, pc}
	...

08000a8c <HAL_ADC_IRQHandler>:
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8000a8c:	4b44      	ldr	r3, [pc, #272]	; (8000ba0 <HAL_ADC_IRQHandler+0x114>)
 8000a8e:	6802      	ldr	r2, [r0, #0]
{
 8000a90:	b570      	push	{r4, r5, r6, lr}
 8000a92:	0004      	movs	r4, r0
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8000a94:	429a      	cmp	r2, r3
 8000a96:	d003      	beq.n	8000aa0 <HAL_ADC_IRQHandler+0x14>
 8000a98:	4942      	ldr	r1, [pc, #264]	; (8000ba4 <HAL_ADC_IRQHandler+0x118>)
 8000a9a:	4843      	ldr	r0, [pc, #268]	; (8000ba8 <HAL_ADC_IRQHandler+0x11c>)
 8000a9c:	f002 facf 	bl	800303e <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 8000aa0:	1c65      	adds	r5, r4, #1
 8000aa2:	7feb      	ldrb	r3, [r5, #31]
 8000aa4:	2b01      	cmp	r3, #1
 8000aa6:	d903      	bls.n	8000ab0 <HAL_ADC_IRQHandler+0x24>
 8000aa8:	4940      	ldr	r1, [pc, #256]	; (8000bac <HAL_ADC_IRQHandler+0x120>)
 8000aaa:	483f      	ldr	r0, [pc, #252]	; (8000ba8 <HAL_ADC_IRQHandler+0x11c>)
 8000aac:	f002 fac7 	bl	800303e <assert_failed>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
 8000ab0:	2204      	movs	r2, #4
 8000ab2:	6963      	ldr	r3, [r4, #20]
 8000ab4:	3b04      	subs	r3, #4
 8000ab6:	4393      	bics	r3, r2
 8000ab8:	d003      	beq.n	8000ac2 <HAL_ADC_IRQHandler+0x36>
 8000aba:	493d      	ldr	r1, [pc, #244]	; (8000bb0 <HAL_ADC_IRQHandler+0x124>)
 8000abc:	483a      	ldr	r0, [pc, #232]	; (8000ba8 <HAL_ADC_IRQHandler+0x11c>)
 8000abe:	f002 fabe 	bl	800303e <assert_failed>
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 8000ac2:	2204      	movs	r2, #4
 8000ac4:	6823      	ldr	r3, [r4, #0]
 8000ac6:	6819      	ldr	r1, [r3, #0]
 8000ac8:	4211      	tst	r1, r2
 8000aca:	d002      	beq.n	8000ad2 <HAL_ADC_IRQHandler+0x46>
 8000acc:	6859      	ldr	r1, [r3, #4]
 8000ace:	4211      	tst	r1, r2
 8000ad0:	d106      	bne.n	8000ae0 <HAL_ADC_IRQHandler+0x54>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOS))   )
 8000ad2:	2208      	movs	r2, #8
 8000ad4:	6819      	ldr	r1, [r3, #0]
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 8000ad6:	4211      	tst	r1, r2
 8000ad8:	d02b      	beq.n	8000b32 <HAL_ADC_IRQHandler+0xa6>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOS))   )
 8000ada:	6859      	ldr	r1, [r3, #4]
 8000adc:	4211      	tst	r1, r2
 8000ade:	d028      	beq.n	8000b32 <HAL_ADC_IRQHandler+0xa6>
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000ae0:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8000ae2:	06d2      	lsls	r2, r2, #27
 8000ae4:	d404      	bmi.n	8000af0 <HAL_ADC_IRQHandler+0x64>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8000ae6:	2280      	movs	r2, #128	; 0x80
 8000ae8:	6d61      	ldr	r1, [r4, #84]	; 0x54
 8000aea:	0092      	lsls	r2, r2, #2
 8000aec:	430a      	orrs	r2, r1
 8000aee:	6562      	str	r2, [r4, #84]	; 0x54
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000af0:	22c0      	movs	r2, #192	; 0xc0
 8000af2:	68d9      	ldr	r1, [r3, #12]
 8000af4:	0112      	lsls	r2, r2, #4
 8000af6:	4211      	tst	r1, r2
 8000af8:	d112      	bne.n	8000b20 <HAL_ADC_IRQHandler+0x94>
 8000afa:	7fea      	ldrb	r2, [r5, #31]
 8000afc:	2a00      	cmp	r2, #0
 8000afe:	d10f      	bne.n	8000b20 <HAL_ADC_IRQHandler+0x94>
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8000b00:	681a      	ldr	r2, [r3, #0]
 8000b02:	0712      	lsls	r2, r2, #28
 8000b04:	d50c      	bpl.n	8000b20 <HAL_ADC_IRQHandler+0x94>
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000b06:	689a      	ldr	r2, [r3, #8]
 8000b08:	0752      	lsls	r2, r2, #29
 8000b0a:	d43f      	bmi.n	8000b8c <HAL_ADC_IRQHandler+0x100>
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8000b0c:	210c      	movs	r1, #12
 8000b0e:	685a      	ldr	r2, [r3, #4]
 8000b10:	438a      	bics	r2, r1
 8000b12:	605a      	str	r2, [r3, #4]
          ADC_STATE_CLR_SET(hadc->State,
 8000b14:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000b16:	4a27      	ldr	r2, [pc, #156]	; (8000bb4 <HAL_ADC_IRQHandler+0x128>)
 8000b18:	401a      	ands	r2, r3
 8000b1a:	2301      	movs	r3, #1
 8000b1c:	4313      	orrs	r3, r2
 8000b1e:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADC_ConvCpltCallback(hadc);
 8000b20:	0020      	movs	r0, r4
 8000b22:	f7ff ff63 	bl	80009ec <HAL_ADC_ConvCpltCallback>
    if (hadc->Init.LowPowerAutoWait != ENABLE)
 8000b26:	69a3      	ldr	r3, [r4, #24]
 8000b28:	2b01      	cmp	r3, #1
 8000b2a:	d002      	beq.n	8000b32 <HAL_ADC_IRQHandler+0xa6>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8000b2c:	220c      	movs	r2, #12
 8000b2e:	6823      	ldr	r3, [r4, #0]
 8000b30:	601a      	str	r2, [r3, #0]
  if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 8000b32:	2580      	movs	r5, #128	; 0x80
 8000b34:	6823      	ldr	r3, [r4, #0]
 8000b36:	681a      	ldr	r2, [r3, #0]
 8000b38:	422a      	tst	r2, r5
 8000b3a:	d00c      	beq.n	8000b56 <HAL_ADC_IRQHandler+0xca>
 8000b3c:	685b      	ldr	r3, [r3, #4]
 8000b3e:	422b      	tst	r3, r5
 8000b40:	d009      	beq.n	8000b56 <HAL_ADC_IRQHandler+0xca>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8000b42:	2380      	movs	r3, #128	; 0x80
 8000b44:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8000b46:	025b      	lsls	r3, r3, #9
 8000b48:	4313      	orrs	r3, r2
 8000b4a:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8000b4c:	0020      	movs	r0, r4
 8000b4e:	f7ff ff8d 	bl	8000a6c <HAL_ADC_LevelOutOfWindowCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8000b52:	6823      	ldr	r3, [r4, #0]
 8000b54:	601d      	str	r5, [r3, #0]
  if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR))
 8000b56:	2210      	movs	r2, #16
 8000b58:	6823      	ldr	r3, [r4, #0]
 8000b5a:	6819      	ldr	r1, [r3, #0]
 8000b5c:	4211      	tst	r1, r2
 8000b5e:	d014      	beq.n	8000b8a <HAL_ADC_IRQHandler+0xfe>
 8000b60:	6859      	ldr	r1, [r3, #4]
 8000b62:	4211      	tst	r1, r2
 8000b64:	d011      	beq.n	8000b8a <HAL_ADC_IRQHandler+0xfe>
    if ((hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)            ||
 8000b66:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8000b68:	2a00      	cmp	r2, #0
 8000b6a:	d002      	beq.n	8000b72 <HAL_ADC_IRQHandler+0xe6>
        HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN)  )
 8000b6c:	68da      	ldr	r2, [r3, #12]
    if ((hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)            ||
 8000b6e:	07d2      	lsls	r2, r2, #31
 8000b70:	d508      	bpl.n	8000b84 <HAL_ADC_IRQHandler+0xf8>
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8000b72:	2202      	movs	r2, #2
 8000b74:	6da1      	ldr	r1, [r4, #88]	; 0x58
      HAL_ADC_ErrorCallback(hadc);
 8000b76:	0020      	movs	r0, r4
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8000b78:	430a      	orrs	r2, r1
 8000b7a:	65a2      	str	r2, [r4, #88]	; 0x58
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8000b7c:	2210      	movs	r2, #16
 8000b7e:	601a      	str	r2, [r3, #0]
      HAL_ADC_ErrorCallback(hadc);
 8000b80:	f7ff ff75 	bl	8000a6e <HAL_ADC_ErrorCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8000b84:	2210      	movs	r2, #16
 8000b86:	6823      	ldr	r3, [r4, #0]
 8000b88:	601a      	str	r2, [r3, #0]
}
 8000b8a:	bd70      	pop	{r4, r5, r6, pc}
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000b8c:	2320      	movs	r3, #32
 8000b8e:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8000b90:	4313      	orrs	r3, r2
 8000b92:	6563      	str	r3, [r4, #84]	; 0x54
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000b94:	2301      	movs	r3, #1
 8000b96:	6da2      	ldr	r2, [r4, #88]	; 0x58
 8000b98:	4313      	orrs	r3, r2
 8000b9a:	65a3      	str	r3, [r4, #88]	; 0x58
 8000b9c:	e7c0      	b.n	8000b20 <HAL_ADC_IRQHandler+0x94>
 8000b9e:	46c0      	nop			; (mov r8, r8)
 8000ba0:	40012400 	.word	0x40012400
 8000ba4:	00000694 	.word	0x00000694
 8000ba8:	08003490 	.word	0x08003490
 8000bac:	00000695 	.word	0x00000695
 8000bb0:	00000696 	.word	0x00000696
 8000bb4:	fffffefe 	.word	0xfffffefe

08000bb8 <HAL_ADC_ConfigChannel>:
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8000bb8:	4b4b      	ldr	r3, [pc, #300]	; (8000ce8 <HAL_ADC_ConfigChannel+0x130>)
 8000bba:	6802      	ldr	r2, [r0, #0]
{
 8000bbc:	b570      	push	{r4, r5, r6, lr}
 8000bbe:	0005      	movs	r5, r0
 8000bc0:	000c      	movs	r4, r1
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8000bc2:	429a      	cmp	r2, r3
 8000bc4:	d003      	beq.n	8000bce <HAL_ADC_ConfigChannel+0x16>
 8000bc6:	4949      	ldr	r1, [pc, #292]	; (8000cec <HAL_ADC_ConfigChannel+0x134>)
 8000bc8:	4849      	ldr	r0, [pc, #292]	; (8000cf0 <HAL_ADC_ConfigChannel+0x138>)
 8000bca:	f002 fa38 	bl	800303e <assert_failed>
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
 8000bce:	6823      	ldr	r3, [r4, #0]
 8000bd0:	2b01      	cmp	r3, #1
 8000bd2:	d036      	beq.n	8000c42 <HAL_ADC_ConfigChannel+0x8a>
 8000bd4:	4a47      	ldr	r2, [pc, #284]	; (8000cf4 <HAL_ADC_ConfigChannel+0x13c>)
 8000bd6:	4293      	cmp	r3, r2
 8000bd8:	d033      	beq.n	8000c42 <HAL_ADC_ConfigChannel+0x8a>
 8000bda:	4a47      	ldr	r2, [pc, #284]	; (8000cf8 <HAL_ADC_ConfigChannel+0x140>)
 8000bdc:	4293      	cmp	r3, r2
 8000bde:	d030      	beq.n	8000c42 <HAL_ADC_ConfigChannel+0x8a>
 8000be0:	4a46      	ldr	r2, [pc, #280]	; (8000cfc <HAL_ADC_ConfigChannel+0x144>)
 8000be2:	4293      	cmp	r3, r2
 8000be4:	d02d      	beq.n	8000c42 <HAL_ADC_ConfigChannel+0x8a>
 8000be6:	4a46      	ldr	r2, [pc, #280]	; (8000d00 <HAL_ADC_ConfigChannel+0x148>)
 8000be8:	4293      	cmp	r3, r2
 8000bea:	d02a      	beq.n	8000c42 <HAL_ADC_ConfigChannel+0x8a>
 8000bec:	4a45      	ldr	r2, [pc, #276]	; (8000d04 <HAL_ADC_ConfigChannel+0x14c>)
 8000bee:	4293      	cmp	r3, r2
 8000bf0:	d027      	beq.n	8000c42 <HAL_ADC_ConfigChannel+0x8a>
 8000bf2:	4a45      	ldr	r2, [pc, #276]	; (8000d08 <HAL_ADC_ConfigChannel+0x150>)
 8000bf4:	4293      	cmp	r3, r2
 8000bf6:	d024      	beq.n	8000c42 <HAL_ADC_ConfigChannel+0x8a>
 8000bf8:	4a44      	ldr	r2, [pc, #272]	; (8000d0c <HAL_ADC_ConfigChannel+0x154>)
 8000bfa:	4293      	cmp	r3, r2
 8000bfc:	d021      	beq.n	8000c42 <HAL_ADC_ConfigChannel+0x8a>
 8000bfe:	4a44      	ldr	r2, [pc, #272]	; (8000d10 <HAL_ADC_ConfigChannel+0x158>)
 8000c00:	4293      	cmp	r3, r2
 8000c02:	d01e      	beq.n	8000c42 <HAL_ADC_ConfigChannel+0x8a>
 8000c04:	4a43      	ldr	r2, [pc, #268]	; (8000d14 <HAL_ADC_ConfigChannel+0x15c>)
 8000c06:	4293      	cmp	r3, r2
 8000c08:	d01b      	beq.n	8000c42 <HAL_ADC_ConfigChannel+0x8a>
 8000c0a:	4a43      	ldr	r2, [pc, #268]	; (8000d18 <HAL_ADC_ConfigChannel+0x160>)
 8000c0c:	4293      	cmp	r3, r2
 8000c0e:	d018      	beq.n	8000c42 <HAL_ADC_ConfigChannel+0x8a>
 8000c10:	4a42      	ldr	r2, [pc, #264]	; (8000d1c <HAL_ADC_ConfigChannel+0x164>)
 8000c12:	4293      	cmp	r3, r2
 8000c14:	d015      	beq.n	8000c42 <HAL_ADC_ConfigChannel+0x8a>
 8000c16:	4a42      	ldr	r2, [pc, #264]	; (8000d20 <HAL_ADC_ConfigChannel+0x168>)
 8000c18:	4293      	cmp	r3, r2
 8000c1a:	d012      	beq.n	8000c42 <HAL_ADC_ConfigChannel+0x8a>
 8000c1c:	4a41      	ldr	r2, [pc, #260]	; (8000d24 <HAL_ADC_ConfigChannel+0x16c>)
 8000c1e:	4293      	cmp	r3, r2
 8000c20:	d00f      	beq.n	8000c42 <HAL_ADC_ConfigChannel+0x8a>
 8000c22:	4a41      	ldr	r2, [pc, #260]	; (8000d28 <HAL_ADC_ConfigChannel+0x170>)
 8000c24:	4293      	cmp	r3, r2
 8000c26:	d00c      	beq.n	8000c42 <HAL_ADC_ConfigChannel+0x8a>
 8000c28:	4a40      	ldr	r2, [pc, #256]	; (8000d2c <HAL_ADC_ConfigChannel+0x174>)
 8000c2a:	4293      	cmp	r3, r2
 8000c2c:	d009      	beq.n	8000c42 <HAL_ADC_ConfigChannel+0x8a>
 8000c2e:	4a40      	ldr	r2, [pc, #256]	; (8000d30 <HAL_ADC_ConfigChannel+0x178>)
 8000c30:	4293      	cmp	r3, r2
 8000c32:	d006      	beq.n	8000c42 <HAL_ADC_ConfigChannel+0x8a>
 8000c34:	4a3f      	ldr	r2, [pc, #252]	; (8000d34 <HAL_ADC_ConfigChannel+0x17c>)
 8000c36:	4293      	cmp	r3, r2
 8000c38:	d003      	beq.n	8000c42 <HAL_ADC_ConfigChannel+0x8a>
 8000c3a:	493f      	ldr	r1, [pc, #252]	; (8000d38 <HAL_ADC_ConfigChannel+0x180>)
 8000c3c:	482c      	ldr	r0, [pc, #176]	; (8000cf0 <HAL_ADC_ConfigChannel+0x138>)
 8000c3e:	f002 f9fe 	bl	800303e <assert_failed>
  assert_param(IS_ADC_RANK(sConfig->Rank));
 8000c42:	6863      	ldr	r3, [r4, #4]
 8000c44:	4a3d      	ldr	r2, [pc, #244]	; (8000d3c <HAL_ADC_ConfigChannel+0x184>)
 8000c46:	189b      	adds	r3, r3, r2
 8000c48:	2b01      	cmp	r3, #1
 8000c4a:	d904      	bls.n	8000c56 <HAL_ADC_ConfigChannel+0x9e>
 8000c4c:	21f0      	movs	r1, #240	; 0xf0
 8000c4e:	4828      	ldr	r0, [pc, #160]	; (8000cf0 <HAL_ADC_ConfigChannel+0x138>)
 8000c50:	00c9      	lsls	r1, r1, #3
 8000c52:	f002 f9f4 	bl	800303e <assert_failed>
  __HAL_LOCK(hadc);
 8000c56:	002e      	movs	r6, r5
 8000c58:	3650      	adds	r6, #80	; 0x50
 8000c5a:	7833      	ldrb	r3, [r6, #0]
 8000c5c:	2002      	movs	r0, #2
 8000c5e:	2b01      	cmp	r3, #1
 8000c60:	d00b      	beq.n	8000c7a <HAL_ADC_ConfigChannel+0xc2>
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)
 8000c62:	682a      	ldr	r2, [r5, #0]
  __HAL_LOCK(hadc);
 8000c64:	3801      	subs	r0, #1
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)
 8000c66:	6893      	ldr	r3, [r2, #8]
  __HAL_LOCK(hadc);
 8000c68:	7030      	strb	r0, [r6, #0]
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)
 8000c6a:	075b      	lsls	r3, r3, #29
 8000c6c:	d506      	bpl.n	8000c7c <HAL_ADC_ConfigChannel+0xc4>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000c6e:	2320      	movs	r3, #32
 8000c70:	6d6a      	ldr	r2, [r5, #84]	; 0x54
 8000c72:	4313      	orrs	r3, r2
 8000c74:	656b      	str	r3, [r5, #84]	; 0x54
    __HAL_UNLOCK(hadc);
 8000c76:	2300      	movs	r3, #0
 8000c78:	7033      	strb	r3, [r6, #0]
}
 8000c7a:	bd70      	pop	{r4, r5, r6, pc}
 8000c7c:	2080      	movs	r0, #128	; 0x80
  if (sConfig->Rank != ADC_RANK_NONE)
 8000c7e:	4930      	ldr	r1, [pc, #192]	; (8000d40 <HAL_ADC_ConfigChannel+0x188>)
 8000c80:	6865      	ldr	r5, [r4, #4]
 8000c82:	6823      	ldr	r3, [r4, #0]
 8000c84:	02c0      	lsls	r0, r0, #11
 8000c86:	428d      	cmp	r5, r1
 8000c88:	d01b      	beq.n	8000cc2 <HAL_ADC_ConfigChannel+0x10a>
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 8000c8a:	6a95      	ldr	r5, [r2, #40]	; 0x28
 8000c8c:	0359      	lsls	r1, r3, #13
 8000c8e:	0b49      	lsrs	r1, r1, #13
 8000c90:	4329      	orrs	r1, r5
 8000c92:	6291      	str	r1, [r2, #40]	; 0x28
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR ) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 8000c94:	4203      	tst	r3, r0
 8000c96:	d008      	beq.n	8000caa <HAL_ADC_ConfigChannel+0xf2>
      ADC->CCR |= ADC_CCR_TSEN;   
 8000c98:	2380      	movs	r3, #128	; 0x80
 8000c9a:	4a2a      	ldr	r2, [pc, #168]	; (8000d44 <HAL_ADC_ConfigChannel+0x18c>)
 8000c9c:	041b      	lsls	r3, r3, #16
 8000c9e:	6811      	ldr	r1, [r2, #0]
      ADC_DelayMicroSecond(ADC_TEMPSENSOR_DELAY_US);
 8000ca0:	200a      	movs	r0, #10
      ADC->CCR |= ADC_CCR_TSEN;   
 8000ca2:	430b      	orrs	r3, r1
 8000ca4:	6013      	str	r3, [r2, #0]
      ADC_DelayMicroSecond(ADC_TEMPSENSOR_DELAY_US);
 8000ca6:	f7ff fc2b 	bl	8000500 <ADC_DelayMicroSecond>
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 8000caa:	6823      	ldr	r3, [r4, #0]
 8000cac:	039b      	lsls	r3, r3, #14
 8000cae:	d505      	bpl.n	8000cbc <HAL_ADC_ConfigChannel+0x104>
      ADC->CCR |= ADC_CCR_VREFEN;   
 8000cb0:	2380      	movs	r3, #128	; 0x80
 8000cb2:	4a24      	ldr	r2, [pc, #144]	; (8000d44 <HAL_ADC_ConfigChannel+0x18c>)
 8000cb4:	03db      	lsls	r3, r3, #15
 8000cb6:	6811      	ldr	r1, [r2, #0]
 8000cb8:	430b      	orrs	r3, r1
      ADC->CCR &= ~ADC_CCR_VREFEN;   
 8000cba:	6013      	str	r3, [r2, #0]
  __HAL_UNLOCK(hadc);
 8000cbc:	2000      	movs	r0, #0
 8000cbe:	7030      	strb	r0, [r6, #0]
  return HAL_OK;
 8000cc0:	e7db      	b.n	8000c7a <HAL_ADC_ConfigChannel+0xc2>
    hadc->Instance->CHSELR &= ~((uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK));
 8000cc2:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8000cc4:	035c      	lsls	r4, r3, #13
 8000cc6:	0b64      	lsrs	r4, r4, #13
 8000cc8:	43a1      	bics	r1, r4
 8000cca:	6291      	str	r1, [r2, #40]	; 0x28
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR ) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 8000ccc:	4203      	tst	r3, r0
 8000cce:	d004      	beq.n	8000cda <HAL_ADC_ConfigChannel+0x122>
      ADC->CCR &= ~ADC_CCR_TSEN;   
 8000cd0:	491c      	ldr	r1, [pc, #112]	; (8000d44 <HAL_ADC_ConfigChannel+0x18c>)
 8000cd2:	481d      	ldr	r0, [pc, #116]	; (8000d48 <HAL_ADC_ConfigChannel+0x190>)
 8000cd4:	680a      	ldr	r2, [r1, #0]
 8000cd6:	4002      	ands	r2, r0
 8000cd8:	600a      	str	r2, [r1, #0]
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 8000cda:	039b      	lsls	r3, r3, #14
 8000cdc:	d5ee      	bpl.n	8000cbc <HAL_ADC_ConfigChannel+0x104>
      ADC->CCR &= ~ADC_CCR_VREFEN;   
 8000cde:	4a19      	ldr	r2, [pc, #100]	; (8000d44 <HAL_ADC_ConfigChannel+0x18c>)
 8000ce0:	491a      	ldr	r1, [pc, #104]	; (8000d4c <HAL_ADC_ConfigChannel+0x194>)
 8000ce2:	6813      	ldr	r3, [r2, #0]
 8000ce4:	400b      	ands	r3, r1
 8000ce6:	e7e8      	b.n	8000cba <HAL_ADC_ConfigChannel+0x102>
 8000ce8:	40012400 	.word	0x40012400
 8000cec:	0000077e 	.word	0x0000077e
 8000cf0:	08003490 	.word	0x08003490
 8000cf4:	04000002 	.word	0x04000002
 8000cf8:	08000004 	.word	0x08000004
 8000cfc:	0c000008 	.word	0x0c000008
 8000d00:	10000010 	.word	0x10000010
 8000d04:	14000020 	.word	0x14000020
 8000d08:	18000040 	.word	0x18000040
 8000d0c:	1c000080 	.word	0x1c000080
 8000d10:	20000100 	.word	0x20000100
 8000d14:	24000200 	.word	0x24000200
 8000d18:	28000400 	.word	0x28000400
 8000d1c:	2c000800 	.word	0x2c000800
 8000d20:	30001000 	.word	0x30001000
 8000d24:	34002000 	.word	0x34002000
 8000d28:	38004000 	.word	0x38004000
 8000d2c:	3c008000 	.word	0x3c008000
 8000d30:	48040000 	.word	0x48040000
 8000d34:	44020000 	.word	0x44020000
 8000d38:	0000077f 	.word	0x0000077f
 8000d3c:	fffff000 	.word	0xfffff000
 8000d40:	00001001 	.word	0x00001001
 8000d44:	40012708 	.word	0x40012708
 8000d48:	ff7fffff 	.word	0xff7fffff
 8000d4c:	ffbfffff 	.word	0xffbfffff

08000d50 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000d50:	b570      	push	{r4, r5, r6, lr}
 8000d52:	0004      	movs	r4, r0
 8000d54:	000d      	movs	r5, r1
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 8000d56:	2903      	cmp	r1, #3
 8000d58:	d903      	bls.n	8000d62 <HAL_NVIC_SetPriority+0x12>
 8000d5a:	2187      	movs	r1, #135	; 0x87
 8000d5c:	4816      	ldr	r0, [pc, #88]	; (8000db8 <HAL_NVIC_SetPriority+0x68>)
 8000d5e:	f002 f96e 	bl	800303e <assert_failed>
 8000d62:	01a9      	lsls	r1, r5, #6
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
 8000d64:	2c00      	cmp	r4, #0
 8000d66:	da14      	bge.n	8000d92 <HAL_NVIC_SetPriority+0x42>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d68:	230f      	movs	r3, #15
 8000d6a:	b2e4      	uxtb	r4, r4
 8000d6c:	4023      	ands	r3, r4
 8000d6e:	3b08      	subs	r3, #8
 8000d70:	4a12      	ldr	r2, [pc, #72]	; (8000dbc <HAL_NVIC_SetPriority+0x6c>)
 8000d72:	089b      	lsrs	r3, r3, #2
 8000d74:	009b      	lsls	r3, r3, #2
 8000d76:	189b      	adds	r3, r3, r2
 8000d78:	2203      	movs	r2, #3
 8000d7a:	4014      	ands	r4, r2
 8000d7c:	4094      	lsls	r4, r2
 8000d7e:	32fc      	adds	r2, #252	; 0xfc
 8000d80:	0015      	movs	r5, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000d82:	400a      	ands	r2, r1
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d84:	40a5      	lsls	r5, r4
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000d86:	40a2      	lsls	r2, r4
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d88:	69d8      	ldr	r0, [r3, #28]
 8000d8a:	43a8      	bics	r0, r5
 8000d8c:	4302      	orrs	r2, r0
 8000d8e:	61da      	str	r2, [r3, #28]
  NVIC_SetPriority(IRQn,PreemptPriority);
}
 8000d90:	bd70      	pop	{r4, r5, r6, pc}
  }
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d92:	2503      	movs	r5, #3
 8000d94:	08a3      	lsrs	r3, r4, #2
 8000d96:	402c      	ands	r4, r5
 8000d98:	40ac      	lsls	r4, r5
 8000d9a:	35fc      	adds	r5, #252	; 0xfc
 8000d9c:	002e      	movs	r6, r5
 8000d9e:	4a08      	ldr	r2, [pc, #32]	; (8000dc0 <HAL_NVIC_SetPriority+0x70>)
 8000da0:	009b      	lsls	r3, r3, #2
 8000da2:	189b      	adds	r3, r3, r2
 8000da4:	22c0      	movs	r2, #192	; 0xc0
 8000da6:	40a6      	lsls	r6, r4
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000da8:	4029      	ands	r1, r5
 8000daa:	40a1      	lsls	r1, r4
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000dac:	0092      	lsls	r2, r2, #2
 8000dae:	5898      	ldr	r0, [r3, r2]
 8000db0:	43b0      	bics	r0, r6
 8000db2:	4301      	orrs	r1, r0
 8000db4:	5099      	str	r1, [r3, r2]
 8000db6:	e7eb      	b.n	8000d90 <HAL_NVIC_SetPriority+0x40>
 8000db8:	080034c8 	.word	0x080034c8
 8000dbc:	e000ed00 	.word	0xe000ed00
 8000dc0:	e000e100 	.word	0xe000e100

08000dc4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000dc4:	b510      	push	{r4, lr}
 8000dc6:	1e04      	subs	r4, r0, #0
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8000dc8:	da03      	bge.n	8000dd2 <HAL_NVIC_EnableIRQ+0xe>
 8000dca:	2197      	movs	r1, #151	; 0x97
 8000dcc:	4804      	ldr	r0, [pc, #16]	; (8000de0 <HAL_NVIC_EnableIRQ+0x1c>)
 8000dce:	f002 f936 	bl	800303e <assert_failed>
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000dd2:	231f      	movs	r3, #31
 8000dd4:	401c      	ands	r4, r3
 8000dd6:	3b1e      	subs	r3, #30
 8000dd8:	40a3      	lsls	r3, r4
 8000dda:	4a02      	ldr	r2, [pc, #8]	; (8000de4 <HAL_NVIC_EnableIRQ+0x20>)
 8000ddc:	6013      	str	r3, [r2, #0]
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8000dde:	bd10      	pop	{r4, pc}
 8000de0:	080034c8 	.word	0x080034c8
 8000de4:	e000e100 	.word	0xe000e100

08000de8 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000de8:	4a09      	ldr	r2, [pc, #36]	; (8000e10 <HAL_SYSTICK_Config+0x28>)
 8000dea:	1e43      	subs	r3, r0, #1
  {
    return (1UL);                                                   /* Reload value impossible */
 8000dec:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000dee:	4293      	cmp	r3, r2
 8000df0:	d80d      	bhi.n	8000e0e <HAL_SYSTICK_Config+0x26>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000df2:	21c0      	movs	r1, #192	; 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000df4:	4a07      	ldr	r2, [pc, #28]	; (8000e14 <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000df6:	4808      	ldr	r0, [pc, #32]	; (8000e18 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000df8:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000dfa:	6a03      	ldr	r3, [r0, #32]
 8000dfc:	0609      	lsls	r1, r1, #24
 8000dfe:	021b      	lsls	r3, r3, #8
 8000e00:	0a1b      	lsrs	r3, r3, #8
 8000e02:	430b      	orrs	r3, r1
 8000e04:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e06:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e08:	2307      	movs	r3, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e0a:	6090      	str	r0, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e0c:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000e0e:	4770      	bx	lr
 8000e10:	00ffffff 	.word	0x00ffffff
 8000e14:	e000e010 	.word	0xe000e010
 8000e18:	e000ed00 	.word	0xe000ed00

08000e1c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000e1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000e1e:	0004      	movs	r4, r0
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
  {
    return HAL_ERROR;
 8000e20:	2001      	movs	r0, #1
  if(hdma == NULL)
 8000e22:	2c00      	cmp	r4, #0
 8000e24:	d100      	bne.n	8000e28 <HAL_DMA_Init+0xc>
 8000e26:	e09e      	b.n	8000f66 <HAL_DMA_Init+0x14a>
  }

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));
 8000e28:	6823      	ldr	r3, [r4, #0]
 8000e2a:	4a4f      	ldr	r2, [pc, #316]	; (8000f68 <HAL_DMA_Init+0x14c>)
 8000e2c:	4293      	cmp	r3, r2
 8000e2e:	d015      	beq.n	8000e5c <HAL_DMA_Init+0x40>
 8000e30:	4a4e      	ldr	r2, [pc, #312]	; (8000f6c <HAL_DMA_Init+0x150>)
 8000e32:	4293      	cmp	r3, r2
 8000e34:	d012      	beq.n	8000e5c <HAL_DMA_Init+0x40>
 8000e36:	4a4e      	ldr	r2, [pc, #312]	; (8000f70 <HAL_DMA_Init+0x154>)
 8000e38:	4293      	cmp	r3, r2
 8000e3a:	d00f      	beq.n	8000e5c <HAL_DMA_Init+0x40>
 8000e3c:	4a4d      	ldr	r2, [pc, #308]	; (8000f74 <HAL_DMA_Init+0x158>)
 8000e3e:	4293      	cmp	r3, r2
 8000e40:	d00c      	beq.n	8000e5c <HAL_DMA_Init+0x40>
 8000e42:	4a4d      	ldr	r2, [pc, #308]	; (8000f78 <HAL_DMA_Init+0x15c>)
 8000e44:	4293      	cmp	r3, r2
 8000e46:	d009      	beq.n	8000e5c <HAL_DMA_Init+0x40>
 8000e48:	4a4c      	ldr	r2, [pc, #304]	; (8000f7c <HAL_DMA_Init+0x160>)
 8000e4a:	4293      	cmp	r3, r2
 8000e4c:	d006      	beq.n	8000e5c <HAL_DMA_Init+0x40>
 8000e4e:	4a4c      	ldr	r2, [pc, #304]	; (8000f80 <HAL_DMA_Init+0x164>)
 8000e50:	4293      	cmp	r3, r2
 8000e52:	d003      	beq.n	8000e5c <HAL_DMA_Init+0x40>
 8000e54:	2196      	movs	r1, #150	; 0x96
 8000e56:	484b      	ldr	r0, [pc, #300]	; (8000f84 <HAL_DMA_Init+0x168>)
 8000e58:	f002 f8f1 	bl	800303e <assert_failed>
  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));
 8000e5c:	6863      	ldr	r3, [r4, #4]
 8000e5e:	2b0a      	cmp	r3, #10
 8000e60:	d906      	bls.n	8000e70 <HAL_DMA_Init+0x54>
 8000e62:	3b0c      	subs	r3, #12
 8000e64:	2b03      	cmp	r3, #3
 8000e66:	d903      	bls.n	8000e70 <HAL_DMA_Init+0x54>
 8000e68:	2197      	movs	r1, #151	; 0x97
 8000e6a:	4846      	ldr	r0, [pc, #280]	; (8000f84 <HAL_DMA_Init+0x168>)
 8000e6c:	f002 f8e7 	bl	800303e <assert_failed>
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 8000e70:	68a3      	ldr	r3, [r4, #8]
 8000e72:	2210      	movs	r2, #16
 8000e74:	0019      	movs	r1, r3
 8000e76:	4391      	bics	r1, r2
 8000e78:	d007      	beq.n	8000e8a <HAL_DMA_Init+0x6e>
 8000e7a:	2280      	movs	r2, #128	; 0x80
 8000e7c:	01d2      	lsls	r2, r2, #7
 8000e7e:	4293      	cmp	r3, r2
 8000e80:	d003      	beq.n	8000e8a <HAL_DMA_Init+0x6e>
 8000e82:	2198      	movs	r1, #152	; 0x98
 8000e84:	483f      	ldr	r0, [pc, #252]	; (8000f84 <HAL_DMA_Init+0x168>)
 8000e86:	f002 f8da 	bl	800303e <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 8000e8a:	2340      	movs	r3, #64	; 0x40
 8000e8c:	68e2      	ldr	r2, [r4, #12]
 8000e8e:	439a      	bics	r2, r3
 8000e90:	d003      	beq.n	8000e9a <HAL_DMA_Init+0x7e>
 8000e92:	2199      	movs	r1, #153	; 0x99
 8000e94:	483b      	ldr	r0, [pc, #236]	; (8000f84 <HAL_DMA_Init+0x168>)
 8000e96:	f002 f8d2 	bl	800303e <assert_failed>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 8000e9a:	2380      	movs	r3, #128	; 0x80
 8000e9c:	6922      	ldr	r2, [r4, #16]
 8000e9e:	439a      	bics	r2, r3
 8000ea0:	d003      	beq.n	8000eaa <HAL_DMA_Init+0x8e>
 8000ea2:	219a      	movs	r1, #154	; 0x9a
 8000ea4:	4837      	ldr	r0, [pc, #220]	; (8000f84 <HAL_DMA_Init+0x168>)
 8000ea6:	f002 f8ca 	bl	800303e <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 8000eaa:	6963      	ldr	r3, [r4, #20]
 8000eac:	4a36      	ldr	r2, [pc, #216]	; (8000f88 <HAL_DMA_Init+0x16c>)
 8000eae:	4213      	tst	r3, r2
 8000eb0:	d007      	beq.n	8000ec2 <HAL_DMA_Init+0xa6>
 8000eb2:	2280      	movs	r2, #128	; 0x80
 8000eb4:	0092      	lsls	r2, r2, #2
 8000eb6:	4293      	cmp	r3, r2
 8000eb8:	d003      	beq.n	8000ec2 <HAL_DMA_Init+0xa6>
 8000eba:	219b      	movs	r1, #155	; 0x9b
 8000ebc:	4831      	ldr	r0, [pc, #196]	; (8000f84 <HAL_DMA_Init+0x168>)
 8000ebe:	f002 f8be 	bl	800303e <assert_failed>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 8000ec2:	69a3      	ldr	r3, [r4, #24]
 8000ec4:	4a31      	ldr	r2, [pc, #196]	; (8000f8c <HAL_DMA_Init+0x170>)
 8000ec6:	4213      	tst	r3, r2
 8000ec8:	d007      	beq.n	8000eda <HAL_DMA_Init+0xbe>
 8000eca:	2280      	movs	r2, #128	; 0x80
 8000ecc:	0112      	lsls	r2, r2, #4
 8000ece:	4293      	cmp	r3, r2
 8000ed0:	d003      	beq.n	8000eda <HAL_DMA_Init+0xbe>
 8000ed2:	219c      	movs	r1, #156	; 0x9c
 8000ed4:	482b      	ldr	r0, [pc, #172]	; (8000f84 <HAL_DMA_Init+0x168>)
 8000ed6:	f002 f8b2 	bl	800303e <assert_failed>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 8000eda:	2320      	movs	r3, #32
 8000edc:	69e2      	ldr	r2, [r4, #28]
 8000ede:	439a      	bics	r2, r3
 8000ee0:	d003      	beq.n	8000eea <HAL_DMA_Init+0xce>
 8000ee2:	219d      	movs	r1, #157	; 0x9d
 8000ee4:	4827      	ldr	r0, [pc, #156]	; (8000f84 <HAL_DMA_Init+0x168>)
 8000ee6:	f002 f8aa 	bl	800303e <assert_failed>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
 8000eea:	4b29      	ldr	r3, [pc, #164]	; (8000f90 <HAL_DMA_Init+0x174>)
 8000eec:	6a22      	ldr	r2, [r4, #32]
 8000eee:	421a      	tst	r2, r3
 8000ef0:	d003      	beq.n	8000efa <HAL_DMA_Init+0xde>
 8000ef2:	219e      	movs	r1, #158	; 0x9e
 8000ef4:	4823      	ldr	r0, [pc, #140]	; (8000f84 <HAL_DMA_Init+0x168>)
 8000ef6:	f002 f8a2 	bl	800303e <assert_failed>

  /* Compute the channel index */
  /* Only one DMA: DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8000efa:	6825      	ldr	r5, [r4, #0]
 8000efc:	4b25      	ldr	r3, [pc, #148]	; (8000f94 <HAL_DMA_Init+0x178>)
 8000efe:	2114      	movs	r1, #20
 8000f00:	18e8      	adds	r0, r5, r3
 8000f02:	f7ff f91d 	bl	8000140 <__udivsi3>
  hdma->DmaBaseAddress = DMA1;
 8000f06:	4b24      	ldr	r3, [pc, #144]	; (8000f98 <HAL_DMA_Init+0x17c>)
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8000f08:	0080      	lsls	r0, r0, #2
  hdma->DmaBaseAddress = DMA1;
 8000f0a:	6423      	str	r3, [r4, #64]	; 0x40

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000f0c:	2302      	movs	r3, #2
 8000f0e:	1da2      	adds	r2, r4, #6
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8000f10:	6460      	str	r0, [r4, #68]	; 0x44
  hdma->State = HAL_DMA_STATE_BUSY;
 8000f12:	77d3      	strb	r3, [r2, #31]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8000f14:	682e      	ldr	r6, [r5, #0]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8000f16:	4b21      	ldr	r3, [pc, #132]	; (8000f9c <HAL_DMA_Init+0x180>)
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8000f18:	68a1      	ldr	r1, [r4, #8]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8000f1a:	401e      	ands	r6, r3
  tmp |=  hdma->Init.Direction        |
 8000f1c:	68e3      	ldr	r3, [r4, #12]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000f1e:	6927      	ldr	r7, [r4, #16]
  tmp |=  hdma->Init.Direction        |
 8000f20:	430b      	orrs	r3, r1
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000f22:	433b      	orrs	r3, r7
 8000f24:	6967      	ldr	r7, [r4, #20]
 8000f26:	433b      	orrs	r3, r7
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000f28:	69a7      	ldr	r7, [r4, #24]
 8000f2a:	433b      	orrs	r3, r7
 8000f2c:	69e7      	ldr	r7, [r4, #28]
 8000f2e:	433b      	orrs	r3, r7
          hdma->Init.Mode                | hdma->Init.Priority;
 8000f30:	6a27      	ldr	r7, [r4, #32]
 8000f32:	433b      	orrs	r3, r7
  tmp |=  hdma->Init.Direction        |
 8000f34:	4333      	orrs	r3, r6

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8000f36:	602b      	str	r3, [r5, #0]

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8000f38:	2380      	movs	r3, #128	; 0x80
 8000f3a:	01db      	lsls	r3, r3, #7
 8000f3c:	4299      	cmp	r1, r3
 8000f3e:	d00c      	beq.n	8000f5a <HAL_DMA_Init+0x13e>
  {
    /* Write to DMA channel selection register */
    /* Reset request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8000f40:	251c      	movs	r5, #28
 8000f42:	4028      	ands	r0, r5
 8000f44:	3d0d      	subs	r5, #13
 8000f46:	4085      	lsls	r5, r0
 8000f48:	4915      	ldr	r1, [pc, #84]	; (8000fa0 <HAL_DMA_Init+0x184>)
 8000f4a:	680b      	ldr	r3, [r1, #0]
 8000f4c:	43ab      	bics	r3, r5
 8000f4e:	600b      	str	r3, [r1, #0]

    /* Configure request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8000f50:	6863      	ldr	r3, [r4, #4]
 8000f52:	680d      	ldr	r5, [r1, #0]
 8000f54:	4083      	lsls	r3, r0
 8000f56:	432b      	orrs	r3, r5
 8000f58:	600b      	str	r3, [r1, #0]
  }

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000f5a:	2000      	movs	r0, #0

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8000f5c:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000f5e:	63e0      	str	r0, [r4, #60]	; 0x3c

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8000f60:	3405      	adds	r4, #5
  hdma->State  = HAL_DMA_STATE_READY;
 8000f62:	77d3      	strb	r3, [r2, #31]
  hdma->Lock = HAL_UNLOCKED;
 8000f64:	77e0      	strb	r0, [r4, #31]

  return HAL_OK;
}
 8000f66:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000f68:	40020008 	.word	0x40020008
 8000f6c:	4002001c 	.word	0x4002001c
 8000f70:	40020030 	.word	0x40020030
 8000f74:	40020044 	.word	0x40020044
 8000f78:	40020058 	.word	0x40020058
 8000f7c:	4002006c 	.word	0x4002006c
 8000f80:	40020080 	.word	0x40020080
 8000f84:	08003503 	.word	0x08003503
 8000f88:	fffffeff 	.word	0xfffffeff
 8000f8c:	fffffbff 	.word	0xfffffbff
 8000f90:	ffffcfff 	.word	0xffffcfff
 8000f94:	bffdfff8 	.word	0xbffdfff8
 8000f98:	40020000 	.word	0x40020000
 8000f9c:	ffff800f 	.word	0xffff800f
 8000fa0:	400200a8 	.word	0x400200a8

08000fa4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000fa4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8000fa6:	0015      	movs	r5, r2
 8000fa8:	001f      	movs	r7, r3
  HAL_StatusTypeDef status = HAL_OK;

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 8000faa:	1e5a      	subs	r2, r3, #1
 8000fac:	4b23      	ldr	r3, [pc, #140]	; (800103c <HAL_DMA_Start_IT+0x98>)
{
 8000fae:	0004      	movs	r4, r0
 8000fb0:	000e      	movs	r6, r1
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 8000fb2:	429a      	cmp	r2, r3
 8000fb4:	d904      	bls.n	8000fc0 <HAL_DMA_Start_IT+0x1c>
 8000fb6:	21ab      	movs	r1, #171	; 0xab
 8000fb8:	4821      	ldr	r0, [pc, #132]	; (8001040 <HAL_DMA_Start_IT+0x9c>)
 8000fba:	0049      	lsls	r1, r1, #1
 8000fbc:	f002 f83f 	bl	800303e <assert_failed>

  /* Process locked */
  __HAL_LOCK(hdma);
 8000fc0:	1d63      	adds	r3, r4, #5
 8000fc2:	7fda      	ldrb	r2, [r3, #31]
 8000fc4:	2002      	movs	r0, #2
 8000fc6:	2a01      	cmp	r2, #1
 8000fc8:	d02a      	beq.n	8001020 <HAL_DMA_Start_IT+0x7c>
 8000fca:	2201      	movs	r2, #1
 8000fcc:	77da      	strb	r2, [r3, #31]

  if(HAL_DMA_STATE_READY == hdma->State)
 8000fce:	1da2      	adds	r2, r4, #6
 8000fd0:	4694      	mov	ip, r2
 8000fd2:	7fd2      	ldrb	r2, [r2, #31]
 8000fd4:	2100      	movs	r1, #0
 8000fd6:	b2d2      	uxtb	r2, r2
 8000fd8:	2a01      	cmp	r2, #1
 8000fda:	d12c      	bne.n	8001036 <HAL_DMA_Start_IT+0x92>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8000fdc:	4663      	mov	r3, ip
 8000fde:	77d8      	strb	r0, [r3, #31]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8000fe0:	6823      	ldr	r3, [r4, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000fe2:	63e1      	str	r1, [r4, #60]	; 0x3c
    __HAL_DMA_DISABLE(hdma);
 8000fe4:	6819      	ldr	r1, [r3, #0]
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8000fe6:	301a      	adds	r0, #26
    __HAL_DMA_DISABLE(hdma);
 8000fe8:	4391      	bics	r1, r2
 8000fea:	6019      	str	r1, [r3, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8000fec:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8000fee:	9101      	str	r1, [sp, #4]
 8000ff0:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8000ff2:	4008      	ands	r0, r1
 8000ff4:	4082      	lsls	r2, r0
 8000ff6:	9901      	ldr	r1, [sp, #4]
 8000ff8:	604a      	str	r2, [r1, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8000ffa:	68a2      	ldr	r2, [r4, #8]
  hdma->Instance->CNDTR = DataLength;
 8000ffc:	605f      	str	r7, [r3, #4]
 8000ffe:	6821      	ldr	r1, [r4, #0]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001000:	2a10      	cmp	r2, #16
 8001002:	d10e      	bne.n	8001022 <HAL_DMA_Start_IT+0x7e>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001004:	609d      	str	r5, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001006:	60de      	str	r6, [r3, #12]
    if(NULL != hdma->XferHalfCpltCallback )
 8001008:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800100a:	2a00      	cmp	r2, #0
 800100c:	d00c      	beq.n	8001028 <HAL_DMA_Start_IT+0x84>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800100e:	220e      	movs	r2, #14
 8001010:	6818      	ldr	r0, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001012:	4302      	orrs	r2, r0
 8001014:	601a      	str	r2, [r3, #0]
    __HAL_DMA_ENABLE(hdma);
 8001016:	2301      	movs	r3, #1
  HAL_StatusTypeDef status = HAL_OK;
 8001018:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 800101a:	680a      	ldr	r2, [r1, #0]
 800101c:	4313      	orrs	r3, r2
 800101e:	600b      	str	r3, [r1, #0]
}
 8001020:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 8001022:	609e      	str	r6, [r3, #8]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 8001024:	60dd      	str	r5, [r3, #12]
 8001026:	e7ef      	b.n	8001008 <HAL_DMA_Start_IT+0x64>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001028:	2004      	movs	r0, #4
 800102a:	681a      	ldr	r2, [r3, #0]
 800102c:	4382      	bics	r2, r0
 800102e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001030:	6818      	ldr	r0, [r3, #0]
 8001032:	220a      	movs	r2, #10
 8001034:	e7ed      	b.n	8001012 <HAL_DMA_Start_IT+0x6e>
    __HAL_UNLOCK(hdma);
 8001036:	77d9      	strb	r1, [r3, #31]
 8001038:	e7f2      	b.n	8001020 <HAL_DMA_Start_IT+0x7c>
 800103a:	46c0      	nop			; (mov r8, r8)
 800103c:	0000fffe 	.word	0x0000fffe
 8001040:	08003503 	.word	0x08003503

08001044 <HAL_DMA_Abort_IT>:
{
 8001044:	b570      	push	{r4, r5, r6, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001046:	1d84      	adds	r4, r0, #6
 8001048:	7fe3      	ldrb	r3, [r4, #31]
 800104a:	2b02      	cmp	r3, #2
 800104c:	d004      	beq.n	8001058 <HAL_DMA_Abort_IT+0x14>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800104e:	2304      	movs	r3, #4
 8001050:	63c3      	str	r3, [r0, #60]	; 0x3c
    status = HAL_ERROR;
 8001052:	3b03      	subs	r3, #3
}
 8001054:	0018      	movs	r0, r3
 8001056:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001058:	210e      	movs	r1, #14
 800105a:	6803      	ldr	r3, [r0, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800105c:	6c45      	ldr	r5, [r0, #68]	; 0x44
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800105e:	681a      	ldr	r2, [r3, #0]
 8001060:	438a      	bics	r2, r1
 8001062:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 8001064:	2201      	movs	r2, #1
 8001066:	6819      	ldr	r1, [r3, #0]
 8001068:	4391      	bics	r1, r2
 800106a:	6019      	str	r1, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800106c:	231c      	movs	r3, #28
 800106e:	402b      	ands	r3, r5
 8001070:	0015      	movs	r5, r2
 8001072:	409d      	lsls	r5, r3
 8001074:	6c01      	ldr	r1, [r0, #64]	; 0x40
    __HAL_UNLOCK(hdma);
 8001076:	1d43      	adds	r3, r0, #5
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8001078:	604d      	str	r5, [r1, #4]
    hdma->State = HAL_DMA_STATE_READY;
 800107a:	77e2      	strb	r2, [r4, #31]
    __HAL_UNLOCK(hdma);
 800107c:	2400      	movs	r4, #0
    if(hdma->XferAbortCallback != NULL)
 800107e:	6b82      	ldr	r2, [r0, #56]	; 0x38
    __HAL_UNLOCK(hdma);
 8001080:	77dc      	strb	r4, [r3, #31]
  HAL_StatusTypeDef status = HAL_OK;
 8001082:	0013      	movs	r3, r2
    if(hdma->XferAbortCallback != NULL)
 8001084:	42a2      	cmp	r2, r4
 8001086:	d0e5      	beq.n	8001054 <HAL_DMA_Abort_IT+0x10>
      hdma->XferAbortCallback(hdma);
 8001088:	4790      	blx	r2
  HAL_StatusTypeDef status = HAL_OK;
 800108a:	0023      	movs	r3, r4
 800108c:	e7e2      	b.n	8001054 <HAL_DMA_Abort_IT+0x10>

0800108e <HAL_DMA_IRQHandler>:
{
 800108e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 8001090:	221c      	movs	r2, #28
 8001092:	2704      	movs	r7, #4
 8001094:	6c46      	ldr	r6, [r0, #68]	; 0x44
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001096:	6c01      	ldr	r1, [r0, #64]	; 0x40
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 8001098:	4032      	ands	r2, r6
 800109a:	003e      	movs	r6, r7
 800109c:	4096      	lsls	r6, r2
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800109e:	680d      	ldr	r5, [r1, #0]
  uint32_t source_it = hdma->Instance->CCR;
 80010a0:	6803      	ldr	r3, [r0, #0]
 80010a2:	681c      	ldr	r4, [r3, #0]
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 80010a4:	422e      	tst	r6, r5
 80010a6:	d00d      	beq.n	80010c4 <HAL_DMA_IRQHandler+0x36>
 80010a8:	423c      	tst	r4, r7
 80010aa:	d00b      	beq.n	80010c4 <HAL_DMA_IRQHandler+0x36>
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80010ac:	681a      	ldr	r2, [r3, #0]
 80010ae:	0692      	lsls	r2, r2, #26
 80010b0:	d402      	bmi.n	80010b8 <HAL_DMA_IRQHandler+0x2a>
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80010b2:	681a      	ldr	r2, [r3, #0]
 80010b4:	43ba      	bics	r2, r7
 80010b6:	601a      	str	r2, [r3, #0]
     if(hdma->XferHalfCpltCallback != NULL)
 80010b8:	6b03      	ldr	r3, [r0, #48]	; 0x30
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1cU);
 80010ba:	604e      	str	r6, [r1, #4]
     if(hdma->XferHalfCpltCallback != NULL)
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d019      	beq.n	80010f4 <HAL_DMA_IRQHandler+0x66>
      hdma->XferErrorCallback(hdma);
 80010c0:	4798      	blx	r3
  return;
 80010c2:	e017      	b.n	80010f4 <HAL_DMA_IRQHandler+0x66>
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 80010c4:	2702      	movs	r7, #2
 80010c6:	003e      	movs	r6, r7
 80010c8:	4096      	lsls	r6, r2
 80010ca:	422e      	tst	r6, r5
 80010cc:	d013      	beq.n	80010f6 <HAL_DMA_IRQHandler+0x68>
 80010ce:	423c      	tst	r4, r7
 80010d0:	d011      	beq.n	80010f6 <HAL_DMA_IRQHandler+0x68>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80010d2:	681a      	ldr	r2, [r3, #0]
 80010d4:	0692      	lsls	r2, r2, #26
 80010d6:	d406      	bmi.n	80010e6 <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80010d8:	240a      	movs	r4, #10
 80010da:	681a      	ldr	r2, [r3, #0]
 80010dc:	43a2      	bics	r2, r4
 80010de:	601a      	str	r2, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 80010e0:	2201      	movs	r2, #1
 80010e2:	1d83      	adds	r3, r0, #6
 80010e4:	77da      	strb	r2, [r3, #31]
    __HAL_UNLOCK(hdma);
 80010e6:	2200      	movs	r2, #0
 80010e8:	1d43      	adds	r3, r0, #5
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 80010ea:	604e      	str	r6, [r1, #4]
    __HAL_UNLOCK(hdma);
 80010ec:	77da      	strb	r2, [r3, #31]
    if(hdma->XferCpltCallback != NULL)
 80010ee:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    if (hdma->XferErrorCallback != NULL)
 80010f0:	4293      	cmp	r3, r2
 80010f2:	d1e5      	bne.n	80010c0 <HAL_DMA_IRQHandler+0x32>
}
 80010f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  else if ((0U != (flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TE)))
 80010f6:	2608      	movs	r6, #8
 80010f8:	0037      	movs	r7, r6
 80010fa:	4097      	lsls	r7, r2
 80010fc:	423d      	tst	r5, r7
 80010fe:	d0f9      	beq.n	80010f4 <HAL_DMA_IRQHandler+0x66>
 8001100:	4234      	tst	r4, r6
 8001102:	d0f7      	beq.n	80010f4 <HAL_DMA_IRQHandler+0x66>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001104:	250e      	movs	r5, #14
 8001106:	681c      	ldr	r4, [r3, #0]
 8001108:	43ac      	bics	r4, r5
 800110a:	601c      	str	r4, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800110c:	2301      	movs	r3, #1
 800110e:	001c      	movs	r4, r3
 8001110:	4094      	lsls	r4, r2
    hdma->State = HAL_DMA_STATE_READY;
 8001112:	1d82      	adds	r2, r0, #6
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8001114:	604c      	str	r4, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001116:	63c3      	str	r3, [r0, #60]	; 0x3c
    hdma->State = HAL_DMA_STATE_READY;
 8001118:	77d3      	strb	r3, [r2, #31]
    __HAL_UNLOCK(hdma);
 800111a:	2200      	movs	r2, #0
 800111c:	1d43      	adds	r3, r0, #5
 800111e:	77da      	strb	r2, [r3, #31]
    if (hdma->XferErrorCallback != NULL)
 8001120:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8001122:	e7e5      	b.n	80010f0 <HAL_DMA_IRQHandler+0x62>

08001124 <HAL_GPIO_Init>:
  uint32_t position = 0x00U;
  uint32_t iocurrent = 0x00U;
  uint32_t temp = 0x00U;
 
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 8001124:	684b      	ldr	r3, [r1, #4]
{
 8001126:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8001128:	0004      	movs	r4, r0
 800112a:	000d      	movs	r5, r1
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 800112c:	2b03      	cmp	r3, #3
 800112e:	d912      	bls.n	8001156 <HAL_GPIO_Init+0x32>
 8001130:	001a      	movs	r2, r3
 8001132:	3a11      	subs	r2, #17
 8001134:	2a01      	cmp	r2, #1
 8001136:	d90e      	bls.n	8001156 <HAL_GPIO_Init+0x32>
 8001138:	4a85      	ldr	r2, [pc, #532]	; (8001350 <HAL_GPIO_Init+0x22c>)
 800113a:	4986      	ldr	r1, [pc, #536]	; (8001354 <HAL_GPIO_Init+0x230>)
 800113c:	401a      	ands	r2, r3
 800113e:	1852      	adds	r2, r2, r1
 8001140:	4985      	ldr	r1, [pc, #532]	; (8001358 <HAL_GPIO_Init+0x234>)
 8001142:	420a      	tst	r2, r1
 8001144:	d007      	beq.n	8001156 <HAL_GPIO_Init+0x32>
 8001146:	4a85      	ldr	r2, [pc, #532]	; (800135c <HAL_GPIO_Init+0x238>)
 8001148:	189b      	adds	r3, r3, r2
 800114a:	420b      	tst	r3, r1
 800114c:	d003      	beq.n	8001156 <HAL_GPIO_Init+0x32>
 800114e:	21ae      	movs	r1, #174	; 0xae
 8001150:	4883      	ldr	r0, [pc, #524]	; (8001360 <HAL_GPIO_Init+0x23c>)
 8001152:	f001 ff74 	bl	800303e <assert_failed>
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 8001156:	68ab      	ldr	r3, [r5, #8]
 8001158:	2b02      	cmp	r3, #2
 800115a:	d903      	bls.n	8001164 <HAL_GPIO_Init+0x40>
 800115c:	21af      	movs	r1, #175	; 0xaf
 800115e:	4880      	ldr	r0, [pc, #512]	; (8001360 <HAL_GPIO_Init+0x23c>)
 8001160:	f001 ff6d 	bl	800303e <assert_failed>
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,(GPIO_Init->Pin)));
 8001164:	23a0      	movs	r3, #160	; 0xa0
 8001166:	05db      	lsls	r3, r3, #23
 8001168:	429c      	cmp	r4, r3
 800116a:	d00b      	beq.n	8001184 <HAL_GPIO_Init+0x60>
 800116c:	4b7d      	ldr	r3, [pc, #500]	; (8001364 <HAL_GPIO_Init+0x240>)
 800116e:	429c      	cmp	r4, r3
 8001170:	d008      	beq.n	8001184 <HAL_GPIO_Init+0x60>
 8001172:	4b7d      	ldr	r3, [pc, #500]	; (8001368 <HAL_GPIO_Init+0x244>)
 8001174:	429c      	cmp	r4, r3
 8001176:	d005      	beq.n	8001184 <HAL_GPIO_Init+0x60>
 8001178:	4b7c      	ldr	r3, [pc, #496]	; (800136c <HAL_GPIO_Init+0x248>)
 800117a:	429c      	cmp	r4, r3
 800117c:	d002      	beq.n	8001184 <HAL_GPIO_Init+0x60>
 800117e:	4b7c      	ldr	r3, [pc, #496]	; (8001370 <HAL_GPIO_Init+0x24c>)
 8001180:	429c      	cmp	r4, r3
 8001182:	d107      	bne.n	8001194 <HAL_GPIO_Init+0x70>
 8001184:	682b      	ldr	r3, [r5, #0]
 8001186:	b29a      	uxth	r2, r3
 8001188:	2a00      	cmp	r2, #0
 800118a:	d003      	beq.n	8001194 <HAL_GPIO_Init+0x70>
 800118c:	4a79      	ldr	r2, [pc, #484]	; (8001374 <HAL_GPIO_Init+0x250>)
 800118e:	4313      	orrs	r3, r2
 8001190:	4293      	cmp	r3, r2
 8001192:	d00d      	beq.n	80011b0 <HAL_GPIO_Init+0x8c>
 8001194:	4b78      	ldr	r3, [pc, #480]	; (8001378 <HAL_GPIO_Init+0x254>)
 8001196:	429c      	cmp	r4, r3
 8001198:	d106      	bne.n	80011a8 <HAL_GPIO_Init+0x84>
 800119a:	682b      	ldr	r3, [r5, #0]
 800119c:	4a77      	ldr	r2, [pc, #476]	; (800137c <HAL_GPIO_Init+0x258>)
 800119e:	4213      	tst	r3, r2
 80011a0:	d002      	beq.n	80011a8 <HAL_GPIO_Init+0x84>
 80011a2:	4313      	orrs	r3, r2
 80011a4:	4293      	cmp	r3, r2
 80011a6:	d003      	beq.n	80011b0 <HAL_GPIO_Init+0x8c>
 80011a8:	21b0      	movs	r1, #176	; 0xb0
 80011aa:	486d      	ldr	r0, [pc, #436]	; (8001360 <HAL_GPIO_Init+0x23c>)
 80011ac:	f001 ff47 	bl	800303e <assert_failed>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
        
        temp = SYSCFG->EXTICR[position >> 2U];
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80011b0:	2700      	movs	r7, #0
  while (((GPIO_Init->Pin) >> position) != 0)
 80011b2:	682b      	ldr	r3, [r5, #0]
 80011b4:	001a      	movs	r2, r3
 80011b6:	40fa      	lsrs	r2, r7
 80011b8:	d100      	bne.n	80011bc <HAL_GPIO_Init+0x98>
        EXTI->FTSR = temp;
      }
    }
    position++;
  }
}
 80011ba:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80011bc:	2201      	movs	r2, #1
 80011be:	40ba      	lsls	r2, r7
 80011c0:	9201      	str	r2, [sp, #4]
 80011c2:	401a      	ands	r2, r3
 80011c4:	9200      	str	r2, [sp, #0]
    if(iocurrent)
 80011c6:	d100      	bne.n	80011ca <HAL_GPIO_Init+0xa6>
 80011c8:	e0c0      	b.n	800134c <HAL_GPIO_Init+0x228>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 80011ca:	2210      	movs	r2, #16
 80011cc:	686b      	ldr	r3, [r5, #4]
 80011ce:	4393      	bics	r3, r2
 80011d0:	2b02      	cmp	r3, #2
 80011d2:	d12c      	bne.n	800122e <HAL_GPIO_Init+0x10a>
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
 80011d4:	23a0      	movs	r3, #160	; 0xa0
 80011d6:	05db      	lsls	r3, r3, #23
 80011d8:	429c      	cmp	r4, r3
 80011da:	d012      	beq.n	8001202 <HAL_GPIO_Init+0xde>
 80011dc:	4b61      	ldr	r3, [pc, #388]	; (8001364 <HAL_GPIO_Init+0x240>)
 80011de:	429c      	cmp	r4, r3
 80011e0:	d00f      	beq.n	8001202 <HAL_GPIO_Init+0xde>
 80011e2:	4b61      	ldr	r3, [pc, #388]	; (8001368 <HAL_GPIO_Init+0x244>)
 80011e4:	429c      	cmp	r4, r3
 80011e6:	d00c      	beq.n	8001202 <HAL_GPIO_Init+0xde>
 80011e8:	4b60      	ldr	r3, [pc, #384]	; (800136c <HAL_GPIO_Init+0x248>)
 80011ea:	429c      	cmp	r4, r3
 80011ec:	d009      	beq.n	8001202 <HAL_GPIO_Init+0xde>
 80011ee:	4b60      	ldr	r3, [pc, #384]	; (8001370 <HAL_GPIO_Init+0x24c>)
 80011f0:	429c      	cmp	r4, r3
 80011f2:	d006      	beq.n	8001202 <HAL_GPIO_Init+0xde>
 80011f4:	4b60      	ldr	r3, [pc, #384]	; (8001378 <HAL_GPIO_Init+0x254>)
 80011f6:	429c      	cmp	r4, r3
 80011f8:	d003      	beq.n	8001202 <HAL_GPIO_Init+0xde>
 80011fa:	21bf      	movs	r1, #191	; 0xbf
 80011fc:	4858      	ldr	r0, [pc, #352]	; (8001360 <HAL_GPIO_Init+0x23c>)
 80011fe:	f001 ff1e 	bl	800303e <assert_failed>
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 8001202:	692b      	ldr	r3, [r5, #16]
 8001204:	2b07      	cmp	r3, #7
 8001206:	d903      	bls.n	8001210 <HAL_GPIO_Init+0xec>
 8001208:	21c0      	movs	r1, #192	; 0xc0
 800120a:	4855      	ldr	r0, [pc, #340]	; (8001360 <HAL_GPIO_Init+0x23c>)
 800120c:	f001 ff17 	bl	800303e <assert_failed>
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U)) ;
 8001210:	2207      	movs	r2, #7
 8001212:	200f      	movs	r0, #15
 8001214:	403a      	ands	r2, r7
 8001216:	0092      	lsls	r2, r2, #2
 8001218:	4090      	lsls	r0, r2
        temp = GPIOx->AFR[position >> 3U];
 800121a:	08fb      	lsrs	r3, r7, #3
 800121c:	009b      	lsls	r3, r3, #2
 800121e:	18e3      	adds	r3, r4, r3
 8001220:	6a19      	ldr	r1, [r3, #32]
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U)) ;
 8001222:	4381      	bics	r1, r0
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U)) ;
 8001224:	6928      	ldr	r0, [r5, #16]
 8001226:	4090      	lsls	r0, r2
 8001228:	0002      	movs	r2, r0
 800122a:	430a      	orrs	r2, r1
        GPIOx->AFR[position >> 3U] = temp;
 800122c:	621a      	str	r2, [r3, #32]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800122e:	2210      	movs	r2, #16
 8001230:	686b      	ldr	r3, [r5, #4]
 8001232:	007e      	lsls	r6, r7, #1
 8001234:	4393      	bics	r3, r2
 8001236:	3b01      	subs	r3, #1
 8001238:	2b01      	cmp	r3, #1
 800123a:	d819      	bhi.n	8001270 <HAL_GPIO_Init+0x14c>
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 800123c:	68eb      	ldr	r3, [r5, #12]
 800123e:	2b03      	cmp	r3, #3
 8001240:	d903      	bls.n	800124a <HAL_GPIO_Init+0x126>
 8001242:	21ce      	movs	r1, #206	; 0xce
 8001244:	4846      	ldr	r0, [pc, #280]	; (8001360 <HAL_GPIO_Init+0x23c>)
 8001246:	f001 fefa 	bl	800303e <assert_failed>
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 800124a:	2203      	movs	r2, #3
 800124c:	40b2      	lsls	r2, r6
        temp = GPIOx->OSPEEDR;
 800124e:	68a3      	ldr	r3, [r4, #8]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001250:	2101      	movs	r1, #1
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8001252:	4393      	bics	r3, r2
 8001254:	001a      	movs	r2, r3
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001256:	68eb      	ldr	r3, [r5, #12]
 8001258:	40b3      	lsls	r3, r6
 800125a:	4313      	orrs	r3, r2
        GPIOx->OSPEEDR = temp;
 800125c:	60a3      	str	r3, [r4, #8]
        temp= GPIOx->OTYPER;
 800125e:	6862      	ldr	r2, [r4, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001260:	9b01      	ldr	r3, [sp, #4]
 8001262:	439a      	bics	r2, r3
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001264:	686b      	ldr	r3, [r5, #4]
 8001266:	091b      	lsrs	r3, r3, #4
 8001268:	400b      	ands	r3, r1
 800126a:	40bb      	lsls	r3, r7
 800126c:	4313      	orrs	r3, r2
        GPIOx->OTYPER = temp;
 800126e:	6063      	str	r3, [r4, #4]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001270:	2303      	movs	r3, #3
 8001272:	469c      	mov	ip, r3
 8001274:	40b3      	lsls	r3, r6
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001276:	4661      	mov	r1, ip
 8001278:	686a      	ldr	r2, [r5, #4]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800127a:	43db      	mvns	r3, r3
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800127c:	4011      	ands	r1, r2
 800127e:	40b1      	lsls	r1, r6
      temp = GPIOx->MODER;
 8001280:	6820      	ldr	r0, [r4, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001282:	4018      	ands	r0, r3
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001284:	4301      	orrs	r1, r0
      GPIOx->MODER = temp;
 8001286:	6021      	str	r1, [r4, #0]
      temp = GPIOx->PUPDR;
 8001288:	68e1      	ldr	r1, [r4, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800128a:	4019      	ands	r1, r3
      temp |= ((GPIO_Init->Pull) << (position * 2U)); 
 800128c:	68ab      	ldr	r3, [r5, #8]
 800128e:	40b3      	lsls	r3, r6
 8001290:	430b      	orrs	r3, r1
      GPIOx->PUPDR = temp;
 8001292:	60e3      	str	r3, [r4, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8001294:	00d3      	lsls	r3, r2, #3
 8001296:	d559      	bpl.n	800134c <HAL_GPIO_Init+0x228>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001298:	2001      	movs	r0, #1
 800129a:	4939      	ldr	r1, [pc, #228]	; (8001380 <HAL_GPIO_Init+0x25c>)
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 800129c:	260f      	movs	r6, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800129e:	6b4b      	ldr	r3, [r1, #52]	; 0x34
 80012a0:	4303      	orrs	r3, r0
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 80012a2:	4660      	mov	r0, ip
 80012a4:	4038      	ands	r0, r7
 80012a6:	0080      	lsls	r0, r0, #2
 80012a8:	4086      	lsls	r6, r0
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012aa:	634b      	str	r3, [r1, #52]	; 0x34
 80012ac:	4b35      	ldr	r3, [pc, #212]	; (8001384 <HAL_GPIO_Init+0x260>)
        temp = SYSCFG->EXTICR[position >> 2U];
 80012ae:	08b9      	lsrs	r1, r7, #2
 80012b0:	0089      	lsls	r1, r1, #2
 80012b2:	18c9      	adds	r1, r1, r3
 80012b4:	688b      	ldr	r3, [r1, #8]
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 80012b6:	43b3      	bics	r3, r6
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80012b8:	26a0      	movs	r6, #160	; 0xa0
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 80012ba:	9301      	str	r3, [sp, #4]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80012bc:	05f6      	lsls	r6, r6, #23
 80012be:	2300      	movs	r3, #0
 80012c0:	42b4      	cmp	r4, r6
 80012c2:	d014      	beq.n	80012ee <HAL_GPIO_Init+0x1ca>
 80012c4:	4e27      	ldr	r6, [pc, #156]	; (8001364 <HAL_GPIO_Init+0x240>)
 80012c6:	3301      	adds	r3, #1
 80012c8:	42b4      	cmp	r4, r6
 80012ca:	d010      	beq.n	80012ee <HAL_GPIO_Init+0x1ca>
 80012cc:	4e26      	ldr	r6, [pc, #152]	; (8001368 <HAL_GPIO_Init+0x244>)
 80012ce:	3301      	adds	r3, #1
 80012d0:	42b4      	cmp	r4, r6
 80012d2:	d00c      	beq.n	80012ee <HAL_GPIO_Init+0x1ca>
 80012d4:	4e25      	ldr	r6, [pc, #148]	; (800136c <HAL_GPIO_Init+0x248>)
 80012d6:	4663      	mov	r3, ip
 80012d8:	42b4      	cmp	r4, r6
 80012da:	d008      	beq.n	80012ee <HAL_GPIO_Init+0x1ca>
 80012dc:	4e24      	ldr	r6, [pc, #144]	; (8001370 <HAL_GPIO_Init+0x24c>)
 80012de:	3301      	adds	r3, #1
 80012e0:	42b4      	cmp	r4, r6
 80012e2:	d004      	beq.n	80012ee <HAL_GPIO_Init+0x1ca>
 80012e4:	4b28      	ldr	r3, [pc, #160]	; (8001388 <HAL_GPIO_Init+0x264>)
 80012e6:	18e3      	adds	r3, r4, r3
 80012e8:	1e5e      	subs	r6, r3, #1
 80012ea:	41b3      	sbcs	r3, r6
 80012ec:	3305      	adds	r3, #5
 80012ee:	4083      	lsls	r3, r0
 80012f0:	9801      	ldr	r0, [sp, #4]
 80012f2:	4303      	orrs	r3, r0
        SYSCFG->EXTICR[position >> 2U] = temp;
 80012f4:	608b      	str	r3, [r1, #8]
        temp = EXTI->IMR;
 80012f6:	4925      	ldr	r1, [pc, #148]	; (800138c <HAL_GPIO_Init+0x268>)
        temp &= ~((uint32_t)iocurrent);
 80012f8:	9b00      	ldr	r3, [sp, #0]
        temp = EXTI->IMR;
 80012fa:	680e      	ldr	r6, [r1, #0]
        temp &= ~((uint32_t)iocurrent);
 80012fc:	43d8      	mvns	r0, r3
          temp |= iocurrent;
 80012fe:	4333      	orrs	r3, r6
 8001300:	469c      	mov	ip, r3
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001302:	03d3      	lsls	r3, r2, #15
 8001304:	d402      	bmi.n	800130c <HAL_GPIO_Init+0x1e8>
        temp &= ~((uint32_t)iocurrent);
 8001306:	0033      	movs	r3, r6
 8001308:	4003      	ands	r3, r0
 800130a:	469c      	mov	ip, r3
        EXTI->IMR = temp;
 800130c:	4663      	mov	r3, ip
 800130e:	600b      	str	r3, [r1, #0]
        temp = EXTI->EMR;
 8001310:	684e      	ldr	r6, [r1, #4]
          temp |= iocurrent;
 8001312:	9b00      	ldr	r3, [sp, #0]
 8001314:	4333      	orrs	r3, r6
 8001316:	469c      	mov	ip, r3
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001318:	0393      	lsls	r3, r2, #14
 800131a:	d402      	bmi.n	8001322 <HAL_GPIO_Init+0x1fe>
        temp &= ~((uint32_t)iocurrent);
 800131c:	0033      	movs	r3, r6
 800131e:	4003      	ands	r3, r0
 8001320:	469c      	mov	ip, r3
        EXTI->EMR = temp;
 8001322:	4663      	mov	r3, ip
 8001324:	604b      	str	r3, [r1, #4]
        temp = EXTI->RTSR;
 8001326:	688e      	ldr	r6, [r1, #8]
          temp |= iocurrent;
 8001328:	9b00      	ldr	r3, [sp, #0]
 800132a:	4333      	orrs	r3, r6
 800132c:	469c      	mov	ip, r3
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800132e:	02d3      	lsls	r3, r2, #11
 8001330:	d402      	bmi.n	8001338 <HAL_GPIO_Init+0x214>
        temp &= ~((uint32_t)iocurrent);
 8001332:	0033      	movs	r3, r6
 8001334:	4003      	ands	r3, r0
 8001336:	469c      	mov	ip, r3
        EXTI->RTSR = temp;
 8001338:	4663      	mov	r3, ip
 800133a:	608b      	str	r3, [r1, #8]
        temp = EXTI->FTSR;
 800133c:	68ce      	ldr	r6, [r1, #12]
          temp |= iocurrent;
 800133e:	9b00      	ldr	r3, [sp, #0]
 8001340:	4333      	orrs	r3, r6
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001342:	0292      	lsls	r2, r2, #10
 8001344:	d401      	bmi.n	800134a <HAL_GPIO_Init+0x226>
        temp &= ~((uint32_t)iocurrent);
 8001346:	0033      	movs	r3, r6
 8001348:	4003      	ands	r3, r0
        EXTI->FTSR = temp;
 800134a:	60cb      	str	r3, [r1, #12]
    position++;
 800134c:	3701      	adds	r7, #1
 800134e:	e730      	b.n	80011b2 <HAL_GPIO_Init+0x8e>
 8001350:	ffdfffff 	.word	0xffdfffff
 8001354:	efef0000 	.word	0xefef0000
 8001358:	fffeffff 	.word	0xfffeffff
 800135c:	efdf0000 	.word	0xefdf0000
 8001360:	0800353b 	.word	0x0800353b
 8001364:	50000400 	.word	0x50000400
 8001368:	50000800 	.word	0x50000800
 800136c:	50000c00 	.word	0x50000c00
 8001370:	50001000 	.word	0x50001000
 8001374:	0000ffff 	.word	0x0000ffff
 8001378:	50001c00 	.word	0x50001c00
 800137c:	00000603 	.word	0x00000603
 8001380:	40021000 	.word	0x40021000
 8001384:	40010000 	.word	0x40010000
 8001388:	afffe400 	.word	0xafffe400
 800138c:	40010400 	.word	0x40010400

08001390 <HAL_GPIO_WritePin>:
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,GPIO_Pin));
 8001390:	23a0      	movs	r3, #160	; 0xa0
{
 8001392:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,GPIO_Pin));
 8001394:	05db      	lsls	r3, r3, #23
{
 8001396:	0004      	movs	r4, r0
 8001398:	000d      	movs	r5, r1
 800139a:	0016      	movs	r6, r2
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,GPIO_Pin));
 800139c:	4298      	cmp	r0, r3
 800139e:	d00b      	beq.n	80013b8 <HAL_GPIO_WritePin+0x28>
 80013a0:	4b15      	ldr	r3, [pc, #84]	; (80013f8 <HAL_GPIO_WritePin+0x68>)
 80013a2:	4298      	cmp	r0, r3
 80013a4:	d008      	beq.n	80013b8 <HAL_GPIO_WritePin+0x28>
 80013a6:	4b15      	ldr	r3, [pc, #84]	; (80013fc <HAL_GPIO_WritePin+0x6c>)
 80013a8:	4298      	cmp	r0, r3
 80013aa:	d005      	beq.n	80013b8 <HAL_GPIO_WritePin+0x28>
 80013ac:	4b14      	ldr	r3, [pc, #80]	; (8001400 <HAL_GPIO_WritePin+0x70>)
 80013ae:	4298      	cmp	r0, r3
 80013b0:	d002      	beq.n	80013b8 <HAL_GPIO_WritePin+0x28>
 80013b2:	4b14      	ldr	r3, [pc, #80]	; (8001404 <HAL_GPIO_WritePin+0x74>)
 80013b4:	4298      	cmp	r0, r3
 80013b6:	d10a      	bne.n	80013ce <HAL_GPIO_WritePin+0x3e>
 80013b8:	2d00      	cmp	r5, #0
 80013ba:	d012      	beq.n	80013e2 <HAL_GPIO_WritePin+0x52>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 80013bc:	2e01      	cmp	r6, #1
 80013be:	d916      	bls.n	80013ee <HAL_GPIO_WritePin+0x5e>
 80013c0:	219e      	movs	r1, #158	; 0x9e
 80013c2:	4811      	ldr	r0, [pc, #68]	; (8001408 <HAL_GPIO_WritePin+0x78>)
 80013c4:	31ff      	adds	r1, #255	; 0xff
 80013c6:	f001 fe3a 	bl	800303e <assert_failed>
  
  if(PinState != GPIO_PIN_RESET)
  {
    GPIOx->BSRR = GPIO_Pin;
 80013ca:	61a5      	str	r5, [r4, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 80013cc:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,GPIO_Pin));
 80013ce:	4b0f      	ldr	r3, [pc, #60]	; (800140c <HAL_GPIO_WritePin+0x7c>)
 80013d0:	4298      	cmp	r0, r3
 80013d2:	d106      	bne.n	80013e2 <HAL_GPIO_WritePin+0x52>
 80013d4:	4b0e      	ldr	r3, [pc, #56]	; (8001410 <HAL_GPIO_WritePin+0x80>)
 80013d6:	4219      	tst	r1, r3
 80013d8:	d003      	beq.n	80013e2 <HAL_GPIO_WritePin+0x52>
 80013da:	001a      	movs	r2, r3
 80013dc:	430a      	orrs	r2, r1
 80013de:	429a      	cmp	r2, r3
 80013e0:	d0ec      	beq.n	80013bc <HAL_GPIO_WritePin+0x2c>
 80013e2:	21ce      	movs	r1, #206	; 0xce
 80013e4:	4808      	ldr	r0, [pc, #32]	; (8001408 <HAL_GPIO_WritePin+0x78>)
 80013e6:	0049      	lsls	r1, r1, #1
 80013e8:	f001 fe29 	bl	800303e <assert_failed>
 80013ec:	e7e6      	b.n	80013bc <HAL_GPIO_WritePin+0x2c>
  if(PinState != GPIO_PIN_RESET)
 80013ee:	2e00      	cmp	r6, #0
 80013f0:	d1eb      	bne.n	80013ca <HAL_GPIO_WritePin+0x3a>
    GPIOx->BRR = GPIO_Pin ;
 80013f2:	62a5      	str	r5, [r4, #40]	; 0x28
}
 80013f4:	e7ea      	b.n	80013cc <HAL_GPIO_WritePin+0x3c>
 80013f6:	46c0      	nop			; (mov r8, r8)
 80013f8:	50000400 	.word	0x50000400
 80013fc:	50000800 	.word	0x50000800
 8001400:	50000c00 	.word	0x50000c00
 8001404:	50001000 	.word	0x50001000
 8001408:	0800353b 	.word	0x0800353b
 800140c:	50001c00 	.word	0x50001c00
 8001410:	00000603 	.word	0x00000603

08001414 <HAL_GPIO_TogglePin>:
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,GPIO_Pin));
 8001414:	23a0      	movs	r3, #160	; 0xa0
{
 8001416:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,GPIO_Pin));
 8001418:	05db      	lsls	r3, r3, #23
{
 800141a:	0004      	movs	r4, r0
 800141c:	000d      	movs	r5, r1
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,GPIO_Pin));
 800141e:	4298      	cmp	r0, r3
 8001420:	d00b      	beq.n	800143a <HAL_GPIO_TogglePin+0x26>
 8001422:	4b11      	ldr	r3, [pc, #68]	; (8001468 <HAL_GPIO_TogglePin+0x54>)
 8001424:	4298      	cmp	r0, r3
 8001426:	d008      	beq.n	800143a <HAL_GPIO_TogglePin+0x26>
 8001428:	4b10      	ldr	r3, [pc, #64]	; (800146c <HAL_GPIO_TogglePin+0x58>)
 800142a:	4298      	cmp	r0, r3
 800142c:	d005      	beq.n	800143a <HAL_GPIO_TogglePin+0x26>
 800142e:	4b10      	ldr	r3, [pc, #64]	; (8001470 <HAL_GPIO_TogglePin+0x5c>)
 8001430:	4298      	cmp	r0, r3
 8001432:	d002      	beq.n	800143a <HAL_GPIO_TogglePin+0x26>
 8001434:	4b0f      	ldr	r3, [pc, #60]	; (8001474 <HAL_GPIO_TogglePin+0x60>)
 8001436:	4298      	cmp	r0, r3
 8001438:	d105      	bne.n	8001446 <HAL_GPIO_TogglePin+0x32>
 800143a:	2d00      	cmp	r5, #0
 800143c:	d00d      	beq.n	800145a <HAL_GPIO_TogglePin+0x46>

  GPIOx->ODR ^= GPIO_Pin;
 800143e:	6963      	ldr	r3, [r4, #20]
 8001440:	405d      	eors	r5, r3
 8001442:	6165      	str	r5, [r4, #20]
}
 8001444:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,GPIO_Pin));
 8001446:	4b0c      	ldr	r3, [pc, #48]	; (8001478 <HAL_GPIO_TogglePin+0x64>)
 8001448:	4298      	cmp	r0, r3
 800144a:	d106      	bne.n	800145a <HAL_GPIO_TogglePin+0x46>
 800144c:	4b0b      	ldr	r3, [pc, #44]	; (800147c <HAL_GPIO_TogglePin+0x68>)
 800144e:	4219      	tst	r1, r3
 8001450:	d003      	beq.n	800145a <HAL_GPIO_TogglePin+0x46>
 8001452:	001a      	movs	r2, r3
 8001454:	430a      	orrs	r2, r1
 8001456:	429a      	cmp	r2, r3
 8001458:	d0f1      	beq.n	800143e <HAL_GPIO_TogglePin+0x2a>
 800145a:	21da      	movs	r1, #218	; 0xda
 800145c:	4808      	ldr	r0, [pc, #32]	; (8001480 <HAL_GPIO_TogglePin+0x6c>)
 800145e:	0049      	lsls	r1, r1, #1
 8001460:	f001 fded 	bl	800303e <assert_failed>
 8001464:	e7eb      	b.n	800143e <HAL_GPIO_TogglePin+0x2a>
 8001466:	46c0      	nop			; (mov r8, r8)
 8001468:	50000400 	.word	0x50000400
 800146c:	50000800 	.word	0x50000800
 8001470:	50000c00 	.word	0x50000c00
 8001474:	50001000 	.word	0x50001000
 8001478:	50001c00 	.word	0x50001c00
 800147c:	00000603 	.word	0x00000603
 8001480:	0800353b 	.word	0x0800353b

08001484 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001484:	b570      	push	{r4, r5, r6, lr}
 8001486:	0004      	movs	r4, r0
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
  {
    return HAL_ERROR;
 8001488:	2001      	movs	r0, #1
  if (hi2c == NULL)
 800148a:	2c00      	cmp	r4, #0
 800148c:	d100      	bne.n	8001490 <HAL_I2C_Init+0xc>
 800148e:	e08a      	b.n	80015a6 <HAL_I2C_Init+0x122>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8001490:	6823      	ldr	r3, [r4, #0]
 8001492:	4a4a      	ldr	r2, [pc, #296]	; (80015bc <HAL_I2C_Init+0x138>)
 8001494:	4293      	cmp	r3, r2
 8001496:	d00a      	beq.n	80014ae <HAL_I2C_Init+0x2a>
 8001498:	4a49      	ldr	r2, [pc, #292]	; (80015c0 <HAL_I2C_Init+0x13c>)
 800149a:	4293      	cmp	r3, r2
 800149c:	d007      	beq.n	80014ae <HAL_I2C_Init+0x2a>
 800149e:	4a49      	ldr	r2, [pc, #292]	; (80015c4 <HAL_I2C_Init+0x140>)
 80014a0:	4293      	cmp	r3, r2
 80014a2:	d004      	beq.n	80014ae <HAL_I2C_Init+0x2a>
 80014a4:	21ef      	movs	r1, #239	; 0xef
 80014a6:	4848      	ldr	r0, [pc, #288]	; (80015c8 <HAL_I2C_Init+0x144>)
 80014a8:	0049      	lsls	r1, r1, #1
 80014aa:	f001 fdc8 	bl	800303e <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
 80014ae:	4b47      	ldr	r3, [pc, #284]	; (80015cc <HAL_I2C_Init+0x148>)
 80014b0:	68a2      	ldr	r2, [r4, #8]
 80014b2:	429a      	cmp	r2, r3
 80014b4:	d904      	bls.n	80014c0 <HAL_I2C_Init+0x3c>
 80014b6:	21e0      	movs	r1, #224	; 0xe0
 80014b8:	4843      	ldr	r0, [pc, #268]	; (80015c8 <HAL_I2C_Init+0x144>)
 80014ba:	31ff      	adds	r1, #255	; 0xff
 80014bc:	f001 fdbf 	bl	800303e <assert_failed>
  assert_param(IS_I2C_ADDRESSING_MODE(hi2c->Init.AddressingMode));
 80014c0:	68e3      	ldr	r3, [r4, #12]
 80014c2:	3b01      	subs	r3, #1
 80014c4:	2b01      	cmp	r3, #1
 80014c6:	d904      	bls.n	80014d2 <HAL_I2C_Init+0x4e>
 80014c8:	21f0      	movs	r1, #240	; 0xf0
 80014ca:	483f      	ldr	r0, [pc, #252]	; (80015c8 <HAL_I2C_Init+0x144>)
 80014cc:	0049      	lsls	r1, r1, #1
 80014ce:	f001 fdb6 	bl	800303e <assert_failed>
 80014d2:	4e3f      	ldr	r6, [pc, #252]	; (80015d0 <HAL_I2C_Init+0x14c>)
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
 80014d4:	6923      	ldr	r3, [r4, #16]
 80014d6:	4233      	tst	r3, r6
 80014d8:	d004      	beq.n	80014e4 <HAL_I2C_Init+0x60>
 80014da:	21e2      	movs	r1, #226	; 0xe2
 80014dc:	483a      	ldr	r0, [pc, #232]	; (80015c8 <HAL_I2C_Init+0x144>)
 80014de:	31ff      	adds	r1, #255	; 0xff
 80014e0:	f001 fdad 	bl	800303e <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 80014e4:	6963      	ldr	r3, [r4, #20]
 80014e6:	2bff      	cmp	r3, #255	; 0xff
 80014e8:	d904      	bls.n	80014f4 <HAL_I2C_Init+0x70>
 80014ea:	21f1      	movs	r1, #241	; 0xf1
 80014ec:	4836      	ldr	r0, [pc, #216]	; (80015c8 <HAL_I2C_Init+0x144>)
 80014ee:	0049      	lsls	r1, r1, #1
 80014f0:	f001 fda5 	bl	800303e <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
 80014f4:	69a3      	ldr	r3, [r4, #24]
 80014f6:	2b07      	cmp	r3, #7
 80014f8:	d904      	bls.n	8001504 <HAL_I2C_Init+0x80>
 80014fa:	21e4      	movs	r1, #228	; 0xe4
 80014fc:	4832      	ldr	r0, [pc, #200]	; (80015c8 <HAL_I2C_Init+0x144>)
 80014fe:	31ff      	adds	r1, #255	; 0xff
 8001500:	f001 fd9d 	bl	800303e <assert_failed>
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
 8001504:	4b33      	ldr	r3, [pc, #204]	; (80015d4 <HAL_I2C_Init+0x150>)
 8001506:	69e2      	ldr	r2, [r4, #28]
 8001508:	421a      	tst	r2, r3
 800150a:	d004      	beq.n	8001516 <HAL_I2C_Init+0x92>
 800150c:	21f2      	movs	r1, #242	; 0xf2
 800150e:	482e      	ldr	r0, [pc, #184]	; (80015c8 <HAL_I2C_Init+0x144>)
 8001510:	0049      	lsls	r1, r1, #1
 8001512:	f001 fd94 	bl	800303e <assert_failed>
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));
 8001516:	4b30      	ldr	r3, [pc, #192]	; (80015d8 <HAL_I2C_Init+0x154>)
 8001518:	6a22      	ldr	r2, [r4, #32]
 800151a:	421a      	tst	r2, r3
 800151c:	d004      	beq.n	8001528 <HAL_I2C_Init+0xa4>
 800151e:	21e6      	movs	r1, #230	; 0xe6
 8001520:	4829      	ldr	r0, [pc, #164]	; (80015c8 <HAL_I2C_Init+0x144>)
 8001522:	31ff      	adds	r1, #255	; 0xff
 8001524:	f001 fd8b 	bl	800303e <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001528:	0025      	movs	r5, r4
 800152a:	3541      	adds	r5, #65	; 0x41
 800152c:	782b      	ldrb	r3, [r5, #0]
 800152e:	b2db      	uxtb	r3, r3
 8001530:	2b00      	cmp	r3, #0
 8001532:	d105      	bne.n	8001540 <HAL_I2C_Init+0xbc>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001534:	0022      	movs	r2, r4
 8001536:	3240      	adds	r2, #64	; 0x40
 8001538:	7013      	strb	r3, [r2, #0]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800153a:	0020      	movs	r0, r4
 800153c:	f001 fdde 	bl	80030fc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001540:	2324      	movs	r3, #36	; 0x24

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001542:	2101      	movs	r1, #1
  hi2c->State = HAL_I2C_STATE_BUSY;
 8001544:	702b      	strb	r3, [r5, #0]
  __HAL_I2C_DISABLE(hi2c);
 8001546:	6823      	ldr	r3, [r4, #0]
 8001548:	68a0      	ldr	r0, [r4, #8]
 800154a:	681a      	ldr	r2, [r3, #0]
 800154c:	438a      	bics	r2, r1
 800154e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001550:	6861      	ldr	r1, [r4, #4]
 8001552:	4a22      	ldr	r2, [pc, #136]	; (80015dc <HAL_I2C_Init+0x158>)
 8001554:	400a      	ands	r2, r1
 8001556:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001558:	689a      	ldr	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800155a:	68e1      	ldr	r1, [r4, #12]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800155c:	4032      	ands	r2, r6
 800155e:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001560:	2901      	cmp	r1, #1
 8001562:	d121      	bne.n	80015a8 <HAL_I2C_Init+0x124>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001564:	2280      	movs	r2, #128	; 0x80
 8001566:	0212      	lsls	r2, r2, #8
 8001568:	4302      	orrs	r2, r0
 800156a:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800156c:	6859      	ldr	r1, [r3, #4]
 800156e:	4a1c      	ldr	r2, [pc, #112]	; (80015e0 <HAL_I2C_Init+0x15c>)
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001570:	2000      	movs	r0, #0
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001572:	430a      	orrs	r2, r1
 8001574:	605a      	str	r2, [r3, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001576:	68da      	ldr	r2, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8001578:	6961      	ldr	r1, [r4, #20]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800157a:	4016      	ands	r6, r2
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 800157c:	6922      	ldr	r2, [r4, #16]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800157e:	60de      	str	r6, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8001580:	430a      	orrs	r2, r1
 8001582:	69a1      	ldr	r1, [r4, #24]
 8001584:	0209      	lsls	r1, r1, #8
 8001586:	430a      	orrs	r2, r1
 8001588:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800158a:	6a21      	ldr	r1, [r4, #32]
 800158c:	69e2      	ldr	r2, [r4, #28]
 800158e:	430a      	orrs	r2, r1
 8001590:	601a      	str	r2, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 8001592:	2201      	movs	r2, #1
 8001594:	6819      	ldr	r1, [r3, #0]
 8001596:	430a      	orrs	r2, r1
 8001598:	601a      	str	r2, [r3, #0]
  hi2c->State = HAL_I2C_STATE_READY;
 800159a:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800159c:	6460      	str	r0, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800159e:	702b      	strb	r3, [r5, #0]
  hi2c->PreviousState = I2C_STATE_NONE;
 80015a0:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80015a2:	3442      	adds	r4, #66	; 0x42
 80015a4:	7020      	strb	r0, [r4, #0]

  return HAL_OK;
}
 80015a6:	bd70      	pop	{r4, r5, r6, pc}
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80015a8:	2284      	movs	r2, #132	; 0x84
 80015aa:	0212      	lsls	r2, r2, #8
 80015ac:	4302      	orrs	r2, r0
 80015ae:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80015b0:	2902      	cmp	r1, #2
 80015b2:	d1db      	bne.n	800156c <HAL_I2C_Init+0xe8>
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80015b4:	2280      	movs	r2, #128	; 0x80
 80015b6:	0112      	lsls	r2, r2, #4
 80015b8:	605a      	str	r2, [r3, #4]
 80015ba:	e7d7      	b.n	800156c <HAL_I2C_Init+0xe8>
 80015bc:	40005400 	.word	0x40005400
 80015c0:	40005800 	.word	0x40005800
 80015c4:	40007800 	.word	0x40007800
 80015c8:	08003574 	.word	0x08003574
 80015cc:	000003ff 	.word	0x000003ff
 80015d0:	ffff7fff 	.word	0xffff7fff
 80015d4:	fff7ffff 	.word	0xfff7ffff
 80015d8:	fffdffff 	.word	0xfffdffff
 80015dc:	f0ffffff 	.word	0xf0ffffff
 80015e0:	02008000 	.word	0x02008000

080015e4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80015e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 80015e6:	4a1d      	ldr	r2, [pc, #116]	; (800165c <HAL_I2CEx_ConfigAnalogFilter+0x78>)
 80015e8:	6803      	ldr	r3, [r0, #0]
{
 80015ea:	0006      	movs	r6, r0
 80015ec:	000c      	movs	r4, r1
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 80015ee:	4293      	cmp	r3, r2
 80015f0:	d009      	beq.n	8001606 <HAL_I2CEx_ConfigAnalogFilter+0x22>
 80015f2:	4a1b      	ldr	r2, [pc, #108]	; (8001660 <HAL_I2CEx_ConfigAnalogFilter+0x7c>)
 80015f4:	4293      	cmp	r3, r2
 80015f6:	d006      	beq.n	8001606 <HAL_I2CEx_ConfigAnalogFilter+0x22>
 80015f8:	4a1a      	ldr	r2, [pc, #104]	; (8001664 <HAL_I2CEx_ConfigAnalogFilter+0x80>)
 80015fa:	4293      	cmp	r3, r2
 80015fc:	d003      	beq.n	8001606 <HAL_I2CEx_ConfigAnalogFilter+0x22>
 80015fe:	2164      	movs	r1, #100	; 0x64
 8001600:	4819      	ldr	r0, [pc, #100]	; (8001668 <HAL_I2CEx_ConfigAnalogFilter+0x84>)
 8001602:	f001 fd1c 	bl	800303e <assert_failed>
 8001606:	4d19      	ldr	r5, [pc, #100]	; (800166c <HAL_I2CEx_ConfigAnalogFilter+0x88>)
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));
 8001608:	422c      	tst	r4, r5
 800160a:	d003      	beq.n	8001614 <HAL_I2CEx_ConfigAnalogFilter+0x30>
 800160c:	2165      	movs	r1, #101	; 0x65
 800160e:	4816      	ldr	r0, [pc, #88]	; (8001668 <HAL_I2CEx_ConfigAnalogFilter+0x84>)
 8001610:	f001 fd15 	bl	800303e <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001614:	2341      	movs	r3, #65	; 0x41
 8001616:	469c      	mov	ip, r3
 8001618:	44b4      	add	ip, r6
 800161a:	4663      	mov	r3, ip
 800161c:	781a      	ldrb	r2, [r3, #0]

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 800161e:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001620:	b2d2      	uxtb	r2, r2
 8001622:	2a20      	cmp	r2, #32
 8001624:	d119      	bne.n	800165a <HAL_I2CEx_ConfigAnalogFilter+0x76>
    __HAL_LOCK(hi2c);
 8001626:	0037      	movs	r7, r6
 8001628:	3740      	adds	r7, #64	; 0x40
 800162a:	783b      	ldrb	r3, [r7, #0]
 800162c:	2b01      	cmp	r3, #1
 800162e:	d014      	beq.n	800165a <HAL_I2CEx_ConfigAnalogFilter+0x76>
    hi2c->State = HAL_I2C_STATE_BUSY;
 8001630:	2324      	movs	r3, #36	; 0x24
 8001632:	4661      	mov	r1, ip
 8001634:	700b      	strb	r3, [r1, #0]
    __HAL_I2C_DISABLE(hi2c);
 8001636:	2101      	movs	r1, #1
 8001638:	6833      	ldr	r3, [r6, #0]
 800163a:	6818      	ldr	r0, [r3, #0]
 800163c:	4388      	bics	r0, r1
 800163e:	6018      	str	r0, [r3, #0]
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001640:	6818      	ldr	r0, [r3, #0]
 8001642:	4005      	ands	r5, r0
 8001644:	601d      	str	r5, [r3, #0]
    hi2c->Instance->CR1 |= AnalogFilter;
 8001646:	6818      	ldr	r0, [r3, #0]
 8001648:	4304      	orrs	r4, r0
 800164a:	601c      	str	r4, [r3, #0]
    __HAL_I2C_ENABLE(hi2c);
 800164c:	6818      	ldr	r0, [r3, #0]
 800164e:	4301      	orrs	r1, r0
 8001650:	6019      	str	r1, [r3, #0]
    __HAL_UNLOCK(hi2c);
 8001652:	2000      	movs	r0, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8001654:	4663      	mov	r3, ip
 8001656:	701a      	strb	r2, [r3, #0]
    __HAL_UNLOCK(hi2c);
 8001658:	7038      	strb	r0, [r7, #0]
  }
}
 800165a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800165c:	40005400 	.word	0x40005400
 8001660:	40005800 	.word	0x40005800
 8001664:	40007800 	.word	0x40007800
 8001668:	080035ac 	.word	0x080035ac
 800166c:	ffffefff 	.word	0xffffefff

08001670 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001670:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t tmpreg;

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8001672:	4a1b      	ldr	r2, [pc, #108]	; (80016e0 <HAL_I2CEx_ConfigDigitalFilter+0x70>)
 8001674:	6803      	ldr	r3, [r0, #0]
{
 8001676:	0005      	movs	r5, r0
 8001678:	000c      	movs	r4, r1
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800167a:	4293      	cmp	r3, r2
 800167c:	d009      	beq.n	8001692 <HAL_I2CEx_ConfigDigitalFilter+0x22>
 800167e:	4a19      	ldr	r2, [pc, #100]	; (80016e4 <HAL_I2CEx_ConfigDigitalFilter+0x74>)
 8001680:	4293      	cmp	r3, r2
 8001682:	d006      	beq.n	8001692 <HAL_I2CEx_ConfigDigitalFilter+0x22>
 8001684:	4a18      	ldr	r2, [pc, #96]	; (80016e8 <HAL_I2CEx_ConfigDigitalFilter+0x78>)
 8001686:	4293      	cmp	r3, r2
 8001688:	d003      	beq.n	8001692 <HAL_I2CEx_ConfigDigitalFilter+0x22>
 800168a:	2192      	movs	r1, #146	; 0x92
 800168c:	4817      	ldr	r0, [pc, #92]	; (80016ec <HAL_I2CEx_ConfigDigitalFilter+0x7c>)
 800168e:	f001 fcd6 	bl	800303e <assert_failed>
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));
 8001692:	2c0f      	cmp	r4, #15
 8001694:	d903      	bls.n	800169e <HAL_I2CEx_ConfigDigitalFilter+0x2e>
 8001696:	2193      	movs	r1, #147	; 0x93
 8001698:	4814      	ldr	r0, [pc, #80]	; (80016ec <HAL_I2CEx_ConfigDigitalFilter+0x7c>)
 800169a:	f001 fcd0 	bl	800303e <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_READY)
 800169e:	002e      	movs	r6, r5
 80016a0:	3641      	adds	r6, #65	; 0x41
 80016a2:	7832      	ldrb	r2, [r6, #0]

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 80016a4:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 80016a6:	b2d2      	uxtb	r2, r2
 80016a8:	2a20      	cmp	r2, #32
 80016aa:	d117      	bne.n	80016dc <HAL_I2CEx_ConfigDigitalFilter+0x6c>
    __HAL_LOCK(hi2c);
 80016ac:	0029      	movs	r1, r5
 80016ae:	3140      	adds	r1, #64	; 0x40
 80016b0:	780b      	ldrb	r3, [r1, #0]
 80016b2:	2b01      	cmp	r3, #1
 80016b4:	d012      	beq.n	80016dc <HAL_I2CEx_ConfigDigitalFilter+0x6c>
    hi2c->State = HAL_I2C_STATE_BUSY;
 80016b6:	2324      	movs	r3, #36	; 0x24
 80016b8:	7033      	strb	r3, [r6, #0]
    __HAL_I2C_DISABLE(hi2c);
 80016ba:	682b      	ldr	r3, [r5, #0]
 80016bc:	3801      	subs	r0, #1
 80016be:	681d      	ldr	r5, [r3, #0]
    tmpreg &= ~(I2C_CR1_DNF);
 80016c0:	4f0b      	ldr	r7, [pc, #44]	; (80016f0 <HAL_I2CEx_ConfigDigitalFilter+0x80>)
    __HAL_I2C_DISABLE(hi2c);
 80016c2:	4385      	bics	r5, r0
 80016c4:	601d      	str	r5, [r3, #0]
    tmpreg = hi2c->Instance->CR1;
 80016c6:	681d      	ldr	r5, [r3, #0]
    tmpreg |= DigitalFilter << 8U;
 80016c8:	0224      	lsls	r4, r4, #8
    tmpreg &= ~(I2C_CR1_DNF);
 80016ca:	403d      	ands	r5, r7
    tmpreg |= DigitalFilter << 8U;
 80016cc:	432c      	orrs	r4, r5
    hi2c->Instance->CR1 = tmpreg;
 80016ce:	601c      	str	r4, [r3, #0]
    __HAL_I2C_ENABLE(hi2c);
 80016d0:	681c      	ldr	r4, [r3, #0]
 80016d2:	4320      	orrs	r0, r4
 80016d4:	6018      	str	r0, [r3, #0]
    __HAL_UNLOCK(hi2c);
 80016d6:	2000      	movs	r0, #0
    hi2c->State = HAL_I2C_STATE_READY;
 80016d8:	7032      	strb	r2, [r6, #0]
    __HAL_UNLOCK(hi2c);
 80016da:	7008      	strb	r0, [r1, #0]
  }
}
 80016dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80016de:	46c0      	nop			; (mov r8, r8)
 80016e0:	40005400 	.word	0x40005400
 80016e4:	40005800 	.word	0x40005800
 80016e8:	40007800 	.word	0x40007800
 80016ec:	080035ac 	.word	0x080035ac
 80016f0:	fffff0ff 	.word	0xfffff0ff

080016f4 <HAL_RCC_GetSysClockFreq>:
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80016f4:	220c      	movs	r2, #12
  tmpreg = RCC->CFGR;
 80016f6:	4b18      	ldr	r3, [pc, #96]	; (8001758 <HAL_RCC_GetSysClockFreq+0x64>)
{
 80016f8:	b510      	push	{r4, lr}
  tmpreg = RCC->CFGR;
 80016fa:	68d9      	ldr	r1, [r3, #12]
  switch (tmpreg & RCC_CFGR_SWS)
 80016fc:	400a      	ands	r2, r1
 80016fe:	2a08      	cmp	r2, #8
 8001700:	d026      	beq.n	8001750 <HAL_RCC_GetSysClockFreq+0x5c>
 8001702:	2a0c      	cmp	r2, #12
 8001704:	d006      	beq.n	8001714 <HAL_RCC_GetSysClockFreq+0x20>
 8001706:	2a04      	cmp	r2, #4
 8001708:	d11a      	bne.n	8001740 <HAL_RCC_GetSysClockFreq+0x4c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	06db      	lsls	r3, r3, #27
 800170e:	d421      	bmi.n	8001754 <HAL_RCC_GetSysClockFreq+0x60>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
 8001710:	4812      	ldr	r0, [pc, #72]	; (800175c <HAL_RCC_GetSysClockFreq+0x68>)
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
      break;
    }
  }
  return sysclockfreq;
}
 8001712:	bd10      	pop	{r4, pc}
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8001714:	028a      	lsls	r2, r1, #10
 8001716:	4812      	ldr	r0, [pc, #72]	; (8001760 <HAL_RCC_GetSysClockFreq+0x6c>)
 8001718:	0f12      	lsrs	r2, r2, #28
 800171a:	5c82      	ldrb	r2, [r0, r2]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 800171c:	0209      	lsls	r1, r1, #8
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800171e:	68d8      	ldr	r0, [r3, #12]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8001720:	0f89      	lsrs	r1, r1, #30
 8001722:	3101      	adds	r1, #1
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001724:	03c0      	lsls	r0, r0, #15
 8001726:	d504      	bpl.n	8001732 <HAL_RCC_GetSysClockFreq+0x3e>
        pllvco = (HSE_VALUE * pllm) / plld;
 8001728:	480e      	ldr	r0, [pc, #56]	; (8001764 <HAL_RCC_GetSysClockFreq+0x70>)
          pllvco = ((HSI_VALUE >> 2) * pllm) / plld;
 800172a:	4350      	muls	r0, r2
 800172c:	f7fe fd08 	bl	8000140 <__udivsi3>
 8001730:	e7ef      	b.n	8001712 <HAL_RCC_GetSysClockFreq+0x1e>
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	06db      	lsls	r3, r3, #27
 8001736:	d501      	bpl.n	800173c <HAL_RCC_GetSysClockFreq+0x48>
          pllvco = ((HSI_VALUE >> 2) * pllm) / plld;
 8001738:	480b      	ldr	r0, [pc, #44]	; (8001768 <HAL_RCC_GetSysClockFreq+0x74>)
 800173a:	e7f6      	b.n	800172a <HAL_RCC_GetSysClockFreq+0x36>
         pllvco = (HSI_VALUE * pllm) / plld;
 800173c:	4807      	ldr	r0, [pc, #28]	; (800175c <HAL_RCC_GetSysClockFreq+0x68>)
 800173e:	e7f4      	b.n	800172a <HAL_RCC_GetSysClockFreq+0x36>
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8001740:	2080      	movs	r0, #128	; 0x80
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8001742:	685b      	ldr	r3, [r3, #4]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8001744:	0200      	lsls	r0, r0, #8
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8001746:	041b      	lsls	r3, r3, #16
 8001748:	0f5b      	lsrs	r3, r3, #29
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 800174a:	3301      	adds	r3, #1
 800174c:	4098      	lsls	r0, r3
 800174e:	e7e0      	b.n	8001712 <HAL_RCC_GetSysClockFreq+0x1e>
      sysclockfreq = HSE_VALUE;
 8001750:	4804      	ldr	r0, [pc, #16]	; (8001764 <HAL_RCC_GetSysClockFreq+0x70>)
 8001752:	e7de      	b.n	8001712 <HAL_RCC_GetSysClockFreq+0x1e>
        sysclockfreq =  (HSI_VALUE >> 2);
 8001754:	4804      	ldr	r0, [pc, #16]	; (8001768 <HAL_RCC_GetSysClockFreq+0x74>)
  return sysclockfreq;
 8001756:	e7dc      	b.n	8001712 <HAL_RCC_GetSysClockFreq+0x1e>
 8001758:	40021000 	.word	0x40021000
 800175c:	00f42400 	.word	0x00f42400
 8001760:	080036cc 	.word	0x080036cc
 8001764:	007a1200 	.word	0x007a1200
 8001768:	003d0900 	.word	0x003d0900

0800176c <HAL_RCC_OscConfig>:
{
 800176c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800176e:	0005      	movs	r5, r0
 8001770:	b087      	sub	sp, #28
  if(RCC_OscInitStruct == NULL)
 8001772:	2800      	cmp	r0, #0
 8001774:	d102      	bne.n	800177c <HAL_RCC_OscConfig+0x10>
    return HAL_ERROR;
 8001776:	2001      	movs	r0, #1
}
 8001778:	b007      	add	sp, #28
 800177a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 800177c:	6803      	ldr	r3, [r0, #0]
 800177e:	2b00      	cmp	r3, #0
 8001780:	d006      	beq.n	8001790 <HAL_RCC_OscConfig+0x24>
 8001782:	069b      	lsls	r3, r3, #26
 8001784:	d104      	bne.n	8001790 <HAL_RCC_OscConfig+0x24>
 8001786:	21b0      	movs	r1, #176	; 0xb0
 8001788:	48c7      	ldr	r0, [pc, #796]	; (8001aa8 <HAL_RCC_OscConfig+0x33c>)
 800178a:	0049      	lsls	r1, r1, #1
 800178c:	f001 fc57 	bl	800303e <assert_failed>
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001790:	230c      	movs	r3, #12
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001792:	2780      	movs	r7, #128	; 0x80
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001794:	4cc5      	ldr	r4, [pc, #788]	; (8001aac <HAL_RCC_OscConfig+0x340>)
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001796:	027f      	lsls	r7, r7, #9
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001798:	68e2      	ldr	r2, [r4, #12]
 800179a:	401a      	ands	r2, r3
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800179c:	68e3      	ldr	r3, [r4, #12]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800179e:	9201      	str	r2, [sp, #4]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80017a0:	401f      	ands	r7, r3
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80017a2:	682b      	ldr	r3, [r5, #0]
 80017a4:	07db      	lsls	r3, r3, #31
 80017a6:	d464      	bmi.n	8001872 <HAL_RCC_OscConfig+0x106>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80017a8:	682b      	ldr	r3, [r5, #0]
 80017aa:	079b      	lsls	r3, r3, #30
 80017ac:	d500      	bpl.n	80017b0 <HAL_RCC_OscConfig+0x44>
 80017ae:	e0c0      	b.n	8001932 <HAL_RCC_OscConfig+0x1c6>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80017b0:	682b      	ldr	r3, [r5, #0]
 80017b2:	06db      	lsls	r3, r3, #27
 80017b4:	d543      	bpl.n	800183e <HAL_RCC_OscConfig+0xd2>
    if((sysclk_source == RCC_CFGR_SWS_MSI) )
 80017b6:	9b01      	ldr	r3, [sp, #4]
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d000      	beq.n	80017be <HAL_RCC_OscConfig+0x52>
 80017bc:	e12d      	b.n	8001a1a <HAL_RCC_OscConfig+0x2ae>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80017be:	6823      	ldr	r3, [r4, #0]
 80017c0:	059b      	lsls	r3, r3, #22
 80017c2:	d502      	bpl.n	80017ca <HAL_RCC_OscConfig+0x5e>
 80017c4:	69eb      	ldr	r3, [r5, #28]
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d0d5      	beq.n	8001776 <HAL_RCC_OscConfig+0xa>
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
 80017ca:	6a2b      	ldr	r3, [r5, #32]
 80017cc:	2bff      	cmp	r3, #255	; 0xff
 80017ce:	d904      	bls.n	80017da <HAL_RCC_OscConfig+0x6e>
 80017d0:	2180      	movs	r1, #128	; 0x80
 80017d2:	48b5      	ldr	r0, [pc, #724]	; (8001aa8 <HAL_RCC_OscConfig+0x33c>)
 80017d4:	0089      	lsls	r1, r1, #2
 80017d6:	f001 fc32 	bl	800303e <assert_failed>
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));
 80017da:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80017dc:	4ab4      	ldr	r2, [pc, #720]	; (8001ab0 <HAL_RCC_OscConfig+0x344>)
 80017de:	49b5      	ldr	r1, [pc, #724]	; (8001ab4 <HAL_RCC_OscConfig+0x348>)
 80017e0:	401a      	ands	r2, r3
 80017e2:	420b      	tst	r3, r1
 80017e4:	d00b      	beq.n	80017fe <HAL_RCC_OscConfig+0x92>
 80017e6:	2180      	movs	r1, #128	; 0x80
 80017e8:	0209      	lsls	r1, r1, #8
 80017ea:	428a      	cmp	r2, r1
 80017ec:	d007      	beq.n	80017fe <HAL_RCC_OscConfig+0x92>
 80017ee:	22c0      	movs	r2, #192	; 0xc0
 80017f0:	0212      	lsls	r2, r2, #8
 80017f2:	4293      	cmp	r3, r2
 80017f4:	d003      	beq.n	80017fe <HAL_RCC_OscConfig+0x92>
 80017f6:	49b0      	ldr	r1, [pc, #704]	; (8001ab8 <HAL_RCC_OscConfig+0x34c>)
 80017f8:	48ab      	ldr	r0, [pc, #684]	; (8001aa8 <HAL_RCC_OscConfig+0x33c>)
 80017fa:	f001 fc20 	bl	800303e <assert_failed>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80017fe:	6862      	ldr	r2, [r4, #4]
 8001800:	49ae      	ldr	r1, [pc, #696]	; (8001abc <HAL_RCC_OscConfig+0x350>)
 8001802:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8001804:	400a      	ands	r2, r1
 8001806:	431a      	orrs	r2, r3
 8001808:	6062      	str	r2, [r4, #4]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800180a:	6861      	ldr	r1, [r4, #4]
 800180c:	6a2a      	ldr	r2, [r5, #32]
 800180e:	0209      	lsls	r1, r1, #8
 8001810:	0a09      	lsrs	r1, r1, #8
 8001812:	0612      	lsls	r2, r2, #24
 8001814:	430a      	orrs	r2, r1
 8001816:	6062      	str	r2, [r4, #4]
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001818:	2280      	movs	r2, #128	; 0x80
 800181a:	0b5b      	lsrs	r3, r3, #13
 800181c:	3301      	adds	r3, #1
 800181e:	0212      	lsls	r2, r2, #8
 8001820:	409a      	lsls	r2, r3
 8001822:	0013      	movs	r3, r2
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8001824:	68e1      	ldr	r1, [r4, #12]
        status = HAL_InitTick (TICK_INT_PRIORITY);
 8001826:	2000      	movs	r0, #0
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8001828:	060a      	lsls	r2, r1, #24
 800182a:	49a5      	ldr	r1, [pc, #660]	; (8001ac0 <HAL_RCC_OscConfig+0x354>)
 800182c:	0f12      	lsrs	r2, r2, #28
 800182e:	5c8a      	ldrb	r2, [r1, r2]
 8001830:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001832:	4aa4      	ldr	r2, [pc, #656]	; (8001ac4 <HAL_RCC_OscConfig+0x358>)
 8001834:	6013      	str	r3, [r2, #0]
        status = HAL_InitTick (TICK_INT_PRIORITY);
 8001836:	f7fe fe19 	bl	800046c <HAL_InitTick>
        if(status != HAL_OK)
 800183a:	2800      	cmp	r0, #0
 800183c:	d19c      	bne.n	8001778 <HAL_RCC_OscConfig+0xc>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800183e:	682b      	ldr	r3, [r5, #0]
 8001840:	071b      	lsls	r3, r3, #28
 8001842:	d500      	bpl.n	8001846 <HAL_RCC_OscConfig+0xda>
 8001844:	e15b      	b.n	8001afe <HAL_RCC_OscConfig+0x392>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001846:	682b      	ldr	r3, [r5, #0]
 8001848:	075b      	lsls	r3, r3, #29
 800184a:	d500      	bpl.n	800184e <HAL_RCC_OscConfig+0xe2>
 800184c:	e184      	b.n	8001b58 <HAL_RCC_OscConfig+0x3ec>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800184e:	682b      	ldr	r3, [r5, #0]
 8001850:	069b      	lsls	r3, r3, #26
 8001852:	d500      	bpl.n	8001856 <HAL_RCC_OscConfig+0xea>
 8001854:	e1fd      	b.n	8001c52 <HAL_RCC_OscConfig+0x4e6>
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 8001856:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8001858:	2b02      	cmp	r3, #2
 800185a:	d904      	bls.n	8001866 <HAL_RCC_OscConfig+0xfa>
 800185c:	21ba      	movs	r1, #186	; 0xba
 800185e:	4892      	ldr	r0, [pc, #584]	; (8001aa8 <HAL_RCC_OscConfig+0x33c>)
 8001860:	0089      	lsls	r1, r1, #2
 8001862:	f001 fbec 	bl	800303e <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001866:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8001868:	2b00      	cmp	r3, #0
 800186a:	d000      	beq.n	800186e <HAL_RCC_OscConfig+0x102>
 800186c:	e22b      	b.n	8001cc6 <HAL_RCC_OscConfig+0x55a>
  return HAL_OK;
 800186e:	2000      	movs	r0, #0
 8001870:	e782      	b.n	8001778 <HAL_RCC_OscConfig+0xc>
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 8001872:	686b      	ldr	r3, [r5, #4]
 8001874:	4e94      	ldr	r6, [pc, #592]	; (8001ac8 <HAL_RCC_OscConfig+0x35c>)
 8001876:	4233      	tst	r3, r6
 8001878:	d008      	beq.n	800188c <HAL_RCC_OscConfig+0x120>
 800187a:	22a0      	movs	r2, #160	; 0xa0
 800187c:	02d2      	lsls	r2, r2, #11
 800187e:	4293      	cmp	r3, r2
 8001880:	d004      	beq.n	800188c <HAL_RCC_OscConfig+0x120>
 8001882:	216a      	movs	r1, #106	; 0x6a
 8001884:	4888      	ldr	r0, [pc, #544]	; (8001aa8 <HAL_RCC_OscConfig+0x33c>)
 8001886:	31ff      	adds	r1, #255	; 0xff
 8001888:	f001 fbd9 	bl	800303e <assert_failed>
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 800188c:	9b01      	ldr	r3, [sp, #4]
 800188e:	2b08      	cmp	r3, #8
 8001890:	d003      	beq.n	800189a <HAL_RCC_OscConfig+0x12e>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001892:	2b0c      	cmp	r3, #12
 8001894:	d108      	bne.n	80018a8 <HAL_RCC_OscConfig+0x13c>
 8001896:	2f00      	cmp	r7, #0
 8001898:	d006      	beq.n	80018a8 <HAL_RCC_OscConfig+0x13c>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800189a:	6823      	ldr	r3, [r4, #0]
 800189c:	039b      	lsls	r3, r3, #14
 800189e:	d583      	bpl.n	80017a8 <HAL_RCC_OscConfig+0x3c>
 80018a0:	686b      	ldr	r3, [r5, #4]
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d180      	bne.n	80017a8 <HAL_RCC_OscConfig+0x3c>
 80018a6:	e766      	b.n	8001776 <HAL_RCC_OscConfig+0xa>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80018a8:	2180      	movs	r1, #128	; 0x80
 80018aa:	686b      	ldr	r3, [r5, #4]
 80018ac:	0249      	lsls	r1, r1, #9
 80018ae:	428b      	cmp	r3, r1
 80018b0:	d114      	bne.n	80018dc <HAL_RCC_OscConfig+0x170>
 80018b2:	6822      	ldr	r2, [r4, #0]
 80018b4:	4313      	orrs	r3, r2
 80018b6:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80018b8:	f7fe fe0c 	bl	80004d4 <HAL_GetTick>
 80018bc:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80018be:	2280      	movs	r2, #128	; 0x80
 80018c0:	6823      	ldr	r3, [r4, #0]
 80018c2:	0292      	lsls	r2, r2, #10
 80018c4:	4213      	tst	r3, r2
 80018c6:	d000      	beq.n	80018ca <HAL_RCC_OscConfig+0x15e>
 80018c8:	e76e      	b.n	80017a8 <HAL_RCC_OscConfig+0x3c>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80018ca:	f7fe fe03 	bl	80004d4 <HAL_GetTick>
 80018ce:	23fa      	movs	r3, #250	; 0xfa
 80018d0:	1b80      	subs	r0, r0, r6
 80018d2:	009b      	lsls	r3, r3, #2
 80018d4:	4298      	cmp	r0, r3
 80018d6:	d9f2      	bls.n	80018be <HAL_RCC_OscConfig+0x152>
            return HAL_TIMEOUT;
 80018d8:	2003      	movs	r0, #3
 80018da:	e74d      	b.n	8001778 <HAL_RCC_OscConfig+0xc>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80018dc:	22a0      	movs	r2, #160	; 0xa0
 80018de:	02d2      	lsls	r2, r2, #11
 80018e0:	4293      	cmp	r3, r2
 80018e2:	d108      	bne.n	80018f6 <HAL_RCC_OscConfig+0x18a>
 80018e4:	2380      	movs	r3, #128	; 0x80
 80018e6:	6822      	ldr	r2, [r4, #0]
 80018e8:	02db      	lsls	r3, r3, #11
 80018ea:	4313      	orrs	r3, r2
 80018ec:	6023      	str	r3, [r4, #0]
 80018ee:	6822      	ldr	r2, [r4, #0]
 80018f0:	430a      	orrs	r2, r1
 80018f2:	6022      	str	r2, [r4, #0]
 80018f4:	e7e0      	b.n	80018b8 <HAL_RCC_OscConfig+0x14c>
 80018f6:	6822      	ldr	r2, [r4, #0]
 80018f8:	4016      	ands	r6, r2
 80018fa:	6026      	str	r6, [r4, #0]
 80018fc:	6822      	ldr	r2, [r4, #0]
 80018fe:	400a      	ands	r2, r1
 8001900:	9205      	str	r2, [sp, #20]
 8001902:	9a05      	ldr	r2, [sp, #20]
 8001904:	4971      	ldr	r1, [pc, #452]	; (8001acc <HAL_RCC_OscConfig+0x360>)
 8001906:	6822      	ldr	r2, [r4, #0]
 8001908:	400a      	ands	r2, r1
 800190a:	6022      	str	r2, [r4, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800190c:	2b00      	cmp	r3, #0
 800190e:	d1d3      	bne.n	80018b8 <HAL_RCC_OscConfig+0x14c>
        tickstart = HAL_GetTick();
 8001910:	f7fe fde0 	bl	80004d4 <HAL_GetTick>
 8001914:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001916:	2280      	movs	r2, #128	; 0x80
 8001918:	6823      	ldr	r3, [r4, #0]
 800191a:	0292      	lsls	r2, r2, #10
 800191c:	4213      	tst	r3, r2
 800191e:	d100      	bne.n	8001922 <HAL_RCC_OscConfig+0x1b6>
 8001920:	e742      	b.n	80017a8 <HAL_RCC_OscConfig+0x3c>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001922:	f7fe fdd7 	bl	80004d4 <HAL_GetTick>
 8001926:	23fa      	movs	r3, #250	; 0xfa
 8001928:	1b80      	subs	r0, r0, r6
 800192a:	009b      	lsls	r3, r3, #2
 800192c:	4298      	cmp	r0, r3
 800192e:	d9f2      	bls.n	8001916 <HAL_RCC_OscConfig+0x1aa>
 8001930:	e7d2      	b.n	80018d8 <HAL_RCC_OscConfig+0x16c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 8001932:	2320      	movs	r3, #32
 8001934:	68ea      	ldr	r2, [r5, #12]
 8001936:	439a      	bics	r2, r3
 8001938:	2a01      	cmp	r2, #1
 800193a:	d906      	bls.n	800194a <HAL_RCC_OscConfig+0x1de>
 800193c:	2a09      	cmp	r2, #9
 800193e:	d004      	beq.n	800194a <HAL_RCC_OscConfig+0x1de>
 8001940:	21ce      	movs	r1, #206	; 0xce
 8001942:	4859      	ldr	r0, [pc, #356]	; (8001aa8 <HAL_RCC_OscConfig+0x33c>)
 8001944:	0049      	lsls	r1, r1, #1
 8001946:	f001 fb7a 	bl	800303e <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 800194a:	692b      	ldr	r3, [r5, #16]
 800194c:	2b1f      	cmp	r3, #31
 800194e:	d904      	bls.n	800195a <HAL_RCC_OscConfig+0x1ee>
 8001950:	219e      	movs	r1, #158	; 0x9e
 8001952:	4855      	ldr	r0, [pc, #340]	; (8001aa8 <HAL_RCC_OscConfig+0x33c>)
 8001954:	31ff      	adds	r1, #255	; 0xff
 8001956:	f001 fb72 	bl	800303e <assert_failed>
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 800195a:	2220      	movs	r2, #32
    hsi_state = RCC_OscInitStruct->HSIState;
 800195c:	68eb      	ldr	r3, [r5, #12]
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 800195e:	4213      	tst	r3, r2
 8001960:	d003      	beq.n	800196a <HAL_RCC_OscConfig+0x1fe>
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8001962:	6821      	ldr	r1, [r4, #0]
      hsi_state &= ~RCC_CR_HSIOUTEN;
 8001964:	4393      	bics	r3, r2
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8001966:	4311      	orrs	r1, r2
 8001968:	6021      	str	r1, [r4, #0]
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 800196a:	9a01      	ldr	r2, [sp, #4]
 800196c:	2a04      	cmp	r2, #4
 800196e:	d003      	beq.n	8001978 <HAL_RCC_OscConfig+0x20c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001970:	2a0c      	cmp	r2, #12
 8001972:	d124      	bne.n	80019be <HAL_RCC_OscConfig+0x252>
 8001974:	2f00      	cmp	r7, #0
 8001976:	d122      	bne.n	80019be <HAL_RCC_OscConfig+0x252>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8001978:	6822      	ldr	r2, [r4, #0]
 800197a:	0752      	lsls	r2, r2, #29
 800197c:	d502      	bpl.n	8001984 <HAL_RCC_OscConfig+0x218>
 800197e:	2b00      	cmp	r3, #0
 8001980:	d100      	bne.n	8001984 <HAL_RCC_OscConfig+0x218>
 8001982:	e6f8      	b.n	8001776 <HAL_RCC_OscConfig+0xa>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001984:	6861      	ldr	r1, [r4, #4]
 8001986:	692a      	ldr	r2, [r5, #16]
 8001988:	4851      	ldr	r0, [pc, #324]	; (8001ad0 <HAL_RCC_OscConfig+0x364>)
 800198a:	0212      	lsls	r2, r2, #8
 800198c:	4001      	ands	r1, r0
 800198e:	430a      	orrs	r2, r1
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001990:	2109      	movs	r1, #9
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001992:	6062      	str	r2, [r4, #4]
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001994:	6822      	ldr	r2, [r4, #0]
 8001996:	438a      	bics	r2, r1
 8001998:	4313      	orrs	r3, r2
 800199a:	6023      	str	r3, [r4, #0]
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800199c:	f7ff feaa 	bl	80016f4 <HAL_RCC_GetSysClockFreq>
 80019a0:	68e3      	ldr	r3, [r4, #12]
 80019a2:	4a47      	ldr	r2, [pc, #284]	; (8001ac0 <HAL_RCC_OscConfig+0x354>)
 80019a4:	061b      	lsls	r3, r3, #24
 80019a6:	0f1b      	lsrs	r3, r3, #28
 80019a8:	5cd3      	ldrb	r3, [r2, r3]
 80019aa:	40d8      	lsrs	r0, r3
 80019ac:	4b45      	ldr	r3, [pc, #276]	; (8001ac4 <HAL_RCC_OscConfig+0x358>)
 80019ae:	6018      	str	r0, [r3, #0]
      status = HAL_InitTick (TICK_INT_PRIORITY);
 80019b0:	2000      	movs	r0, #0
 80019b2:	f7fe fd5b 	bl	800046c <HAL_InitTick>
      if(status != HAL_OK)
 80019b6:	2800      	cmp	r0, #0
 80019b8:	d100      	bne.n	80019bc <HAL_RCC_OscConfig+0x250>
 80019ba:	e6f9      	b.n	80017b0 <HAL_RCC_OscConfig+0x44>
 80019bc:	e6dc      	b.n	8001778 <HAL_RCC_OscConfig+0xc>
      if(hsi_state != RCC_HSI_OFF)
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d019      	beq.n	80019f6 <HAL_RCC_OscConfig+0x28a>
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80019c2:	2109      	movs	r1, #9
 80019c4:	6822      	ldr	r2, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80019c6:	2704      	movs	r7, #4
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80019c8:	438a      	bics	r2, r1
 80019ca:	4313      	orrs	r3, r2
 80019cc:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80019ce:	f7fe fd81 	bl	80004d4 <HAL_GetTick>
 80019d2:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80019d4:	6823      	ldr	r3, [r4, #0]
 80019d6:	423b      	tst	r3, r7
 80019d8:	d007      	beq.n	80019ea <HAL_RCC_OscConfig+0x27e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019da:	6862      	ldr	r2, [r4, #4]
 80019dc:	692b      	ldr	r3, [r5, #16]
 80019de:	493c      	ldr	r1, [pc, #240]	; (8001ad0 <HAL_RCC_OscConfig+0x364>)
 80019e0:	021b      	lsls	r3, r3, #8
 80019e2:	400a      	ands	r2, r1
 80019e4:	4313      	orrs	r3, r2
 80019e6:	6063      	str	r3, [r4, #4]
 80019e8:	e6e2      	b.n	80017b0 <HAL_RCC_OscConfig+0x44>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80019ea:	f7fe fd73 	bl	80004d4 <HAL_GetTick>
 80019ee:	1b80      	subs	r0, r0, r6
 80019f0:	2802      	cmp	r0, #2
 80019f2:	d9ef      	bls.n	80019d4 <HAL_RCC_OscConfig+0x268>
 80019f4:	e770      	b.n	80018d8 <HAL_RCC_OscConfig+0x16c>
        __HAL_RCC_HSI_DISABLE();
 80019f6:	2201      	movs	r2, #1
 80019f8:	6823      	ldr	r3, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80019fa:	2704      	movs	r7, #4
        __HAL_RCC_HSI_DISABLE();
 80019fc:	4393      	bics	r3, r2
 80019fe:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001a00:	f7fe fd68 	bl	80004d4 <HAL_GetTick>
 8001a04:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001a06:	6823      	ldr	r3, [r4, #0]
 8001a08:	423b      	tst	r3, r7
 8001a0a:	d100      	bne.n	8001a0e <HAL_RCC_OscConfig+0x2a2>
 8001a0c:	e6d0      	b.n	80017b0 <HAL_RCC_OscConfig+0x44>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001a0e:	f7fe fd61 	bl	80004d4 <HAL_GetTick>
 8001a12:	1b80      	subs	r0, r0, r6
 8001a14:	2802      	cmp	r0, #2
 8001a16:	d9f6      	bls.n	8001a06 <HAL_RCC_OscConfig+0x29a>
 8001a18:	e75e      	b.n	80018d8 <HAL_RCC_OscConfig+0x16c>
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
 8001a1a:	69eb      	ldr	r3, [r5, #28]
 8001a1c:	2b01      	cmp	r3, #1
 8001a1e:	d904      	bls.n	8001a2a <HAL_RCC_OscConfig+0x2be>
 8001a20:	2186      	movs	r1, #134	; 0x86
 8001a22:	4821      	ldr	r0, [pc, #132]	; (8001aa8 <HAL_RCC_OscConfig+0x33c>)
 8001a24:	0089      	lsls	r1, r1, #2
 8001a26:	f001 fb0a 	bl	800303e <assert_failed>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001a2a:	69eb      	ldr	r3, [r5, #28]
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d053      	beq.n	8001ad8 <HAL_RCC_OscConfig+0x36c>
        __HAL_RCC_MSI_ENABLE();
 8001a30:	2380      	movs	r3, #128	; 0x80
 8001a32:	6822      	ldr	r2, [r4, #0]
 8001a34:	005b      	lsls	r3, r3, #1
 8001a36:	4313      	orrs	r3, r2
 8001a38:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001a3a:	f7fe fd4b 	bl	80004d4 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001a3e:	2780      	movs	r7, #128	; 0x80
        tickstart = HAL_GetTick();
 8001a40:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001a42:	00bf      	lsls	r7, r7, #2
 8001a44:	6823      	ldr	r3, [r4, #0]
 8001a46:	423b      	tst	r3, r7
 8001a48:	d027      	beq.n	8001a9a <HAL_RCC_OscConfig+0x32e>
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
 8001a4a:	6a2b      	ldr	r3, [r5, #32]
 8001a4c:	2bff      	cmp	r3, #255	; 0xff
 8001a4e:	d904      	bls.n	8001a5a <HAL_RCC_OscConfig+0x2ee>
 8001a50:	218b      	movs	r1, #139	; 0x8b
 8001a52:	4815      	ldr	r0, [pc, #84]	; (8001aa8 <HAL_RCC_OscConfig+0x33c>)
 8001a54:	0089      	lsls	r1, r1, #2
 8001a56:	f001 faf2 	bl	800303e <assert_failed>
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));
 8001a5a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8001a5c:	4a14      	ldr	r2, [pc, #80]	; (8001ab0 <HAL_RCC_OscConfig+0x344>)
 8001a5e:	4915      	ldr	r1, [pc, #84]	; (8001ab4 <HAL_RCC_OscConfig+0x348>)
 8001a60:	401a      	ands	r2, r3
 8001a62:	420b      	tst	r3, r1
 8001a64:	d00b      	beq.n	8001a7e <HAL_RCC_OscConfig+0x312>
 8001a66:	2180      	movs	r1, #128	; 0x80
 8001a68:	0209      	lsls	r1, r1, #8
 8001a6a:	428a      	cmp	r2, r1
 8001a6c:	d007      	beq.n	8001a7e <HAL_RCC_OscConfig+0x312>
 8001a6e:	22c0      	movs	r2, #192	; 0xc0
 8001a70:	0212      	lsls	r2, r2, #8
 8001a72:	4293      	cmp	r3, r2
 8001a74:	d003      	beq.n	8001a7e <HAL_RCC_OscConfig+0x312>
 8001a76:	4917      	ldr	r1, [pc, #92]	; (8001ad4 <HAL_RCC_OscConfig+0x368>)
 8001a78:	480b      	ldr	r0, [pc, #44]	; (8001aa8 <HAL_RCC_OscConfig+0x33c>)
 8001a7a:	f001 fae0 	bl	800303e <assert_failed>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001a7e:	6863      	ldr	r3, [r4, #4]
 8001a80:	4a0e      	ldr	r2, [pc, #56]	; (8001abc <HAL_RCC_OscConfig+0x350>)
 8001a82:	4013      	ands	r3, r2
 8001a84:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 8001a86:	4313      	orrs	r3, r2
 8001a88:	6063      	str	r3, [r4, #4]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001a8a:	6862      	ldr	r2, [r4, #4]
 8001a8c:	6a2b      	ldr	r3, [r5, #32]
 8001a8e:	0212      	lsls	r2, r2, #8
 8001a90:	061b      	lsls	r3, r3, #24
 8001a92:	0a12      	lsrs	r2, r2, #8
 8001a94:	4313      	orrs	r3, r2
 8001a96:	6063      	str	r3, [r4, #4]
 8001a98:	e6d1      	b.n	800183e <HAL_RCC_OscConfig+0xd2>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001a9a:	f7fe fd1b 	bl	80004d4 <HAL_GetTick>
 8001a9e:	1b80      	subs	r0, r0, r6
 8001aa0:	2802      	cmp	r0, #2
 8001aa2:	d9cf      	bls.n	8001a44 <HAL_RCC_OscConfig+0x2d8>
 8001aa4:	e718      	b.n	80018d8 <HAL_RCC_OscConfig+0x16c>
 8001aa6:	46c0      	nop			; (mov r8, r8)
 8001aa8:	080035e7 	.word	0x080035e7
 8001aac:	40021000 	.word	0x40021000
 8001ab0:	ffffdfff 	.word	0xffffdfff
 8001ab4:	ffff9fff 	.word	0xffff9fff
 8001ab8:	00000201 	.word	0x00000201
 8001abc:	ffff1fff 	.word	0xffff1fff
 8001ac0:	080036b4 	.word	0x080036b4
 8001ac4:	20000000 	.word	0x20000000
 8001ac8:	fffeffff 	.word	0xfffeffff
 8001acc:	fffbffff 	.word	0xfffbffff
 8001ad0:	ffffe0ff 	.word	0xffffe0ff
 8001ad4:	0000022d 	.word	0x0000022d
        __HAL_RCC_MSI_DISABLE();
 8001ad8:	6823      	ldr	r3, [r4, #0]
 8001ada:	4ac0      	ldr	r2, [pc, #768]	; (8001ddc <HAL_RCC_OscConfig+0x670>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001adc:	2780      	movs	r7, #128	; 0x80
        __HAL_RCC_MSI_DISABLE();
 8001ade:	4013      	ands	r3, r2
 8001ae0:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001ae2:	f7fe fcf7 	bl	80004d4 <HAL_GetTick>
 8001ae6:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001ae8:	00bf      	lsls	r7, r7, #2
 8001aea:	6823      	ldr	r3, [r4, #0]
 8001aec:	423b      	tst	r3, r7
 8001aee:	d100      	bne.n	8001af2 <HAL_RCC_OscConfig+0x386>
 8001af0:	e6a5      	b.n	800183e <HAL_RCC_OscConfig+0xd2>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001af2:	f7fe fcef 	bl	80004d4 <HAL_GetTick>
 8001af6:	1b80      	subs	r0, r0, r6
 8001af8:	2802      	cmp	r0, #2
 8001afa:	d9f6      	bls.n	8001aea <HAL_RCC_OscConfig+0x37e>
 8001afc:	e6ec      	b.n	80018d8 <HAL_RCC_OscConfig+0x16c>
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 8001afe:	696b      	ldr	r3, [r5, #20]
 8001b00:	2b01      	cmp	r3, #1
 8001b02:	d903      	bls.n	8001b0c <HAL_RCC_OscConfig+0x3a0>
 8001b04:	49b6      	ldr	r1, [pc, #728]	; (8001de0 <HAL_RCC_OscConfig+0x674>)
 8001b06:	48b7      	ldr	r0, [pc, #732]	; (8001de4 <HAL_RCC_OscConfig+0x678>)
 8001b08:	f001 fa99 	bl	800303e <assert_failed>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001b0c:	696a      	ldr	r2, [r5, #20]
 8001b0e:	2301      	movs	r3, #1
 8001b10:	2a00      	cmp	r2, #0
 8001b12:	d010      	beq.n	8001b36 <HAL_RCC_OscConfig+0x3ca>
      __HAL_RCC_LSI_ENABLE();
 8001b14:	6d22      	ldr	r2, [r4, #80]	; 0x50
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001b16:	2702      	movs	r7, #2
      __HAL_RCC_LSI_ENABLE();
 8001b18:	4313      	orrs	r3, r2
 8001b1a:	6523      	str	r3, [r4, #80]	; 0x50
      tickstart = HAL_GetTick();
 8001b1c:	f7fe fcda 	bl	80004d4 <HAL_GetTick>
 8001b20:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001b22:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8001b24:	423b      	tst	r3, r7
 8001b26:	d000      	beq.n	8001b2a <HAL_RCC_OscConfig+0x3be>
 8001b28:	e68d      	b.n	8001846 <HAL_RCC_OscConfig+0xda>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001b2a:	f7fe fcd3 	bl	80004d4 <HAL_GetTick>
 8001b2e:	1b80      	subs	r0, r0, r6
 8001b30:	2802      	cmp	r0, #2
 8001b32:	d9f6      	bls.n	8001b22 <HAL_RCC_OscConfig+0x3b6>
 8001b34:	e6d0      	b.n	80018d8 <HAL_RCC_OscConfig+0x16c>
      __HAL_RCC_LSI_DISABLE();
 8001b36:	6d22      	ldr	r2, [r4, #80]	; 0x50
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001b38:	2702      	movs	r7, #2
      __HAL_RCC_LSI_DISABLE();
 8001b3a:	439a      	bics	r2, r3
 8001b3c:	6522      	str	r2, [r4, #80]	; 0x50
      tickstart = HAL_GetTick();
 8001b3e:	f7fe fcc9 	bl	80004d4 <HAL_GetTick>
 8001b42:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001b44:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8001b46:	423b      	tst	r3, r7
 8001b48:	d100      	bne.n	8001b4c <HAL_RCC_OscConfig+0x3e0>
 8001b4a:	e67c      	b.n	8001846 <HAL_RCC_OscConfig+0xda>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001b4c:	f7fe fcc2 	bl	80004d4 <HAL_GetTick>
 8001b50:	1b80      	subs	r0, r0, r6
 8001b52:	2802      	cmp	r0, #2
 8001b54:	d9f6      	bls.n	8001b44 <HAL_RCC_OscConfig+0x3d8>
 8001b56:	e6bf      	b.n	80018d8 <HAL_RCC_OscConfig+0x16c>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 8001b58:	68ab      	ldr	r3, [r5, #8]
 8001b5a:	4aa0      	ldr	r2, [pc, #640]	; (8001ddc <HAL_RCC_OscConfig+0x670>)
 8001b5c:	4213      	tst	r3, r2
 8001b5e:	d007      	beq.n	8001b70 <HAL_RCC_OscConfig+0x404>
 8001b60:	22a0      	movs	r2, #160	; 0xa0
 8001b62:	00d2      	lsls	r2, r2, #3
 8001b64:	4293      	cmp	r3, r2
 8001b66:	d003      	beq.n	8001b70 <HAL_RCC_OscConfig+0x404>
 8001b68:	499f      	ldr	r1, [pc, #636]	; (8001de8 <HAL_RCC_OscConfig+0x67c>)
 8001b6a:	489e      	ldr	r0, [pc, #632]	; (8001de4 <HAL_RCC_OscConfig+0x678>)
 8001b6c:	f001 fa67 	bl	800303e <assert_failed>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001b70:	2380      	movs	r3, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 8001b72:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001b74:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8001b76:	055b      	lsls	r3, r3, #21
    FlagStatus       pwrclkchanged = RESET;
 8001b78:	9102      	str	r1, [sp, #8]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001b7a:	421a      	tst	r2, r3
 8001b7c:	d104      	bne.n	8001b88 <HAL_RCC_OscConfig+0x41c>
      __HAL_RCC_PWR_CLK_ENABLE();
 8001b7e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8001b80:	4313      	orrs	r3, r2
 8001b82:	63a3      	str	r3, [r4, #56]	; 0x38
      pwrclkchanged = SET;
 8001b84:	2301      	movs	r3, #1
 8001b86:	9302      	str	r3, [sp, #8]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b88:	2780      	movs	r7, #128	; 0x80
 8001b8a:	4e98      	ldr	r6, [pc, #608]	; (8001dec <HAL_RCC_OscConfig+0x680>)
 8001b8c:	007f      	lsls	r7, r7, #1
 8001b8e:	6833      	ldr	r3, [r6, #0]
 8001b90:	423b      	tst	r3, r7
 8001b92:	d008      	beq.n	8001ba6 <HAL_RCC_OscConfig+0x43a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001b94:	2280      	movs	r2, #128	; 0x80
 8001b96:	68ab      	ldr	r3, [r5, #8]
 8001b98:	0052      	lsls	r2, r2, #1
 8001b9a:	4293      	cmp	r3, r2
 8001b9c:	d113      	bne.n	8001bc6 <HAL_RCC_OscConfig+0x45a>
 8001b9e:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8001ba0:	4313      	orrs	r3, r2
 8001ba2:	6523      	str	r3, [r4, #80]	; 0x50
 8001ba4:	e034      	b.n	8001c10 <HAL_RCC_OscConfig+0x4a4>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001ba6:	6833      	ldr	r3, [r6, #0]
 8001ba8:	433b      	orrs	r3, r7
 8001baa:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8001bac:	f7fe fc92 	bl	80004d4 <HAL_GetTick>
 8001bb0:	9003      	str	r0, [sp, #12]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001bb2:	6833      	ldr	r3, [r6, #0]
 8001bb4:	423b      	tst	r3, r7
 8001bb6:	d1ed      	bne.n	8001b94 <HAL_RCC_OscConfig+0x428>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001bb8:	f7fe fc8c 	bl	80004d4 <HAL_GetTick>
 8001bbc:	9b03      	ldr	r3, [sp, #12]
 8001bbe:	1ac0      	subs	r0, r0, r3
 8001bc0:	2864      	cmp	r0, #100	; 0x64
 8001bc2:	d9f6      	bls.n	8001bb2 <HAL_RCC_OscConfig+0x446>
 8001bc4:	e688      	b.n	80018d8 <HAL_RCC_OscConfig+0x16c>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d116      	bne.n	8001bf8 <HAL_RCC_OscConfig+0x48c>
 8001bca:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8001bcc:	4a83      	ldr	r2, [pc, #524]	; (8001ddc <HAL_RCC_OscConfig+0x670>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001bce:	2780      	movs	r7, #128	; 0x80
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001bd0:	4013      	ands	r3, r2
 8001bd2:	6523      	str	r3, [r4, #80]	; 0x50
 8001bd4:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8001bd6:	4a86      	ldr	r2, [pc, #536]	; (8001df0 <HAL_RCC_OscConfig+0x684>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001bd8:	00bf      	lsls	r7, r7, #2
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001bda:	4013      	ands	r3, r2
 8001bdc:	6523      	str	r3, [r4, #80]	; 0x50
      tickstart = HAL_GetTick();
 8001bde:	f7fe fc79 	bl	80004d4 <HAL_GetTick>
 8001be2:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001be4:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8001be6:	423b      	tst	r3, r7
 8001be8:	d02a      	beq.n	8001c40 <HAL_RCC_OscConfig+0x4d4>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001bea:	f7fe fc73 	bl	80004d4 <HAL_GetTick>
 8001bee:	4b81      	ldr	r3, [pc, #516]	; (8001df4 <HAL_RCC_OscConfig+0x688>)
 8001bf0:	1b80      	subs	r0, r0, r6
 8001bf2:	4298      	cmp	r0, r3
 8001bf4:	d9f6      	bls.n	8001be4 <HAL_RCC_OscConfig+0x478>
 8001bf6:	e66f      	b.n	80018d8 <HAL_RCC_OscConfig+0x16c>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001bf8:	21a0      	movs	r1, #160	; 0xa0
 8001bfa:	00c9      	lsls	r1, r1, #3
 8001bfc:	428b      	cmp	r3, r1
 8001bfe:	d10d      	bne.n	8001c1c <HAL_RCC_OscConfig+0x4b0>
 8001c00:	2380      	movs	r3, #128	; 0x80
 8001c02:	6d21      	ldr	r1, [r4, #80]	; 0x50
 8001c04:	00db      	lsls	r3, r3, #3
 8001c06:	430b      	orrs	r3, r1
 8001c08:	6523      	str	r3, [r4, #80]	; 0x50
 8001c0a:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8001c0c:	431a      	orrs	r2, r3
 8001c0e:	6522      	str	r2, [r4, #80]	; 0x50
      tickstart = HAL_GetTick();
 8001c10:	f7fe fc60 	bl	80004d4 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001c14:	2780      	movs	r7, #128	; 0x80
      tickstart = HAL_GetTick();
 8001c16:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001c18:	00bf      	lsls	r7, r7, #2
 8001c1a:	e00e      	b.n	8001c3a <HAL_RCC_OscConfig+0x4ce>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c1c:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8001c1e:	4a6f      	ldr	r2, [pc, #444]	; (8001ddc <HAL_RCC_OscConfig+0x670>)
 8001c20:	4013      	ands	r3, r2
 8001c22:	6523      	str	r3, [r4, #80]	; 0x50
 8001c24:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8001c26:	4a72      	ldr	r2, [pc, #456]	; (8001df0 <HAL_RCC_OscConfig+0x684>)
 8001c28:	4013      	ands	r3, r2
 8001c2a:	e7ba      	b.n	8001ba2 <HAL_RCC_OscConfig+0x436>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001c2c:	f7fe fc52 	bl	80004d4 <HAL_GetTick>
 8001c30:	4b70      	ldr	r3, [pc, #448]	; (8001df4 <HAL_RCC_OscConfig+0x688>)
 8001c32:	1b80      	subs	r0, r0, r6
 8001c34:	4298      	cmp	r0, r3
 8001c36:	d900      	bls.n	8001c3a <HAL_RCC_OscConfig+0x4ce>
 8001c38:	e64e      	b.n	80018d8 <HAL_RCC_OscConfig+0x16c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001c3a:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8001c3c:	423b      	tst	r3, r7
 8001c3e:	d0f5      	beq.n	8001c2c <HAL_RCC_OscConfig+0x4c0>
    if(pwrclkchanged == SET)
 8001c40:	9b02      	ldr	r3, [sp, #8]
 8001c42:	2b01      	cmp	r3, #1
 8001c44:	d000      	beq.n	8001c48 <HAL_RCC_OscConfig+0x4dc>
 8001c46:	e602      	b.n	800184e <HAL_RCC_OscConfig+0xe2>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001c48:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001c4a:	4a6b      	ldr	r2, [pc, #428]	; (8001df8 <HAL_RCC_OscConfig+0x68c>)
 8001c4c:	4013      	ands	r3, r2
 8001c4e:	63a3      	str	r3, [r4, #56]	; 0x38
 8001c50:	e5fd      	b.n	800184e <HAL_RCC_OscConfig+0xe2>
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));
 8001c52:	69ab      	ldr	r3, [r5, #24]
 8001c54:	2b01      	cmp	r3, #1
 8001c56:	d903      	bls.n	8001c60 <HAL_RCC_OscConfig+0x4f4>
 8001c58:	4968      	ldr	r1, [pc, #416]	; (8001dfc <HAL_RCC_OscConfig+0x690>)
 8001c5a:	4862      	ldr	r0, [pc, #392]	; (8001de4 <HAL_RCC_OscConfig+0x678>)
 8001c5c:	f001 f9ef 	bl	800303e <assert_failed>
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001c60:	69a9      	ldr	r1, [r5, #24]
 8001c62:	2301      	movs	r3, #1
 8001c64:	4a66      	ldr	r2, [pc, #408]	; (8001e00 <HAL_RCC_OscConfig+0x694>)
 8001c66:	2900      	cmp	r1, #0
 8001c68:	d018      	beq.n	8001c9c <HAL_RCC_OscConfig+0x530>
        __HAL_RCC_HSI48_ENABLE();
 8001c6a:	68a1      	ldr	r1, [r4, #8]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001c6c:	2702      	movs	r7, #2
        __HAL_RCC_HSI48_ENABLE();
 8001c6e:	4319      	orrs	r1, r3
 8001c70:	60a1      	str	r1, [r4, #8]
 8001c72:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8001c74:	430b      	orrs	r3, r1
 8001c76:	6363      	str	r3, [r4, #52]	; 0x34
 8001c78:	2380      	movs	r3, #128	; 0x80
 8001c7a:	6a11      	ldr	r1, [r2, #32]
 8001c7c:	019b      	lsls	r3, r3, #6
 8001c7e:	430b      	orrs	r3, r1
 8001c80:	6213      	str	r3, [r2, #32]
        tickstart = HAL_GetTick();
 8001c82:	f7fe fc27 	bl	80004d4 <HAL_GetTick>
 8001c86:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001c88:	68a3      	ldr	r3, [r4, #8]
 8001c8a:	423b      	tst	r3, r7
 8001c8c:	d000      	beq.n	8001c90 <HAL_RCC_OscConfig+0x524>
 8001c8e:	e5e2      	b.n	8001856 <HAL_RCC_OscConfig+0xea>
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001c90:	f7fe fc20 	bl	80004d4 <HAL_GetTick>
 8001c94:	1b80      	subs	r0, r0, r6
 8001c96:	2802      	cmp	r0, #2
 8001c98:	d9f6      	bls.n	8001c88 <HAL_RCC_OscConfig+0x51c>
 8001c9a:	e61d      	b.n	80018d8 <HAL_RCC_OscConfig+0x16c>
        __HAL_RCC_HSI48_DISABLE();
 8001c9c:	68a1      	ldr	r1, [r4, #8]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001c9e:	2702      	movs	r7, #2
        __HAL_RCC_HSI48_DISABLE();
 8001ca0:	4399      	bics	r1, r3
 8001ca2:	60a1      	str	r1, [r4, #8]
 8001ca4:	6a13      	ldr	r3, [r2, #32]
 8001ca6:	4957      	ldr	r1, [pc, #348]	; (8001e04 <HAL_RCC_OscConfig+0x698>)
 8001ca8:	400b      	ands	r3, r1
 8001caa:	6213      	str	r3, [r2, #32]
        tickstart = HAL_GetTick();
 8001cac:	f7fe fc12 	bl	80004d4 <HAL_GetTick>
 8001cb0:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001cb2:	68a3      	ldr	r3, [r4, #8]
 8001cb4:	423b      	tst	r3, r7
 8001cb6:	d100      	bne.n	8001cba <HAL_RCC_OscConfig+0x54e>
 8001cb8:	e5cd      	b.n	8001856 <HAL_RCC_OscConfig+0xea>
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001cba:	f7fe fc0b 	bl	80004d4 <HAL_GetTick>
 8001cbe:	1b80      	subs	r0, r0, r6
 8001cc0:	2802      	cmp	r0, #2
 8001cc2:	d9f6      	bls.n	8001cb2 <HAL_RCC_OscConfig+0x546>
 8001cc4:	e608      	b.n	80018d8 <HAL_RCC_OscConfig+0x16c>
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001cc6:	9a01      	ldr	r2, [sp, #4]
 8001cc8:	2a0c      	cmp	r2, #12
 8001cca:	d06a      	beq.n	8001da2 <HAL_RCC_OscConfig+0x636>
 8001ccc:	4e4e      	ldr	r6, [pc, #312]	; (8001e08 <HAL_RCC_OscConfig+0x69c>)
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001cce:	2b02      	cmp	r3, #2
 8001cd0:	d155      	bne.n	8001d7e <HAL_RCC_OscConfig+0x612>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 8001cd2:	4b4e      	ldr	r3, [pc, #312]	; (8001e0c <HAL_RCC_OscConfig+0x6a0>)
 8001cd4:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 8001cd6:	421a      	tst	r2, r3
 8001cd8:	d003      	beq.n	8001ce2 <HAL_RCC_OscConfig+0x576>
 8001cda:	494d      	ldr	r1, [pc, #308]	; (8001e10 <HAL_RCC_OscConfig+0x6a4>)
 8001cdc:	4841      	ldr	r0, [pc, #260]	; (8001de4 <HAL_RCC_OscConfig+0x678>)
 8001cde:	f001 f9ae 	bl	800303e <assert_failed>
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
 8001ce2:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 8001ce4:	4b4b      	ldr	r3, [pc, #300]	; (8001e14 <HAL_RCC_OscConfig+0x6a8>)
 8001ce6:	4013      	ands	r3, r2
 8001ce8:	d00b      	beq.n	8001d02 <HAL_RCC_OscConfig+0x596>
 8001cea:	2180      	movs	r1, #128	; 0x80
 8001cec:	0349      	lsls	r1, r1, #13
 8001cee:	428b      	cmp	r3, r1
 8001cf0:	d007      	beq.n	8001d02 <HAL_RCC_OscConfig+0x596>
 8001cf2:	2380      	movs	r3, #128	; 0x80
 8001cf4:	039b      	lsls	r3, r3, #14
 8001cf6:	429a      	cmp	r2, r3
 8001cf8:	d003      	beq.n	8001d02 <HAL_RCC_OscConfig+0x596>
 8001cfa:	4947      	ldr	r1, [pc, #284]	; (8001e18 <HAL_RCC_OscConfig+0x6ac>)
 8001cfc:	4839      	ldr	r0, [pc, #228]	; (8001de4 <HAL_RCC_OscConfig+0x678>)
 8001cfe:	f001 f99e 	bl	800303e <assert_failed>
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));
 8001d02:	2180      	movs	r1, #128	; 0x80
 8001d04:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 8001d06:	4b45      	ldr	r3, [pc, #276]	; (8001e1c <HAL_RCC_OscConfig+0x6b0>)
 8001d08:	03c9      	lsls	r1, r1, #15
 8001d0a:	4013      	ands	r3, r2
 8001d0c:	428b      	cmp	r3, r1
 8001d0e:	d007      	beq.n	8001d20 <HAL_RCC_OscConfig+0x5b4>
 8001d10:	2380      	movs	r3, #128	; 0x80
 8001d12:	041b      	lsls	r3, r3, #16
 8001d14:	429a      	cmp	r2, r3
 8001d16:	d003      	beq.n	8001d20 <HAL_RCC_OscConfig+0x5b4>
 8001d18:	4941      	ldr	r1, [pc, #260]	; (8001e20 <HAL_RCC_OscConfig+0x6b4>)
 8001d1a:	4832      	ldr	r0, [pc, #200]	; (8001de4 <HAL_RCC_OscConfig+0x678>)
 8001d1c:	f001 f98f 	bl	800303e <assert_failed>
        __HAL_RCC_PLL_DISABLE();
 8001d20:	6823      	ldr	r3, [r4, #0]
 8001d22:	401e      	ands	r6, r3
 8001d24:	6026      	str	r6, [r4, #0]
        tickstart = HAL_GetTick();
 8001d26:	f7fe fbd5 	bl	80004d4 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001d2a:	2680      	movs	r6, #128	; 0x80
        tickstart = HAL_GetTick();
 8001d2c:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001d2e:	04b6      	lsls	r6, r6, #18
 8001d30:	6823      	ldr	r3, [r4, #0]
 8001d32:	4233      	tst	r3, r6
 8001d34:	d11d      	bne.n	8001d72 <HAL_RCC_OscConfig+0x606>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001d36:	6b29      	ldr	r1, [r5, #48]	; 0x30
 8001d38:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8001d3a:	68e2      	ldr	r2, [r4, #12]
 8001d3c:	430b      	orrs	r3, r1
 8001d3e:	4939      	ldr	r1, [pc, #228]	; (8001e24 <HAL_RCC_OscConfig+0x6b8>)
 8001d40:	400a      	ands	r2, r1
 8001d42:	4313      	orrs	r3, r2
 8001d44:	6b6a      	ldr	r2, [r5, #52]	; 0x34
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001d46:	2580      	movs	r5, #128	; 0x80
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001d48:	4313      	orrs	r3, r2
 8001d4a:	60e3      	str	r3, [r4, #12]
        __HAL_RCC_PLL_ENABLE();
 8001d4c:	2380      	movs	r3, #128	; 0x80
 8001d4e:	6822      	ldr	r2, [r4, #0]
 8001d50:	045b      	lsls	r3, r3, #17
 8001d52:	4313      	orrs	r3, r2
 8001d54:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001d56:	f7fe fbbd 	bl	80004d4 <HAL_GetTick>
 8001d5a:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001d5c:	04ad      	lsls	r5, r5, #18
 8001d5e:	6823      	ldr	r3, [r4, #0]
 8001d60:	422b      	tst	r3, r5
 8001d62:	d000      	beq.n	8001d66 <HAL_RCC_OscConfig+0x5fa>
 8001d64:	e583      	b.n	800186e <HAL_RCC_OscConfig+0x102>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001d66:	f7fe fbb5 	bl	80004d4 <HAL_GetTick>
 8001d6a:	1b80      	subs	r0, r0, r6
 8001d6c:	2802      	cmp	r0, #2
 8001d6e:	d9f6      	bls.n	8001d5e <HAL_RCC_OscConfig+0x5f2>
 8001d70:	e5b2      	b.n	80018d8 <HAL_RCC_OscConfig+0x16c>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001d72:	f7fe fbaf 	bl	80004d4 <HAL_GetTick>
 8001d76:	1bc0      	subs	r0, r0, r7
 8001d78:	2802      	cmp	r0, #2
 8001d7a:	d9d9      	bls.n	8001d30 <HAL_RCC_OscConfig+0x5c4>
 8001d7c:	e5ac      	b.n	80018d8 <HAL_RCC_OscConfig+0x16c>
        __HAL_RCC_PLL_DISABLE();
 8001d7e:	6823      	ldr	r3, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001d80:	2580      	movs	r5, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 8001d82:	401e      	ands	r6, r3
 8001d84:	6026      	str	r6, [r4, #0]
        tickstart = HAL_GetTick();
 8001d86:	f7fe fba5 	bl	80004d4 <HAL_GetTick>
 8001d8a:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001d8c:	04ad      	lsls	r5, r5, #18
 8001d8e:	6823      	ldr	r3, [r4, #0]
 8001d90:	422b      	tst	r3, r5
 8001d92:	d100      	bne.n	8001d96 <HAL_RCC_OscConfig+0x62a>
 8001d94:	e56b      	b.n	800186e <HAL_RCC_OscConfig+0x102>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001d96:	f7fe fb9d 	bl	80004d4 <HAL_GetTick>
 8001d9a:	1b80      	subs	r0, r0, r6
 8001d9c:	2802      	cmp	r0, #2
 8001d9e:	d9f6      	bls.n	8001d8e <HAL_RCC_OscConfig+0x622>
 8001da0:	e59a      	b.n	80018d8 <HAL_RCC_OscConfig+0x16c>
        return HAL_ERROR;
 8001da2:	0018      	movs	r0, r3
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001da4:	2b01      	cmp	r3, #1
 8001da6:	d100      	bne.n	8001daa <HAL_RCC_OscConfig+0x63e>
 8001da8:	e4e6      	b.n	8001778 <HAL_RCC_OscConfig+0xc>
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001daa:	2280      	movs	r2, #128	; 0x80
        pll_config = RCC->CFGR;
 8001dac:	68e3      	ldr	r3, [r4, #12]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001dae:	6ae9      	ldr	r1, [r5, #44]	; 0x2c
 8001db0:	0252      	lsls	r2, r2, #9
 8001db2:	401a      	ands	r2, r3
        return HAL_ERROR;
 8001db4:	2001      	movs	r0, #1
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001db6:	428a      	cmp	r2, r1
 8001db8:	d000      	beq.n	8001dbc <HAL_RCC_OscConfig+0x650>
 8001dba:	e4dd      	b.n	8001778 <HAL_RCC_OscConfig+0xc>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001dbc:	22f0      	movs	r2, #240	; 0xf0
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001dbe:	6b29      	ldr	r1, [r5, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001dc0:	0392      	lsls	r2, r2, #14
 8001dc2:	401a      	ands	r2, r3
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001dc4:	428a      	cmp	r2, r1
 8001dc6:	d000      	beq.n	8001dca <HAL_RCC_OscConfig+0x65e>
 8001dc8:	e4d6      	b.n	8001778 <HAL_RCC_OscConfig+0xc>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8001dca:	20c0      	movs	r0, #192	; 0xc0
 8001dcc:	0400      	lsls	r0, r0, #16
 8001dce:	4003      	ands	r3, r0
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001dd0:	6b68      	ldr	r0, [r5, #52]	; 0x34
 8001dd2:	1a18      	subs	r0, r3, r0
 8001dd4:	1e43      	subs	r3, r0, #1
 8001dd6:	4198      	sbcs	r0, r3
    return HAL_ERROR;
 8001dd8:	b2c0      	uxtb	r0, r0
 8001dda:	e4cd      	b.n	8001778 <HAL_RCC_OscConfig+0xc>
 8001ddc:	fffffeff 	.word	0xfffffeff
 8001de0:	0000024b 	.word	0x0000024b
 8001de4:	080035e7 	.word	0x080035e7
 8001de8:	00000277 	.word	0x00000277
 8001dec:	40007000 	.word	0x40007000
 8001df0:	fffffbff 	.word	0xfffffbff
 8001df4:	00001388 	.word	0x00001388
 8001df8:	efffffff 	.word	0xefffffff
 8001dfc:	000002be 	.word	0x000002be
 8001e00:	40010000 	.word	0x40010000
 8001e04:	ffffdfff 	.word	0xffffdfff
 8001e08:	feffffff 	.word	0xfeffffff
 8001e0c:	fffeffff 	.word	0xfffeffff
 8001e10:	000002f1 	.word	0x000002f1
 8001e14:	fff3ffff 	.word	0xfff3ffff
 8001e18:	000002f2 	.word	0x000002f2
 8001e1c:	ff7fffff 	.word	0xff7fffff
 8001e20:	000002f3 	.word	0x000002f3
 8001e24:	ff02ffff 	.word	0xff02ffff

08001e28 <HAL_RCC_ClockConfig>:
{
 8001e28:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8001e2a:	0004      	movs	r4, r0
 8001e2c:	000f      	movs	r7, r1
  if(RCC_ClkInitStruct == NULL)
 8001e2e:	2800      	cmp	r0, #0
 8001e30:	d101      	bne.n	8001e36 <HAL_RCC_ClockConfig+0xe>
    return HAL_ERROR;
 8001e32:	2001      	movs	r0, #1
}
 8001e34:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 8001e36:	6803      	ldr	r3, [r0, #0]
 8001e38:	071b      	lsls	r3, r3, #28
 8001e3a:	d103      	bne.n	8001e44 <HAL_RCC_ClockConfig+0x1c>
 8001e3c:	497c      	ldr	r1, [pc, #496]	; (8002030 <HAL_RCC_ClockConfig+0x208>)
 8001e3e:	487d      	ldr	r0, [pc, #500]	; (8002034 <HAL_RCC_ClockConfig+0x20c>)
 8001e40:	f001 f8fd 	bl	800303e <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 8001e44:	2f01      	cmp	r7, #1
 8001e46:	d903      	bls.n	8001e50 <HAL_RCC_ClockConfig+0x28>
 8001e48:	497b      	ldr	r1, [pc, #492]	; (8002038 <HAL_RCC_ClockConfig+0x210>)
 8001e4a:	487a      	ldr	r0, [pc, #488]	; (8002034 <HAL_RCC_ClockConfig+0x20c>)
 8001e4c:	f001 f8f7 	bl	800303e <assert_failed>
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001e50:	2201      	movs	r2, #1
 8001e52:	4d7a      	ldr	r5, [pc, #488]	; (800203c <HAL_RCC_ClockConfig+0x214>)
 8001e54:	682b      	ldr	r3, [r5, #0]
 8001e56:	4013      	ands	r3, r2
 8001e58:	429f      	cmp	r7, r3
 8001e5a:	d83a      	bhi.n	8001ed2 <HAL_RCC_ClockConfig+0xaa>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e5c:	6823      	ldr	r3, [r4, #0]
 8001e5e:	079b      	lsls	r3, r3, #30
 8001e60:	d440      	bmi.n	8001ee4 <HAL_RCC_ClockConfig+0xbc>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001e62:	6823      	ldr	r3, [r4, #0]
 8001e64:	07db      	lsls	r3, r3, #31
 8001e66:	d45f      	bmi.n	8001f28 <HAL_RCC_ClockConfig+0x100>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001e68:	2301      	movs	r3, #1
 8001e6a:	682a      	ldr	r2, [r5, #0]
 8001e6c:	401a      	ands	r2, r3
 8001e6e:	4297      	cmp	r7, r2
 8001e70:	d200      	bcs.n	8001e74 <HAL_RCC_ClockConfig+0x4c>
 8001e72:	e0bb      	b.n	8001fec <HAL_RCC_ClockConfig+0x1c4>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e74:	6823      	ldr	r3, [r4, #0]
 8001e76:	4d72      	ldr	r5, [pc, #456]	; (8002040 <HAL_RCC_ClockConfig+0x218>)
 8001e78:	075b      	lsls	r3, r3, #29
 8001e7a:	d500      	bpl.n	8001e7e <HAL_RCC_ClockConfig+0x56>
 8001e7c:	e0be      	b.n	8001ffc <HAL_RCC_ClockConfig+0x1d4>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e7e:	6823      	ldr	r3, [r4, #0]
 8001e80:	071b      	lsls	r3, r3, #28
 8001e82:	d518      	bpl.n	8001eb6 <HAL_RCC_ClockConfig+0x8e>
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 8001e84:	6923      	ldr	r3, [r4, #16]
 8001e86:	4a6f      	ldr	r2, [pc, #444]	; (8002044 <HAL_RCC_ClockConfig+0x21c>)
 8001e88:	4213      	tst	r3, r2
 8001e8a:	d00d      	beq.n	8001ea8 <HAL_RCC_ClockConfig+0x80>
 8001e8c:	21a0      	movs	r1, #160	; 0xa0
 8001e8e:	4a6e      	ldr	r2, [pc, #440]	; (8002048 <HAL_RCC_ClockConfig+0x220>)
 8001e90:	00c9      	lsls	r1, r1, #3
 8001e92:	401a      	ands	r2, r3
 8001e94:	428a      	cmp	r2, r1
 8001e96:	d007      	beq.n	8001ea8 <HAL_RCC_ClockConfig+0x80>
 8001e98:	22c0      	movs	r2, #192	; 0xc0
 8001e9a:	00d2      	lsls	r2, r2, #3
 8001e9c:	4293      	cmp	r3, r2
 8001e9e:	d003      	beq.n	8001ea8 <HAL_RCC_ClockConfig+0x80>
 8001ea0:	496a      	ldr	r1, [pc, #424]	; (800204c <HAL_RCC_ClockConfig+0x224>)
 8001ea2:	4864      	ldr	r0, [pc, #400]	; (8002034 <HAL_RCC_ClockConfig+0x20c>)
 8001ea4:	f001 f8cb 	bl	800303e <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001ea8:	68ea      	ldr	r2, [r5, #12]
 8001eaa:	6923      	ldr	r3, [r4, #16]
 8001eac:	4968      	ldr	r1, [pc, #416]	; (8002050 <HAL_RCC_ClockConfig+0x228>)
 8001eae:	00db      	lsls	r3, r3, #3
 8001eb0:	400a      	ands	r2, r1
 8001eb2:	4313      	orrs	r3, r2
 8001eb4:	60eb      	str	r3, [r5, #12]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001eb6:	f7ff fc1d 	bl	80016f4 <HAL_RCC_GetSysClockFreq>
 8001eba:	68eb      	ldr	r3, [r5, #12]
 8001ebc:	4a65      	ldr	r2, [pc, #404]	; (8002054 <HAL_RCC_ClockConfig+0x22c>)
 8001ebe:	061b      	lsls	r3, r3, #24
 8001ec0:	0f1b      	lsrs	r3, r3, #28
 8001ec2:	5cd3      	ldrb	r3, [r2, r3]
 8001ec4:	40d8      	lsrs	r0, r3
 8001ec6:	4b64      	ldr	r3, [pc, #400]	; (8002058 <HAL_RCC_ClockConfig+0x230>)
 8001ec8:	6018      	str	r0, [r3, #0]
  status = HAL_InitTick(TICK_INT_PRIORITY);
 8001eca:	2000      	movs	r0, #0
 8001ecc:	f7fe face 	bl	800046c <HAL_InitTick>
 8001ed0:	e7b0      	b.n	8001e34 <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ed2:	682b      	ldr	r3, [r5, #0]
 8001ed4:	4393      	bics	r3, r2
 8001ed6:	433b      	orrs	r3, r7
 8001ed8:	602b      	str	r3, [r5, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001eda:	682b      	ldr	r3, [r5, #0]
 8001edc:	4013      	ands	r3, r2
 8001ede:	429f      	cmp	r7, r3
 8001ee0:	d1a7      	bne.n	8001e32 <HAL_RCC_ClockConfig+0xa>
 8001ee2:	e7bb      	b.n	8001e5c <HAL_RCC_ClockConfig+0x34>
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 8001ee4:	68a3      	ldr	r3, [r4, #8]
 8001ee6:	2280      	movs	r2, #128	; 0x80
 8001ee8:	0019      	movs	r1, r3
 8001eea:	4391      	bics	r1, r2
 8001eec:	d014      	beq.n	8001f18 <HAL_RCC_ClockConfig+0xf0>
 8001eee:	2220      	movs	r2, #32
 8001ef0:	0019      	movs	r1, r3
 8001ef2:	4391      	bics	r1, r2
 8001ef4:	2990      	cmp	r1, #144	; 0x90
 8001ef6:	d00f      	beq.n	8001f18 <HAL_RCC_ClockConfig+0xf0>
 8001ef8:	2240      	movs	r2, #64	; 0x40
 8001efa:	0019      	movs	r1, r3
 8001efc:	4391      	bics	r1, r2
 8001efe:	29a0      	cmp	r1, #160	; 0xa0
 8001f00:	d00a      	beq.n	8001f18 <HAL_RCC_ClockConfig+0xf0>
 8001f02:	2210      	movs	r2, #16
 8001f04:	0019      	movs	r1, r3
 8001f06:	4391      	bics	r1, r2
 8001f08:	29c0      	cmp	r1, #192	; 0xc0
 8001f0a:	d005      	beq.n	8001f18 <HAL_RCC_ClockConfig+0xf0>
 8001f0c:	2bf0      	cmp	r3, #240	; 0xf0
 8001f0e:	d003      	beq.n	8001f18 <HAL_RCC_ClockConfig+0xf0>
 8001f10:	4952      	ldr	r1, [pc, #328]	; (800205c <HAL_RCC_ClockConfig+0x234>)
 8001f12:	4848      	ldr	r0, [pc, #288]	; (8002034 <HAL_RCC_ClockConfig+0x20c>)
 8001f14:	f001 f893 	bl	800303e <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001f18:	21f0      	movs	r1, #240	; 0xf0
 8001f1a:	4a49      	ldr	r2, [pc, #292]	; (8002040 <HAL_RCC_ClockConfig+0x218>)
 8001f1c:	68d3      	ldr	r3, [r2, #12]
 8001f1e:	438b      	bics	r3, r1
 8001f20:	68a1      	ldr	r1, [r4, #8]
 8001f22:	430b      	orrs	r3, r1
 8001f24:	60d3      	str	r3, [r2, #12]
 8001f26:	e79c      	b.n	8001e62 <HAL_RCC_ClockConfig+0x3a>
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 8001f28:	6863      	ldr	r3, [r4, #4]
 8001f2a:	2b03      	cmp	r3, #3
 8001f2c:	d903      	bls.n	8001f36 <HAL_RCC_ClockConfig+0x10e>
 8001f2e:	494c      	ldr	r1, [pc, #304]	; (8002060 <HAL_RCC_ClockConfig+0x238>)
 8001f30:	4840      	ldr	r0, [pc, #256]	; (8002034 <HAL_RCC_ClockConfig+0x20c>)
 8001f32:	f001 f884 	bl	800303e <assert_failed>
 8001f36:	4e42      	ldr	r6, [pc, #264]	; (8002040 <HAL_RCC_ClockConfig+0x218>)
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001f38:	6862      	ldr	r2, [r4, #4]
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001f3a:	6833      	ldr	r3, [r6, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001f3c:	2a02      	cmp	r2, #2
 8001f3e:	d11c      	bne.n	8001f7a <HAL_RCC_ClockConfig+0x152>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001f40:	039b      	lsls	r3, r3, #14
 8001f42:	d400      	bmi.n	8001f46 <HAL_RCC_ClockConfig+0x11e>
 8001f44:	e775      	b.n	8001e32 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001f46:	2103      	movs	r1, #3
 8001f48:	68f3      	ldr	r3, [r6, #12]
 8001f4a:	438b      	bics	r3, r1
 8001f4c:	4313      	orrs	r3, r2
 8001f4e:	60f3      	str	r3, [r6, #12]
    tickstart = HAL_GetTick();
 8001f50:	f7fe fac0 	bl	80004d4 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001f54:	6863      	ldr	r3, [r4, #4]
    tickstart = HAL_GetTick();
 8001f56:	9001      	str	r0, [sp, #4]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001f58:	2b02      	cmp	r3, #2
 8001f5a:	d11b      	bne.n	8001f94 <HAL_RCC_ClockConfig+0x16c>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001f5c:	220c      	movs	r2, #12
 8001f5e:	68f3      	ldr	r3, [r6, #12]
 8001f60:	4013      	ands	r3, r2
 8001f62:	2b08      	cmp	r3, #8
 8001f64:	d100      	bne.n	8001f68 <HAL_RCC_ClockConfig+0x140>
 8001f66:	e77f      	b.n	8001e68 <HAL_RCC_ClockConfig+0x40>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f68:	f7fe fab4 	bl	80004d4 <HAL_GetTick>
 8001f6c:	9b01      	ldr	r3, [sp, #4]
 8001f6e:	1ac0      	subs	r0, r0, r3
 8001f70:	4b3c      	ldr	r3, [pc, #240]	; (8002064 <HAL_RCC_ClockConfig+0x23c>)
 8001f72:	4298      	cmp	r0, r3
 8001f74:	d9f2      	bls.n	8001f5c <HAL_RCC_ClockConfig+0x134>
          return HAL_TIMEOUT;
 8001f76:	2003      	movs	r0, #3
 8001f78:	e75c      	b.n	8001e34 <HAL_RCC_ClockConfig+0xc>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001f7a:	2a03      	cmp	r2, #3
 8001f7c:	d102      	bne.n	8001f84 <HAL_RCC_ClockConfig+0x15c>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001f7e:	019b      	lsls	r3, r3, #6
 8001f80:	d4e1      	bmi.n	8001f46 <HAL_RCC_ClockConfig+0x11e>
 8001f82:	e756      	b.n	8001e32 <HAL_RCC_ClockConfig+0xa>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001f84:	2a01      	cmp	r2, #1
 8001f86:	d102      	bne.n	8001f8e <HAL_RCC_ClockConfig+0x166>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001f88:	075b      	lsls	r3, r3, #29
 8001f8a:	d4dc      	bmi.n	8001f46 <HAL_RCC_ClockConfig+0x11e>
 8001f8c:	e751      	b.n	8001e32 <HAL_RCC_ClockConfig+0xa>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001f8e:	059b      	lsls	r3, r3, #22
 8001f90:	d4d9      	bmi.n	8001f46 <HAL_RCC_ClockConfig+0x11e>
 8001f92:	e74e      	b.n	8001e32 <HAL_RCC_ClockConfig+0xa>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001f94:	2b03      	cmp	r3, #3
 8001f96:	d10d      	bne.n	8001fb4 <HAL_RCC_ClockConfig+0x18c>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001f98:	220c      	movs	r2, #12
 8001f9a:	68f3      	ldr	r3, [r6, #12]
 8001f9c:	4013      	ands	r3, r2
 8001f9e:	4293      	cmp	r3, r2
 8001fa0:	d100      	bne.n	8001fa4 <HAL_RCC_ClockConfig+0x17c>
 8001fa2:	e761      	b.n	8001e68 <HAL_RCC_ClockConfig+0x40>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001fa4:	f7fe fa96 	bl	80004d4 <HAL_GetTick>
 8001fa8:	9b01      	ldr	r3, [sp, #4]
 8001faa:	1ac0      	subs	r0, r0, r3
 8001fac:	4b2d      	ldr	r3, [pc, #180]	; (8002064 <HAL_RCC_ClockConfig+0x23c>)
 8001fae:	4298      	cmp	r0, r3
 8001fb0:	d9f2      	bls.n	8001f98 <HAL_RCC_ClockConfig+0x170>
 8001fb2:	e7e0      	b.n	8001f76 <HAL_RCC_ClockConfig+0x14e>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001fb4:	2b01      	cmp	r3, #1
 8001fb6:	d013      	beq.n	8001fe0 <HAL_RCC_ClockConfig+0x1b8>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8001fb8:	220c      	movs	r2, #12
 8001fba:	68f3      	ldr	r3, [r6, #12]
 8001fbc:	4213      	tst	r3, r2
 8001fbe:	d100      	bne.n	8001fc2 <HAL_RCC_ClockConfig+0x19a>
 8001fc0:	e752      	b.n	8001e68 <HAL_RCC_ClockConfig+0x40>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001fc2:	f7fe fa87 	bl	80004d4 <HAL_GetTick>
 8001fc6:	9b01      	ldr	r3, [sp, #4]
 8001fc8:	1ac0      	subs	r0, r0, r3
 8001fca:	4b26      	ldr	r3, [pc, #152]	; (8002064 <HAL_RCC_ClockConfig+0x23c>)
 8001fcc:	4298      	cmp	r0, r3
 8001fce:	d9f3      	bls.n	8001fb8 <HAL_RCC_ClockConfig+0x190>
 8001fd0:	e7d1      	b.n	8001f76 <HAL_RCC_ClockConfig+0x14e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001fd2:	f7fe fa7f 	bl	80004d4 <HAL_GetTick>
 8001fd6:	9b01      	ldr	r3, [sp, #4]
 8001fd8:	1ac0      	subs	r0, r0, r3
 8001fda:	4b22      	ldr	r3, [pc, #136]	; (8002064 <HAL_RCC_ClockConfig+0x23c>)
 8001fdc:	4298      	cmp	r0, r3
 8001fde:	d8ca      	bhi.n	8001f76 <HAL_RCC_ClockConfig+0x14e>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001fe0:	220c      	movs	r2, #12
 8001fe2:	68f3      	ldr	r3, [r6, #12]
 8001fe4:	4013      	ands	r3, r2
 8001fe6:	2b04      	cmp	r3, #4
 8001fe8:	d1f3      	bne.n	8001fd2 <HAL_RCC_ClockConfig+0x1aa>
 8001fea:	e73d      	b.n	8001e68 <HAL_RCC_ClockConfig+0x40>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001fec:	682a      	ldr	r2, [r5, #0]
 8001fee:	439a      	bics	r2, r3
 8001ff0:	602a      	str	r2, [r5, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ff2:	682a      	ldr	r2, [r5, #0]
 8001ff4:	421a      	tst	r2, r3
 8001ff6:	d000      	beq.n	8001ffa <HAL_RCC_ClockConfig+0x1d2>
 8001ff8:	e71b      	b.n	8001e32 <HAL_RCC_ClockConfig+0xa>
 8001ffa:	e73b      	b.n	8001e74 <HAL_RCC_ClockConfig+0x4c>
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 8001ffc:	68e3      	ldr	r3, [r4, #12]
 8001ffe:	4a11      	ldr	r2, [pc, #68]	; (8002044 <HAL_RCC_ClockConfig+0x21c>)
 8002000:	4213      	tst	r3, r2
 8002002:	d00d      	beq.n	8002020 <HAL_RCC_ClockConfig+0x1f8>
 8002004:	21a0      	movs	r1, #160	; 0xa0
 8002006:	4a10      	ldr	r2, [pc, #64]	; (8002048 <HAL_RCC_ClockConfig+0x220>)
 8002008:	00c9      	lsls	r1, r1, #3
 800200a:	401a      	ands	r2, r3
 800200c:	428a      	cmp	r2, r1
 800200e:	d007      	beq.n	8002020 <HAL_RCC_ClockConfig+0x1f8>
 8002010:	22c0      	movs	r2, #192	; 0xc0
 8002012:	00d2      	lsls	r2, r2, #3
 8002014:	4293      	cmp	r3, r2
 8002016:	d003      	beq.n	8002020 <HAL_RCC_ClockConfig+0x1f8>
 8002018:	4913      	ldr	r1, [pc, #76]	; (8002068 <HAL_RCC_ClockConfig+0x240>)
 800201a:	4806      	ldr	r0, [pc, #24]	; (8002034 <HAL_RCC_ClockConfig+0x20c>)
 800201c:	f001 f80f 	bl	800303e <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002020:	68eb      	ldr	r3, [r5, #12]
 8002022:	4a12      	ldr	r2, [pc, #72]	; (800206c <HAL_RCC_ClockConfig+0x244>)
 8002024:	4013      	ands	r3, r2
 8002026:	68e2      	ldr	r2, [r4, #12]
 8002028:	4313      	orrs	r3, r2
 800202a:	60eb      	str	r3, [r5, #12]
 800202c:	e727      	b.n	8001e7e <HAL_RCC_ClockConfig+0x56>
 800202e:	46c0      	nop			; (mov r8, r8)
 8002030:	00000366 	.word	0x00000366
 8002034:	080035e7 	.word	0x080035e7
 8002038:	00000367 	.word	0x00000367
 800203c:	40022000 	.word	0x40022000
 8002040:	40021000 	.word	0x40021000
 8002044:	fffffbff 	.word	0xfffffbff
 8002048:	fffffdff 	.word	0xfffffdff
 800204c:	000003f1 	.word	0x000003f1
 8002050:	ffffc7ff 	.word	0xffffc7ff
 8002054:	080036b4 	.word	0x080036b4
 8002058:	20000000 	.word	0x20000000
 800205c:	0000037e 	.word	0x0000037e
 8002060:	00000385 	.word	0x00000385
 8002064:	00001388 	.word	0x00001388
 8002068:	000003ea 	.word	0x000003ea
 800206c:	fffff8ff 	.word	0xfffff8ff

08002070 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002070:	4b04      	ldr	r3, [pc, #16]	; (8002084 <HAL_RCC_GetPCLK1Freq+0x14>)
 8002072:	4a05      	ldr	r2, [pc, #20]	; (8002088 <HAL_RCC_GetPCLK1Freq+0x18>)
 8002074:	68db      	ldr	r3, [r3, #12]
 8002076:	055b      	lsls	r3, r3, #21
 8002078:	0f5b      	lsrs	r3, r3, #29
 800207a:	5cd3      	ldrb	r3, [r2, r3]
 800207c:	4a03      	ldr	r2, [pc, #12]	; (800208c <HAL_RCC_GetPCLK1Freq+0x1c>)
 800207e:	6810      	ldr	r0, [r2, #0]
 8002080:	40d8      	lsrs	r0, r3
}
 8002082:	4770      	bx	lr
 8002084:	40021000 	.word	0x40021000
 8002088:	080036c4 	.word	0x080036c4
 800208c:	20000000 	.word	0x20000000

08002090 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002090:	4b04      	ldr	r3, [pc, #16]	; (80020a4 <HAL_RCC_GetPCLK2Freq+0x14>)
 8002092:	4a05      	ldr	r2, [pc, #20]	; (80020a8 <HAL_RCC_GetPCLK2Freq+0x18>)
 8002094:	68db      	ldr	r3, [r3, #12]
 8002096:	049b      	lsls	r3, r3, #18
 8002098:	0f5b      	lsrs	r3, r3, #29
 800209a:	5cd3      	ldrb	r3, [r2, r3]
 800209c:	4a03      	ldr	r2, [pc, #12]	; (80020ac <HAL_RCC_GetPCLK2Freq+0x1c>)
 800209e:	6810      	ldr	r0, [r2, #0]
 80020a0:	40d8      	lsrs	r0, r3
}
 80020a2:	4770      	bx	lr
 80020a4:	40021000 	.word	0x40021000
 80020a8:	080036c4 	.word	0x080036c4
 80020ac:	20000000 	.word	0x20000000

080020b0 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80020b0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  uint32_t tickstart;
  uint32_t temp_reg;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 80020b2:	4b93      	ldr	r3, [pc, #588]	; (8002300 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 80020b4:	6802      	ldr	r2, [r0, #0]
{
 80020b6:	0004      	movs	r4, r0
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 80020b8:	429a      	cmp	r2, r3
 80020ba:	d903      	bls.n	80020c4 <HAL_RCCEx_PeriphCLKConfig+0x14>
 80020bc:	2167      	movs	r1, #103	; 0x67
 80020be:	4891      	ldr	r0, [pc, #580]	; (8002304 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80020c0:	f000 ffbd 	bl	800303e <assert_failed>

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80020c4:	6823      	ldr	r3, [r4, #0]
 80020c6:	069b      	lsls	r3, r3, #26
 80020c8:	d54d      	bpl.n	8002166 <HAL_RCCEx_PeriphCLKConfig+0xb6>
     )
  {
    /* check for RTC Parameters used to output RTCCLK */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
    {
      assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 80020ca:	6863      	ldr	r3, [r4, #4]
 80020cc:	4a8e      	ldr	r2, [pc, #568]	; (8002308 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80020ce:	4213      	tst	r3, r2
 80020d0:	d00d      	beq.n	80020ee <HAL_RCCEx_PeriphCLKConfig+0x3e>
 80020d2:	2198      	movs	r1, #152	; 0x98
 80020d4:	4a8d      	ldr	r2, [pc, #564]	; (800230c <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80020d6:	0349      	lsls	r1, r1, #13
 80020d8:	401a      	ands	r2, r3
 80020da:	428a      	cmp	r2, r1
 80020dc:	d007      	beq.n	80020ee <HAL_RCCEx_PeriphCLKConfig+0x3e>
 80020de:	228c      	movs	r2, #140	; 0x8c
 80020e0:	0392      	lsls	r2, r2, #14
 80020e2:	4293      	cmp	r3, r2
 80020e4:	d003      	beq.n	80020ee <HAL_RCCEx_PeriphCLKConfig+0x3e>
 80020e6:	2173      	movs	r1, #115	; 0x73
 80020e8:	4886      	ldr	r0, [pc, #536]	; (8002304 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80020ea:	f000 ffa8 	bl	800303e <assert_failed>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80020ee:	2380      	movs	r3, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 80020f0:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80020f2:	4d87      	ldr	r5, [pc, #540]	; (8002310 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80020f4:	055b      	lsls	r3, r3, #21
 80020f6:	6baa      	ldr	r2, [r5, #56]	; 0x38
    FlagStatus       pwrclkchanged = RESET;
 80020f8:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80020fa:	421a      	tst	r2, r3
 80020fc:	d104      	bne.n	8002108 <HAL_RCCEx_PeriphCLKConfig+0x58>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80020fe:	6baa      	ldr	r2, [r5, #56]	; 0x38
 8002100:	4313      	orrs	r3, r2
 8002102:	63ab      	str	r3, [r5, #56]	; 0x38
      pwrclkchanged = SET;
 8002104:	2301      	movs	r3, #1
 8002106:	9300      	str	r3, [sp, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002108:	2780      	movs	r7, #128	; 0x80
 800210a:	4e82      	ldr	r6, [pc, #520]	; (8002314 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800210c:	007f      	lsls	r7, r7, #1
 800210e:	6833      	ldr	r3, [r6, #0]
 8002110:	423b      	tst	r3, r7
 8002112:	d100      	bne.n	8002116 <HAL_RCCEx_PeriphCLKConfig+0x66>
 8002114:	e0af      	b.n	8002276 <HAL_RCCEx_PeriphCLKConfig+0x1c6>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8002116:	22c0      	movs	r2, #192	; 0xc0
 8002118:	21c0      	movs	r1, #192	; 0xc0
 800211a:	6828      	ldr	r0, [r5, #0]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 800211c:	6863      	ldr	r3, [r4, #4]
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 800211e:	0392      	lsls	r2, r2, #14
 8002120:	4010      	ands	r0, r2
 8002122:	0289      	lsls	r1, r1, #10
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8002124:	401a      	ands	r2, r3
 8002126:	4290      	cmp	r0, r2
 8002128:	d000      	beq.n	800212c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800212a:	e0b6      	b.n	800229a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 800212c:	6d2a      	ldr	r2, [r5, #80]	; 0x50
 800212e:	400a      	ands	r2, r1

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8002130:	d000      	beq.n	8002134 <HAL_RCCEx_PeriphCLKConfig+0x84>
 8002132:	e0bd      	b.n	80022b0 <HAL_RCCEx_PeriphCLKConfig+0x200>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002134:	6861      	ldr	r1, [r4, #4]
 8002136:	23c0      	movs	r3, #192	; 0xc0
 8002138:	000a      	movs	r2, r1
 800213a:	029b      	lsls	r3, r3, #10
 800213c:	401a      	ands	r2, r3
 800213e:	429a      	cmp	r2, r3
 8002140:	d107      	bne.n	8002152 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8002142:	682b      	ldr	r3, [r5, #0]
 8002144:	4874      	ldr	r0, [pc, #464]	; (8002318 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002146:	4003      	ands	r3, r0
 8002148:	20c0      	movs	r0, #192	; 0xc0
 800214a:	0380      	lsls	r0, r0, #14
 800214c:	4001      	ands	r1, r0
 800214e:	430b      	orrs	r3, r1
 8002150:	602b      	str	r3, [r5, #0]
 8002152:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 8002154:	431a      	orrs	r2, r3

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002156:	9b00      	ldr	r3, [sp, #0]
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002158:	652a      	str	r2, [r5, #80]	; 0x50
    if(pwrclkchanged == SET)
 800215a:	2b01      	cmp	r3, #1
 800215c:	d103      	bne.n	8002166 <HAL_RCCEx_PeriphCLKConfig+0xb6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800215e:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8002160:	4a6e      	ldr	r2, [pc, #440]	; (800231c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8002162:	4013      	ands	r3, r2
 8002164:	63ab      	str	r3, [r5, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002166:	6823      	ldr	r3, [r4, #0]
 8002168:	07db      	lsls	r3, r3, #31
 800216a:	d50d      	bpl.n	8002188 <HAL_RCCEx_PeriphCLKConfig+0xd8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
 800216c:	68a3      	ldr	r3, [r4, #8]
 800216e:	2b03      	cmp	r3, #3
 8002170:	d903      	bls.n	800217a <HAL_RCCEx_PeriphCLKConfig+0xca>
 8002172:	21de      	movs	r1, #222	; 0xde
 8002174:	4863      	ldr	r0, [pc, #396]	; (8002304 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8002176:	f000 ff62 	bl	800303e <assert_failed>

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800217a:	2103      	movs	r1, #3
 800217c:	4a64      	ldr	r2, [pc, #400]	; (8002310 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800217e:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8002180:	438b      	bics	r3, r1
 8002182:	68a1      	ldr	r1, [r4, #8]
 8002184:	430b      	orrs	r3, r1
 8002186:	64d3      	str	r3, [r2, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002188:	6823      	ldr	r3, [r4, #0]
 800218a:	079b      	lsls	r3, r3, #30
 800218c:	d50e      	bpl.n	80021ac <HAL_RCCEx_PeriphCLKConfig+0xfc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
 800218e:	230c      	movs	r3, #12
 8002190:	68e2      	ldr	r2, [r4, #12]
 8002192:	439a      	bics	r2, r3
 8002194:	d003      	beq.n	800219e <HAL_RCCEx_PeriphCLKConfig+0xee>
 8002196:	21e9      	movs	r1, #233	; 0xe9
 8002198:	485a      	ldr	r0, [pc, #360]	; (8002304 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800219a:	f000 ff50 	bl	800303e <assert_failed>

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800219e:	210c      	movs	r1, #12
 80021a0:	4a5b      	ldr	r2, [pc, #364]	; (8002310 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80021a2:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 80021a4:	438b      	bics	r3, r1
 80021a6:	68e1      	ldr	r1, [r4, #12]
 80021a8:	430b      	orrs	r3, r1
 80021aa:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80021ac:	6823      	ldr	r3, [r4, #0]
 80021ae:	075b      	lsls	r3, r3, #29
 80021b0:	d50d      	bpl.n	80021ce <HAL_RCCEx_PeriphCLKConfig+0x11e>
 80021b2:	4d5b      	ldr	r5, [pc, #364]	; (8002320 <HAL_RCCEx_PeriphCLKConfig+0x270>)
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));
 80021b4:	6923      	ldr	r3, [r4, #16]
 80021b6:	422b      	tst	r3, r5
 80021b8:	d003      	beq.n	80021c2 <HAL_RCCEx_PeriphCLKConfig+0x112>
 80021ba:	21f3      	movs	r1, #243	; 0xf3
 80021bc:	4851      	ldr	r0, [pc, #324]	; (8002304 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80021be:	f000 ff3e 	bl	800303e <assert_failed>

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80021c2:	4a53      	ldr	r2, [pc, #332]	; (8002310 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80021c4:	6921      	ldr	r1, [r4, #16]
 80021c6:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 80021c8:	402b      	ands	r3, r5
 80021ca:	430b      	orrs	r3, r1
 80021cc:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80021ce:	6823      	ldr	r3, [r4, #0]
 80021d0:	071b      	lsls	r3, r3, #28
 80021d2:	d512      	bpl.n	80021fa <HAL_RCCEx_PeriphCLKConfig+0x14a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
 80021d4:	6963      	ldr	r3, [r4, #20]
 80021d6:	4a53      	ldr	r2, [pc, #332]	; (8002324 <HAL_RCCEx_PeriphCLKConfig+0x274>)
 80021d8:	4213      	tst	r3, r2
 80021da:	d007      	beq.n	80021ec <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80021dc:	2280      	movs	r2, #128	; 0x80
 80021de:	0192      	lsls	r2, r2, #6
 80021e0:	4293      	cmp	r3, r2
 80021e2:	d003      	beq.n	80021ec <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80021e4:	21fd      	movs	r1, #253	; 0xfd
 80021e6:	4847      	ldr	r0, [pc, #284]	; (8002304 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80021e8:	f000 ff29 	bl	800303e <assert_failed>

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80021ec:	4a48      	ldr	r2, [pc, #288]	; (8002310 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80021ee:	494e      	ldr	r1, [pc, #312]	; (8002328 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 80021f0:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 80021f2:	400b      	ands	r3, r1
 80021f4:	6961      	ldr	r1, [r4, #20]
 80021f6:	430b      	orrs	r3, r1
 80021f8:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80021fa:	6823      	ldr	r3, [r4, #0]
 80021fc:	05db      	lsls	r3, r3, #23
 80021fe:	d513      	bpl.n	8002228 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
 8002200:	69a3      	ldr	r3, [r4, #24]
 8002202:	4a4a      	ldr	r2, [pc, #296]	; (800232c <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8002204:	4213      	tst	r3, r2
 8002206:	d008      	beq.n	800221a <HAL_RCCEx_PeriphCLKConfig+0x16a>
 8002208:	2280      	movs	r2, #128	; 0x80
 800220a:	0292      	lsls	r2, r2, #10
 800220c:	4293      	cmp	r3, r2
 800220e:	d004      	beq.n	800221a <HAL_RCCEx_PeriphCLKConfig+0x16a>
 8002210:	2184      	movs	r1, #132	; 0x84
 8002212:	483c      	ldr	r0, [pc, #240]	; (8002304 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8002214:	0049      	lsls	r1, r1, #1
 8002216:	f000 ff12 	bl	800303e <assert_failed>

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800221a:	4a3d      	ldr	r2, [pc, #244]	; (8002310 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800221c:	493a      	ldr	r1, [pc, #232]	; (8002308 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800221e:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8002220:	400b      	ands	r3, r1
 8002222:	69a1      	ldr	r1, [r4, #24]
 8002224:	430b      	orrs	r3, r1
 8002226:	64d3      	str	r3, [r2, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002228:	6823      	ldr	r3, [r4, #0]
 800222a:	065b      	lsls	r3, r3, #25
 800222c:	d50e      	bpl.n	800224c <HAL_RCCEx_PeriphCLKConfig+0x19c>
 800222e:	4d40      	ldr	r5, [pc, #256]	; (8002330 <HAL_RCCEx_PeriphCLKConfig+0x280>)
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
 8002230:	6a23      	ldr	r3, [r4, #32]
 8002232:	422b      	tst	r3, r5
 8002234:	d004      	beq.n	8002240 <HAL_RCCEx_PeriphCLKConfig+0x190>
 8002236:	2114      	movs	r1, #20
 8002238:	4832      	ldr	r0, [pc, #200]	; (8002304 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800223a:	31ff      	adds	r1, #255	; 0xff
 800223c:	f000 feff 	bl	800303e <assert_failed>
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002240:	4a33      	ldr	r2, [pc, #204]	; (8002310 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002242:	6a21      	ldr	r1, [r4, #32]
 8002244:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8002246:	402b      	ands	r3, r5
 8002248:	430b      	orrs	r3, r1
 800224a:	64d3      	str	r3, [r2, #76]	; 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800224c:	6823      	ldr	r3, [r4, #0]
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
  }

  return HAL_OK;
 800224e:	2000      	movs	r0, #0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002250:	061b      	lsls	r3, r3, #24
 8002252:	d521      	bpl.n	8002298 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8002254:	4d37      	ldr	r5, [pc, #220]	; (8002334 <HAL_RCCEx_PeriphCLKConfig+0x284>)
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
 8002256:	69e3      	ldr	r3, [r4, #28]
 8002258:	422b      	tst	r3, r5
 800225a:	d004      	beq.n	8002266 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 800225c:	211c      	movs	r1, #28
 800225e:	4829      	ldr	r0, [pc, #164]	; (8002304 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8002260:	31ff      	adds	r1, #255	; 0xff
 8002262:	f000 feec 	bl	800303e <assert_failed>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8002266:	4a2a      	ldr	r2, [pc, #168]	; (8002310 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002268:	69e1      	ldr	r1, [r4, #28]
 800226a:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
  return HAL_OK;
 800226c:	2000      	movs	r0, #0
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 800226e:	402b      	ands	r3, r5
 8002270:	430b      	orrs	r3, r1
 8002272:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002274:	e010      	b.n	8002298 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002276:	6833      	ldr	r3, [r6, #0]
 8002278:	433b      	orrs	r3, r7
 800227a:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 800227c:	f7fe f92a 	bl	80004d4 <HAL_GetTick>
 8002280:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002282:	6833      	ldr	r3, [r6, #0]
 8002284:	423b      	tst	r3, r7
 8002286:	d000      	beq.n	800228a <HAL_RCCEx_PeriphCLKConfig+0x1da>
 8002288:	e745      	b.n	8002116 <HAL_RCCEx_PeriphCLKConfig+0x66>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800228a:	f7fe f923 	bl	80004d4 <HAL_GetTick>
 800228e:	9b01      	ldr	r3, [sp, #4]
 8002290:	1ac0      	subs	r0, r0, r3
 8002292:	2864      	cmp	r0, #100	; 0x64
 8002294:	d9f5      	bls.n	8002282 <HAL_RCCEx_PeriphCLKConfig+0x1d2>
          return HAL_TIMEOUT;
 8002296:	2003      	movs	r0, #3
}
 8002298:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 800229a:	001a      	movs	r2, r3
 800229c:	400a      	ands	r2, r1
 800229e:	428a      	cmp	r2, r1
 80022a0:	d000      	beq.n	80022a4 <HAL_RCCEx_PeriphCLKConfig+0x1f4>
 80022a2:	e743      	b.n	800212c <HAL_RCCEx_PeriphCLKConfig+0x7c>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80022a4:	682a      	ldr	r2, [r5, #0]
          return HAL_ERROR;
 80022a6:	2001      	movs	r0, #1
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80022a8:	0392      	lsls	r2, r2, #14
 80022aa:	d400      	bmi.n	80022ae <HAL_RCCEx_PeriphCLKConfig+0x1fe>
 80022ac:	e73e      	b.n	800212c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80022ae:	e7f3      	b.n	8002298 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 80022b0:	400b      	ands	r3, r1
 80022b2:	429a      	cmp	r2, r3
 80022b4:	d100      	bne.n	80022b8 <HAL_RCCEx_PeriphCLKConfig+0x208>
 80022b6:	e73d      	b.n	8002134 <HAL_RCCEx_PeriphCLKConfig+0x84>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80022b8:	6823      	ldr	r3, [r4, #0]
 80022ba:	069b      	lsls	r3, r3, #26
 80022bc:	d400      	bmi.n	80022c0 <HAL_RCCEx_PeriphCLKConfig+0x210>
 80022be:	e739      	b.n	8002134 <HAL_RCCEx_PeriphCLKConfig+0x84>
      __HAL_RCC_BACKUPRESET_FORCE();
 80022c0:	2380      	movs	r3, #128	; 0x80
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 80022c2:	6d2a      	ldr	r2, [r5, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_FORCE();
 80022c4:	6d28      	ldr	r0, [r5, #80]	; 0x50
 80022c6:	031b      	lsls	r3, r3, #12
 80022c8:	4303      	orrs	r3, r0
 80022ca:	652b      	str	r3, [r5, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 80022cc:	6d2b      	ldr	r3, [r5, #80]	; 0x50
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 80022ce:	490e      	ldr	r1, [pc, #56]	; (8002308 <HAL_RCCEx_PeriphCLKConfig+0x258>)
      __HAL_RCC_BACKUPRESET_RELEASE();
 80022d0:	4819      	ldr	r0, [pc, #100]	; (8002338 <HAL_RCCEx_PeriphCLKConfig+0x288>)
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 80022d2:	4011      	ands	r1, r2
      __HAL_RCC_BACKUPRESET_RELEASE();
 80022d4:	4003      	ands	r3, r0
 80022d6:	652b      	str	r3, [r5, #80]	; 0x50
      RCC->CSR = temp_reg;
 80022d8:	6529      	str	r1, [r5, #80]	; 0x50
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 80022da:	05d3      	lsls	r3, r2, #23
 80022dc:	d400      	bmi.n	80022e0 <HAL_RCCEx_PeriphCLKConfig+0x230>
 80022de:	e729      	b.n	8002134 <HAL_RCCEx_PeriphCLKConfig+0x84>
        tickstart = HAL_GetTick();
 80022e0:	f7fe f8f8 	bl	80004d4 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80022e4:	2780      	movs	r7, #128	; 0x80
        tickstart = HAL_GetTick();
 80022e6:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80022e8:	00bf      	lsls	r7, r7, #2
 80022ea:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 80022ec:	423b      	tst	r3, r7
 80022ee:	d000      	beq.n	80022f2 <HAL_RCCEx_PeriphCLKConfig+0x242>
 80022f0:	e720      	b.n	8002134 <HAL_RCCEx_PeriphCLKConfig+0x84>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80022f2:	f7fe f8ef 	bl	80004d4 <HAL_GetTick>
 80022f6:	4b11      	ldr	r3, [pc, #68]	; (800233c <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80022f8:	1b80      	subs	r0, r0, r6
 80022fa:	4298      	cmp	r0, r3
 80022fc:	d9f5      	bls.n	80022ea <HAL_RCCEx_PeriphCLKConfig+0x23a>
 80022fe:	e7ca      	b.n	8002296 <HAL_RCCEx_PeriphCLKConfig+0x1e6>
 8002300:	000001ff 	.word	0x000001ff
 8002304:	0800361f 	.word	0x0800361f
 8002308:	fffcffff 	.word	0xfffcffff
 800230c:	ffdfffff 	.word	0xffdfffff
 8002310:	40021000 	.word	0x40021000
 8002314:	40007000 	.word	0x40007000
 8002318:	ffcfffff 	.word	0xffcfffff
 800231c:	efffffff 	.word	0xefffffff
 8002320:	fffff3ff 	.word	0xfffff3ff
 8002324:	ffffefff 	.word	0xffffefff
 8002328:	ffffcfff 	.word	0xffffcfff
 800232c:	fffeffff 	.word	0xfffeffff
 8002330:	fbffffff 	.word	0xfbffffff
 8002334:	fff3ffff 	.word	0xfff3ffff
 8002338:	fff7ffff 	.word	0xfff7ffff
 800233c:	00001388 	.word	0x00001388

08002340 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002340:	6803      	ldr	r3, [r0, #0]
 8002342:	4907      	ldr	r1, [pc, #28]	; (8002360 <UART_EndRxTransfer+0x20>)
 8002344:	681a      	ldr	r2, [r3, #0]
 8002346:	400a      	ands	r2, r1
 8002348:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800234a:	689a      	ldr	r2, [r3, #8]
 800234c:	3123      	adds	r1, #35	; 0x23
 800234e:	31ff      	adds	r1, #255	; 0xff
 8002350:	438a      	bics	r2, r1
 8002352:	609a      	str	r2, [r3, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002354:	2320      	movs	r3, #32
 8002356:	6783      	str	r3, [r0, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8002358:	2300      	movs	r3, #0
 800235a:	6603      	str	r3, [r0, #96]	; 0x60
}
 800235c:	4770      	bx	lr
 800235e:	46c0      	nop			; (mov r8, r8)
 8002360:	fffffedf 	.word	0xfffffedf

08002364 <HAL_UART_ErrorCallback>:
 8002364:	4770      	bx	lr
	...

08002368 <HAL_UART_IRQHandler>:
{
 8002368:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800236a:	6803      	ldr	r3, [r0, #0]
{
 800236c:	0004      	movs	r4, r0
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800236e:	69da      	ldr	r2, [r3, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002370:	6818      	ldr	r0, [r3, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002372:	689e      	ldr	r6, [r3, #8]
  if (errorflags == 0U)
 8002374:	0711      	lsls	r1, r2, #28
 8002376:	d10a      	bne.n	800238e <HAL_UART_IRQHandler+0x26>
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8002378:	2120      	movs	r1, #32
 800237a:	420a      	tst	r2, r1
 800237c:	d100      	bne.n	8002380 <HAL_UART_IRQHandler+0x18>
 800237e:	e06a      	b.n	8002456 <HAL_UART_IRQHandler+0xee>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002380:	4208      	tst	r0, r1
 8002382:	d068      	beq.n	8002456 <HAL_UART_IRQHandler+0xee>
      if (huart->RxISR != NULL)
 8002384:	6e23      	ldr	r3, [r4, #96]	; 0x60
      huart->TxISR(huart);
 8002386:	0020      	movs	r0, r4
    if (huart->TxISR != NULL)
 8002388:	2b00      	cmp	r3, #0
 800238a:	d15a      	bne.n	8002442 <HAL_UART_IRQHandler+0xda>
 800238c:	e05a      	b.n	8002444 <HAL_UART_IRQHandler+0xdc>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800238e:	2101      	movs	r1, #1
 8002390:	0035      	movs	r5, r6
 8002392:	400d      	ands	r5, r1
 8002394:	d103      	bne.n	800239e <HAL_UART_IRQHandler+0x36>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != 0U)))
 8002396:	2790      	movs	r7, #144	; 0x90
 8002398:	007f      	lsls	r7, r7, #1
 800239a:	4238      	tst	r0, r7
 800239c:	d05b      	beq.n	8002456 <HAL_UART_IRQHandler+0xee>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800239e:	420a      	tst	r2, r1
 80023a0:	d005      	beq.n	80023ae <HAL_UART_IRQHandler+0x46>
 80023a2:	05c6      	lsls	r6, r0, #23
 80023a4:	d503      	bpl.n	80023ae <HAL_UART_IRQHandler+0x46>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80023a6:	6219      	str	r1, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80023a8:	6fe6      	ldr	r6, [r4, #124]	; 0x7c
 80023aa:	4331      	orrs	r1, r6
 80023ac:	67e1      	str	r1, [r4, #124]	; 0x7c
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80023ae:	2102      	movs	r1, #2
 80023b0:	420a      	tst	r2, r1
 80023b2:	d006      	beq.n	80023c2 <HAL_UART_IRQHandler+0x5a>
 80023b4:	2d00      	cmp	r5, #0
 80023b6:	d004      	beq.n	80023c2 <HAL_UART_IRQHandler+0x5a>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80023b8:	6219      	str	r1, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80023ba:	6fe6      	ldr	r6, [r4, #124]	; 0x7c
 80023bc:	1849      	adds	r1, r1, r1
 80023be:	4331      	orrs	r1, r6
 80023c0:	67e1      	str	r1, [r4, #124]	; 0x7c
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80023c2:	2104      	movs	r1, #4
 80023c4:	420a      	tst	r2, r1
 80023c6:	d006      	beq.n	80023d6 <HAL_UART_IRQHandler+0x6e>
 80023c8:	2d00      	cmp	r5, #0
 80023ca:	d004      	beq.n	80023d6 <HAL_UART_IRQHandler+0x6e>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80023cc:	6219      	str	r1, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80023ce:	6fe6      	ldr	r6, [r4, #124]	; 0x7c
 80023d0:	3902      	subs	r1, #2
 80023d2:	4331      	orrs	r1, r6
 80023d4:	67e1      	str	r1, [r4, #124]	; 0x7c
    if (((isrflags & USART_ISR_ORE) != 0U)
 80023d6:	0711      	lsls	r1, r2, #28
 80023d8:	d508      	bpl.n	80023ec <HAL_UART_IRQHandler+0x84>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80023da:	0681      	lsls	r1, r0, #26
 80023dc:	d401      	bmi.n	80023e2 <HAL_UART_IRQHandler+0x7a>
 80023de:	2d00      	cmp	r5, #0
 80023e0:	d004      	beq.n	80023ec <HAL_UART_IRQHandler+0x84>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80023e2:	2108      	movs	r1, #8
 80023e4:	6219      	str	r1, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80023e6:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 80023e8:	4319      	orrs	r1, r3
 80023ea:	67e1      	str	r1, [r4, #124]	; 0x7c
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80023ec:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d028      	beq.n	8002444 <HAL_UART_IRQHandler+0xdc>
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80023f2:	2320      	movs	r3, #32
 80023f4:	421a      	tst	r2, r3
 80023f6:	d006      	beq.n	8002406 <HAL_UART_IRQHandler+0x9e>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80023f8:	4218      	tst	r0, r3
 80023fa:	d004      	beq.n	8002406 <HAL_UART_IRQHandler+0x9e>
        if (huart->RxISR != NULL)
 80023fc:	6e23      	ldr	r3, [r4, #96]	; 0x60
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d001      	beq.n	8002406 <HAL_UART_IRQHandler+0x9e>
          huart->RxISR(huart);
 8002402:	0020      	movs	r0, r4
 8002404:	4798      	blx	r3
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002406:	6823      	ldr	r3, [r4, #0]
      errorcode = huart->ErrorCode;
 8002408:	6fe5      	ldr	r5, [r4, #124]	; 0x7c
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800240a:	689b      	ldr	r3, [r3, #8]
        UART_EndRxTransfer(huart);
 800240c:	0020      	movs	r0, r4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800240e:	065b      	lsls	r3, r3, #25
 8002410:	d402      	bmi.n	8002418 <HAL_UART_IRQHandler+0xb0>
          ((errorcode & HAL_UART_ERROR_ORE) != 0U))
 8002412:	2308      	movs	r3, #8
 8002414:	401d      	ands	r5, r3
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002416:	d01a      	beq.n	800244e <HAL_UART_IRQHandler+0xe6>
        UART_EndRxTransfer(huart);
 8002418:	f7ff ff92 	bl	8002340 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800241c:	2140      	movs	r1, #64	; 0x40
 800241e:	6823      	ldr	r3, [r4, #0]
 8002420:	689a      	ldr	r2, [r3, #8]
 8002422:	420a      	tst	r2, r1
 8002424:	d00f      	beq.n	8002446 <HAL_UART_IRQHandler+0xde>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002426:	689a      	ldr	r2, [r3, #8]
          if (huart->hdmarx != NULL)
 8002428:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800242a:	438a      	bics	r2, r1
 800242c:	609a      	str	r2, [r3, #8]
          if (huart->hdmarx != NULL)
 800242e:	2800      	cmp	r0, #0
 8002430:	d009      	beq.n	8002446 <HAL_UART_IRQHandler+0xde>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002432:	4b1a      	ldr	r3, [pc, #104]	; (800249c <HAL_UART_IRQHandler+0x134>)
 8002434:	6383      	str	r3, [r0, #56]	; 0x38
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002436:	f7fe fe05 	bl	8001044 <HAL_DMA_Abort_IT>
 800243a:	2800      	cmp	r0, #0
 800243c:	d002      	beq.n	8002444 <HAL_UART_IRQHandler+0xdc>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800243e:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8002440:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8002442:	4798      	blx	r3
}
 8002444:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
            HAL_UART_ErrorCallback(huart);
 8002446:	0020      	movs	r0, r4
 8002448:	f7ff ff8c 	bl	8002364 <HAL_UART_ErrorCallback>
 800244c:	e7fa      	b.n	8002444 <HAL_UART_IRQHandler+0xdc>
        HAL_UART_ErrorCallback(huart);
 800244e:	f7ff ff89 	bl	8002364 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002452:	67e5      	str	r5, [r4, #124]	; 0x7c
 8002454:	e7f6      	b.n	8002444 <HAL_UART_IRQHandler+0xdc>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8002456:	2180      	movs	r1, #128	; 0x80
 8002458:	0349      	lsls	r1, r1, #13
 800245a:	420a      	tst	r2, r1
 800245c:	d006      	beq.n	800246c <HAL_UART_IRQHandler+0x104>
 800245e:	0275      	lsls	r5, r6, #9
 8002460:	d504      	bpl.n	800246c <HAL_UART_IRQHandler+0x104>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8002462:	6219      	str	r1, [r3, #32]
    HAL_UARTEx_WakeupCallback(huart);
 8002464:	0020      	movs	r0, r4
 8002466:	f000 fbd9 	bl	8002c1c <HAL_UARTEx_WakeupCallback>
    return;
 800246a:	e7eb      	b.n	8002444 <HAL_UART_IRQHandler+0xdc>
  if (((isrflags & USART_ISR_TXE) != 0U)
 800246c:	2180      	movs	r1, #128	; 0x80
 800246e:	420a      	tst	r2, r1
 8002470:	d003      	beq.n	800247a <HAL_UART_IRQHandler+0x112>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8002472:	4208      	tst	r0, r1
 8002474:	d001      	beq.n	800247a <HAL_UART_IRQHandler+0x112>
    if (huart->TxISR != NULL)
 8002476:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002478:	e785      	b.n	8002386 <HAL_UART_IRQHandler+0x1e>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800247a:	2140      	movs	r1, #64	; 0x40
 800247c:	420a      	tst	r2, r1
 800247e:	d0e1      	beq.n	8002444 <HAL_UART_IRQHandler+0xdc>
 8002480:	4208      	tst	r0, r1
 8002482:	d0df      	beq.n	8002444 <HAL_UART_IRQHandler+0xdc>
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002484:	681a      	ldr	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002486:	0020      	movs	r0, r4
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002488:	438a      	bics	r2, r1
 800248a:	601a      	str	r2, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 800248c:	2320      	movs	r3, #32
 800248e:	6763      	str	r3, [r4, #116]	; 0x74
  huart->TxISR = NULL;
 8002490:	2300      	movs	r3, #0
 8002492:	6663      	str	r3, [r4, #100]	; 0x64
  HAL_UART_TxCpltCallback(huart);
 8002494:	f000 fdcc 	bl	8003030 <HAL_UART_TxCpltCallback>
 8002498:	e7d4      	b.n	8002444 <HAL_UART_IRQHandler+0xdc>
 800249a:	46c0      	nop			; (mov r8, r8)
 800249c:	080024a1 	.word	0x080024a1

080024a0 <UART_DMAAbortOnError>:
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80024a0:	6a80      	ldr	r0, [r0, #40]	; 0x28
  huart->RxXferCount = 0U;
 80024a2:	2300      	movs	r3, #0
 80024a4:	0002      	movs	r2, r0
{
 80024a6:	b510      	push	{r4, lr}
  huart->RxXferCount = 0U;
 80024a8:	325a      	adds	r2, #90	; 0x5a
 80024aa:	8013      	strh	r3, [r2, #0]
  huart->TxXferCount = 0U;
 80024ac:	3a08      	subs	r2, #8
 80024ae:	8013      	strh	r3, [r2, #0]
  HAL_UART_ErrorCallback(huart);
 80024b0:	f7ff ff58 	bl	8002364 <HAL_UART_ErrorCallback>
}
 80024b4:	bd10      	pop	{r4, pc}
	...

080024b8 <UART_SetConfig>:
{
 80024b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 80024ba:	6842      	ldr	r2, [r0, #4]
 80024bc:	4baf      	ldr	r3, [pc, #700]	; (800277c <UART_SetConfig+0x2c4>)
{
 80024be:	0004      	movs	r4, r0
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 80024c0:	429a      	cmp	r2, r3
 80024c2:	d903      	bls.n	80024cc <UART_SetConfig+0x14>
 80024c4:	49ae      	ldr	r1, [pc, #696]	; (8002780 <UART_SetConfig+0x2c8>)
 80024c6:	48af      	ldr	r0, [pc, #700]	; (8002784 <UART_SetConfig+0x2cc>)
 80024c8:	f000 fdb9 	bl	800303e <assert_failed>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 80024cc:	2280      	movs	r2, #128	; 0x80
 80024ce:	68a3      	ldr	r3, [r4, #8]
 80024d0:	0552      	lsls	r2, r2, #21
 80024d2:	4293      	cmp	r3, r2
 80024d4:	d006      	beq.n	80024e4 <UART_SetConfig+0x2c>
 80024d6:	4aac      	ldr	r2, [pc, #688]	; (8002788 <UART_SetConfig+0x2d0>)
 80024d8:	4213      	tst	r3, r2
 80024da:	d003      	beq.n	80024e4 <UART_SetConfig+0x2c>
 80024dc:	49ab      	ldr	r1, [pc, #684]	; (800278c <UART_SetConfig+0x2d4>)
 80024de:	48a9      	ldr	r0, [pc, #676]	; (8002784 <UART_SetConfig+0x2cc>)
 80024e0:	f000 fdad 	bl	800303e <assert_failed>
 80024e4:	4daa      	ldr	r5, [pc, #680]	; (8002790 <UART_SetConfig+0x2d8>)
  if (UART_INSTANCE_LOWPOWER(huart))
 80024e6:	6822      	ldr	r2, [r4, #0]
 80024e8:	68e3      	ldr	r3, [r4, #12]
 80024ea:	4eaa      	ldr	r6, [pc, #680]	; (8002794 <UART_SetConfig+0x2dc>)
 80024ec:	42aa      	cmp	r2, r5
 80024ee:	d160      	bne.n	80025b2 <UART_SetConfig+0xfa>
    assert_param(IS_LPUART_STOPBITS(huart->Init.StopBits));
 80024f0:	4aa9      	ldr	r2, [pc, #676]	; (8002798 <UART_SetConfig+0x2e0>)
 80024f2:	4213      	tst	r3, r2
 80024f4:	d003      	beq.n	80024fe <UART_SetConfig+0x46>
 80024f6:	49a9      	ldr	r1, [pc, #676]	; (800279c <UART_SetConfig+0x2e4>)
    assert_param(IS_UART_ONE_BIT_SAMPLE(huart->Init.OneBitSampling));
 80024f8:	48a2      	ldr	r0, [pc, #648]	; (8002784 <UART_SetConfig+0x2cc>)
 80024fa:	f000 fda0 	bl	800303e <assert_failed>
  assert_param(IS_UART_PARITY(huart->Init.Parity));
 80024fe:	6923      	ldr	r3, [r4, #16]
 8002500:	4aa7      	ldr	r2, [pc, #668]	; (80027a0 <UART_SetConfig+0x2e8>)
 8002502:	4213      	tst	r3, r2
 8002504:	d007      	beq.n	8002516 <UART_SetConfig+0x5e>
 8002506:	22c0      	movs	r2, #192	; 0xc0
 8002508:	00d2      	lsls	r2, r2, #3
 800250a:	4293      	cmp	r3, r2
 800250c:	d003      	beq.n	8002516 <UART_SetConfig+0x5e>
 800250e:	49a5      	ldr	r1, [pc, #660]	; (80027a4 <UART_SetConfig+0x2ec>)
 8002510:	489c      	ldr	r0, [pc, #624]	; (8002784 <UART_SetConfig+0x2cc>)
 8002512:	f000 fd94 	bl	800303e <assert_failed>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 8002516:	6963      	ldr	r3, [r4, #20]
 8002518:	220c      	movs	r2, #12
 800251a:	0019      	movs	r1, r3
 800251c:	4391      	bics	r1, r2
 800251e:	d101      	bne.n	8002524 <UART_SetConfig+0x6c>
 8002520:	2b00      	cmp	r3, #0
 8002522:	d103      	bne.n	800252c <UART_SetConfig+0x74>
 8002524:	49a0      	ldr	r1, [pc, #640]	; (80027a8 <UART_SetConfig+0x2f0>)
 8002526:	4897      	ldr	r0, [pc, #604]	; (8002784 <UART_SetConfig+0x2cc>)
 8002528:	f000 fd89 	bl	800303e <assert_failed>
  assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 800252c:	4b9f      	ldr	r3, [pc, #636]	; (80027ac <UART_SetConfig+0x2f4>)
 800252e:	69a2      	ldr	r2, [r4, #24]
 8002530:	421a      	tst	r2, r3
 8002532:	d003      	beq.n	800253c <UART_SetConfig+0x84>
 8002534:	499e      	ldr	r1, [pc, #632]	; (80027b0 <UART_SetConfig+0x2f8>)
 8002536:	4893      	ldr	r0, [pc, #588]	; (8002784 <UART_SetConfig+0x2cc>)
 8002538:	f000 fd81 	bl	800303e <assert_failed>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 800253c:	4b9d      	ldr	r3, [pc, #628]	; (80027b4 <UART_SetConfig+0x2fc>)
 800253e:	69e2      	ldr	r2, [r4, #28]
 8002540:	421a      	tst	r2, r3
 8002542:	d003      	beq.n	800254c <UART_SetConfig+0x94>
 8002544:	499c      	ldr	r1, [pc, #624]	; (80027b8 <UART_SetConfig+0x300>)
 8002546:	488f      	ldr	r0, [pc, #572]	; (8002784 <UART_SetConfig+0x2cc>)
 8002548:	f000 fd79 	bl	800303e <assert_failed>
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800254c:	6927      	ldr	r7, [r4, #16]
 800254e:	68a2      	ldr	r2, [r4, #8]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002550:	6823      	ldr	r3, [r4, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002552:	433a      	orrs	r2, r7
 8002554:	6967      	ldr	r7, [r4, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002556:	6818      	ldr	r0, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002558:	69e1      	ldr	r1, [r4, #28]
 800255a:	433a      	orrs	r2, r7
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800255c:	4f97      	ldr	r7, [pc, #604]	; (80027bc <UART_SetConfig+0x304>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800255e:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002560:	4038      	ands	r0, r7
 8002562:	4302      	orrs	r2, r0
 8002564:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002566:	685a      	ldr	r2, [r3, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002568:	69a0      	ldr	r0, [r4, #24]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800256a:	4016      	ands	r6, r2
 800256c:	68e2      	ldr	r2, [r4, #12]
 800256e:	4316      	orrs	r6, r2
 8002570:	605e      	str	r6, [r3, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002572:	42ab      	cmp	r3, r5
 8002574:	d001      	beq.n	800257a <UART_SetConfig+0xc2>
    tmpreg |= huart->Init.OneBitSampling;
 8002576:	6a22      	ldr	r2, [r4, #32]
 8002578:	4310      	orrs	r0, r2
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800257a:	689a      	ldr	r2, [r3, #8]
 800257c:	4e90      	ldr	r6, [pc, #576]	; (80027c0 <UART_SetConfig+0x308>)
 800257e:	4032      	ands	r2, r6
 8002580:	4302      	orrs	r2, r0
 8002582:	609a      	str	r2, [r3, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002584:	4a8f      	ldr	r2, [pc, #572]	; (80027c4 <UART_SetConfig+0x30c>)
 8002586:	4293      	cmp	r3, r2
 8002588:	d120      	bne.n	80025cc <UART_SetConfig+0x114>
 800258a:	2203      	movs	r2, #3
 800258c:	4b8e      	ldr	r3, [pc, #568]	; (80027c8 <UART_SetConfig+0x310>)
 800258e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002590:	4013      	ands	r3, r2
 8002592:	4a8e      	ldr	r2, [pc, #568]	; (80027cc <UART_SetConfig+0x314>)
 8002594:	5cd0      	ldrb	r0, [r2, r3]
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002596:	2380      	movs	r3, #128	; 0x80
 8002598:	021b      	lsls	r3, r3, #8
 800259a:	4299      	cmp	r1, r3
 800259c:	d100      	bne.n	80025a0 <UART_SetConfig+0xe8>
 800259e:	e0de      	b.n	800275e <UART_SetConfig+0x2a6>
    switch (clocksource)
 80025a0:	2808      	cmp	r0, #8
 80025a2:	d833      	bhi.n	800260c <UART_SetConfig+0x154>
 80025a4:	f7fd fdb8 	bl	8000118 <__gnu_thumb1_case_uqi>
 80025a8:	32a5a29b 	.word	0x32a5a29b
 80025ac:	323232c0 	.word	0x323232c0
 80025b0:	c3          	.byte	0xc3
 80025b1:	00          	.byte	0x00
    assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 80025b2:	4233      	tst	r3, r6
 80025b4:	d004      	beq.n	80025c0 <UART_SetConfig+0x108>
 80025b6:	21ad      	movs	r1, #173	; 0xad
 80025b8:	4872      	ldr	r0, [pc, #456]	; (8002784 <UART_SetConfig+0x2cc>)
 80025ba:	0109      	lsls	r1, r1, #4
 80025bc:	f000 fd3f 	bl	800303e <assert_failed>
    assert_param(IS_UART_ONE_BIT_SAMPLE(huart->Init.OneBitSampling));
 80025c0:	4b83      	ldr	r3, [pc, #524]	; (80027d0 <UART_SetConfig+0x318>)
 80025c2:	6a22      	ldr	r2, [r4, #32]
 80025c4:	421a      	tst	r2, r3
 80025c6:	d09a      	beq.n	80024fe <UART_SetConfig+0x46>
 80025c8:	4982      	ldr	r1, [pc, #520]	; (80027d4 <UART_SetConfig+0x31c>)
 80025ca:	e795      	b.n	80024f8 <UART_SetConfig+0x40>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80025cc:	4a82      	ldr	r2, [pc, #520]	; (80027d8 <UART_SetConfig+0x320>)
 80025ce:	4293      	cmp	r3, r2
 80025d0:	d105      	bne.n	80025de <UART_SetConfig+0x126>
 80025d2:	220c      	movs	r2, #12
 80025d4:	4b7c      	ldr	r3, [pc, #496]	; (80027c8 <UART_SetConfig+0x310>)
 80025d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025d8:	4013      	ands	r3, r2
 80025da:	4a80      	ldr	r2, [pc, #512]	; (80027dc <UART_SetConfig+0x324>)
 80025dc:	e7da      	b.n	8002594 <UART_SetConfig+0xdc>
 80025de:	4a80      	ldr	r2, [pc, #512]	; (80027e0 <UART_SetConfig+0x328>)
 80025e0:	4293      	cmp	r3, r2
 80025e2:	d100      	bne.n	80025e6 <UART_SetConfig+0x12e>
 80025e4:	e0af      	b.n	8002746 <UART_SetConfig+0x28e>
 80025e6:	4a7f      	ldr	r2, [pc, #508]	; (80027e4 <UART_SetConfig+0x32c>)
 80025e8:	4293      	cmp	r3, r2
 80025ea:	d100      	bne.n	80025ee <UART_SetConfig+0x136>
 80025ec:	e0ab      	b.n	8002746 <UART_SetConfig+0x28e>
 80025ee:	42ab      	cmp	r3, r5
 80025f0:	d000      	beq.n	80025f4 <UART_SetConfig+0x13c>
 80025f2:	e0a1      	b.n	8002738 <UART_SetConfig+0x280>
 80025f4:	21c0      	movs	r1, #192	; 0xc0
 80025f6:	2080      	movs	r0, #128	; 0x80
 80025f8:	4a73      	ldr	r2, [pc, #460]	; (80027c8 <UART_SetConfig+0x310>)
 80025fa:	0109      	lsls	r1, r1, #4
 80025fc:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 80025fe:	00c0      	lsls	r0, r0, #3
 8002600:	400b      	ands	r3, r1
 8002602:	4283      	cmp	r3, r0
 8002604:	d038      	beq.n	8002678 <UART_SetConfig+0x1c0>
 8002606:	d803      	bhi.n	8002610 <UART_SetConfig+0x158>
 8002608:	2b00      	cmp	r3, #0
 800260a:	d00a      	beq.n	8002622 <UART_SetConfig+0x16a>
        ret = HAL_ERROR;
 800260c:	2501      	movs	r5, #1
 800260e:	e00d      	b.n	800262c <UART_SetConfig+0x174>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002610:	2080      	movs	r0, #128	; 0x80
 8002612:	0100      	lsls	r0, r0, #4
 8002614:	4283      	cmp	r3, r0
 8002616:	d00e      	beq.n	8002636 <UART_SetConfig+0x17e>
 8002618:	428b      	cmp	r3, r1
 800261a:	d1f7      	bne.n	800260c <UART_SetConfig+0x154>
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 800261c:	2080      	movs	r0, #128	; 0x80
 800261e:	0200      	lsls	r0, r0, #8
 8002620:	e00d      	b.n	800263e <UART_SetConfig+0x186>
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 8002622:	f7ff fd25 	bl	8002070 <HAL_RCC_GetPCLK1Freq>
 8002626:	2500      	movs	r5, #0
    if (lpuart_ker_ck_pres != 0U)
 8002628:	42a8      	cmp	r0, r5
 800262a:	d108      	bne.n	800263e <UART_SetConfig+0x186>
  huart->RxISR = NULL;
 800262c:	2300      	movs	r3, #0
}
 800262e:	0028      	movs	r0, r5
  huart->RxISR = NULL;
 8002630:	6623      	str	r3, [r4, #96]	; 0x60
  huart->TxISR = NULL;
 8002632:	6663      	str	r3, [r4, #100]	; 0x64
}
 8002634:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002636:	6813      	ldr	r3, [r2, #0]
 8002638:	06db      	lsls	r3, r3, #27
 800263a:	d520      	bpl.n	800267e <UART_SetConfig+0x1c6>
          lpuart_ker_ck_pres = (uint32_t)(HSI_VALUE >> 2U);
 800263c:	484f      	ldr	r0, [pc, #316]	; (800277c <UART_SetConfig+0x2c4>)
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800263e:	2203      	movs	r2, #3
 8002640:	6863      	ldr	r3, [r4, #4]
 8002642:	435a      	muls	r2, r3
 8002644:	4282      	cmp	r2, r0
 8002646:	d8e1      	bhi.n	800260c <UART_SetConfig+0x154>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8002648:	031a      	lsls	r2, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800264a:	4282      	cmp	r2, r0
 800264c:	d3de      	bcc.n	800260c <UART_SetConfig+0x154>
        usartdiv = (uint32_t)(UART_DIV_LPUART(lpuart_ker_ck_pres, huart->Init.BaudRate));
 800264e:	2700      	movs	r7, #0
 8002650:	0e02      	lsrs	r2, r0, #24
 8002652:	0201      	lsls	r1, r0, #8
 8002654:	085e      	lsrs	r6, r3, #1
 8002656:	1989      	adds	r1, r1, r6
 8002658:	417a      	adcs	r2, r7
 800265a:	0008      	movs	r0, r1
 800265c:	0011      	movs	r1, r2
 800265e:	001a      	movs	r2, r3
 8002660:	003b      	movs	r3, r7
 8002662:	f7fd fdf9 	bl	8000258 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002666:	4b60      	ldr	r3, [pc, #384]	; (80027e8 <UART_SetConfig+0x330>)
 8002668:	18c2      	adds	r2, r0, r3
 800266a:	4b60      	ldr	r3, [pc, #384]	; (80027ec <UART_SetConfig+0x334>)
 800266c:	429a      	cmp	r2, r3
 800266e:	d8cd      	bhi.n	800260c <UART_SetConfig+0x154>
          huart->Instance->BRR = usartdiv;
 8002670:	6823      	ldr	r3, [r4, #0]
 8002672:	003d      	movs	r5, r7
 8002674:	60d8      	str	r0, [r3, #12]
 8002676:	e7d9      	b.n	800262c <UART_SetConfig+0x174>
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 8002678:	f7ff f83c 	bl	80016f4 <HAL_RCC_GetSysClockFreq>
        break;
 800267c:	e7d3      	b.n	8002626 <UART_SetConfig+0x16e>
          lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 800267e:	485c      	ldr	r0, [pc, #368]	; (80027f0 <UART_SetConfig+0x338>)
 8002680:	e7dd      	b.n	800263e <UART_SetConfig+0x186>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8002682:	f7ff fd05 	bl	8002090 <HAL_RCC_GetPCLK2Freq>
 8002686:	e064      	b.n	8002752 <UART_SetConfig+0x29a>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002688:	2510      	movs	r5, #16
 800268a:	4b4f      	ldr	r3, [pc, #316]	; (80027c8 <UART_SetConfig+0x310>)
 800268c:	6861      	ldr	r1, [r4, #4]
 800268e:	681a      	ldr	r2, [r3, #0]
          usartdiv = (uint16_t)(UART_DIV_SAMPLING8((HSI_VALUE >> 2U), huart->Init.BaudRate));
 8002690:	0848      	lsrs	r0, r1, #1
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002692:	4015      	ands	r5, r2
 8002694:	d006      	beq.n	80026a4 <UART_SetConfig+0x1ec>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING8((HSI_VALUE >> 2U), huart->Init.BaudRate));
 8002696:	4b57      	ldr	r3, [pc, #348]	; (80027f4 <UART_SetConfig+0x33c>)
 8002698:	18c0      	adds	r0, r0, r3
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 800269a:	f7fd fd51 	bl	8000140 <__udivsi3>
  HAL_StatusTypeDef ret               = HAL_OK;
 800269e:	2500      	movs	r5, #0
 80026a0:	b283      	uxth	r3, r0
        break;
 80026a2:	e004      	b.n	80026ae <UART_SetConfig+0x1f6>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 80026a4:	4b54      	ldr	r3, [pc, #336]	; (80027f8 <UART_SetConfig+0x340>)
 80026a6:	18c0      	adds	r0, r0, r3
 80026a8:	f7fd fd4a 	bl	8000140 <__udivsi3>
 80026ac:	b283      	uxth	r3, r0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80026ae:	0019      	movs	r1, r3
 80026b0:	4852      	ldr	r0, [pc, #328]	; (80027fc <UART_SetConfig+0x344>)
 80026b2:	3910      	subs	r1, #16
 80026b4:	4281      	cmp	r1, r0
 80026b6:	d8a9      	bhi.n	800260c <UART_SetConfig+0x154>
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80026b8:	210f      	movs	r1, #15
 80026ba:	0018      	movs	r0, r3
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80026bc:	071b      	lsls	r3, r3, #28
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80026be:	4388      	bics	r0, r1
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80026c0:	0f5b      	lsrs	r3, r3, #29
      huart->Instance->BRR = brrtemp;
 80026c2:	6821      	ldr	r1, [r4, #0]
 80026c4:	4303      	orrs	r3, r0
      huart->Instance->BRR = usartdiv;
 80026c6:	60cb      	str	r3, [r1, #12]
 80026c8:	e7b0      	b.n	800262c <UART_SetConfig+0x174>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80026ca:	f7ff f813 	bl	80016f4 <HAL_RCC_GetSysClockFreq>
 80026ce:	e040      	b.n	8002752 <UART_SetConfig+0x29a>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80026d0:	6863      	ldr	r3, [r4, #4]
 80026d2:	0858      	lsrs	r0, r3, #1
 80026d4:	2380      	movs	r3, #128	; 0x80
 80026d6:	025b      	lsls	r3, r3, #9
 80026d8:	e03e      	b.n	8002758 <UART_SetConfig+0x2a0>
  uint32_t usartdiv                   = 0x00000000U;
 80026da:	2300      	movs	r3, #0
 80026dc:	e7e7      	b.n	80026ae <UART_SetConfig+0x1f6>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80026de:	f7ff fcc7 	bl	8002070 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80026e2:	6863      	ldr	r3, [r4, #4]
 80026e4:	085b      	lsrs	r3, r3, #1
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80026e6:	18c0      	adds	r0, r0, r3
 80026e8:	6861      	ldr	r1, [r4, #4]
 80026ea:	e00b      	b.n	8002704 <UART_SetConfig+0x24c>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 80026ec:	f7ff fcd0 	bl	8002090 <HAL_RCC_GetPCLK2Freq>
 80026f0:	e7f7      	b.n	80026e2 <UART_SetConfig+0x22a>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80026f2:	2510      	movs	r5, #16
 80026f4:	4b34      	ldr	r3, [pc, #208]	; (80027c8 <UART_SetConfig+0x310>)
 80026f6:	6861      	ldr	r1, [r4, #4]
 80026f8:	681a      	ldr	r2, [r3, #0]
          usartdiv = (uint16_t)(UART_DIV_SAMPLING16((HSI_VALUE >> 2U), huart->Init.BaudRate));
 80026fa:	0848      	lsrs	r0, r1, #1
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80026fc:	4015      	ands	r5, r2
 80026fe:	d006      	beq.n	800270e <UART_SetConfig+0x256>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING16((HSI_VALUE >> 2U), huart->Init.BaudRate));
 8002700:	4b1e      	ldr	r3, [pc, #120]	; (800277c <UART_SetConfig+0x2c4>)
 8002702:	18c0      	adds	r0, r0, r3
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8002704:	f7fd fd1c 	bl	8000140 <__udivsi3>
  HAL_StatusTypeDef ret               = HAL_OK;
 8002708:	2500      	movs	r5, #0
 800270a:	b283      	uxth	r3, r0
        break;
 800270c:	e004      	b.n	8002718 <UART_SetConfig+0x260>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 800270e:	4b38      	ldr	r3, [pc, #224]	; (80027f0 <UART_SetConfig+0x338>)
 8002710:	18c0      	adds	r0, r0, r3
 8002712:	f7fd fd15 	bl	8000140 <__udivsi3>
 8002716:	b283      	uxth	r3, r0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002718:	0019      	movs	r1, r3
 800271a:	4838      	ldr	r0, [pc, #224]	; (80027fc <UART_SetConfig+0x344>)
 800271c:	3910      	subs	r1, #16
 800271e:	4281      	cmp	r1, r0
 8002720:	d900      	bls.n	8002724 <UART_SetConfig+0x26c>
 8002722:	e773      	b.n	800260c <UART_SetConfig+0x154>
      huart->Instance->BRR = usartdiv;
 8002724:	6821      	ldr	r1, [r4, #0]
 8002726:	e7ce      	b.n	80026c6 <UART_SetConfig+0x20e>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002728:	f7fe ffe4 	bl	80016f4 <HAL_RCC_GetSysClockFreq>
 800272c:	e7d9      	b.n	80026e2 <UART_SetConfig+0x22a>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 800272e:	6863      	ldr	r3, [r4, #4]
 8002730:	0858      	lsrs	r0, r3, #1
 8002732:	2380      	movs	r3, #128	; 0x80
 8002734:	021b      	lsls	r3, r3, #8
 8002736:	e7d6      	b.n	80026e6 <UART_SetConfig+0x22e>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002738:	2380      	movs	r3, #128	; 0x80
        ret = HAL_ERROR;
 800273a:	2501      	movs	r5, #1
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800273c:	021b      	lsls	r3, r3, #8
 800273e:	4299      	cmp	r1, r3
 8002740:	d0cb      	beq.n	80026da <UART_SetConfig+0x222>
  uint32_t usartdiv                   = 0x00000000U;
 8002742:	2300      	movs	r3, #0
 8002744:	e7e8      	b.n	8002718 <UART_SetConfig+0x260>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002746:	2380      	movs	r3, #128	; 0x80
 8002748:	021b      	lsls	r3, r3, #8
 800274a:	4299      	cmp	r1, r3
 800274c:	d1c7      	bne.n	80026de <UART_SetConfig+0x226>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 800274e:	f7ff fc8f 	bl	8002070 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002752:	6863      	ldr	r3, [r4, #4]
 8002754:	0040      	lsls	r0, r0, #1
 8002756:	085b      	lsrs	r3, r3, #1
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8002758:	18c0      	adds	r0, r0, r3
 800275a:	6861      	ldr	r1, [r4, #4]
 800275c:	e79d      	b.n	800269a <UART_SetConfig+0x1e2>
    switch (clocksource)
 800275e:	2808      	cmp	r0, #8
 8002760:	d900      	bls.n	8002764 <UART_SetConfig+0x2ac>
 8002762:	e753      	b.n	800260c <UART_SetConfig+0x154>
 8002764:	f7fd fce2 	bl	800012c <__gnu_thumb1_case_shi>
 8002768:	ff8dfff3 	.word	0xff8dfff3
 800276c:	ff52ff90 	.word	0xff52ff90
 8002770:	ff52ffb1 	.word	0xff52ffb1
 8002774:	ff52ff52 	.word	0xff52ff52
 8002778:	ffb4      	.short	0xffb4
 800277a:	46c0      	nop			; (mov r8, r8)
 800277c:	003d0900 	.word	0x003d0900
 8002780:	00000ac8 	.word	0x00000ac8
 8002784:	0800366b 	.word	0x0800366b
 8002788:	ffffefff 	.word	0xffffefff
 800278c:	00000ac9 	.word	0x00000ac9
 8002790:	40004800 	.word	0x40004800
 8002794:	ffffcfff 	.word	0xffffcfff
 8002798:	ffffdfff 	.word	0xffffdfff
 800279c:	00000acc 	.word	0x00000acc
 80027a0:	fffffbff 	.word	0xfffffbff
 80027a4:	00000ad4 	.word	0x00000ad4
 80027a8:	00000ad5 	.word	0x00000ad5
 80027ac:	fffffcff 	.word	0xfffffcff
 80027b0:	00000ad6 	.word	0x00000ad6
 80027b4:	ffff7fff 	.word	0xffff7fff
 80027b8:	00000ad7 	.word	0x00000ad7
 80027bc:	efff69f3 	.word	0xefff69f3
 80027c0:	fffff4ff 	.word	0xfffff4ff
 80027c4:	40013800 	.word	0x40013800
 80027c8:	40021000 	.word	0x40021000
 80027cc:	0800365a 	.word	0x0800365a
 80027d0:	fffff7ff 	.word	0xfffff7ff
 80027d4:	00000ad1 	.word	0x00000ad1
 80027d8:	40004400 	.word	0x40004400
 80027dc:	0800365e 	.word	0x0800365e
 80027e0:	40004c00 	.word	0x40004c00
 80027e4:	40005000 	.word	0x40005000
 80027e8:	fffffd00 	.word	0xfffffd00
 80027ec:	000ffcff 	.word	0x000ffcff
 80027f0:	00f42400 	.word	0x00f42400
 80027f4:	007a1200 	.word	0x007a1200
 80027f8:	01e84800 	.word	0x01e84800
 80027fc:	0000ffef 	.word	0x0000ffef

08002800 <UART_AdvFeatureConfig>:
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));
 8002800:	6a43      	ldr	r3, [r0, #36]	; 0x24
{
 8002802:	b570      	push	{r4, r5, r6, lr}
 8002804:	0004      	movs	r4, r0
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));
 8002806:	2bff      	cmp	r3, #255	; 0xff
 8002808:	d903      	bls.n	8002812 <UART_AdvFeatureConfig+0x12>
 800280a:	4955      	ldr	r1, [pc, #340]	; (8002960 <UART_AdvFeatureConfig+0x160>)
 800280c:	4855      	ldr	r0, [pc, #340]	; (8002964 <UART_AdvFeatureConfig+0x164>)
 800280e:	f000 fc16 	bl	800303e <assert_failed>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002812:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002814:	07db      	lsls	r3, r3, #31
 8002816:	d50d      	bpl.n	8002834 <UART_AdvFeatureConfig+0x34>
 8002818:	4d53      	ldr	r5, [pc, #332]	; (8002968 <UART_AdvFeatureConfig+0x168>)
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
 800281a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800281c:	422b      	tst	r3, r5
 800281e:	d003      	beq.n	8002828 <UART_AdvFeatureConfig+0x28>
 8002820:	4952      	ldr	r1, [pc, #328]	; (800296c <UART_AdvFeatureConfig+0x16c>)
 8002822:	4850      	ldr	r0, [pc, #320]	; (8002964 <UART_AdvFeatureConfig+0x164>)
 8002824:	f000 fc0b 	bl	800303e <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002828:	6822      	ldr	r2, [r4, #0]
 800282a:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 800282c:	6853      	ldr	r3, [r2, #4]
 800282e:	402b      	ands	r3, r5
 8002830:	430b      	orrs	r3, r1
 8002832:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002834:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002836:	079b      	lsls	r3, r3, #30
 8002838:	d50d      	bpl.n	8002856 <UART_AdvFeatureConfig+0x56>
 800283a:	4d4d      	ldr	r5, [pc, #308]	; (8002970 <UART_AdvFeatureConfig+0x170>)
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
 800283c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800283e:	422b      	tst	r3, r5
 8002840:	d003      	beq.n	800284a <UART_AdvFeatureConfig+0x4a>
 8002842:	494c      	ldr	r1, [pc, #304]	; (8002974 <UART_AdvFeatureConfig+0x174>)
 8002844:	4847      	ldr	r0, [pc, #284]	; (8002964 <UART_AdvFeatureConfig+0x164>)
 8002846:	f000 fbfa 	bl	800303e <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800284a:	6822      	ldr	r2, [r4, #0]
 800284c:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800284e:	6853      	ldr	r3, [r2, #4]
 8002850:	402b      	ands	r3, r5
 8002852:	430b      	orrs	r3, r1
 8002854:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002856:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002858:	075b      	lsls	r3, r3, #29
 800285a:	d50d      	bpl.n	8002878 <UART_AdvFeatureConfig+0x78>
 800285c:	4d46      	ldr	r5, [pc, #280]	; (8002978 <UART_AdvFeatureConfig+0x178>)
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
 800285e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002860:	422b      	tst	r3, r5
 8002862:	d003      	beq.n	800286c <UART_AdvFeatureConfig+0x6c>
 8002864:	4945      	ldr	r1, [pc, #276]	; (800297c <UART_AdvFeatureConfig+0x17c>)
 8002866:	483f      	ldr	r0, [pc, #252]	; (8002964 <UART_AdvFeatureConfig+0x164>)
 8002868:	f000 fbe9 	bl	800303e <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800286c:	6822      	ldr	r2, [r4, #0]
 800286e:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8002870:	6853      	ldr	r3, [r2, #4]
 8002872:	402b      	ands	r3, r5
 8002874:	430b      	orrs	r3, r1
 8002876:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002878:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800287a:	071b      	lsls	r3, r3, #28
 800287c:	d50d      	bpl.n	800289a <UART_AdvFeatureConfig+0x9a>
 800287e:	4d40      	ldr	r5, [pc, #256]	; (8002980 <UART_AdvFeatureConfig+0x180>)
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
 8002880:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002882:	422b      	tst	r3, r5
 8002884:	d003      	beq.n	800288e <UART_AdvFeatureConfig+0x8e>
 8002886:	493f      	ldr	r1, [pc, #252]	; (8002984 <UART_AdvFeatureConfig+0x184>)
 8002888:	4836      	ldr	r0, [pc, #216]	; (8002964 <UART_AdvFeatureConfig+0x164>)
 800288a:	f000 fbd8 	bl	800303e <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800288e:	6822      	ldr	r2, [r4, #0]
 8002890:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002892:	6853      	ldr	r3, [r2, #4]
 8002894:	402b      	ands	r3, r5
 8002896:	430b      	orrs	r3, r1
 8002898:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800289a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800289c:	06db      	lsls	r3, r3, #27
 800289e:	d50d      	bpl.n	80028bc <UART_AdvFeatureConfig+0xbc>
 80028a0:	4d39      	ldr	r5, [pc, #228]	; (8002988 <UART_AdvFeatureConfig+0x188>)
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
 80028a2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80028a4:	422b      	tst	r3, r5
 80028a6:	d003      	beq.n	80028b0 <UART_AdvFeatureConfig+0xb0>
 80028a8:	4938      	ldr	r1, [pc, #224]	; (800298c <UART_AdvFeatureConfig+0x18c>)
 80028aa:	482e      	ldr	r0, [pc, #184]	; (8002964 <UART_AdvFeatureConfig+0x164>)
 80028ac:	f000 fbc7 	bl	800303e <assert_failed>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80028b0:	6822      	ldr	r2, [r4, #0]
 80028b2:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80028b4:	6893      	ldr	r3, [r2, #8]
 80028b6:	402b      	ands	r3, r5
 80028b8:	430b      	orrs	r3, r1
 80028ba:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80028bc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80028be:	069b      	lsls	r3, r3, #26
 80028c0:	d50d      	bpl.n	80028de <UART_AdvFeatureConfig+0xde>
 80028c2:	4d33      	ldr	r5, [pc, #204]	; (8002990 <UART_AdvFeatureConfig+0x190>)
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
 80028c4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80028c6:	422b      	tst	r3, r5
 80028c8:	d003      	beq.n	80028d2 <UART_AdvFeatureConfig+0xd2>
 80028ca:	4932      	ldr	r1, [pc, #200]	; (8002994 <UART_AdvFeatureConfig+0x194>)
 80028cc:	4825      	ldr	r0, [pc, #148]	; (8002964 <UART_AdvFeatureConfig+0x164>)
 80028ce:	f000 fbb6 	bl	800303e <assert_failed>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80028d2:	6822      	ldr	r2, [r4, #0]
 80028d4:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 80028d6:	6893      	ldr	r3, [r2, #8]
 80028d8:	402b      	ands	r3, r5
 80028da:	430b      	orrs	r3, r1
 80028dc:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80028de:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80028e0:	065b      	lsls	r3, r3, #25
 80028e2:	d52a      	bpl.n	800293a <UART_AdvFeatureConfig+0x13a>
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
 80028e4:	6823      	ldr	r3, [r4, #0]
 80028e6:	4a2c      	ldr	r2, [pc, #176]	; (8002998 <UART_AdvFeatureConfig+0x198>)
 80028e8:	4293      	cmp	r3, r2
 80028ea:	d006      	beq.n	80028fa <UART_AdvFeatureConfig+0xfa>
 80028ec:	4a2b      	ldr	r2, [pc, #172]	; (800299c <UART_AdvFeatureConfig+0x19c>)
 80028ee:	4293      	cmp	r3, r2
 80028f0:	d003      	beq.n	80028fa <UART_AdvFeatureConfig+0xfa>
 80028f2:	492b      	ldr	r1, [pc, #172]	; (80029a0 <UART_AdvFeatureConfig+0x1a0>)
 80028f4:	481b      	ldr	r0, [pc, #108]	; (8002964 <UART_AdvFeatureConfig+0x164>)
 80028f6:	f000 fba2 	bl	800303e <assert_failed>
 80028fa:	4d2a      	ldr	r5, [pc, #168]	; (80029a4 <UART_AdvFeatureConfig+0x1a4>)
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
 80028fc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80028fe:	422b      	tst	r3, r5
 8002900:	d003      	beq.n	800290a <UART_AdvFeatureConfig+0x10a>
 8002902:	4929      	ldr	r1, [pc, #164]	; (80029a8 <UART_AdvFeatureConfig+0x1a8>)
 8002904:	4817      	ldr	r0, [pc, #92]	; (8002964 <UART_AdvFeatureConfig+0x164>)
 8002906:	f000 fb9a 	bl	800303e <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800290a:	6821      	ldr	r1, [r4, #0]
 800290c:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800290e:	684b      	ldr	r3, [r1, #4]
 8002910:	402b      	ands	r3, r5
 8002912:	4313      	orrs	r3, r2
 8002914:	604b      	str	r3, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002916:	2380      	movs	r3, #128	; 0x80
 8002918:	035b      	lsls	r3, r3, #13
 800291a:	429a      	cmp	r2, r3
 800291c:	d10d      	bne.n	800293a <UART_AdvFeatureConfig+0x13a>
 800291e:	4d23      	ldr	r5, [pc, #140]	; (80029ac <UART_AdvFeatureConfig+0x1ac>)
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
 8002920:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002922:	422b      	tst	r3, r5
 8002924:	d003      	beq.n	800292e <UART_AdvFeatureConfig+0x12e>
 8002926:	4922      	ldr	r1, [pc, #136]	; (80029b0 <UART_AdvFeatureConfig+0x1b0>)
 8002928:	480e      	ldr	r0, [pc, #56]	; (8002964 <UART_AdvFeatureConfig+0x164>)
 800292a:	f000 fb88 	bl	800303e <assert_failed>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800292e:	6822      	ldr	r2, [r4, #0]
 8002930:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8002932:	6853      	ldr	r3, [r2, #4]
 8002934:	402b      	ands	r3, r5
 8002936:	430b      	orrs	r3, r1
 8002938:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800293a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800293c:	061b      	lsls	r3, r3, #24
 800293e:	d50d      	bpl.n	800295c <UART_AdvFeatureConfig+0x15c>
 8002940:	4d1c      	ldr	r5, [pc, #112]	; (80029b4 <UART_AdvFeatureConfig+0x1b4>)
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
 8002942:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8002944:	422b      	tst	r3, r5
 8002946:	d003      	beq.n	8002950 <UART_AdvFeatureConfig+0x150>
 8002948:	491b      	ldr	r1, [pc, #108]	; (80029b8 <UART_AdvFeatureConfig+0x1b8>)
 800294a:	4806      	ldr	r0, [pc, #24]	; (8002964 <UART_AdvFeatureConfig+0x164>)
 800294c:	f000 fb77 	bl	800303e <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002950:	6822      	ldr	r2, [r4, #0]
 8002952:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8002954:	6853      	ldr	r3, [r2, #4]
 8002956:	402b      	ands	r3, r5
 8002958:	430b      	orrs	r3, r1
 800295a:	6053      	str	r3, [r2, #4]
}
 800295c:	bd70      	pop	{r4, r5, r6, pc}
 800295e:	46c0      	nop			; (mov r8, r8)
 8002960:	00000b9a 	.word	0x00000b9a
 8002964:	0800366b 	.word	0x0800366b
 8002968:	fffdffff 	.word	0xfffdffff
 800296c:	00000b9f 	.word	0x00000b9f
 8002970:	fffeffff 	.word	0xfffeffff
 8002974:	00000ba6 	.word	0x00000ba6
 8002978:	fffbffff 	.word	0xfffbffff
 800297c:	00000bad 	.word	0x00000bad
 8002980:	ffff7fff 	.word	0xffff7fff
 8002984:	00000bb4 	.word	0x00000bb4
 8002988:	ffffefff 	.word	0xffffefff
 800298c:	00000bbb 	.word	0x00000bbb
 8002990:	ffffdfff 	.word	0xffffdfff
 8002994:	00000bc2 	.word	0x00000bc2
 8002998:	40013800 	.word	0x40013800
 800299c:	40004400 	.word	0x40004400
 80029a0:	00000bc9 	.word	0x00000bc9
 80029a4:	ffefffff 	.word	0xffefffff
 80029a8:	00000bca 	.word	0x00000bca
 80029ac:	ff9fffff 	.word	0xff9fffff
 80029b0:	00000bcf 	.word	0x00000bcf
 80029b4:	fff7ffff 	.word	0xfff7ffff
 80029b8:	00000bd7 	.word	0x00000bd7

080029bc <UART_WaitOnFlagUntilTimeout>:
{
 80029bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80029be:	0004      	movs	r4, r0
 80029c0:	000e      	movs	r6, r1
 80029c2:	0015      	movs	r5, r2
 80029c4:	001f      	movs	r7, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80029c6:	6822      	ldr	r2, [r4, #0]
 80029c8:	69d3      	ldr	r3, [r2, #28]
 80029ca:	4033      	ands	r3, r6
 80029cc:	1b9b      	subs	r3, r3, r6
 80029ce:	4259      	negs	r1, r3
 80029d0:	414b      	adcs	r3, r1
 80029d2:	42ab      	cmp	r3, r5
 80029d4:	d001      	beq.n	80029da <UART_WaitOnFlagUntilTimeout+0x1e>
  return HAL_OK;
 80029d6:	2000      	movs	r0, #0
 80029d8:	e01b      	b.n	8002a12 <UART_WaitOnFlagUntilTimeout+0x56>
    if (Timeout != HAL_MAX_DELAY)
 80029da:	9b06      	ldr	r3, [sp, #24]
 80029dc:	3301      	adds	r3, #1
 80029de:	d0f3      	beq.n	80029c8 <UART_WaitOnFlagUntilTimeout+0xc>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80029e0:	f7fd fd78 	bl	80004d4 <HAL_GetTick>
 80029e4:	9b06      	ldr	r3, [sp, #24]
 80029e6:	1bc0      	subs	r0, r0, r7
 80029e8:	4283      	cmp	r3, r0
 80029ea:	d301      	bcc.n	80029f0 <UART_WaitOnFlagUntilTimeout+0x34>
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d1ea      	bne.n	80029c6 <UART_WaitOnFlagUntilTimeout+0xa>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80029f0:	6823      	ldr	r3, [r4, #0]
 80029f2:	4908      	ldr	r1, [pc, #32]	; (8002a14 <UART_WaitOnFlagUntilTimeout+0x58>)
 80029f4:	681a      	ldr	r2, [r3, #0]
        __HAL_UNLOCK(huart);
 80029f6:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80029f8:	400a      	ands	r2, r1
 80029fa:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80029fc:	689a      	ldr	r2, [r3, #8]
 80029fe:	31a3      	adds	r1, #163	; 0xa3
 8002a00:	31ff      	adds	r1, #255	; 0xff
 8002a02:	438a      	bics	r2, r1
 8002a04:	609a      	str	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 8002a06:	2320      	movs	r3, #32
 8002a08:	6763      	str	r3, [r4, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8002a0a:	67a3      	str	r3, [r4, #120]	; 0x78
        __HAL_UNLOCK(huart);
 8002a0c:	2300      	movs	r3, #0
 8002a0e:	3470      	adds	r4, #112	; 0x70
 8002a10:	7023      	strb	r3, [r4, #0]
}
 8002a12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002a14:	fffffe5f 	.word	0xfffffe5f

08002a18 <HAL_UART_Transmit>:
{
 8002a18:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002a1a:	b087      	sub	sp, #28
 8002a1c:	9305      	str	r3, [sp, #20]
  if (huart->gState == HAL_UART_STATE_READY)
 8002a1e:	6f43      	ldr	r3, [r0, #116]	; 0x74
{
 8002a20:	0004      	movs	r4, r0
 8002a22:	000d      	movs	r5, r1
 8002a24:	0017      	movs	r7, r2
    return HAL_BUSY;
 8002a26:	2002      	movs	r0, #2
  if (huart->gState == HAL_UART_STATE_READY)
 8002a28:	2b20      	cmp	r3, #32
 8002a2a:	d149      	bne.n	8002ac0 <HAL_UART_Transmit+0xa8>
      return  HAL_ERROR;
 8002a2c:	3801      	subs	r0, #1
    if ((pData == NULL) || (Size == 0U))
 8002a2e:	2900      	cmp	r1, #0
 8002a30:	d046      	beq.n	8002ac0 <HAL_UART_Transmit+0xa8>
 8002a32:	2a00      	cmp	r2, #0
 8002a34:	d044      	beq.n	8002ac0 <HAL_UART_Transmit+0xa8>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002a36:	2380      	movs	r3, #128	; 0x80
 8002a38:	68a2      	ldr	r2, [r4, #8]
 8002a3a:	015b      	lsls	r3, r3, #5
 8002a3c:	429a      	cmp	r2, r3
 8002a3e:	d104      	bne.n	8002a4a <HAL_UART_Transmit+0x32>
 8002a40:	6923      	ldr	r3, [r4, #16]
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d101      	bne.n	8002a4a <HAL_UART_Transmit+0x32>
      if ((((uint32_t)pData) & 1) != 0)
 8002a46:	4201      	tst	r1, r0
 8002a48:	d13a      	bne.n	8002ac0 <HAL_UART_Transmit+0xa8>
    __HAL_LOCK(huart);
 8002a4a:	0023      	movs	r3, r4
 8002a4c:	3370      	adds	r3, #112	; 0x70
 8002a4e:	781a      	ldrb	r2, [r3, #0]
    return HAL_BUSY;
 8002a50:	2002      	movs	r0, #2
    __HAL_LOCK(huart);
 8002a52:	2a01      	cmp	r2, #1
 8002a54:	d034      	beq.n	8002ac0 <HAL_UART_Transmit+0xa8>
 8002a56:	2201      	movs	r2, #1
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a58:	2600      	movs	r6, #0
    __HAL_LOCK(huart);
 8002a5a:	701a      	strb	r2, [r3, #0]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002a5c:	2321      	movs	r3, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a5e:	67e6      	str	r6, [r4, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002a60:	6763      	str	r3, [r4, #116]	; 0x74
    tickstart = HAL_GetTick();
 8002a62:	f7fd fd37 	bl	80004d4 <HAL_GetTick>
    huart->TxXferSize  = Size;
 8002a66:	0023      	movs	r3, r4
 8002a68:	3350      	adds	r3, #80	; 0x50
 8002a6a:	801f      	strh	r7, [r3, #0]
    huart->TxXferCount = Size;
 8002a6c:	3302      	adds	r3, #2
 8002a6e:	9303      	str	r3, [sp, #12]
 8002a70:	801f      	strh	r7, [r3, #0]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002a72:	2380      	movs	r3, #128	; 0x80
 8002a74:	68a2      	ldr	r2, [r4, #8]
    tickstart = HAL_GetTick();
 8002a76:	9004      	str	r0, [sp, #16]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002a78:	015b      	lsls	r3, r3, #5
 8002a7a:	429a      	cmp	r2, r3
 8002a7c:	d104      	bne.n	8002a88 <HAL_UART_Transmit+0x70>
 8002a7e:	6923      	ldr	r3, [r4, #16]
 8002a80:	42b3      	cmp	r3, r6
 8002a82:	d101      	bne.n	8002a88 <HAL_UART_Transmit+0x70>
 8002a84:	002e      	movs	r6, r5
      pdata8bits  = NULL;
 8002a86:	001d      	movs	r5, r3
    while (huart->TxXferCount > 0U)
 8002a88:	0023      	movs	r3, r4
 8002a8a:	3352      	adds	r3, #82	; 0x52
 8002a8c:	881a      	ldrh	r2, [r3, #0]
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002a8e:	9b05      	ldr	r3, [sp, #20]
    while (huart->TxXferCount > 0U)
 8002a90:	b292      	uxth	r2, r2
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002a92:	9300      	str	r3, [sp, #0]
 8002a94:	9b04      	ldr	r3, [sp, #16]
    while (huart->TxXferCount > 0U)
 8002a96:	2a00      	cmp	r2, #0
 8002a98:	d10a      	bne.n	8002ab0 <HAL_UART_Transmit+0x98>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002a9a:	2140      	movs	r1, #64	; 0x40
 8002a9c:	0020      	movs	r0, r4
 8002a9e:	f7ff ff8d 	bl	80029bc <UART_WaitOnFlagUntilTimeout>
 8002aa2:	2800      	cmp	r0, #0
 8002aa4:	d10b      	bne.n	8002abe <HAL_UART_Transmit+0xa6>
    huart->gState = HAL_UART_STATE_READY;
 8002aa6:	2320      	movs	r3, #32
    __HAL_UNLOCK(huart);
 8002aa8:	3470      	adds	r4, #112	; 0x70
    huart->gState = HAL_UART_STATE_READY;
 8002aaa:	6063      	str	r3, [r4, #4]
    __HAL_UNLOCK(huart);
 8002aac:	7020      	strb	r0, [r4, #0]
    return HAL_OK;
 8002aae:	e007      	b.n	8002ac0 <HAL_UART_Transmit+0xa8>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002ab0:	2200      	movs	r2, #0
 8002ab2:	2180      	movs	r1, #128	; 0x80
 8002ab4:	0020      	movs	r0, r4
 8002ab6:	f7ff ff81 	bl	80029bc <UART_WaitOnFlagUntilTimeout>
 8002aba:	2800      	cmp	r0, #0
 8002abc:	d002      	beq.n	8002ac4 <HAL_UART_Transmit+0xac>
        return HAL_TIMEOUT;
 8002abe:	2003      	movs	r0, #3
}
 8002ac0:	b007      	add	sp, #28
 8002ac2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002ac4:	6822      	ldr	r2, [r4, #0]
      if (pdata8bits == NULL)
 8002ac6:	2d00      	cmp	r5, #0
 8002ac8:	d10b      	bne.n	8002ae2 <HAL_UART_Transmit+0xca>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002aca:	8833      	ldrh	r3, [r6, #0]
        pdata16bits++;
 8002acc:	3602      	adds	r6, #2
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002ace:	05db      	lsls	r3, r3, #23
 8002ad0:	0ddb      	lsrs	r3, r3, #23
 8002ad2:	6293      	str	r3, [r2, #40]	; 0x28
      huart->TxXferCount--;
 8002ad4:	9b03      	ldr	r3, [sp, #12]
 8002ad6:	9a03      	ldr	r2, [sp, #12]
 8002ad8:	881b      	ldrh	r3, [r3, #0]
 8002ada:	3b01      	subs	r3, #1
 8002adc:	b29b      	uxth	r3, r3
 8002ade:	8013      	strh	r3, [r2, #0]
 8002ae0:	e7d2      	b.n	8002a88 <HAL_UART_Transmit+0x70>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002ae2:	782b      	ldrb	r3, [r5, #0]
        pdata8bits++;
 8002ae4:	3501      	adds	r5, #1
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002ae6:	6293      	str	r3, [r2, #40]	; 0x28
 8002ae8:	e7f4      	b.n	8002ad4 <HAL_UART_Transmit+0xbc>
	...

08002aec <UART_CheckIdleState>:
{
 8002aec:	b573      	push	{r0, r1, r4, r5, r6, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002aee:	2600      	movs	r6, #0
{
 8002af0:	0004      	movs	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002af2:	67c6      	str	r6, [r0, #124]	; 0x7c
  tickstart = HAL_GetTick();
 8002af4:	f7fd fcee 	bl	80004d4 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002af8:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 8002afa:	0005      	movs	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	071b      	lsls	r3, r3, #28
 8002b00:	d415      	bmi.n	8002b2e <UART_CheckIdleState+0x42>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002b02:	6823      	ldr	r3, [r4, #0]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	075b      	lsls	r3, r3, #29
 8002b08:	d50a      	bpl.n	8002b20 <UART_CheckIdleState+0x34>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002b0a:	2180      	movs	r1, #128	; 0x80
 8002b0c:	4b0e      	ldr	r3, [pc, #56]	; (8002b48 <UART_CheckIdleState+0x5c>)
 8002b0e:	2200      	movs	r2, #0
 8002b10:	9300      	str	r3, [sp, #0]
 8002b12:	03c9      	lsls	r1, r1, #15
 8002b14:	002b      	movs	r3, r5
 8002b16:	0020      	movs	r0, r4
 8002b18:	f7ff ff50 	bl	80029bc <UART_WaitOnFlagUntilTimeout>
 8002b1c:	2800      	cmp	r0, #0
 8002b1e:	d111      	bne.n	8002b44 <UART_CheckIdleState+0x58>
  huart->gState = HAL_UART_STATE_READY;
 8002b20:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 8002b22:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8002b24:	6763      	str	r3, [r4, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8002b26:	67a3      	str	r3, [r4, #120]	; 0x78
  __HAL_UNLOCK(huart);
 8002b28:	3470      	adds	r4, #112	; 0x70
 8002b2a:	7020      	strb	r0, [r4, #0]
  return HAL_OK;
 8002b2c:	e00b      	b.n	8002b46 <UART_CheckIdleState+0x5a>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002b2e:	2180      	movs	r1, #128	; 0x80
 8002b30:	4b05      	ldr	r3, [pc, #20]	; (8002b48 <UART_CheckIdleState+0x5c>)
 8002b32:	0032      	movs	r2, r6
 8002b34:	9300      	str	r3, [sp, #0]
 8002b36:	0389      	lsls	r1, r1, #14
 8002b38:	0003      	movs	r3, r0
 8002b3a:	0020      	movs	r0, r4
 8002b3c:	f7ff ff3e 	bl	80029bc <UART_WaitOnFlagUntilTimeout>
 8002b40:	2800      	cmp	r0, #0
 8002b42:	d0de      	beq.n	8002b02 <UART_CheckIdleState+0x16>
      return HAL_TIMEOUT;
 8002b44:	2003      	movs	r0, #3
}
 8002b46:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
 8002b48:	01ffffff 	.word	0x01ffffff

08002b4c <HAL_UART_Init>:
{
 8002b4c:	b510      	push	{r4, lr}
 8002b4e:	1e04      	subs	r4, r0, #0
  if (huart == NULL)
 8002b50:	d101      	bne.n	8002b56 <HAL_UART_Init+0xa>
    return HAL_ERROR;
 8002b52:	2001      	movs	r0, #1
}
 8002b54:	bd10      	pop	{r4, pc}
  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 8002b56:	6981      	ldr	r1, [r0, #24]
 8002b58:	6803      	ldr	r3, [r0, #0]
 8002b5a:	4a29      	ldr	r2, [pc, #164]	; (8002c00 <HAL_UART_Init+0xb4>)
 8002b5c:	2900      	cmp	r1, #0
 8002b5e:	d03e      	beq.n	8002bde <HAL_UART_Init+0x92>
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 8002b60:	4293      	cmp	r3, r2
 8002b62:	d010      	beq.n	8002b86 <HAL_UART_Init+0x3a>
 8002b64:	4a27      	ldr	r2, [pc, #156]	; (8002c04 <HAL_UART_Init+0xb8>)
 8002b66:	4293      	cmp	r3, r2
 8002b68:	d00d      	beq.n	8002b86 <HAL_UART_Init+0x3a>
 8002b6a:	4a27      	ldr	r2, [pc, #156]	; (8002c08 <HAL_UART_Init+0xbc>)
 8002b6c:	4293      	cmp	r3, r2
 8002b6e:	d00a      	beq.n	8002b86 <HAL_UART_Init+0x3a>
 8002b70:	4a26      	ldr	r2, [pc, #152]	; (8002c0c <HAL_UART_Init+0xc0>)
 8002b72:	4293      	cmp	r3, r2
 8002b74:	d007      	beq.n	8002b86 <HAL_UART_Init+0x3a>
 8002b76:	4a26      	ldr	r2, [pc, #152]	; (8002c10 <HAL_UART_Init+0xc4>)
 8002b78:	4293      	cmp	r3, r2
 8002b7a:	d004      	beq.n	8002b86 <HAL_UART_Init+0x3a>
 8002b7c:	2130      	movs	r1, #48	; 0x30
 8002b7e:	31ff      	adds	r1, #255	; 0xff
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
 8002b80:	4824      	ldr	r0, [pc, #144]	; (8002c14 <HAL_UART_Init+0xc8>)
 8002b82:	f000 fa5c 	bl	800303e <assert_failed>
  if (huart->gState == HAL_UART_STATE_RESET)
 8002b86:	6f63      	ldr	r3, [r4, #116]	; 0x74
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d105      	bne.n	8002b98 <HAL_UART_Init+0x4c>
    huart->Lock = HAL_UNLOCKED;
 8002b8c:	0022      	movs	r2, r4
 8002b8e:	3270      	adds	r2, #112	; 0x70
 8002b90:	7013      	strb	r3, [r2, #0]
    HAL_UART_MspInit(huart);
 8002b92:	0020      	movs	r0, r4
 8002b94:	f000 fae4 	bl	8003160 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 8002b98:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 8002b9a:	2101      	movs	r1, #1
 8002b9c:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8002b9e:	6763      	str	r3, [r4, #116]	; 0x74
  __HAL_UART_DISABLE(huart);
 8002ba0:	6813      	ldr	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002ba2:	0020      	movs	r0, r4
  __HAL_UART_DISABLE(huart);
 8002ba4:	438b      	bics	r3, r1
 8002ba6:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002ba8:	f7ff fc86 	bl	80024b8 <UART_SetConfig>
 8002bac:	2801      	cmp	r0, #1
 8002bae:	d0d0      	beq.n	8002b52 <HAL_UART_Init+0x6>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002bb0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d002      	beq.n	8002bbc <HAL_UART_Init+0x70>
    UART_AdvFeatureConfig(huart);
 8002bb6:	0020      	movs	r0, r4
 8002bb8:	f7ff fe22 	bl	8002800 <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002bbc:	6823      	ldr	r3, [r4, #0]
 8002bbe:	4916      	ldr	r1, [pc, #88]	; (8002c18 <HAL_UART_Init+0xcc>)
 8002bc0:	685a      	ldr	r2, [r3, #4]
  return (UART_CheckIdleState(huart));
 8002bc2:	0020      	movs	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002bc4:	400a      	ands	r2, r1
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002bc6:	212a      	movs	r1, #42	; 0x2a
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002bc8:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002bca:	689a      	ldr	r2, [r3, #8]
 8002bcc:	438a      	bics	r2, r1
 8002bce:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8002bd0:	2201      	movs	r2, #1
 8002bd2:	6819      	ldr	r1, [r3, #0]
 8002bd4:	430a      	orrs	r2, r1
 8002bd6:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 8002bd8:	f7ff ff88 	bl	8002aec <UART_CheckIdleState>
 8002bdc:	e7ba      	b.n	8002b54 <HAL_UART_Init+0x8>
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
 8002bde:	4293      	cmp	r3, r2
 8002be0:	d0d1      	beq.n	8002b86 <HAL_UART_Init+0x3a>
 8002be2:	4a08      	ldr	r2, [pc, #32]	; (8002c04 <HAL_UART_Init+0xb8>)
 8002be4:	4293      	cmp	r3, r2
 8002be6:	d0ce      	beq.n	8002b86 <HAL_UART_Init+0x3a>
 8002be8:	4a07      	ldr	r2, [pc, #28]	; (8002c08 <HAL_UART_Init+0xbc>)
 8002bea:	4293      	cmp	r3, r2
 8002bec:	d0cb      	beq.n	8002b86 <HAL_UART_Init+0x3a>
 8002bee:	4a07      	ldr	r2, [pc, #28]	; (8002c0c <HAL_UART_Init+0xc0>)
 8002bf0:	4293      	cmp	r3, r2
 8002bf2:	d0c8      	beq.n	8002b86 <HAL_UART_Init+0x3a>
 8002bf4:	4a06      	ldr	r2, [pc, #24]	; (8002c10 <HAL_UART_Init+0xc4>)
 8002bf6:	4293      	cmp	r3, r2
 8002bf8:	d0c5      	beq.n	8002b86 <HAL_UART_Init+0x3a>
 8002bfa:	219a      	movs	r1, #154	; 0x9a
 8002bfc:	0049      	lsls	r1, r1, #1
 8002bfe:	e7bf      	b.n	8002b80 <HAL_UART_Init+0x34>
 8002c00:	40013800 	.word	0x40013800
 8002c04:	40004400 	.word	0x40004400
 8002c08:	40004c00 	.word	0x40004c00
 8002c0c:	40005000 	.word	0x40005000
 8002c10:	40004800 	.word	0x40004800
 8002c14:	0800366b 	.word	0x0800366b
 8002c18:	ffffb7ff 	.word	0xffffb7ff

08002c1c <HAL_UARTEx_WakeupCallback>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8002c1c:	4770      	bx	lr
	...

08002c20 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8002c20:	b530      	push	{r4, r5, lr}
 8002c22:	b09d      	sub	sp, #116	; 0x74
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8002c24:	2238      	movs	r2, #56	; 0x38
 8002c26:	2100      	movs	r1, #0
 8002c28:	a80e      	add	r0, sp, #56	; 0x38
 8002c2a:	f000 fc15 	bl	8003458 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8002c2e:	2214      	movs	r2, #20
 8002c30:	2100      	movs	r1, #0
 8002c32:	4668      	mov	r0, sp
 8002c34:	f000 fc10 	bl	8003458 <memset>
	RCC_PeriphCLKInitTypeDef PeriphClkInit = { 0 };
 8002c38:	2224      	movs	r2, #36	; 0x24
 8002c3a:	2100      	movs	r1, #0
 8002c3c:	a805      	add	r0, sp, #20
 8002c3e:	f000 fc0b 	bl	8003458 <memset>

	/** Configure the main internal regulator output voltage
	 */
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002c42:	4914      	ldr	r1, [pc, #80]	; (8002c94 <SystemClock_Config+0x74>)
 8002c44:	4a14      	ldr	r2, [pc, #80]	; (8002c98 <SystemClock_Config+0x78>)
 8002c46:	680b      	ldr	r3, [r1, #0]
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
	RCC_OscInitStruct.MSIState = RCC_MSI_ON;
	RCC_OscInitStruct.MSICalibrationValue = 0;
 8002c48:	2400      	movs	r4, #0
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002c4a:	401a      	ands	r2, r3
 8002c4c:	2380      	movs	r3, #128	; 0x80
 8002c4e:	011b      	lsls	r3, r3, #4
 8002c50:	4313      	orrs	r3, r2
 8002c52:	600b      	str	r3, [r1, #0]
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8002c54:	2310      	movs	r3, #16
 8002c56:	930e      	str	r3, [sp, #56]	; 0x38
	RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8002c58:	3b0f      	subs	r3, #15
 8002c5a:	9315      	str	r3, [sp, #84]	; 0x54
	RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 8002c5c:	23a0      	movs	r3, #160	; 0xa0
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
		Error_Handler();
	}
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8002c5e:	250f      	movs	r5, #15
	RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 8002c60:	021b      	lsls	r3, r3, #8
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8002c62:	a80e      	add	r0, sp, #56	; 0x38
	RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 8002c64:	9317      	str	r3, [sp, #92]	; 0x5c
	RCC_OscInitStruct.MSICalibrationValue = 0;
 8002c66:	9416      	str	r4, [sp, #88]	; 0x58
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8002c68:	9418      	str	r4, [sp, #96]	; 0x60
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8002c6a:	f7fe fd7f 	bl	800176c <HAL_RCC_OscConfig>
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) {
 8002c6e:	0021      	movs	r1, r4
 8002c70:	4668      	mov	r0, sp
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8002c72:	9500      	str	r5, [sp, #0]
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8002c74:	9401      	str	r4, [sp, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002c76:	9402      	str	r4, [sp, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002c78:	9403      	str	r4, [sp, #12]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002c7a:	9404      	str	r4, [sp, #16]
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) {
 8002c7c:	f7ff f8d4 	bl	8001e28 <HAL_RCC_ClockConfig>
			| RCC_PERIPHCLK_USART2 | RCC_PERIPHCLK_LPUART1 | RCC_PERIPHCLK_I2C1;
	PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
	PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
	PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
	PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 8002c80:	a805      	add	r0, sp, #20
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1
 8002c82:	9505      	str	r5, [sp, #20]
	PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002c84:	9407      	str	r4, [sp, #28]
	PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002c86:	9408      	str	r4, [sp, #32]
	PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8002c88:	9409      	str	r4, [sp, #36]	; 0x24
	PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002c8a:	940a      	str	r4, [sp, #40]	; 0x28
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 8002c8c:	f7ff fa10 	bl	80020b0 <HAL_RCCEx_PeriphCLKConfig>
		Error_Handler();
	}
}
 8002c90:	b01d      	add	sp, #116	; 0x74
 8002c92:	bd30      	pop	{r4, r5, pc}
 8002c94:	40007000 	.word	0x40007000
 8002c98:	ffffe7ff 	.word	0xffffe7ff

08002c9c <blink>:

}

/* USER CODE BEGIN 4 */

void blink(uint8_t times) {
 8002c9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	for (int var = 0; var < times; ++var) {
		LED_ON
 8002c9e:	2580      	movs	r5, #128	; 0x80
 8002ca0:	26a0      	movs	r6, #160	; 0xa0
void blink(uint8_t times) {
 8002ca2:	0007      	movs	r7, r0
	for (int var = 0; var < times; ++var) {
 8002ca4:	2400      	movs	r4, #0
		LED_ON
 8002ca6:	006d      	lsls	r5, r5, #1
 8002ca8:	05f6      	lsls	r6, r6, #23
	for (int var = 0; var < times; ++var) {
 8002caa:	42bc      	cmp	r4, r7
 8002cac:	db00      	blt.n	8002cb0 <blink+0x14>
		HAL_Delay(25);
		LED_OFF
		HAL_Delay(25);
	}

}
 8002cae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		LED_ON
 8002cb0:	2200      	movs	r2, #0
 8002cb2:	0029      	movs	r1, r5
 8002cb4:	0030      	movs	r0, r6
 8002cb6:	f7fe fb6b 	bl	8001390 <HAL_GPIO_WritePin>
		HAL_Delay(25);
 8002cba:	2019      	movs	r0, #25
 8002cbc:	f7fd fc10 	bl	80004e0 <HAL_Delay>
		LED_OFF
 8002cc0:	2201      	movs	r2, #1
 8002cc2:	0029      	movs	r1, r5
 8002cc4:	0030      	movs	r0, r6
 8002cc6:	f7fe fb63 	bl	8001390 <HAL_GPIO_WritePin>
		HAL_Delay(25);
 8002cca:	2019      	movs	r0, #25
 8002ccc:	f7fd fc08 	bl	80004e0 <HAL_Delay>
	for (int var = 0; var < times; ++var) {
 8002cd0:	3401      	adds	r4, #1
 8002cd2:	e7ea      	b.n	8002caa <blink+0xe>

08002cd4 <fn_fprint>:

void fn_fprint(char *data) {
 8002cd4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002cd6:	af00      	add	r7, sp, #0
 8002cd8:	0005      	movs	r5, r0
	int tamanho = strlen(data);
 8002cda:	f7fd fa15 	bl	8000108 <strlen>
	char new_command[tamanho];
 8002cde:	466a      	mov	r2, sp
 8002ce0:	1dc3      	adds	r3, r0, #7
 8002ce2:	08db      	lsrs	r3, r3, #3
 8002ce4:	00db      	lsls	r3, r3, #3
 8002ce6:	1ad3      	subs	r3, r2, r3
 8002ce8:	469d      	mov	sp, r3
	strcpy(new_command, data);
 8002cea:	0029      	movs	r1, r5
	int tamanho = strlen(data);
 8002cec:	0004      	movs	r4, r0
	strcpy(new_command, data);
 8002cee:	4668      	mov	r0, sp
 8002cf0:	f000 fbba 	bl	8003468 <strcpy>
 8002cf4:	466e      	mov	r6, sp
	char new_com[1]; // (uint8_t*)new_command;
	for (int var = 0; var < tamanho; ++var) {
 8002cf6:	466d      	mov	r5, sp
 8002cf8:	1bab      	subs	r3, r5, r6
 8002cfa:	429c      	cmp	r4, r3
 8002cfc:	dc01      	bgt.n	8002d02 <fn_fprint+0x2e>
		new_com[0] = new_command[var];
		HAL_UART_Transmit(&hlpuart1, (uint8_t*) new_com, 1, 10);
	}
}
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
		new_com[0] = new_command[var];
 8002d02:	782b      	ldrb	r3, [r5, #0]
		HAL_UART_Transmit(&hlpuart1, (uint8_t*) new_com, 1, 10);
 8002d04:	2201      	movs	r2, #1
		new_com[0] = new_command[var];
 8002d06:	713b      	strb	r3, [r7, #4]
		HAL_UART_Transmit(&hlpuart1, (uint8_t*) new_com, 1, 10);
 8002d08:	1d39      	adds	r1, r7, #4
 8002d0a:	230a      	movs	r3, #10
 8002d0c:	4802      	ldr	r0, [pc, #8]	; (8002d18 <fn_fprint+0x44>)
 8002d0e:	f7ff fe83 	bl	8002a18 <HAL_UART_Transmit>
 8002d12:	3501      	adds	r5, #1
 8002d14:	e7f0      	b.n	8002cf8 <fn_fprint+0x24>
 8002d16:	46c0      	nop			; (mov r8, r8)
 8002d18:	20000178 	.word	0x20000178

08002d1c <main>:
int main(void) {
 8002d1c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002d1e:	b08b      	sub	sp, #44	; 0x2c
	HAL_Init();
 8002d20:	f7fd fbbc 	bl	800049c <HAL_Init>
	SystemClock_Config();
 8002d24:	f7ff ff7c 	bl	8002c20 <SystemClock_Config>
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8002d28:	2214      	movs	r2, #20
 8002d2a:	2100      	movs	r1, #0
 8002d2c:	a805      	add	r0, sp, #20
 8002d2e:	f000 fb93 	bl	8003458 <memset>
	__HAL_RCC_GPIOC_CLK_ENABLE()
 8002d32:	2204      	movs	r2, #4
	__HAL_RCC_GPIOH_CLK_ENABLE()
 8002d34:	2180      	movs	r1, #128	; 0x80
	__HAL_RCC_GPIOC_CLK_ENABLE()
 8002d36:	4da2      	ldr	r5, [pc, #648]	; (8002fc0 <main+0x2a4>)
	__HAL_RCC_GPIOA_CLK_ENABLE()
 8002d38:	2601      	movs	r6, #1
	__HAL_RCC_GPIOC_CLK_ENABLE()
 8002d3a:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
	HAL_GPIO_WritePin(GPIOB, GPRS_RST_Pin | WISOL_WKP_Pin | WISOL_RST_Pin,
 8002d3c:	48a1      	ldr	r0, [pc, #644]	; (8002fc4 <main+0x2a8>)
	__HAL_RCC_GPIOC_CLK_ENABLE()
 8002d3e:	4313      	orrs	r3, r2
 8002d40:	62eb      	str	r3, [r5, #44]	; 0x2c
 8002d42:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002d44:	2400      	movs	r4, #0
	__HAL_RCC_GPIOC_CLK_ENABLE()
 8002d46:	4013      	ands	r3, r2
 8002d48:	9301      	str	r3, [sp, #4]
 8002d4a:	9b01      	ldr	r3, [sp, #4]
	__HAL_RCC_GPIOH_CLK_ENABLE()
 8002d4c:	6aea      	ldr	r2, [r5, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002d4e:	2703      	movs	r7, #3
	__HAL_RCC_GPIOH_CLK_ENABLE()
 8002d50:	430a      	orrs	r2, r1
 8002d52:	62ea      	str	r2, [r5, #44]	; 0x2c
	__HAL_RCC_GPIOB_CLK_ENABLE()
 8002d54:	2202      	movs	r2, #2
	__HAL_RCC_GPIOH_CLK_ENABLE()
 8002d56:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8002d58:	400b      	ands	r3, r1
 8002d5a:	9302      	str	r3, [sp, #8]
 8002d5c:	9b02      	ldr	r3, [sp, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE()
 8002d5e:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
	HAL_GPIO_WritePin(GPIOB, GPRS_RST_Pin | WISOL_WKP_Pin | WISOL_RST_Pin,
 8002d60:	4999      	ldr	r1, [pc, #612]	; (8002fc8 <main+0x2ac>)
	__HAL_RCC_GPIOA_CLK_ENABLE()
 8002d62:	4333      	orrs	r3, r6
 8002d64:	62eb      	str	r3, [r5, #44]	; 0x2c
 8002d66:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8002d68:	4033      	ands	r3, r6
 8002d6a:	9303      	str	r3, [sp, #12]
 8002d6c:	9b03      	ldr	r3, [sp, #12]
	__HAL_RCC_GPIOB_CLK_ENABLE()
 8002d6e:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8002d70:	4313      	orrs	r3, r2
 8002d72:	62eb      	str	r3, [r5, #44]	; 0x2c
 8002d74:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8002d76:	4013      	ands	r3, r2
 8002d78:	9304      	str	r3, [sp, #16]
	HAL_GPIO_WritePin(GPIOB, GPRS_RST_Pin | WISOL_WKP_Pin | WISOL_RST_Pin,
 8002d7a:	0032      	movs	r2, r6
	__HAL_RCC_GPIOB_CLK_ENABLE()
 8002d7c:	9b04      	ldr	r3, [sp, #16]
	HAL_GPIO_WritePin(GPIOB, GPRS_RST_Pin | WISOL_WKP_Pin | WISOL_RST_Pin,
 8002d7e:	f7fe fb07 	bl	8001390 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA,
 8002d82:	219f      	movs	r1, #159	; 0x9f
 8002d84:	20a0      	movs	r0, #160	; 0xa0
 8002d86:	2200      	movs	r2, #0
 8002d88:	0209      	lsls	r1, r1, #8
 8002d8a:	05c0      	lsls	r0, r0, #23
 8002d8c:	f7fe fb00 	bl	8001390 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPRS_PWR_ON_GPIO_Port, GPRS_PWR_ON_Pin, GPIO_PIN_RESET);
 8002d90:	2200      	movs	r2, #0
 8002d92:	2120      	movs	r1, #32
 8002d94:	488b      	ldr	r0, [pc, #556]	; (8002fc4 <main+0x2a8>)
 8002d96:	f7fe fafb 	bl	8001390 <HAL_GPIO_WritePin>
	GPIO_InitStruct.Pin = WISOL_LED_CPU_Pin;
 8002d9a:	2380      	movs	r3, #128	; 0x80
	HAL_GPIO_Init(WISOL_LED_CPU_GPIO_Port, &GPIO_InitStruct);
 8002d9c:	a905      	add	r1, sp, #20
	GPIO_InitStruct.Pin = WISOL_LED_CPU_Pin;
 8002d9e:	019b      	lsls	r3, r3, #6
	HAL_GPIO_Init(WISOL_LED_CPU_GPIO_Port, &GPIO_InitStruct);
 8002da0:	488a      	ldr	r0, [pc, #552]	; (8002fcc <main+0x2b0>)
	GPIO_InitStruct.Pin = WISOL_LED_CPU_Pin;
 8002da2:	9305      	str	r3, [sp, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002da4:	9406      	str	r4, [sp, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002da6:	9407      	str	r4, [sp, #28]
	HAL_GPIO_Init(WISOL_LED_CPU_GPIO_Port, &GPIO_InitStruct);
 8002da8:	f7fe f9bc 	bl	8001124 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_14 | GPIO_PIN_15;
 8002dac:	23c0      	movs	r3, #192	; 0xc0
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002dae:	a905      	add	r1, sp, #20
	GPIO_InitStruct.Pin = GPIO_PIN_14 | GPIO_PIN_15;
 8002db0:	021b      	lsls	r3, r3, #8
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002db2:	4886      	ldr	r0, [pc, #536]	; (8002fcc <main+0x2b0>)
	GPIO_InitStruct.Pin = GPIO_PIN_14 | GPIO_PIN_15;
 8002db4:	9305      	str	r3, [sp, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002db6:	9407      	str	r4, [sp, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002db8:	9706      	str	r7, [sp, #24]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002dba:	f7fe f9b3 	bl	8001124 <HAL_GPIO_Init>
	HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8002dbe:	a905      	add	r1, sp, #20
 8002dc0:	4883      	ldr	r0, [pc, #524]	; (8002fd0 <main+0x2b4>)
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dc2:	9407      	str	r4, [sp, #28]
	GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 8002dc4:	9705      	str	r7, [sp, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002dc6:	9706      	str	r7, [sp, #24]
	HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8002dc8:	f7fe f9ac 	bl	8001124 <HAL_GPIO_Init>
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002dcc:	20a0      	movs	r0, #160	; 0xa0
	GPIO_InitStruct.Pin = HC_SR04_TRG_Pin | HC_SR04_PULSE_Pin;
 8002dce:	23c0      	movs	r3, #192	; 0xc0
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002dd0:	a905      	add	r1, sp, #20
 8002dd2:	05c0      	lsls	r0, r0, #23
	GPIO_InitStruct.Pin = HC_SR04_TRG_Pin | HC_SR04_PULSE_Pin;
 8002dd4:	9305      	str	r3, [sp, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002dd6:	9406      	str	r4, [sp, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dd8:	9407      	str	r4, [sp, #28]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002dda:	f7fe f9a3 	bl	8001124 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = EXT_INT1_XL_Pin | EXT_INT_MAG_Pin | GPS_EXTI_Pin
 8002dde:	4b7d      	ldr	r3, [pc, #500]	; (8002fd4 <main+0x2b8>)
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002de0:	a905      	add	r1, sp, #20
	GPIO_InitStruct.Pin = EXT_INT1_XL_Pin | EXT_INT_MAG_Pin | GPS_EXTI_Pin
 8002de2:	9305      	str	r3, [sp, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002de4:	4b7c      	ldr	r3, [pc, #496]	; (8002fd8 <main+0x2bc>)
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002de6:	4877      	ldr	r0, [pc, #476]	; (8002fc4 <main+0x2a8>)
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002de8:	9306      	str	r3, [sp, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dea:	9407      	str	r4, [sp, #28]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002dec:	f7fe f99a 	bl	8001124 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPRS_RST_Pin;
 8002df0:	2304      	movs	r3, #4
	HAL_GPIO_Init(GPRS_RST_GPIO_Port, &GPIO_InitStruct);
 8002df2:	a905      	add	r1, sp, #20
	GPIO_InitStruct.Pin = GPRS_RST_Pin;
 8002df4:	9305      	str	r3, [sp, #20]
	HAL_GPIO_Init(GPRS_RST_GPIO_Port, &GPIO_InitStruct);
 8002df6:	4873      	ldr	r0, [pc, #460]	; (8002fc4 <main+0x2a8>)
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8002df8:	330d      	adds	r3, #13
 8002dfa:	9306      	str	r3, [sp, #24]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002dfc:	9607      	str	r6, [sp, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002dfe:	9408      	str	r4, [sp, #32]
	HAL_GPIO_Init(GPRS_RST_GPIO_Port, &GPIO_InitStruct);
 8002e00:	f7fe f990 	bl	8001124 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = WISOL_WKP_Pin | WISOL_RST_Pin | GPRS_PWR_ON_Pin;
 8002e04:	4b75      	ldr	r3, [pc, #468]	; (8002fdc <main+0x2c0>)
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e06:	a905      	add	r1, sp, #20
 8002e08:	486e      	ldr	r0, [pc, #440]	; (8002fc4 <main+0x2a8>)
	GPIO_InitStruct.Pin = WISOL_WKP_Pin | WISOL_RST_Pin | GPRS_PWR_ON_Pin;
 8002e0a:	9305      	str	r3, [sp, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002e0c:	9606      	str	r6, [sp, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e0e:	9407      	str	r4, [sp, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e10:	9408      	str	r4, [sp, #32]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e12:	f7fe f987 	bl	8001124 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_LED_Pin;
 8002e16:	2380      	movs	r3, #128	; 0x80
	HAL_GPIO_Init(GPIO_LED_GPIO_Port, &GPIO_InitStruct);
 8002e18:	20a0      	movs	r0, #160	; 0xa0
	GPIO_InitStruct.Pin = GPIO_LED_Pin;
 8002e1a:	005b      	lsls	r3, r3, #1
 8002e1c:	9305      	str	r3, [sp, #20]
	HAL_GPIO_Init(GPIO_LED_GPIO_Port, &GPIO_InitStruct);
 8002e1e:	a905      	add	r1, sp, #20
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002e20:	3bfe      	subs	r3, #254	; 0xfe
	HAL_GPIO_Init(GPIO_LED_GPIO_Port, &GPIO_InitStruct);
 8002e22:	05c0      	lsls	r0, r0, #23
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002e24:	9606      	str	r6, [sp, #24]
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002e26:	9307      	str	r3, [sp, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002e28:	9308      	str	r3, [sp, #32]
	HAL_GPIO_Init(GPIO_LED_GPIO_Port, &GPIO_InitStruct);
 8002e2a:	f7fe f97b 	bl	8001124 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = EN_US_Pin | EN_GPRS_Pin | EN_GPS_Pin | EN_BLE_Pin
 8002e2e:	239e      	movs	r3, #158	; 0x9e
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e30:	20a0      	movs	r0, #160	; 0xa0
	GPIO_InitStruct.Pin = EN_US_Pin | EN_GPRS_Pin | EN_GPS_Pin | EN_BLE_Pin
 8002e32:	021b      	lsls	r3, r3, #8
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e34:	a905      	add	r1, sp, #20
 8002e36:	05c0      	lsls	r0, r0, #23
	GPIO_InitStruct.Pin = EN_US_Pin | EN_GPRS_Pin | EN_GPS_Pin | EN_BLE_Pin
 8002e38:	9305      	str	r3, [sp, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002e3a:	9606      	str	r6, [sp, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e3c:	9407      	str	r4, [sp, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e3e:	9408      	str	r4, [sp, #32]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e40:	f7fe f970 	bl	8001124 <HAL_GPIO_Init>
	__HAL_RCC_DMA1_CLK_ENABLE()
 8002e44:	6b2b      	ldr	r3, [r5, #48]	; 0x30
	HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002e46:	0022      	movs	r2, r4
	__HAL_RCC_DMA1_CLK_ENABLE()
 8002e48:	4333      	orrs	r3, r6
 8002e4a:	632b      	str	r3, [r5, #48]	; 0x30
 8002e4c:	6b2b      	ldr	r3, [r5, #48]	; 0x30
	HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002e4e:	0021      	movs	r1, r4
	__HAL_RCC_DMA1_CLK_ENABLE()
 8002e50:	4033      	ands	r3, r6
 8002e52:	9300      	str	r3, [sp, #0]
	HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002e54:	2009      	movs	r0, #9
	__HAL_RCC_DMA1_CLK_ENABLE()
 8002e56:	9b00      	ldr	r3, [sp, #0]
	HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002e58:	f7fd ff7a 	bl	8000d50 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002e5c:	2009      	movs	r0, #9
 8002e5e:	f7fd ffb1 	bl	8000dc4 <HAL_NVIC_EnableIRQ>
	ADC_ChannelConfTypeDef sConfig = { 0 };
 8002e62:	2208      	movs	r2, #8
 8002e64:	0021      	movs	r1, r4
 8002e66:	a805      	add	r0, sp, #20
 8002e68:	f000 faf6 	bl	8003458 <memset>
	hadc.Instance = ADC1;
 8002e6c:	4d5c      	ldr	r5, [pc, #368]	; (8002fe0 <main+0x2c4>)
 8002e6e:	4b5d      	ldr	r3, [pc, #372]	; (8002fe4 <main+0x2c8>)
	if (HAL_ADC_Init(&hadc) != HAL_OK) {
 8002e70:	0028      	movs	r0, r5
	hadc.Instance = ADC1;
 8002e72:	602b      	str	r3, [r5, #0]
	hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 8002e74:	23c0      	movs	r3, #192	; 0xc0
 8002e76:	061b      	lsls	r3, r3, #24
 8002e78:	606b      	str	r3, [r5, #4]
	hadc.Init.ContinuousConvMode = DISABLE;
 8002e7a:	19ab      	adds	r3, r5, r6
 8002e7c:	77dc      	strb	r4, [r3, #31]
	hadc.Init.DiscontinuousConvMode = DISABLE;
 8002e7e:	1cab      	adds	r3, r5, #2
 8002e80:	77dc      	strb	r4, [r3, #31]
	hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002e82:	23c2      	movs	r3, #194	; 0xc2
 8002e84:	33ff      	adds	r3, #255	; 0xff
 8002e86:	626b      	str	r3, [r5, #36]	; 0x24
	hadc.Init.DMAContinuousRequests = DISABLE;
 8002e88:	002b      	movs	r3, r5
 8002e8a:	332c      	adds	r3, #44	; 0x2c
 8002e8c:	701c      	strb	r4, [r3, #0]
	hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002e8e:	2304      	movs	r3, #4
	hadc.Init.OversamplingMode = DISABLE;
 8002e90:	63ec      	str	r4, [r5, #60]	; 0x3c
	hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8002e92:	60ac      	str	r4, [r5, #8]
	hadc.Init.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8002e94:	63ac      	str	r4, [r5, #56]	; 0x38
	hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8002e96:	612e      	str	r6, [r5, #16]
	hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002e98:	60ec      	str	r4, [r5, #12]
	hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002e9a:	62ac      	str	r4, [r5, #40]	; 0x28
	hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002e9c:	616b      	str	r3, [r5, #20]
	hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8002e9e:	632c      	str	r4, [r5, #48]	; 0x30
	hadc.Init.LowPowerAutoWait = DISABLE;
 8002ea0:	61ac      	str	r4, [r5, #24]
	hadc.Init.LowPowerFrequencyMode = DISABLE;
 8002ea2:	636c      	str	r4, [r5, #52]	; 0x34
	hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8002ea4:	61ec      	str	r4, [r5, #28]
	if (HAL_ADC_Init(&hadc) != HAL_OK) {
 8002ea6:	f7fd fb79 	bl	800059c <HAL_ADC_Init>
	sConfig.Channel = ADC_CHANNEL_4;
 8002eaa:	4b4f      	ldr	r3, [pc, #316]	; (8002fe8 <main+0x2cc>)
	if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK) {
 8002eac:	a905      	add	r1, sp, #20
	sConfig.Channel = ADC_CHANNEL_4;
 8002eae:	9305      	str	r3, [sp, #20]
	sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8002eb0:	2380      	movs	r3, #128	; 0x80
	if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK) {
 8002eb2:	0028      	movs	r0, r5
	sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8002eb4:	015b      	lsls	r3, r3, #5
 8002eb6:	9306      	str	r3, [sp, #24]
	if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK) {
 8002eb8:	f7fd fe7e 	bl	8000bb8 <HAL_ADC_ConfigChannel>
	sConfig.Channel = ADC_CHANNEL_5;
 8002ebc:	4b4b      	ldr	r3, [pc, #300]	; (8002fec <main+0x2d0>)
	if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK) {
 8002ebe:	a905      	add	r1, sp, #20
 8002ec0:	0028      	movs	r0, r5
	sConfig.Channel = ADC_CHANNEL_5;
 8002ec2:	9305      	str	r3, [sp, #20]
	if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK) {
 8002ec4:	f7fd fe78 	bl	8000bb8 <HAL_ADC_ConfigChannel>
	sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8002ec8:	4b49      	ldr	r3, [pc, #292]	; (8002ff0 <main+0x2d4>)
	if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK) {
 8002eca:	a905      	add	r1, sp, #20
 8002ecc:	0028      	movs	r0, r5
	sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8002ece:	9305      	str	r3, [sp, #20]
	if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK) {
 8002ed0:	f7fd fe72 	bl	8000bb8 <HAL_ADC_ConfigChannel>
	HAL_ADC_Start_DMA(&hadc, value, 3);
 8002ed4:	003a      	movs	r2, r7
 8002ed6:	4947      	ldr	r1, [pc, #284]	; (8002ff4 <main+0x2d8>)
 8002ed8:	0028      	movs	r0, r5
 8002eda:	f7fd fd2f 	bl	800093c <HAL_ADC_Start_DMA>
	hi2c1.Instance = I2C1;
 8002ede:	4d46      	ldr	r5, [pc, #280]	; (8002ff8 <main+0x2dc>)
 8002ee0:	4b46      	ldr	r3, [pc, #280]	; (8002ffc <main+0x2e0>)
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 8002ee2:	0028      	movs	r0, r5
	hi2c1.Instance = I2C1;
 8002ee4:	602b      	str	r3, [r5, #0]
	hi2c1.Init.Timing = 0x00000708;
 8002ee6:	23e1      	movs	r3, #225	; 0xe1
 8002ee8:	00db      	lsls	r3, r3, #3
 8002eea:	606b      	str	r3, [r5, #4]
	hi2c1.Init.OwnAddress1 = 0;
 8002eec:	60ac      	str	r4, [r5, #8]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002eee:	60ee      	str	r6, [r5, #12]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002ef0:	612c      	str	r4, [r5, #16]
	hi2c1.Init.OwnAddress2 = 0;
 8002ef2:	616c      	str	r4, [r5, #20]
	hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002ef4:	61ac      	str	r4, [r5, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002ef6:	61ec      	str	r4, [r5, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002ef8:	622c      	str	r4, [r5, #32]
	hlpuart1.Init.BaudRate = 9600;
 8002efa:	2696      	movs	r6, #150	; 0x96
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 8002efc:	f7fe fac2 	bl	8001484 <HAL_I2C_Init>
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE)
 8002f00:	0021      	movs	r1, r4
 8002f02:	0028      	movs	r0, r5
 8002f04:	f7fe fb6e 	bl	80015e4 <HAL_I2CEx_ConfigAnalogFilter>
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK) {
 8002f08:	0028      	movs	r0, r5
	hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8002f0a:	250c      	movs	r5, #12
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK) {
 8002f0c:	0021      	movs	r1, r4
 8002f0e:	f7fe fbaf 	bl	8001670 <HAL_I2CEx_ConfigDigitalFilter>
	hlpuart1.Instance = LPUART1;
 8002f12:	483b      	ldr	r0, [pc, #236]	; (8003000 <main+0x2e4>)
 8002f14:	4b3b      	ldr	r3, [pc, #236]	; (8003004 <main+0x2e8>)
	hlpuart1.Init.BaudRate = 9600;
 8002f16:	01b6      	lsls	r6, r6, #6
	hlpuart1.Instance = LPUART1;
 8002f18:	6003      	str	r3, [r0, #0]
	hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002f1a:	6084      	str	r4, [r0, #8]
	hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8002f1c:	60c4      	str	r4, [r0, #12]
	hlpuart1.Init.Parity = UART_PARITY_NONE;
 8002f1e:	6104      	str	r4, [r0, #16]
	hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002f20:	6184      	str	r4, [r0, #24]
	hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002f22:	6204      	str	r4, [r0, #32]
	hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002f24:	6244      	str	r4, [r0, #36]	; 0x24
	hlpuart1.Init.BaudRate = 9600;
 8002f26:	6046      	str	r6, [r0, #4]
	hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8002f28:	6145      	str	r5, [r0, #20]
	if (HAL_UART_Init(&hlpuart1) != HAL_OK) {
 8002f2a:	f7ff fe0f 	bl	8002b4c <HAL_UART_Init>
	huart1.Instance = USART1;
 8002f2e:	4836      	ldr	r0, [pc, #216]	; (8003008 <main+0x2ec>)
 8002f30:	4b36      	ldr	r3, [pc, #216]	; (800300c <main+0x2f0>)
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002f32:	6084      	str	r4, [r0, #8]
	huart1.Instance = USART1;
 8002f34:	6003      	str	r3, [r0, #0]
	huart1.Init.StopBits = UART_STOPBITS_1;
 8002f36:	60c4      	str	r4, [r0, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 8002f38:	6104      	str	r4, [r0, #16]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002f3a:	6184      	str	r4, [r0, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002f3c:	61c4      	str	r4, [r0, #28]
	huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002f3e:	6204      	str	r4, [r0, #32]
	huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002f40:	6244      	str	r4, [r0, #36]	; 0x24
	huart1.Init.BaudRate = 9600;
 8002f42:	6046      	str	r6, [r0, #4]
	huart1.Init.Mode = UART_MODE_TX_RX;
 8002f44:	6145      	str	r5, [r0, #20]
	if (HAL_UART_Init(&huart1) != HAL_OK) {
 8002f46:	f7ff fe01 	bl	8002b4c <HAL_UART_Init>
	huart2.Instance = USART2;
 8002f4a:	4831      	ldr	r0, [pc, #196]	; (8003010 <main+0x2f4>)
 8002f4c:	4b31      	ldr	r3, [pc, #196]	; (8003014 <main+0x2f8>)
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002f4e:	6084      	str	r4, [r0, #8]
	huart2.Instance = USART2;
 8002f50:	6003      	str	r3, [r0, #0]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8002f52:	60c4      	str	r4, [r0, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8002f54:	6104      	str	r4, [r0, #16]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002f56:	6184      	str	r4, [r0, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002f58:	61c4      	str	r4, [r0, #28]
	huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002f5a:	6204      	str	r4, [r0, #32]
	huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002f5c:	6244      	str	r4, [r0, #36]	; 0x24
	huart2.Init.BaudRate = 9600;
 8002f5e:	6046      	str	r6, [r0, #4]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8002f60:	6145      	str	r5, [r0, #20]
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 8002f62:	f7ff fdf3 	bl	8002b4c <HAL_UART_Init>
	huart4.Instance = USART4;
 8002f66:	482c      	ldr	r0, [pc, #176]	; (8003018 <main+0x2fc>)
 8002f68:	4b2c      	ldr	r3, [pc, #176]	; (800301c <main+0x300>)
	huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8002f6a:	6084      	str	r4, [r0, #8]
	huart4.Instance = USART4;
 8002f6c:	6003      	str	r3, [r0, #0]
	huart4.Init.StopBits = UART_STOPBITS_1;
 8002f6e:	60c4      	str	r4, [r0, #12]
	huart4.Init.Parity = UART_PARITY_NONE;
 8002f70:	6104      	str	r4, [r0, #16]
	huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002f72:	6184      	str	r4, [r0, #24]
	huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8002f74:	61c4      	str	r4, [r0, #28]
	huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002f76:	6204      	str	r4, [r0, #32]
	huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002f78:	6244      	str	r4, [r0, #36]	; 0x24
	huart4.Init.BaudRate = 9600;
 8002f7a:	6046      	str	r6, [r0, #4]
	huart4.Init.Mode = UART_MODE_TX_RX;
 8002f7c:	6145      	str	r5, [r0, #20]
	if (HAL_UART_Init(&huart4) != HAL_OK) {
 8002f7e:	f7ff fde5 	bl	8002b4c <HAL_UART_Init>
	huart5.Instance = USART5;
 8002f82:	4827      	ldr	r0, [pc, #156]	; (8003020 <main+0x304>)
 8002f84:	4b27      	ldr	r3, [pc, #156]	; (8003024 <main+0x308>)
	huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8002f86:	6084      	str	r4, [r0, #8]
	huart5.Instance = USART5;
 8002f88:	6003      	str	r3, [r0, #0]
	huart5.Init.StopBits = UART_STOPBITS_1;
 8002f8a:	60c4      	str	r4, [r0, #12]
	huart5.Init.Parity = UART_PARITY_NONE;
 8002f8c:	6104      	str	r4, [r0, #16]
	huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002f8e:	6184      	str	r4, [r0, #24]
	huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8002f90:	61c4      	str	r4, [r0, #28]
	huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002f92:	6204      	str	r4, [r0, #32]
	huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002f94:	6244      	str	r4, [r0, #36]	; 0x24
	huart5.Init.BaudRate = 9600;
 8002f96:	6046      	str	r6, [r0, #4]
	huart5.Init.Mode = UART_MODE_TX_RX;
 8002f98:	6145      	str	r5, [r0, #20]
	if (HAL_UART_Init(&huart5) != HAL_OK) {
 8002f9a:	f7ff fdd7 	bl	8002b4c <HAL_UART_Init>
	blink(5);
 8002f9e:	2005      	movs	r0, #5
 8002fa0:	f7ff fe7c 	bl	8002c9c <blink>
	fn_fprint("START PROGRAM\r\n");
 8002fa4:	4820      	ldr	r0, [pc, #128]	; (8003028 <main+0x30c>)
 8002fa6:	f7ff fe95 	bl	8002cd4 <fn_fprint>
		LED_CHANGE
 8002faa:	3401      	adds	r4, #1
 8002fac:	34ff      	adds	r4, #255	; 0xff
 8002fae:	20a0      	movs	r0, #160	; 0xa0
 8002fb0:	0021      	movs	r1, r4
 8002fb2:	05c0      	lsls	r0, r0, #23
 8002fb4:	f7fe fa2e 	bl	8001414 <HAL_GPIO_TogglePin>
		HAL_Delay(10000);
 8002fb8:	481c      	ldr	r0, [pc, #112]	; (800302c <main+0x310>)
 8002fba:	f7fd fa91 	bl	80004e0 <HAL_Delay>
 8002fbe:	e7f6      	b.n	8002fae <main+0x292>
 8002fc0:	40021000 	.word	0x40021000
 8002fc4:	50000400 	.word	0x50000400
 8002fc8:	0000c004 	.word	0x0000c004
 8002fcc:	50000800 	.word	0x50000800
 8002fd0:	50001c00 	.word	0x50001c00
 8002fd4:	00003003 	.word	0x00003003
 8002fd8:	10110000 	.word	0x10110000
 8002fdc:	0000c020 	.word	0x0000c020
 8002fe0:	200007f8 	.word	0x200007f8
 8002fe4:	40012400 	.word	0x40012400
 8002fe8:	10000010 	.word	0x10000010
 8002fec:	14000020 	.word	0x14000020
 8002ff0:	48040000 	.word	0x48040000
 8002ff4:	20000168 	.word	0x20000168
 8002ff8:	20000664 	.word	0x20000664
 8002ffc:	40005400 	.word	0x40005400
 8003000:	20000178 	.word	0x20000178
 8003004:	40004800 	.word	0x40004800
 8003008:	200000b0 	.word	0x200000b0
 800300c:	40013800 	.word	0x40013800
 8003010:	20000730 	.word	0x20000730
 8003014:	40004400 	.word	0x40004400
 8003018:	200006b0 	.word	0x200006b0
 800301c:	40004c00 	.word	0x40004c00
 8003020:	200003ec 	.word	0x200003ec
 8003024:	40005000 	.word	0x40005000
 8003028:	080036a4 	.word	0x080036a4
 800302c:	00002710 	.word	0x00002710

08003030 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
	UartReady = SET;
 8003030:	2201      	movs	r2, #1
 8003032:	4b01      	ldr	r3, [pc, #4]	; (8003038 <HAL_UART_TxCpltCallback+0x8>)
 8003034:	701a      	strb	r2, [r3, #0]
}
 8003036:	4770      	bx	lr
 8003038:	20000060 	.word	0x20000060

0800303c <Error_Handler>:
void Error_Handler(void) {
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 800303c:	4770      	bx	lr

0800303e <assert_failed>:
void assert_failed(uint8_t *file, uint32_t line) {
	/* USER CODE BEGIN 6 */
	/* User can add his own implementation to report the file name and line number,
	 tex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
	/* USER CODE END 6 */
}
 800303e:	4770      	bx	lr

08003040 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003040:	2201      	movs	r2, #1
 8003042:	4b05      	ldr	r3, [pc, #20]	; (8003058 <HAL_MspInit+0x18>)
 8003044:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003046:	430a      	orrs	r2, r1
 8003048:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 800304a:	2280      	movs	r2, #128	; 0x80
 800304c:	6b99      	ldr	r1, [r3, #56]	; 0x38
 800304e:	0552      	lsls	r2, r2, #21
 8003050:	430a      	orrs	r2, r1
 8003052:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003054:	4770      	bx	lr
 8003056:	46c0      	nop			; (mov r8, r8)
 8003058:	40021000 	.word	0x40021000

0800305c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800305c:	b530      	push	{r4, r5, lr}
 800305e:	0005      	movs	r5, r0
 8003060:	b087      	sub	sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003062:	2214      	movs	r2, #20
 8003064:	2100      	movs	r1, #0
 8003066:	a801      	add	r0, sp, #4
 8003068:	f000 f9f6 	bl	8003458 <memset>
  if(hadc->Instance==ADC1)
 800306c:	4b1f      	ldr	r3, [pc, #124]	; (80030ec <HAL_ADC_MspInit+0x90>)
 800306e:	682a      	ldr	r2, [r5, #0]
 8003070:	429a      	cmp	r2, r3
 8003072:	d138      	bne.n	80030e6 <HAL_ADC_MspInit+0x8a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003074:	2280      	movs	r2, #128	; 0x80
 8003076:	4b1e      	ldr	r3, [pc, #120]	; (80030f0 <HAL_ADC_MspInit+0x94>)
 8003078:	0092      	lsls	r2, r2, #2
 800307a:	6b59      	ldr	r1, [r3, #52]	; 0x34
    PA5     ------> ADC_IN5 
    */
    GPIO_InitStruct.Pin = V_BAT_FB_Pin|US_AN_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800307c:	20a0      	movs	r0, #160	; 0xa0
    __HAL_RCC_ADC1_CLK_ENABLE();
 800307e:	430a      	orrs	r2, r1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003080:	2101      	movs	r1, #1
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003082:	635a      	str	r2, [r3, #52]	; 0x34
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003084:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003086:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003088:	430a      	orrs	r2, r1
 800308a:	62da      	str	r2, [r3, #44]	; 0x2c
 800308c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800308e:	400b      	ands	r3, r1
 8003090:	9300      	str	r3, [sp, #0]
 8003092:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = V_BAT_FB_Pin|US_AN_Pin;
 8003094:	2330      	movs	r3, #48	; 0x30
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003096:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Pin = V_BAT_FB_Pin|US_AN_Pin;
 8003098:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800309a:	3b2d      	subs	r3, #45	; 0x2d
 800309c:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800309e:	f7fe f841 	bl	8001124 <HAL_GPIO_Init>
    /* ADC Init */
    hdma_adc.Instance = DMA1_Channel1;
    hdma_adc.Init.Request = DMA_REQUEST_0;
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 80030a2:	2280      	movs	r2, #128	; 0x80
    hdma_adc.Instance = DMA1_Channel1;
 80030a4:	4c13      	ldr	r4, [pc, #76]	; (80030f4 <HAL_ADC_MspInit+0x98>)
 80030a6:	4b14      	ldr	r3, [pc, #80]	; (80030f8 <HAL_ADC_MspInit+0x9c>)
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 80030a8:	6122      	str	r2, [r4, #16]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80030aa:	1892      	adds	r2, r2, r2
 80030ac:	6162      	str	r2, [r4, #20]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80030ae:	2280      	movs	r2, #128	; 0x80
 80030b0:	0112      	lsls	r2, r2, #4
    hdma_adc.Instance = DMA1_Channel1;
 80030b2:	6023      	str	r3, [r4, #0]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80030b4:	61a2      	str	r2, [r4, #24]
    hdma_adc.Init.Request = DMA_REQUEST_0;
 80030b6:	2300      	movs	r3, #0
    hdma_adc.Init.Mode = DMA_CIRCULAR;
 80030b8:	2220      	movs	r2, #32
    hdma_adc.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 80030ba:	0020      	movs	r0, r4
    hdma_adc.Init.Request = DMA_REQUEST_0;
 80030bc:	6063      	str	r3, [r4, #4]
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80030be:	60a3      	str	r3, [r4, #8]
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 80030c0:	60e3      	str	r3, [r4, #12]
    hdma_adc.Init.Mode = DMA_CIRCULAR;
 80030c2:	61e2      	str	r2, [r4, #28]
    hdma_adc.Init.Priority = DMA_PRIORITY_LOW;
 80030c4:	6223      	str	r3, [r4, #32]
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 80030c6:	f7fd fea9 	bl	8000e1c <HAL_DMA_Init>
 80030ca:	2800      	cmp	r0, #0
 80030cc:	d001      	beq.n	80030d2 <HAL_ADC_MspInit+0x76>
    {
      Error_Handler();
 80030ce:	f7ff ffb5 	bl	800303c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc);

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_COMP_IRQn, 0, 0);
 80030d2:	2200      	movs	r2, #0
 80030d4:	200c      	movs	r0, #12
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc);
 80030d6:	64ec      	str	r4, [r5, #76]	; 0x4c
    HAL_NVIC_SetPriority(ADC1_COMP_IRQn, 0, 0);
 80030d8:	0011      	movs	r1, r2
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc);
 80030da:	62a5      	str	r5, [r4, #40]	; 0x28
    HAL_NVIC_SetPriority(ADC1_COMP_IRQn, 0, 0);
 80030dc:	f7fd fe38 	bl	8000d50 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_COMP_IRQn);
 80030e0:	200c      	movs	r0, #12
 80030e2:	f7fd fe6f 	bl	8000dc4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80030e6:	b007      	add	sp, #28
 80030e8:	bd30      	pop	{r4, r5, pc}
 80030ea:	46c0      	nop			; (mov r8, r8)
 80030ec:	40012400 	.word	0x40012400
 80030f0:	40021000 	.word	0x40021000
 80030f4:	200007b0 	.word	0x200007b0
 80030f8:	40020008 	.word	0x40020008

080030fc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80030fc:	b510      	push	{r4, lr}
 80030fe:	0004      	movs	r4, r0
 8003100:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003102:	2214      	movs	r2, #20
 8003104:	2100      	movs	r1, #0
 8003106:	a801      	add	r0, sp, #4
 8003108:	f000 f9a6 	bl	8003458 <memset>
  if(hi2c->Instance==I2C1)
 800310c:	4b11      	ldr	r3, [pc, #68]	; (8003154 <HAL_I2C_MspInit+0x58>)
 800310e:	6822      	ldr	r2, [r4, #0]
 8003110:	429a      	cmp	r2, r3
 8003112:	d11c      	bne.n	800314e <HAL_I2C_MspInit+0x52>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003114:	2102      	movs	r1, #2
 8003116:	4c10      	ldr	r4, [pc, #64]	; (8003158 <HAL_I2C_MspInit+0x5c>)
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003118:	4810      	ldr	r0, [pc, #64]	; (800315c <HAL_I2C_MspInit+0x60>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800311a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800311c:	430a      	orrs	r2, r1
 800311e:	62e2      	str	r2, [r4, #44]	; 0x2c
 8003120:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8003122:	400b      	ands	r3, r1
 8003124:	9300      	str	r3, [sp, #0]
 8003126:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003128:	23c0      	movs	r3, #192	; 0xc0
 800312a:	009b      	lsls	r3, r3, #2
 800312c:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800312e:	2312      	movs	r3, #18
 8003130:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003132:	3b11      	subs	r3, #17
 8003134:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003136:	185b      	adds	r3, r3, r1
 8003138:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800313a:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800313c:	3301      	adds	r3, #1
 800313e:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003140:	f7fd fff0 	bl	8001124 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003144:	2380      	movs	r3, #128	; 0x80
 8003146:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8003148:	039b      	lsls	r3, r3, #14
 800314a:	4313      	orrs	r3, r2
 800314c:	63a3      	str	r3, [r4, #56]	; 0x38
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800314e:	b006      	add	sp, #24
 8003150:	bd10      	pop	{r4, pc}
 8003152:	46c0      	nop			; (mov r8, r8)
 8003154:	40005400 	.word	0x40005400
 8003158:	40021000 	.word	0x40021000
 800315c:	50000400 	.word	0x50000400

08003160 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003160:	b510      	push	{r4, lr}
 8003162:	0004      	movs	r4, r0
 8003164:	b08a      	sub	sp, #40	; 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003166:	2214      	movs	r2, #20
 8003168:	2100      	movs	r1, #0
 800316a:	a805      	add	r0, sp, #20
 800316c:	f000 f974 	bl	8003458 <memset>
  if(huart->Instance==LPUART1)
 8003170:	6823      	ldr	r3, [r4, #0]
 8003172:	4a56      	ldr	r2, [pc, #344]	; (80032cc <HAL_UART_MspInit+0x16c>)
 8003174:	4293      	cmp	r3, r2
 8003176:	d123      	bne.n	80031c0 <HAL_UART_MspInit+0x60>
  {
  /* USER CODE BEGIN LPUART1_MspInit 0 */

  /* USER CODE END LPUART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8003178:	2280      	movs	r2, #128	; 0x80
 800317a:	4b55      	ldr	r3, [pc, #340]	; (80032d0 <HAL_UART_MspInit+0x170>)
 800317c:	02d2      	lsls	r2, r2, #11
 800317e:	6b99      	ldr	r1, [r3, #56]	; 0x38
    GPIO_InitStruct.Pin = PC_DEBUG_RX_Pin|GPS_TX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_LPUART1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003180:	4854      	ldr	r0, [pc, #336]	; (80032d4 <HAL_UART_MspInit+0x174>)
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8003182:	430a      	orrs	r2, r1
 8003184:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003186:	2202      	movs	r2, #2
 8003188:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800318a:	4311      	orrs	r1, r2
 800318c:	62d9      	str	r1, [r3, #44]	; 0x2c
 800318e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003190:	a905      	add	r1, sp, #20
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003192:	4013      	ands	r3, r2
 8003194:	9300      	str	r3, [sp, #0]
 8003196:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = PC_DEBUG_RX_Pin|GPS_TX_Pin;
 8003198:	23c0      	movs	r3, #192	; 0xc0
 800319a:	011b      	lsls	r3, r3, #4
 800319c:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800319e:	2303      	movs	r3, #3
 80031a0:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_LPUART1;
 80031a2:	3301      	adds	r3, #1
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80031a4:	9206      	str	r2, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_LPUART1;
 80031a6:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80031a8:	f7fd ffbc 	bl	8001124 <HAL_GPIO_Init>

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(RNG_LPUART1_IRQn, 0, 0);
 80031ac:	2200      	movs	r2, #0
 80031ae:	201d      	movs	r0, #29
 80031b0:	0011      	movs	r1, r2
 80031b2:	f7fd fdcd 	bl	8000d50 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RNG_LPUART1_IRQn);
 80031b6:	201d      	movs	r0, #29
    GPIO_InitStruct.Alternate = GPIO_AF6_USART5;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);

    /* USART5 interrupt Init */
    HAL_NVIC_SetPriority(USART4_5_IRQn, 0, 0);
    HAL_NVIC_EnableIRQ(USART4_5_IRQn);
 80031b8:	f7fd fe04 	bl	8000dc4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART5_MspInit 1 */

  /* USER CODE END USART5_MspInit 1 */
  }

}
 80031bc:	b00a      	add	sp, #40	; 0x28
 80031be:	bd10      	pop	{r4, pc}
  else if(huart->Instance==USART1)
 80031c0:	4a45      	ldr	r2, [pc, #276]	; (80032d8 <HAL_UART_MspInit+0x178>)
 80031c2:	4293      	cmp	r3, r2
 80031c4:	d11d      	bne.n	8003202 <HAL_UART_MspInit+0xa2>
    __HAL_RCC_USART1_CLK_ENABLE();
 80031c6:	2280      	movs	r2, #128	; 0x80
 80031c8:	4b41      	ldr	r3, [pc, #260]	; (80032d0 <HAL_UART_MspInit+0x170>)
 80031ca:	01d2      	lsls	r2, r2, #7
 80031cc:	6b59      	ldr	r1, [r3, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80031ce:	4841      	ldr	r0, [pc, #260]	; (80032d4 <HAL_UART_MspInit+0x174>)
    __HAL_RCC_USART1_CLK_ENABLE();
 80031d0:	430a      	orrs	r2, r1
 80031d2:	635a      	str	r2, [r3, #52]	; 0x34
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80031d4:	2202      	movs	r2, #2
 80031d6:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80031d8:	4311      	orrs	r1, r2
 80031da:	62d9      	str	r1, [r3, #44]	; 0x2c
 80031dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80031de:	a905      	add	r1, sp, #20
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80031e0:	4013      	ands	r3, r2
 80031e2:	9301      	str	r3, [sp, #4]
 80031e4:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = SFOX_RX_Pin|SFOX_TX_Pin;
 80031e6:	23c0      	movs	r3, #192	; 0xc0
 80031e8:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80031ea:	3bbd      	subs	r3, #189	; 0xbd
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80031ec:	9206      	str	r2, [sp, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80031ee:	9308      	str	r3, [sp, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80031f0:	f7fd ff98 	bl	8001124 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80031f4:	2200      	movs	r2, #0
 80031f6:	201b      	movs	r0, #27
 80031f8:	0011      	movs	r1, r2
 80031fa:	f7fd fda9 	bl	8000d50 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80031fe:	201b      	movs	r0, #27
 8003200:	e7da      	b.n	80031b8 <HAL_UART_MspInit+0x58>
  else if(huart->Instance==USART2)
 8003202:	4a36      	ldr	r2, [pc, #216]	; (80032dc <HAL_UART_MspInit+0x17c>)
 8003204:	4293      	cmp	r3, r2
 8003206:	d121      	bne.n	800324c <HAL_UART_MspInit+0xec>
    __HAL_RCC_USART2_CLK_ENABLE();
 8003208:	2280      	movs	r2, #128	; 0x80
 800320a:	4b31      	ldr	r3, [pc, #196]	; (80032d0 <HAL_UART_MspInit+0x170>)
 800320c:	0292      	lsls	r2, r2, #10
 800320e:	6b99      	ldr	r1, [r3, #56]	; 0x38
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003210:	20a0      	movs	r0, #160	; 0xa0
    __HAL_RCC_USART2_CLK_ENABLE();
 8003212:	430a      	orrs	r2, r1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003214:	2101      	movs	r1, #1
    __HAL_RCC_USART2_CLK_ENABLE();
 8003216:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003218:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800321a:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800321c:	430a      	orrs	r2, r1
 800321e:	62da      	str	r2, [r3, #44]	; 0x2c
 8003220:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003222:	400b      	ands	r3, r1
 8003224:	9302      	str	r3, [sp, #8]
 8003226:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = US_RX_Pin|US_TX_Pin;
 8003228:	230c      	movs	r3, #12
 800322a:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800322c:	3b0a      	subs	r3, #10
 800322e:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003230:	185b      	adds	r3, r3, r1
 8003232:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 8003234:	185b      	adds	r3, r3, r1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003236:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 8003238:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800323a:	f7fd ff73 	bl	8001124 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800323e:	2200      	movs	r2, #0
 8003240:	201c      	movs	r0, #28
 8003242:	0011      	movs	r1, r2
 8003244:	f7fd fd84 	bl	8000d50 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003248:	201c      	movs	r0, #28
 800324a:	e7b5      	b.n	80031b8 <HAL_UART_MspInit+0x58>
  else if(huart->Instance==USART4)
 800324c:	4a24      	ldr	r2, [pc, #144]	; (80032e0 <HAL_UART_MspInit+0x180>)
 800324e:	4293      	cmp	r3, r2
 8003250:	d120      	bne.n	8003294 <HAL_UART_MspInit+0x134>
    __HAL_RCC_USART4_CLK_ENABLE();
 8003252:	2280      	movs	r2, #128	; 0x80
 8003254:	4b1e      	ldr	r3, [pc, #120]	; (80032d0 <HAL_UART_MspInit+0x170>)
 8003256:	0312      	lsls	r2, r2, #12
 8003258:	6b99      	ldr	r1, [r3, #56]	; 0x38
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800325a:	20a0      	movs	r0, #160	; 0xa0
    __HAL_RCC_USART4_CLK_ENABLE();
 800325c:	430a      	orrs	r2, r1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800325e:	2101      	movs	r1, #1
    __HAL_RCC_USART4_CLK_ENABLE();
 8003260:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003262:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003264:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003266:	430a      	orrs	r2, r1
 8003268:	62da      	str	r2, [r3, #44]	; 0x2c
 800326a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800326c:	2202      	movs	r2, #2
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800326e:	400b      	ands	r3, r1
 8003270:	9303      	str	r3, [sp, #12]
 8003272:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = BLE_RX_Pin|BLE_TX_Pin;
 8003274:	2303      	movs	r3, #3
 8003276:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003278:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_USART4;
 800327a:	18db      	adds	r3, r3, r3
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800327c:	9206      	str	r2, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_USART4;
 800327e:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003280:	a905      	add	r1, sp, #20
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003282:	f7fd ff4f 	bl	8001124 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART4_5_IRQn, 0, 0);
 8003286:	2200      	movs	r2, #0
 8003288:	200e      	movs	r0, #14
 800328a:	0011      	movs	r1, r2
 800328c:	f7fd fd60 	bl	8000d50 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART4_5_IRQn);
 8003290:	200e      	movs	r0, #14
 8003292:	e791      	b.n	80031b8 <HAL_UART_MspInit+0x58>
  else if(huart->Instance==USART5)
 8003294:	4a13      	ldr	r2, [pc, #76]	; (80032e4 <HAL_UART_MspInit+0x184>)
 8003296:	4293      	cmp	r3, r2
 8003298:	d000      	beq.n	800329c <HAL_UART_MspInit+0x13c>
 800329a:	e78f      	b.n	80031bc <HAL_UART_MspInit+0x5c>
    __HAL_RCC_USART5_CLK_ENABLE();
 800329c:	2280      	movs	r2, #128	; 0x80
 800329e:	4b0c      	ldr	r3, [pc, #48]	; (80032d0 <HAL_UART_MspInit+0x170>)
 80032a0:	0352      	lsls	r2, r2, #13
 80032a2:	6b99      	ldr	r1, [r3, #56]	; 0x38
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80032a4:	480b      	ldr	r0, [pc, #44]	; (80032d4 <HAL_UART_MspInit+0x174>)
    __HAL_RCC_USART5_CLK_ENABLE();
 80032a6:	430a      	orrs	r2, r1
 80032a8:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80032aa:	2202      	movs	r2, #2
 80032ac:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80032ae:	4311      	orrs	r1, r2
 80032b0:	62d9      	str	r1, [r3, #44]	; 0x2c
 80032b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80032b4:	a905      	add	r1, sp, #20
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80032b6:	4013      	ands	r3, r2
 80032b8:	9304      	str	r3, [sp, #16]
 80032ba:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = GPRS_RX_Pin|GPRS_TX_Pin;
 80032bc:	2318      	movs	r3, #24
 80032be:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80032c0:	3b15      	subs	r3, #21
 80032c2:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_USART5;
 80032c4:	3303      	adds	r3, #3
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032c6:	9206      	str	r2, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_USART5;
 80032c8:	9309      	str	r3, [sp, #36]	; 0x24
 80032ca:	e7da      	b.n	8003282 <HAL_UART_MspInit+0x122>
 80032cc:	40004800 	.word	0x40004800
 80032d0:	40021000 	.word	0x40021000
 80032d4:	50000400 	.word	0x50000400
 80032d8:	40013800 	.word	0x40013800
 80032dc:	40004400 	.word	0x40004400
 80032e0:	40004c00 	.word	0x40004c00
 80032e4:	40005000 	.word	0x40005000

080032e8 <NMI_Handler>:
 80032e8:	4770      	bx	lr

080032ea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80032ea:	e7fe      	b.n	80032ea <HardFault_Handler>

080032ec <SVC_Handler>:
 80032ec:	4770      	bx	lr

080032ee <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80032ee:	4770      	bx	lr

080032f0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80032f0:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80032f2:	f7fd f8e7 	bl	80004c4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80032f6:	bd10      	pop	{r4, pc}

080032f8 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80032f8:	b510      	push	{r4, lr}
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc);
 80032fa:	4802      	ldr	r0, [pc, #8]	; (8003304 <DMA1_Channel1_IRQHandler+0xc>)
 80032fc:	f7fd fec7 	bl	800108e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8003300:	bd10      	pop	{r4, pc}
 8003302:	46c0      	nop			; (mov r8, r8)
 8003304:	200007b0 	.word	0x200007b0

08003308 <ADC1_COMP_IRQHandler>:

/**
  * @brief This function handles ADC, COMP1 and COMP2 interrupts (COMP interrupts through EXTI lines 21 and 22).
  */
void ADC1_COMP_IRQHandler(void)
{
 8003308:	b510      	push	{r4, lr}
  /* USER CODE BEGIN ADC1_COMP_IRQn 0 */

  /* USER CODE END ADC1_COMP_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc);
 800330a:	4802      	ldr	r0, [pc, #8]	; (8003314 <ADC1_COMP_IRQHandler+0xc>)
 800330c:	f7fd fbbe 	bl	8000a8c <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_COMP_IRQn 1 */

  /* USER CODE END ADC1_COMP_IRQn 1 */
}
 8003310:	bd10      	pop	{r4, pc}
 8003312:	46c0      	nop			; (mov r8, r8)
 8003314:	200007f8 	.word	0x200007f8

08003318 <USART4_5_IRQHandler>:

/**
  * @brief This function handles USART4 and USART5 interrupt.
  */
void USART4_5_IRQHandler(void)
{
 8003318:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USART4_5_IRQn 0 */

  /* USER CODE END USART4_5_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 800331a:	4803      	ldr	r0, [pc, #12]	; (8003328 <USART4_5_IRQHandler+0x10>)
 800331c:	f7ff f824 	bl	8002368 <HAL_UART_IRQHandler>
  HAL_UART_IRQHandler(&huart5);
 8003320:	4802      	ldr	r0, [pc, #8]	; (800332c <USART4_5_IRQHandler+0x14>)
 8003322:	f7ff f821 	bl	8002368 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART4_5_IRQn 1 */

  /* USER CODE END USART4_5_IRQn 1 */
}
 8003326:	bd10      	pop	{r4, pc}
 8003328:	200006b0 	.word	0x200006b0
 800332c:	200003ec 	.word	0x200003ec

08003330 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8003330:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003332:	4802      	ldr	r0, [pc, #8]	; (800333c <USART1_IRQHandler+0xc>)
 8003334:	f7ff f818 	bl	8002368 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8003338:	bd10      	pop	{r4, pc}
 800333a:	46c0      	nop			; (mov r8, r8)
 800333c:	200000b0 	.word	0x200000b0

08003340 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8003340:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003342:	4802      	ldr	r0, [pc, #8]	; (800334c <USART2_IRQHandler+0xc>)
 8003344:	f7ff f810 	bl	8002368 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8003348:	bd10      	pop	{r4, pc}
 800334a:	46c0      	nop			; (mov r8, r8)
 800334c:	20000730 	.word	0x20000730

08003350 <RNG_LPUART1_IRQHandler>:

/**
  * @brief This function handles RNG and LPUART1 Interrupts / LPUART1 wake-up interrupt through EXTI line 28.
  */
void RNG_LPUART1_IRQHandler(void)
{
 8003350:	b510      	push	{r4, lr}
  /* USER CODE BEGIN RNG_LPUART1_IRQn 0 */

  /* USER CODE END RNG_LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 8003352:	4802      	ldr	r0, [pc, #8]	; (800335c <RNG_LPUART1_IRQHandler+0xc>)
 8003354:	f7ff f808 	bl	8002368 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN RNG_LPUART1_IRQn 1 */

  /* USER CODE END RNG_LPUART1_IRQn 1 */
}
 8003358:	bd10      	pop	{r4, pc}
 800335a:	46c0      	nop			; (mov r8, r8)
 800335c:	20000178 	.word	0x20000178

08003360 <SystemInit>:
  * @retval None
  */
void SystemInit (void)
{
/*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100U;
 8003360:	2280      	movs	r2, #128	; 0x80
 8003362:	4b10      	ldr	r3, [pc, #64]	; (80033a4 <SystemInit+0x44>)
 8003364:	0052      	lsls	r2, r2, #1
 8003366:	6819      	ldr	r1, [r3, #0]
 8003368:	430a      	orrs	r2, r1
 800336a:	601a      	str	r2, [r3, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t) 0x88FF400CU;
 800336c:	68da      	ldr	r2, [r3, #12]
 800336e:	490e      	ldr	r1, [pc, #56]	; (80033a8 <SystemInit+0x48>)
 8003370:	400a      	ands	r2, r1
 8003372:	60da      	str	r2, [r3, #12]

  /*!< Reset HSION, HSIDIVEN, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFF6U;
 8003374:	681a      	ldr	r2, [r3, #0]
 8003376:	490d      	ldr	r1, [pc, #52]	; (80033ac <SystemInit+0x4c>)
 8003378:	400a      	ands	r2, r1

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 800337a:	2101      	movs	r1, #1
  RCC->CR &= (uint32_t)0xFEF6FFF6U;
 800337c:	601a      	str	r2, [r3, #0]
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 800337e:	689a      	ldr	r2, [r3, #8]
 8003380:	438a      	bics	r2, r1
 8003382:	609a      	str	r2, [r3, #8]

  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 8003384:	681a      	ldr	r2, [r3, #0]
 8003386:	490a      	ldr	r1, [pc, #40]	; (80033b0 <SystemInit+0x50>)
 8003388:	400a      	ands	r2, r1
 800338a:	601a      	str	r2, [r3, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFFU;
 800338c:	68da      	ldr	r2, [r3, #12]
 800338e:	4909      	ldr	r1, [pc, #36]	; (80033b4 <SystemInit+0x54>)
 8003390:	400a      	ands	r2, r1
 8003392:	60da      	str	r2, [r3, #12]

  /*!< Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8003394:	2200      	movs	r2, #0
 8003396:	611a      	str	r2, [r3, #16]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003398:	2280      	movs	r2, #128	; 0x80
 800339a:	4b07      	ldr	r3, [pc, #28]	; (80033b8 <SystemInit+0x58>)
 800339c:	0512      	lsls	r2, r2, #20
 800339e:	609a      	str	r2, [r3, #8]
#endif
}
 80033a0:	4770      	bx	lr
 80033a2:	46c0      	nop			; (mov r8, r8)
 80033a4:	40021000 	.word	0x40021000
 80033a8:	88ff400c 	.word	0x88ff400c
 80033ac:	fef6fff6 	.word	0xfef6fff6
 80033b0:	fffbffff 	.word	0xfffbffff
 80033b4:	ff02ffff 	.word	0xff02ffff
 80033b8:	e000ed00 	.word	0xe000ed00

080033bc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 80033bc:	480d      	ldr	r0, [pc, #52]	; (80033f4 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 80033be:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 80033c0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80033c2:	e003      	b.n	80033cc <LoopCopyDataInit>

080033c4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80033c4:	4b0c      	ldr	r3, [pc, #48]	; (80033f8 <LoopForever+0x6>)
  ldr  r3, [r3, r1]
 80033c6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80033c8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80033ca:	3104      	adds	r1, #4

080033cc <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr  r0, =_sdata
 80033cc:	480b      	ldr	r0, [pc, #44]	; (80033fc <LoopForever+0xa>)
  ldr  r3, =_edata
 80033ce:	4b0c      	ldr	r3, [pc, #48]	; (8003400 <LoopForever+0xe>)
  adds  r2, r0, r1
 80033d0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80033d2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80033d4:	d3f6      	bcc.n	80033c4 <CopyDataInit>
  ldr  r2, =_sbss
 80033d6:	4a0b      	ldr	r2, [pc, #44]	; (8003404 <LoopForever+0x12>)
  b  LoopFillZerobss
 80033d8:	e002      	b.n	80033e0 <LoopFillZerobss>

080033da <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 80033da:	2300      	movs	r3, #0
  str  r3, [r2]
 80033dc:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80033de:	3204      	adds	r2, #4

080033e0 <LoopFillZerobss>:


LoopFillZerobss:
  ldr  r3, = _ebss
 80033e0:	4b09      	ldr	r3, [pc, #36]	; (8003408 <LoopForever+0x16>)
  cmp  r2, r3
 80033e2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80033e4:	d3f9      	bcc.n	80033da <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80033e6:	f7ff ffbb 	bl	8003360 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80033ea:	f000 f811 	bl	8003410 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80033ee:	f7ff fc95 	bl	8002d1c <main>

080033f2 <LoopForever>:

LoopForever:
    b LoopForever
 80033f2:	e7fe      	b.n	80033f2 <LoopForever>
   ldr   r0, =_estack
 80033f4:	20005000 	.word	0x20005000
  ldr  r3, =_sidata
 80033f8:	080036e8 	.word	0x080036e8
  ldr  r0, =_sdata
 80033fc:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003400:	20000004 	.word	0x20000004
  ldr  r2, =_sbss
 8003404:	20000004 	.word	0x20000004
  ldr  r3, = _ebss
 8003408:	20000854 	.word	0x20000854

0800340c <DMA1_Channel2_3_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800340c:	e7fe      	b.n	800340c <DMA1_Channel2_3_IRQHandler>
	...

08003410 <__libc_init_array>:
 8003410:	b570      	push	{r4, r5, r6, lr}
 8003412:	2600      	movs	r6, #0
 8003414:	4d0c      	ldr	r5, [pc, #48]	; (8003448 <__libc_init_array+0x38>)
 8003416:	4c0d      	ldr	r4, [pc, #52]	; (800344c <__libc_init_array+0x3c>)
 8003418:	1b64      	subs	r4, r4, r5
 800341a:	10a4      	asrs	r4, r4, #2
 800341c:	42a6      	cmp	r6, r4
 800341e:	d109      	bne.n	8003434 <__libc_init_array+0x24>
 8003420:	2600      	movs	r6, #0
 8003422:	f000 f829 	bl	8003478 <_init>
 8003426:	4d0a      	ldr	r5, [pc, #40]	; (8003450 <__libc_init_array+0x40>)
 8003428:	4c0a      	ldr	r4, [pc, #40]	; (8003454 <__libc_init_array+0x44>)
 800342a:	1b64      	subs	r4, r4, r5
 800342c:	10a4      	asrs	r4, r4, #2
 800342e:	42a6      	cmp	r6, r4
 8003430:	d105      	bne.n	800343e <__libc_init_array+0x2e>
 8003432:	bd70      	pop	{r4, r5, r6, pc}
 8003434:	00b3      	lsls	r3, r6, #2
 8003436:	58eb      	ldr	r3, [r5, r3]
 8003438:	4798      	blx	r3
 800343a:	3601      	adds	r6, #1
 800343c:	e7ee      	b.n	800341c <__libc_init_array+0xc>
 800343e:	00b3      	lsls	r3, r6, #2
 8003440:	58eb      	ldr	r3, [r5, r3]
 8003442:	4798      	blx	r3
 8003444:	3601      	adds	r6, #1
 8003446:	e7f2      	b.n	800342e <__libc_init_array+0x1e>
 8003448:	080036e0 	.word	0x080036e0
 800344c:	080036e0 	.word	0x080036e0
 8003450:	080036e0 	.word	0x080036e0
 8003454:	080036e4 	.word	0x080036e4

08003458 <memset>:
 8003458:	0003      	movs	r3, r0
 800345a:	1882      	adds	r2, r0, r2
 800345c:	4293      	cmp	r3, r2
 800345e:	d100      	bne.n	8003462 <memset+0xa>
 8003460:	4770      	bx	lr
 8003462:	7019      	strb	r1, [r3, #0]
 8003464:	3301      	adds	r3, #1
 8003466:	e7f9      	b.n	800345c <memset+0x4>

08003468 <strcpy>:
 8003468:	1c03      	adds	r3, r0, #0
 800346a:	780a      	ldrb	r2, [r1, #0]
 800346c:	3101      	adds	r1, #1
 800346e:	701a      	strb	r2, [r3, #0]
 8003470:	3301      	adds	r3, #1
 8003472:	2a00      	cmp	r2, #0
 8003474:	d1f9      	bne.n	800346a <strcpy+0x2>
 8003476:	4770      	bx	lr

08003478 <_init>:
 8003478:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800347a:	46c0      	nop			; (mov r8, r8)
 800347c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800347e:	bc08      	pop	{r3}
 8003480:	469e      	mov	lr, r3
 8003482:	4770      	bx	lr

08003484 <_fini>:
 8003484:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003486:	46c0      	nop			; (mov r8, r8)
 8003488:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800348a:	bc08      	pop	{r3}
 800348c:	469e      	mov	lr, r3
 800348e:	4770      	bx	lr
