Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Fri Jun 24 13:50:47 2022
| Host         : graham-Parallels-Virtual-Platform running 64-bit Ubuntu 22.04 LTS
| Command      : report_qor_suggestions -max_paths 100 -file route_report_qor_suggestions_0.rpt
| Design       : FPGA_CPU_32_bits
| Device       : xc7a100t
| Design State : Routed
| ML Models    : v2020.1.0
--------------------------------------------------------------------------------------------------------

Report QoR Suggestions

Table of Contents
-----------------
1. QoR Suggestions Report Summary
2. ML Strategies
3. QoR Suggestions - Utilization
4. QoR Suggestions - Netlist

1. QoR Suggestions Report Summary
---------------------------------

+------------------+----------------+-----------+--------------+----------------+-----------+-------------+----------------------+------------------------------------------------------------------------------------------+-------------+
|       Name       |       Id       |   Status  | Generated At | Applicable For | Automatic |    Scope    | Incremental Friendly |                                        Description                                       |    Source   |
+------------------+----------------+-----------+--------------+----------------+-----------+-------------+----------------------+------------------------------------------------------------------------------------------+-------------+
| RQS_UTIL-12-1    | RQS_UTIL-12    | Generated | route_design | opt_design     | Yes       | GLOBALSCOPE | No                   | Remapping small SRL to Registers in the design.                                          | Current Run |
| RQS_UTIL-15-1    | RQS_UTIL-15    | Generated | route_design | synth_design   | Yes       | GLOBALSCOPE | No                   | Forward retime across Datapath Operators to reduce FF utilization.                       | Current Run |
| RQS_NETLIST-10-1 | RQS_NETLIST-10 | Generated | route_design | synth_design   | Yes       | GLOBALSCOPE | No                   | Rebalance timing paths by forward and backward retiming.                                 | Current Run |
+------------------+----------------+-----------+--------------+----------------+-----------+-------------+----------------------+------------------------------------------------------------------------------------------+-------------+
* No QoR suggestions are provided when the fully routed design is assessed to easily meet timing.


2. ML Strategies
----------------

+---+----+---------+---------+
| # | Id | Command | Options |
+---+----+---------+---------+
* The design is not compatible for suggesting strategy, as it was not run using vivado implementation default or vivado implementation explore strategy.


3. QoR Suggestions - Utilization
--------------------------------

+---------------+------------------------------------------------------------+-----------+--------+
|      Name     |                         Description                        | Hierarchy | Module |
+---------------+------------------------------------------------------------+-----------+--------+
| RQS_UTIL-12-1 | Remapping small SRL to Registers.                          | GLOBAL    | GLOBAL |
| RQS_UTIL-15-1 | Retime across Datapath operators to reduce FF utilization. | GLOBAL    | GLOBAL |
+---------------+------------------------------------------------------------+-----------+--------+


4. QoR Suggestions - Netlist
----------------------------

+------------------+-------------+--------------+--------+-------+--------+--------+--------+----------------+-------+--------+--------------+-------------------+------------------+--------------------------+
|       Name       | No of Paths | Logic Levels | Routes | Slack |  Req.  |  Skew  | Fanout | Datapath Delay | Cell% | Route% | Source Clock | Destination Clock |    Startpoint    |         Endpoint         |
+------------------+-------------+--------------+--------+-------+--------+--------+--------+----------------+-------+--------+--------------+-------------------+------------------+--------------------------+
| RQS_NETLIST-10-1 | 1           | 15           | 15     | 1.179 | 10.000 | -0.037 | -      | 8.668          | 38.50 | 61.50  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[3][29]/D  |
|                  | 1           | 15           | 15     | 1.028 | 10.000 | -0.036 | -      | 8.820          | 37.80 | 62.20  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[14][29]/D |
|                  | 1           | 16           | 16     | 1.178 | 10.000 | -0.034 | -      | 8.784          | 39.40 | 60.60  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[4][29]/D  |
|                  | 1           | 16           | 17     | 0.742 | 10.000 | -0.034 | -      | 9.128          | 35.00 | 65.00  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[1][31]/D  |
|                  | 1           | 14           | 14     | 0.990 | 10.000 | -0.036 | -      | 8.872          | 37.60 | 62.40  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[1][26]/D  |
|                  | 1           | 15           | 15     | 1.138 | 10.000 | -0.035 | -      | 8.873          | 37.50 | 62.50  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[8][25]/D  |
|                  | 1           | 15           | 16     | 1.364 | 10.000 | -0.037 | -      | 8.496          | 37.50 | 62.50  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[12][30]/D |
|                  | 1           | 16           | 17     | 1.047 | 10.000 | -0.035 | -      | 8.822          | 36.20 | 63.80  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[0][31]/D  |
|                  | 1           | 14           | 15     | 1.553 | 10.000 | -0.038 | -      | 8.307          | 36.90 | 63.10  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[13][28]/D |
|                  | 1           | 15           | 15     | 1.317 | 10.000 | -0.037 | -      | 8.641          | 39.00 | 61.00  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[8][27]/D  |
|                  | 1           | 14           | 14     | 1.607 | 10.000 | -0.017 | -      | 8.419          | 38.60 | 61.40  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[9][23]/D  |
|                  | 1           | 15           | 15     | 1.187 | 10.000 | -0.037 | -      | 8.683          | 38.40 | 61.60  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[12][29]/D |
|                  | 1           | 14           | 14     | 1.526 | 10.000 | -0.033 | -      | 8.437          | 38.20 | 61.80  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[11][21]/D |
|                  | 1           | 14           | 15     | 1.269 | 10.000 | -0.035 | -      | 8.738          | 34.70 | 65.30  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[4][28]/D  |
|                  | 1           | 14           | 15     | 1.570 | 10.000 | -0.039 | -      | 8.325          | 35.80 | 64.20  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[15][27]/D |
|                  | 1           | 14           | 14     | 0.936 | 10.000 | -0.034 | -      | 8.964          | 37.20 | 62.80  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[3][26]/D  |
|                  | 1           | 16           | 16     | 1.215 | 10.000 | -0.036 | -      | 8.793          | 39.30 | 60.70  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[8][29]/D  |
|                  | 1           | 16           | 16     | 1.322 | 10.000 | -0.036 | -      | 8.683          | 39.80 | 60.20  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[10][29]/D |
|                  | 1           | 14           | 14     | 1.621 | 10.000 | -0.017 | -      | 8.358          | 39.70 | 60.30  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[6][22]/D  |
|                  | 1           | 14           | 15     | 1.553 | 10.000 | -0.038 | -      | 8.307          | 36.90 | 63.10  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[13][28]/D |
|                  | 1           | 14           | 15     | 1.071 | 10.000 | -0.034 | -      | 8.793          | 34.90 | 65.10  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[14][26]/D |
|                  | 1           | 16           | 16     | 1.255 | 10.000 | -0.034 | -      | 8.752          | 40.80 | 59.20  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[4][30]/D  |
|                  | 1           | 16           | 16     | 1.107 | 10.000 | -0.034 | -      | 8.855          | 39.10 | 60.90  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[11][29]/D |
|                  | 1           | 15           | 15     | 1.175 | 10.000 | -0.014 | -      | 8.807          | 37.80 | 62.20  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[6][25]/D  |
|                  | 1           | 15           | 15     | 1.378 | 10.000 | -0.035 | -      | 8.582          | 39.30 | 60.70  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[6][27]/D  |
|                  | 1           | 14           | 15     | 1.391 | 10.000 | -0.014 | -      | 8.499          | 34.80 | 65.20  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[15][25]/D |
|                  | 1           | 16           | 16     | 1.217 | 10.000 | -0.035 | -      | 8.744          | 40.90 | 59.10  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[8][30]/D  |
|                  | 1           | 14           | 14     | 1.077 | 10.000 | -0.014 | -      | 8.813          | 36.30 | 63.70  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[1][25]/D  |
|                  | 1           | 14           | 14     | 1.164 | 10.000 | -0.015 | -      | 8.719          | 36.70 | 63.30  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[0][25]/D  |
|                  | 1           | 15           | 15     | 1.317 | 10.000 | -0.037 | -      | 8.641          | 39.00 | 61.00  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[8][27]/D  |
|                  | 1           | 14           | 14     | 1.025 | 10.000 | -0.034 | -      | 8.825          | 37.80 | 62.20  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[0][26]/D  |
|                  | 1           | 15           | 15     | 1.174 | 10.000 | -0.036 | -      | 8.673          | 38.50 | 61.50  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[13][29]/D |
|                  | 1           | 16           | 16     | 1.107 | 10.000 | -0.034 | -      | 8.855          | 39.10 | 60.90  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[11][29]/D |
|                  | 1           | 14           | 14     | 1.364 | 10.000 | -0.037 | -      | 8.496          | 38.20 | 61.80  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[3][27]/D  |
|                  | 1           | 14           | 15     | 1.276 | 10.000 | -0.035 | -      | 8.735          | 34.70 | 65.30  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[6][28]/D  |
|                  | 1           | 15           | 15     | 1.292 | 10.000 | -0.037 | -      | 8.716          | 38.70 | 61.30  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[4][27]/D  |
|                  | 1           | 14           | 14     | 1.356 | 10.000 | -0.031 | -      | 8.607          | 37.40 | 62.60  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[4][21]/D  |
|                  | 1           | 15           | 15     | 0.764 | 10.000 | -0.035 | -      | 9.194          | 37.60 | 62.40  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[5][26]/D  |
|                  | 1           | 15           | 15     | 1.196 | 10.000 | -0.034 | -      | 8.653          | 39.90 | 60.10  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[1][30]/D  |
|                  | 1           | 14           | 14     | 1.386 | 10.000 | -0.031 | -      | 8.578          | 37.50 | 62.50  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[5][21]/D  |
|                  | 1           | 14           | 14     | 1.695 | 10.000 | -0.016 | -      | 8.282          | 39.30 | 60.70  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[6][23]/D  |
|                  | 1           | 16           | 16     | 1.178 | 10.000 | -0.034 | -      | 8.784          | 39.40 | 60.60  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[4][29]/D  |
|                  | 1           | 14           | 14     | 1.391 | 10.000 | -0.039 | -      | 8.474          | 38.30 | 61.70  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[1][27]/D  |
|                  | 1           | 14           | 15     | 1.155 | 10.000 | -0.125 | -      | 8.714          | 31.90 | 68.10  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_zero_flag_reg/D        |
|                  | 1           | 14           | 14     | 1.428 | 10.000 | -0.038 | -      | 8.426          | 38.50 | 61.50  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[0][27]/D  |
|                  | 1           | 15           | 16     | 1.364 | 10.000 | -0.037 | -      | 8.496          | 37.50 | 62.50  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[12][30]/D |
|                  | 1           | 14           | 14     | 1.563 | 10.000 | -0.017 | -      | 8.461          | 38.10 | 61.90  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[10][21]/D |
|                  | 1           | 15           | 16     | 1.228 | 10.000 | -0.045 | -      | 8.630          | 33.60 | 66.40  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[12][31]/D |
|                  | 1           | 15           | 15     | 1.258 | 10.000 | -0.035 | -      | 8.751          | 38.00 | 62.00  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[9][25]/D  |
|                  | 1           | 14           | 14     | 0.892 | 10.000 | -0.033 | -      | 9.008          | 37.00 | 63.00  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[2][26]/D  |
|                  | 1           | 15           | 16     | 1.056 | 10.000 | -0.045 | -      | 8.782          | 33.10 | 66.90  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[13][31]/D |
|                  | 1           | 15           | 15     | 1.224 | 10.000 | -0.034 | -      | 8.645          | 38.60 | 61.40  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[0][29]/D  |
|                  | 1           | 14           | 15     | 1.344 | 10.000 | -0.036 | -      | 8.517          | 36.00 | 64.00  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[14][28]/D |
|                  | 1           | 14           | 14     | 1.695 | 10.000 | -0.016 | -      | 8.282          | 39.30 | 60.70  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[6][23]/D  |
|                  | 1           | 14           | 14     | 1.356 | 10.000 | -0.031 | -      | 8.607          | 37.40 | 62.60  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[4][21]/D  |
|                  | 1           | 14           | 14     | 1.349 | 10.000 | -0.031 | -      | 8.614          | 37.40 | 62.60  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[6][21]/D  |
|                  | 1           | 14           | 15     | 1.155 | 10.000 | -0.125 | -      | 8.714          | 31.90 | 68.10  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_zero_flag_reg/D        |
|                  | 1           | 16           | 16     | 1.370 | 10.000 | -0.034 | -      | 8.590          | 40.30 | 59.70  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[6][29]/D  |
|                  | 1           | 14           | 15     | 1.344 | 10.000 | -0.036 | -      | 8.517          | 36.00 | 64.00  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[14][28]/D |
|                  | 1           | 15           | 15     | 1.277 | 10.000 | -0.014 | -      | 8.755          | 38.00 | 62.00  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[5][25]/D  |
|                  | 1           | 16           | 16     | 1.212 | 10.000 | -0.035 | -      | 8.747          | 40.90 | 59.10  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[10][30]/D |
|                  | 1           | 16           | 16     | 1.215 | 10.000 | -0.036 | -      | 8.793          | 39.30 | 60.70  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[8][29]/D  |
|                  | 1           | 14           | 14     | 1.737 | 10.000 | -0.017 | -      | 8.292          | 40.10 | 59.90  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[10][22]/D |
|                  | 1           | 15           | 15     | 1.232 | 10.000 | -0.039 | -      | 8.649          | 38.60 | 61.40  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[15][29]/D |
|                  | 1           | 15           | 15     | 1.258 | 10.000 | -0.035 | -      | 8.751          | 38.00 | 62.00  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[9][25]/D  |
|                  | 1           | 14           | 15     | 1.094 | 10.000 | -0.036 | -      | 8.768          | 35.00 | 65.00  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[15][26]/D |
|                  | 1           | 15           | 15     | 1.330 | 10.000 | -0.035 | -      | 8.518          | 40.50 | 59.50  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[3][30]/D  |
|                  | 1           | 14           | 14     | 0.990 | 10.000 | -0.036 | -      | 8.872          | 37.60 | 62.40  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[1][26]/D  |
|                  | 1           | 14           | 14     | 1.025 | 10.000 | -0.034 | -      | 8.825          | 37.80 | 62.20  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[0][26]/D  |
|                  | 1           | 14           | 14     | 1.098 | 10.000 | -0.014 | -      | 8.792          | 36.40 | 63.60  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[3][25]/D  |
|                  | 1           | 15           | 15     | 0.896 | 10.000 | -0.033 | -      | 9.064          | 38.20 | 61.80  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[10][26]/D |
|                  | 1           | 16           | 16     | 1.060 | 10.000 | -0.034 | -      | 8.900          | 40.20 | 59.80  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[9][30]/D  |
|                  | 1           | 14           | 15     | 1.557 | 10.000 | -0.015 | -      | 8.332          | 35.50 | 64.50  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[13][25]/D |
|                  | 1           | 15           | 15     | 1.335 | 10.000 | -0.035 | -      | 8.513          | 40.50 | 59.50  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[0][30]/D  |
|                  | 1           | 15           | 15     | 1.277 | 10.000 | -0.014 | -      | 8.755          | 38.00 | 62.00  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[5][25]/D  |
|                  | 1           | 14           | 14     | 1.590 | 10.000 | -0.016 | -      | 8.438          | 38.20 | 61.80  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[8][21]/D  |
|                  | 1           | 15           | 15     | 1.187 | 10.000 | -0.037 | -      | 8.683          | 38.40 | 61.60  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[12][29]/D |
|                  | 1           | 14           | 15     | 1.345 | 10.000 | -0.036 | -      | 8.502          | 36.00 | 64.00  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[12][28]/D |
|                  | 1           | 15           | 15     | 1.118 | 10.000 | -0.014 | -      | 8.864          | 37.50 | 62.50  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[7][25]/D  |
|                  | 1           | 14           | 15     | 1.585 | 10.000 | -0.116 | -      | 8.248          | 32.40 | 67.60  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_carry_flag_reg/D       |
|                  | 1           | 15           | 15     | 1.071 | 10.000 | -0.035 | -      | 8.936          | 38.70 | 61.30  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[7][26]/D  |
|                  | 1           | 14           | 14     | 1.098 | 10.000 | -0.014 | -      | 8.792          | 36.40 | 63.60  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[3][25]/D  |
|                  | 1           | 15           | 15     | 0.901 | 10.000 | -0.033 | -      | 9.061          | 38.20 | 61.80  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[11][26]/D |
|                  | 1           | 15           | 15     | 1.118 | 10.000 | -0.014 | -      | 8.864          | 37.50 | 62.50  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[7][25]/D  |
|                  | 1           | 15           | 15     | 1.348 | 10.000 | -0.038 | -      | 8.608          | 39.10 | 60.90  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[9][27]/D  |
|                  | 1           | 16           | 16     | 1.060 | 10.000 | -0.034 | -      | 8.900          | 40.20 | 59.80  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[9][30]/D  |
|                  | 1           | 15           | 16     | 1.536 | 10.000 | -0.037 | -      | 8.361          | 38.10 | 61.90  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[14][30]/D |
|                  | 1           | 15           | 15     | 1.335 | 10.000 | -0.035 | -      | 8.513          | 40.50 | 59.50  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[0][30]/D  |
|                  | 1           | 14           | 14     | 1.164 | 10.000 | -0.015 | -      | 8.719          | 36.70 | 63.30  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[0][25]/D  |
|                  | 1           | 15           | 15     | 1.396 | 10.000 | -0.036 | -      | 8.474          | 39.40 | 60.60  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[2][29]/D  |
|                  | 1           | 16           | 16     | 1.255 | 10.000 | -0.034 | -      | 8.752          | 40.80 | 59.20  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[4][30]/D  |
|                  | 1           | 16           | 17     | 0.692 | 10.000 | -0.035 | -      | 9.177          | 34.80 | 65.20  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[3][31]/D  |
|                  | 1           | 15           | 15     | 1.292 | 10.000 | -0.037 | -      | 8.716          | 38.70 | 61.30  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[4][27]/D  |
|                  | 1           | 14           | 15     | 1.046 | 10.000 | -0.034 | -      | 8.804          | 34.90 | 65.10  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[12][26]/D |
|                  | 1           | 14           | 15     | 1.557 | 10.000 | -0.015 | -      | 8.332          | 35.50 | 64.50  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[14][25]/D |
|                  | 1           | 14           | 14     | 1.646 | 10.000 | -0.033 | -      | 8.316          | 39.90 | 60.10  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[8][22]/D  |
|                  | 1           | 15           | 15     | 1.348 | 10.000 | -0.038 | -      | 8.608          | 39.10 | 60.90  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[9][27]/D  |
|                  | 1           | 14           | 15     | 1.543 | 10.000 | -0.038 | -      | 8.353          | 36.70 | 63.30  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[15][28]/D |
|                  | 1           | 15           | 16     | 1.386 | 10.000 | -0.037 | -      | 8.496          | 37.50 | 62.50  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[15][30]/D |
|                  | 1           | 16           | 17     | 1.047 | 10.000 | -0.035 | -      | 8.822          | 36.20 | 63.80  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[0][31]/D  |
|                  | 1           | 16           | 16     | 1.370 | 10.000 | -0.034 | -      | 8.590          | 40.30 | 59.70  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[6][29]/D  |
|                  | 1           | 15           | 15     | 1.174 | 10.000 | -0.036 | -      | 8.673          | 38.50 | 61.50  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[13][29]/D |
|                  | 1           | 14           | 14     | 1.386 | 10.000 | -0.031 | -      | 8.578          | 37.50 | 62.50  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[5][21]/D  |
|                  | 1           | 15           | 16     | 1.019 | 10.000 | -0.045 | -      | 8.820          | 32.90 | 67.10  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[14][31]/D |
|                  | 1           | 14           | 15     | 1.276 | 10.000 | -0.035 | -      | 8.735          | 34.70 | 65.30  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[6][28]/D  |
|                  | 1           | 15           | 15     | 1.067 | 10.000 | -0.035 | -      | 8.942          | 38.70 | 61.30  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[9][26]/D  |
|                  | 1           | 15           | 15     | 1.028 | 10.000 | -0.036 | -      | 8.820          | 37.80 | 62.20  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[14][29]/D |
|                  | 1           | 14           | 15     | 1.570 | 10.000 | -0.039 | -      | 8.325          | 35.80 | 64.20  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[15][27]/D |
|                  | 1           | 14           | 15     | 1.603 | 10.000 | -0.118 | -      | 8.176          | 36.50 | 63.50  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[13][27]/D |
|                  | 1           | 14           | 14     | 1.448 | 10.000 | -0.038 | -      | 8.408          | 38.60 | 61.40  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[2][27]/D  |
|                  | 1           | 15           | 15     | 1.196 | 10.000 | -0.034 | -      | 8.653          | 39.90 | 60.10  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[1][30]/D  |
|                  | 1           | 15           | 16     | 1.428 | 10.000 | -0.116 | -      | 8.353          | 38.20 | 61.80  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[13][30]/D |
|                  | 1           | 16           | 16     | 1.322 | 10.000 | -0.036 | -      | 8.683          | 39.80 | 60.20  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[10][29]/D |
|                  | 1           | 14           | 15     | 1.535 | 10.000 | -0.039 | -      | 8.309          | 35.90 | 64.10  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[12][27]/D |
|                  | 1           | 14           | 14     | 1.607 | 10.000 | -0.017 | -      | 8.419          | 38.60 | 61.40  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[9][23]/D  |
|                  | 1           | 15           | 15     | 1.253 | 10.000 | -0.034 | -      | 8.706          | 38.20 | 61.80  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[10][25]/D |
|                  | 1           | 16           | 17     | 0.914 | 10.000 | -0.035 | -      | 8.988          | 35.50 | 64.50  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[2][31]/D  |
|                  | 1           | 14           | 15     | 1.532 | 10.000 | -0.035 | -      | 8.317          | 35.50 | 64.50  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[12][25]/D |
|                  | 1           | 15           | 16     | 1.228 | 10.000 | -0.045 | -      | 8.630          | 33.60 | 66.40  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[12][31]/D |
|                  | 1           | 16           | 17     | 0.742 | 10.000 | -0.034 | -      | 9.128          | 35.00 | 65.00  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[1][31]/D  |
|                  | 1           | 14           | 15     | 0.927 | 10.000 | -0.034 | -      | 8.937          | 34.40 | 65.60  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[13][26]/D |
|                  | 1           | 15           | 15     | 1.084 | 10.000 | -0.034 | -      | 8.924          | 38.80 | 61.20  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[8][26]/D  |
|                  | 1           | 14           | 14     | 1.364 | 10.000 | -0.037 | -      | 8.496          | 38.20 | 61.80  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[3][27]/D  |
|                  | 1           | 14           | 14     | 1.613 | 10.000 | -0.016 | -      | 8.412          | 38.70 | 61.30  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[5][23]/D  |
|                  | 1           | 14           | 15     | 1.585 | 10.000 | -0.116 | -      | 8.248          | 32.40 | 67.60  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_carry_flag_reg/D       |
|                  | 1           | 14           | 14     | 1.354 | 10.000 | -0.031 | -      | 8.611          | 37.40 | 62.60  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[7][21]/D  |
|                  | 1           | 14           | 14     | 1.526 | 10.000 | -0.033 | -      | 8.437          | 38.20 | 61.80  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[11][21]/D |
|                  | 1           | 14           | 15     | 1.557 | 10.000 | -0.015 | -      | 8.332          | 35.50 | 64.50  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[14][25]/D |
|                  | 1           | 15           | 16     | 1.536 | 10.000 | -0.037 | -      | 8.361          | 38.10 | 61.90  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[14][30]/D |
|                  | 1           | 14           | 15     | 1.532 | 10.000 | -0.035 | -      | 8.317          | 35.50 | 64.50  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[12][25]/D |
|                  | 1           | 14           | 15     | 0.927 | 10.000 | -0.034 | -      | 8.937          | 34.40 | 65.60  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[13][26]/D |
|                  | 1           | 14           | 14     | 1.177 | 10.000 | -0.016 | -      | 8.725          | 36.70 | 63.30  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[2][25]/D  |
|                  | 1           | 14           | 15     | 1.478 | 10.000 | -0.118 | -      | 8.288          | 36.00 | 64.00  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[14][27]/D |
|                  | 1           | 14           | 14     | 1.448 | 10.000 | -0.038 | -      | 8.408          | 38.60 | 61.40  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[2][27]/D  |
|                  | 1           | 14           | 14     | 1.349 | 10.000 | -0.031 | -      | 8.614          | 37.40 | 62.60  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[6][21]/D  |
|                  | 1           | 14           | 14     | 1.613 | 10.000 | -0.016 | -      | 8.412          | 38.70 | 61.30  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[5][23]/D  |
|                  | 1           | 15           | 15     | 1.224 | 10.000 | -0.034 | -      | 8.645          | 38.60 | 61.40  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[0][29]/D  |
|                  | 1           | 15           | 15     | 0.871 | 10.000 | -0.033 | -      | 9.091          | 38.00 | 62.00  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[4][26]/D  |
|                  | 1           | 15           | 16     | 1.056 | 10.000 | -0.045 | -      | 8.782          | 33.10 | 66.90  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[13][31]/D |
|                  | 1           | 15           | 15     | 1.170 | 10.000 | -0.014 | -      | 8.810          | 37.70 | 62.30  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[4][25]/D  |
|                  | 1           | 14           | 14     | 1.391 | 10.000 | -0.039 | -      | 8.474          | 38.30 | 61.70  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[1][27]/D  |
|                  | 1           | 14           | 14     | 0.892 | 10.000 | -0.033 | -      | 9.008          | 37.00 | 63.00  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[2][26]/D  |
|                  | 1           | 15           | 15     | 0.871 | 10.000 | -0.033 | -      | 9.091          | 38.00 | 62.00  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[4][26]/D  |
|                  | 1           | 15           | 15     | 1.071 | 10.000 | -0.035 | -      | 8.936          | 38.70 | 61.30  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[7][26]/D  |
|                  | 1           | 16           | 16     | 1.217 | 10.000 | -0.035 | -      | 8.744          | 40.90 | 59.10  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[8][30]/D  |
|                  | 1           | 14           | 15     | 1.422 | 10.000 | -0.038 | -      | 8.582          | 35.30 | 64.70  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[10][28]/D |
|                  | 1           | 15           | 15     | 1.263 | 10.000 | -0.036 | -      | 8.747          | 38.00 | 62.00  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[11][25]/D |
|                  | 1           | 15           | 15     | 1.232 | 10.000 | -0.039 | -      | 8.649          | 38.60 | 61.40  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[15][29]/D |
|                  | 1           | 16           | 17     | 0.692 | 10.000 | -0.035 | -      | 9.177          | 34.80 | 65.20  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[3][31]/D  |
|                  | 1           | 14           | 14     | 1.428 | 10.000 | -0.038 | -      | 8.426          | 38.50 | 61.50  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[0][27]/D  |
|                  | 1           | 15           | 15     | 1.378 | 10.000 | -0.035 | -      | 8.582          | 39.30 | 60.70  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[6][27]/D  |
|                  | 1           | 14           | 15     | 1.478 | 10.000 | -0.118 | -      | 8.288          | 36.00 | 64.00  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[14][27]/D |
|                  | 1           | 15           | 15     | 1.263 | 10.000 | -0.036 | -      | 8.747          | 38.00 | 62.00  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[11][25]/D |
|                  | 1           | 14           | 15     | 1.603 | 10.000 | -0.118 | -      | 8.176          | 36.50 | 63.50  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[13][27]/D |
|                  | 1           | 14           | 14     | 0.936 | 10.000 | -0.034 | -      | 8.964          | 37.20 | 62.80  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[3][26]/D  |
|                  | 1           | 15           | 15     | 0.896 | 10.000 | -0.033 | -      | 9.064          | 38.20 | 61.80  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[10][26]/D |
|                  | 1           | 15           | 15     | 1.052 | 10.000 | -0.035 | -      | 8.909          | 38.80 | 61.20  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[6][26]/D  |
|                  | 1           | 15           | 15     | 1.277 | 10.000 | -0.036 | -      | 8.591          | 38.80 | 61.20  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[1][29]/D  |
|                  | 1           | 15           | 15     | 0.901 | 10.000 | -0.033 | -      | 9.061          | 38.20 | 61.80  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[11][26]/D |
|                  | 1           | 14           | 15     | 1.269 | 10.000 | -0.035 | -      | 8.738          | 34.70 | 65.30  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[4][28]/D  |
|                  | 1           | 15           | 15     | 1.084 | 10.000 | -0.034 | -      | 8.924          | 38.80 | 61.20  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[8][26]/D  |
|                  | 1           | 15           | 15     | 1.207 | 10.000 | -0.037 | -      | 8.800          | 38.30 | 61.70  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[7][27]/D  |
|                  | 1           | 16           | 16     | 1.349 | 10.000 | -0.033 | -      | 8.614          | 41.50 | 58.50  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[6][30]/D  |
|                  | 1           | 14           | 14     | 1.646 | 10.000 | -0.033 | -      | 8.316          | 39.90 | 60.10  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[8][22]/D  |
|                  | 1           | 14           | 15     | 1.557 | 10.000 | -0.015 | -      | 8.332          | 35.50 | 64.50  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[13][25]/D |
|                  | 1           | 14           | 14     | 1.672 | 10.000 | -0.036 | -      | 8.335          | 39.00 | 61.00  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[4][23]/D  |
|                  | 1           | 14           | 14     | 1.177 | 10.000 | -0.016 | -      | 8.725          | 36.70 | 63.30  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[2][25]/D  |
|                  | 1           | 15           | 16     | 1.386 | 10.000 | -0.037 | -      | 8.496          | 37.50 | 62.50  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[15][30]/D |
|                  | 1           | 14           | 15     | 1.094 | 10.000 | -0.036 | -      | 8.768          | 35.00 | 65.00  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[15][26]/D |
|                  | 1           | 14           | 15     | 1.535 | 10.000 | -0.039 | -      | 8.309          | 35.90 | 64.10  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[12][27]/D |
|                  | 1           | 14           | 14     | 1.512 | 10.000 | -0.033 | -      | 8.450          | 38.10 | 61.90  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[9][21]/D  |
|                  | 1           | 15           | 15     | 1.312 | 10.000 | -0.037 | -      | 8.644          | 39.00 | 61.00  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[10][27]/D |
|                  | 1           | 14           | 15     | 1.422 | 10.000 | -0.038 | -      | 8.582          | 35.30 | 64.70  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[10][28]/D |
|                  | 1           | 14           | 14     | 1.563 | 10.000 | -0.017 | -      | 8.461          | 38.10 | 61.90  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[10][21]/D |
|                  | 1           | 14           | 14     | 1.354 | 10.000 | -0.031 | -      | 8.611          | 37.40 | 62.60  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[7][21]/D  |
|                  | 1           | 15           | 15     | 1.175 | 10.000 | -0.014 | -      | 8.807          | 37.80 | 62.20  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[6][25]/D  |
|                  | 1           | 15           | 15     | 1.330 | 10.000 | -0.035 | -      | 8.518          | 40.50 | 59.50  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[3][30]/D  |
|                  | 1           | 16           | 16     | 1.212 | 10.000 | -0.035 | -      | 8.747          | 40.90 | 59.10  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[10][30]/D |
|                  | 1           | 14           | 14     | 1.672 | 10.000 | -0.036 | -      | 8.335          | 39.00 | 61.00  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[4][23]/D  |
|                  | 1           | 14           | 14     | 1.590 | 10.000 | -0.016 | -      | 8.438          | 38.20 | 61.80  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[8][21]/D  |
|                  | 1           | 15           | 15     | 1.067 | 10.000 | -0.035 | -      | 8.942          | 38.70 | 61.30  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[9][26]/D  |
|                  | 1           | 15           | 15     | 1.277 | 10.000 | -0.036 | -      | 8.591          | 38.80 | 61.20  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[1][29]/D  |
|                  | 1           | 15           | 15     | 1.052 | 10.000 | -0.035 | -      | 8.909          | 38.80 | 61.20  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[6][26]/D  |
|                  | 1           | 14           | 15     | 1.071 | 10.000 | -0.034 | -      | 8.793          | 34.90 | 65.10  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[14][26]/D |
|                  | 1           | 15           | 15     | 1.207 | 10.000 | -0.037 | -      | 8.800          | 38.30 | 61.70  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[7][27]/D  |
|                  | 1           | 15           | 15     | 1.253 | 10.000 | -0.034 | -      | 8.706          | 38.20 | 61.80  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[10][25]/D |
|                  | 1           | 15           | 16     | 1.019 | 10.000 | -0.045 | -      | 8.820          | 32.90 | 67.10  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[14][31]/D |
|                  | 1           | 15           | 15     | 1.320 | 10.000 | -0.035 | -      | 8.564          | 40.30 | 59.70  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[2][30]/D  |
|                  | 1           | 15           | 16     | 1.428 | 10.000 | -0.116 | -      | 8.353          | 38.20 | 61.80  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[13][30]/D |
|                  | 1           | 14           | 14     | 1.512 | 10.000 | -0.033 | -      | 8.450          | 38.10 | 61.90  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[9][21]/D  |
|                  | 1           | 14           | 15     | 1.345 | 10.000 | -0.036 | -      | 8.502          | 36.00 | 64.00  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[12][28]/D |
|                  | 1           | 16           | 16     | 1.349 | 10.000 | -0.033 | -      | 8.614          | 41.50 | 58.50  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[6][30]/D  |
|                  | 1           | 14           | 15     | 1.046 | 10.000 | -0.034 | -      | 8.804          | 34.90 | 65.10  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[12][26]/D |
|                  | 1           | 15           | 15     | 1.312 | 10.000 | -0.037 | -      | 8.644          | 39.00 | 61.00  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[10][27]/D |
|                  | 1           | 14           | 15     | 1.391 | 10.000 | -0.014 | -      | 8.499          | 34.80 | 65.20  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[15][25]/D |
|                  | 1           | 14           | 15     | 1.543 | 10.000 | -0.038 | -      | 8.353          | 36.70 | 63.30  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[15][28]/D |
|                  | 1           | 14           | 14     | 1.077 | 10.000 | -0.014 | -      | 8.813          | 36.30 | 63.70  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[1][25]/D  |
|                  | 1           | 15           | 15     | 1.396 | 10.000 | -0.036 | -      | 8.474          | 39.40 | 60.60  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[2][29]/D  |
|                  | 1           | 15           | 15     | 1.320 | 10.000 | -0.035 | -      | 8.564          | 40.30 | 59.70  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[2][30]/D  |
|                  | 1           | 15           | 15     | 0.764 | 10.000 | -0.035 | -      | 9.194          | 37.60 | 62.40  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[5][26]/D  |
|                  | 1           | 16           | 17     | 0.914 | 10.000 | -0.035 | -      | 8.988          | 35.50 | 64.50  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[2][31]/D  |
|                  | 1           | 15           | 15     | 1.138 | 10.000 | -0.035 | -      | 8.873          | 37.50 | 62.50  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[8][25]/D  |
|                  | 1           | 14           | 14     | 1.621 | 10.000 | -0.017 | -      | 8.358          | 39.70 | 60.30  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[6][22]/D  |
|                  | 1           | 14           | 14     | 1.737 | 10.000 | -0.017 | -      | 8.292          | 40.10 | 59.90  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[10][22]/D |
|                  | 1           | 15           | 15     | 1.170 | 10.000 | -0.014 | -      | 8.810          | 37.70 | 62.30  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[4][25]/D  |
|                  | 1           | 15           | 15     | 1.179 | 10.000 | -0.037 | -      | 8.668          | 38.50 | 61.50  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[3][29]/D  |
+------------------+-------------+--------------+--------+-------+--------+--------+--------+----------------+-------+--------+--------------+-------------------+------------------+--------------------------+


