\
\ @file gtzc2_mpcbb4.fs
\ @brief GTZC2_MPCBB4
\
\ This file is auto-generated from SVD file.
\ DO NOT EDIT MANUALLY.
\

.include ../common.fs

\
\ @brief MPCBB control register
\ Address offset: 0x00
\ Reset value: 0x00000000
\

$00000001 constant GTZC2_MPCBB4_MPCBB4_CR_GLOCK                     \ lock the control register of the MPCBB until next reset
$40000000 constant GTZC2_MPCBB4_MPCBB4_CR_INVSECSTATE               \ SRAMx clocks security state
$80000000 constant GTZC2_MPCBB4_MPCBB4_CR_SRWILADIS                 \ secure read/write illegal access disable


\
\ @brief GTZC2 SRAM4 MPCBB configuration lock register
\ Address offset: 0x10
\ Reset value: 0x00000000
\

$00000001 constant GTZC2_MPCBB4_MPCBB4_CFGLOCK_SPLCK0               \ Security/privilege configuration lock for super-block 0


\
\ @brief MPCBB security configuration for super-block 0 register
\ Address offset: 0x100
\ Reset value: 0xFFFFFFFF
\

$00000001 constant GTZC2_MPCBB4_MPCBB4_SECCFGR0_SEC0                \ SEC0
$00000002 constant GTZC2_MPCBB4_MPCBB4_SECCFGR0_SEC1                \ SEC1
$00000004 constant GTZC2_MPCBB4_MPCBB4_SECCFGR0_SEC2                \ SEC2
$00000008 constant GTZC2_MPCBB4_MPCBB4_SECCFGR0_SEC3                \ SEC3
$00000010 constant GTZC2_MPCBB4_MPCBB4_SECCFGR0_SEC4                \ SEC4
$00000020 constant GTZC2_MPCBB4_MPCBB4_SECCFGR0_SEC5                \ SEC5
$00000040 constant GTZC2_MPCBB4_MPCBB4_SECCFGR0_SEC6                \ SEC6
$00000080 constant GTZC2_MPCBB4_MPCBB4_SECCFGR0_SEC7                \ SEC7
$00000100 constant GTZC2_MPCBB4_MPCBB4_SECCFGR0_SEC8                \ SEC8
$00000200 constant GTZC2_MPCBB4_MPCBB4_SECCFGR0_SEC9                \ SEC9
$00000400 constant GTZC2_MPCBB4_MPCBB4_SECCFGR0_SEC10               \ SEC10
$00000800 constant GTZC2_MPCBB4_MPCBB4_SECCFGR0_SEC11               \ SEC11
$00001000 constant GTZC2_MPCBB4_MPCBB4_SECCFGR0_SEC12               \ SEC12
$00002000 constant GTZC2_MPCBB4_MPCBB4_SECCFGR0_SEC13               \ SEC13
$00004000 constant GTZC2_MPCBB4_MPCBB4_SECCFGR0_SEC14               \ SEC14
$00008000 constant GTZC2_MPCBB4_MPCBB4_SECCFGR0_SEC15               \ SEC15
$00010000 constant GTZC2_MPCBB4_MPCBB4_SECCFGR0_SEC16               \ SEC16
$00020000 constant GTZC2_MPCBB4_MPCBB4_SECCFGR0_SEC17               \ SEC17
$00040000 constant GTZC2_MPCBB4_MPCBB4_SECCFGR0_SEC18               \ SEC18
$00080000 constant GTZC2_MPCBB4_MPCBB4_SECCFGR0_SEC19               \ SEC19
$00100000 constant GTZC2_MPCBB4_MPCBB4_SECCFGR0_SEC20               \ SEC20
$00200000 constant GTZC2_MPCBB4_MPCBB4_SECCFGR0_SEC21               \ SEC21
$00400000 constant GTZC2_MPCBB4_MPCBB4_SECCFGR0_SEC22               \ SEC22
$00800000 constant GTZC2_MPCBB4_MPCBB4_SECCFGR0_SEC23               \ SEC23
$01000000 constant GTZC2_MPCBB4_MPCBB4_SECCFGR0_SEC24               \ SEC24
$02000000 constant GTZC2_MPCBB4_MPCBB4_SECCFGR0_SEC25               \ SEC25
$04000000 constant GTZC2_MPCBB4_MPCBB4_SECCFGR0_SEC26               \ SEC26
$08000000 constant GTZC2_MPCBB4_MPCBB4_SECCFGR0_SEC27               \ SEC27
$10000000 constant GTZC2_MPCBB4_MPCBB4_SECCFGR0_SEC28               \ SEC28
$20000000 constant GTZC2_MPCBB4_MPCBB4_SECCFGR0_SEC29               \ SEC29
$40000000 constant GTZC2_MPCBB4_MPCBB4_SECCFGR0_SEC30               \ SEC30
$80000000 constant GTZC2_MPCBB4_MPCBB4_SECCFGR0_SEC31               \ SEC31


\
\ @brief MPCBB privileged configuration for super-block 0 register
\ Address offset: 0x200
\ Reset value: 0xFFFFFFFF
\

$00000001 constant GTZC2_MPCBB4_MPCBB4_PRIVCFGR0_PRIV0              \ PRIV0
$00000002 constant GTZC2_MPCBB4_MPCBB4_PRIVCFGR0_PRIV1              \ PRIV1
$00000004 constant GTZC2_MPCBB4_MPCBB4_PRIVCFGR0_PRIV2              \ PRIV2
$00000008 constant GTZC2_MPCBB4_MPCBB4_PRIVCFGR0_PRIV3              \ PRIV3
$00000010 constant GTZC2_MPCBB4_MPCBB4_PRIVCFGR0_PRIV4              \ PRIV4
$00000020 constant GTZC2_MPCBB4_MPCBB4_PRIVCFGR0_PRIV5              \ PRIV5
$00000040 constant GTZC2_MPCBB4_MPCBB4_PRIVCFGR0_PRIV6              \ PRIV6
$00000080 constant GTZC2_MPCBB4_MPCBB4_PRIVCFGR0_PRIV7              \ PRIV7
$00000100 constant GTZC2_MPCBB4_MPCBB4_PRIVCFGR0_PRIV8              \ PRIV8
$00000200 constant GTZC2_MPCBB4_MPCBB4_PRIVCFGR0_PRIV9              \ PRIV9
$00000400 constant GTZC2_MPCBB4_MPCBB4_PRIVCFGR0_PRIV10             \ PRIV10
$00000800 constant GTZC2_MPCBB4_MPCBB4_PRIVCFGR0_PRIV11             \ PRIV11
$00001000 constant GTZC2_MPCBB4_MPCBB4_PRIVCFGR0_PRIV12             \ PRIV12
$00002000 constant GTZC2_MPCBB4_MPCBB4_PRIVCFGR0_PRIV13             \ PRIV13
$00004000 constant GTZC2_MPCBB4_MPCBB4_PRIVCFGR0_PRIV14             \ PRIV14
$00008000 constant GTZC2_MPCBB4_MPCBB4_PRIVCFGR0_PRIV15             \ PRIV15
$00010000 constant GTZC2_MPCBB4_MPCBB4_PRIVCFGR0_PRIV16             \ PRIV16
$00020000 constant GTZC2_MPCBB4_MPCBB4_PRIVCFGR0_PRIV17             \ PRIV17
$00040000 constant GTZC2_MPCBB4_MPCBB4_PRIVCFGR0_PRIV18             \ PRIV18
$00080000 constant GTZC2_MPCBB4_MPCBB4_PRIVCFGR0_PRIV19             \ PRIV19
$00100000 constant GTZC2_MPCBB4_MPCBB4_PRIVCFGR0_PRIV20             \ PRIV20
$00200000 constant GTZC2_MPCBB4_MPCBB4_PRIVCFGR0_PRIV21             \ PRIV21
$00400000 constant GTZC2_MPCBB4_MPCBB4_PRIVCFGR0_PRIV22             \ PRIV22
$00800000 constant GTZC2_MPCBB4_MPCBB4_PRIVCFGR0_PRIV23             \ PRIV23
$01000000 constant GTZC2_MPCBB4_MPCBB4_PRIVCFGR0_PRIV24             \ PRIV24
$02000000 constant GTZC2_MPCBB4_MPCBB4_PRIVCFGR0_PRIV25             \ PRIV25
$04000000 constant GTZC2_MPCBB4_MPCBB4_PRIVCFGR0_PRIV26             \ PRIV26
$08000000 constant GTZC2_MPCBB4_MPCBB4_PRIVCFGR0_PRIV27             \ PRIV27
$10000000 constant GTZC2_MPCBB4_MPCBB4_PRIVCFGR0_PRIV28             \ PRIV28
$20000000 constant GTZC2_MPCBB4_MPCBB4_PRIVCFGR0_PRIV29             \ PRIV29
$40000000 constant GTZC2_MPCBB4_MPCBB4_PRIVCFGR0_PRIV30             \ PRIV30
$80000000 constant GTZC2_MPCBB4_MPCBB4_PRIVCFGR0_PRIV31             \ PRIV31


\
\ @brief GTZC2_MPCBB4
\
$46023800 constant GTZC2_MPCBB4_MPCBB4_CR  \ offset: 0x00 : MPCBB control register
$46023810 constant GTZC2_MPCBB4_MPCBB4_CFGLOCK  \ offset: 0x10 : GTZC2 SRAM4 MPCBB configuration lock register
$46023900 constant GTZC2_MPCBB4_MPCBB4_SECCFGR0  \ offset: 0x100 : MPCBB security configuration for super-block 0 register
$46023a00 constant GTZC2_MPCBB4_MPCBB4_PRIVCFGR0  \ offset: 0x200 : MPCBB privileged configuration for super-block 0 register

