
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003554                       # Number of seconds simulated
sim_ticks                                  3553955475                       # Number of ticks simulated
final_tick                               575084993151                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 360554                       # Simulator instruction rate (inst/s)
host_op_rate                                   463742                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 298117                       # Simulator tick rate (ticks/s)
host_mem_usage                               16928420                       # Number of bytes of host memory used
host_seconds                                 11921.33                       # Real time elapsed on the host
sim_insts                                  4298287139                       # Number of instructions simulated
sim_ops                                    5528423241                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       267648                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       374528                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       102016                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       228096                       # Number of bytes read from this memory
system.physmem.bytes_read::total               993280                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           20992                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       288512                       # Number of bytes written to this memory
system.physmem.bytes_written::total            288512                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2091                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2926                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          797                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1782                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  7760                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2254                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2254                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1548697                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     75309891                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1476665                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data    105383425                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1440648                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     28704918                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1440648                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     64180883                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               279485775                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1548697                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1476665                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1440648                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1440648                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            5906658                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          81180533                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               81180533                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          81180533                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1548697                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     75309891                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1476665                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data    105383425                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1440648                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     28704918                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1440648                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     64180883                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              360666308                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus0.numCycles                 8522676                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2855807                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2489085                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       188939                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1435338                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1383250                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          200366                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5686                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3498352                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15852954                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2855807                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1583616                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3356818                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         875490                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        407704                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines          1720441                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        91198                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7948289                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.298349                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.285073                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4591471     57.77%     57.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          601152      7.56%     65.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          293202      3.69%     69.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          221202      2.78%     71.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          182254      2.29%     74.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          160037      2.01%     76.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           54294      0.68%     76.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          195601      2.46%     79.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1649076     20.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7948289                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.335083                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.860091                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3621798                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       384046                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3243744                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        16142                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        682558                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       313162                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2853                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17720891                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4492                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        682558                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3773057                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         197250                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        44286                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3107362                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       143769                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17162751                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           20                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         70154                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        61020                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     22730127                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     78135890                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     78135890                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14903410                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         7826681                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2136                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1138                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           365833                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2625722                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       594701                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         7674                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       158656                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16139942                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2144                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13770861                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18301                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      4656600                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     12629894                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          106                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7948289                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.732557                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.859013                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2887630     36.33%     36.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1688682     21.25%     57.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       834807     10.50%     68.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       995003     12.52%     80.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       751565      9.46%     90.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       476803      6.00%     96.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       206500      2.60%     98.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        60111      0.76%     99.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        47188      0.59%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7948289                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          58486     72.99%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         12436     15.52%     88.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         9211     11.49%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10803835     78.45%     78.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109362      0.79%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          996      0.01%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2359847     17.14%     96.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       496821      3.61%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13770861                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.615791                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              80133                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005819                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35588445                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     20798790                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13287985                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13850994                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        22313                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       737647                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          111                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          110                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       154942                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        682558                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         132002                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         7646                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16142087                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        62448                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2625722                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       594701                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1128                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          4028                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           60                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          110                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        95468                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       111051                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       206519                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13468729                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2257698                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       302132                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2741193                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2017094                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            483495                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.580340                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13313418                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13287985                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7994816                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         19691280                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.559133                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.406008                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11370185                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      4772016                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2038                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       187168                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7265731                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.564906                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.286223                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3429608     47.20%     47.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1532893     21.10%     68.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       838343     11.54%     79.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       306036      4.21%     84.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       261100      3.59%     87.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       115767      1.59%     89.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       279849      3.85%     93.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        76911      1.06%     94.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       425224      5.85%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7265731                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11370185                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2327831                       # Number of memory references committed
system.switch_cpus0.commit.loads              1888072                       # Number of loads committed
system.switch_cpus0.commit.membars               1012                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779015                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9928958                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154568                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       425224                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            22982604                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           32967821                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3933                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 574387                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11370185                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.852267                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.852267                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.173341                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.173341                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62364966                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17437154                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18283355                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2036                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  11                       # Number of system calls
system.switch_cpus1.numCycles                 8522676                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2837619                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2303064                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       193854                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1196228                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1120837                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          302446                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8436                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2978744                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              15656683                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2837619                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1423283                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3307334                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1019258                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        725047                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1466554                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        89646                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7831999                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.464243                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.305856                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4524665     57.77%     57.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          207057      2.64%     60.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          237214      3.03%     63.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          431370      5.51%     68.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          192461      2.46%     71.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          298104      3.81%     75.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          163144      2.08%     77.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          138746      1.77%     79.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1639238     20.93%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7831999                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.332949                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.837062                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3143251                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       681509                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3155873                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        32378                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        818983                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       482410                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         1912                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      18636146                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4507                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        818983                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3313985                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         142738                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       302221                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3013675                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       240392                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      17913188                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         4129                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        129318                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        69710                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          524                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     25087678                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     83454623                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     83454623                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15435001                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         9652579                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3823                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2325                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           615373                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1670317                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       854154                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        12641                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       258012                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          16831669                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3822                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13554344                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27056                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5678653                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     17012937                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          774                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7831999                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.730637                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.918149                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2865423     36.59%     36.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1627034     20.77%     57.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1099241     14.04%     71.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       766319      9.78%     81.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       641520      8.19%     89.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       344127      4.39%     93.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       342475      4.37%     98.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        78574      1.00%     99.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        67286      0.86%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7831999                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          98373     76.72%     76.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             3      0.00%     76.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     76.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     76.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     76.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     76.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     76.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     76.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     76.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     76.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     76.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     76.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     76.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     76.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     76.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     76.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     76.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     76.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     76.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     76.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     76.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     76.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     76.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     76.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     76.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     76.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     76.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     76.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         13574     10.59%     87.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16267     12.69%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11298112     83.35%     83.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       191744      1.41%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1494      0.01%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1351858      9.97%     94.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       711136      5.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13554344                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.590386                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             128217                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009459                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     35095957                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     22514285                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13160975                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13682561                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        26210                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       652304                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          204                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          150                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       216302                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        818983                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          57153                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         7752                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     16835491                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        58733                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1670317                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       854154                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2301                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          5517                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           16                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          150                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       115407                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       110291                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       225698                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13297352                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1260428                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       256989                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1943339                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1882452                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            682911                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.560232                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13171177                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13160975                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8616566                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         24181132                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.544230                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356334                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9046871                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11111393                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5724105                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3048                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       196386                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7013016                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.584396                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.147635                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2886693     41.16%     41.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1855708     26.46%     67.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       763642     10.89%     78.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       380391      5.42%     83.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       387526      5.53%     89.46% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       152554      2.18%     91.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       165981      2.37%     94.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        85700      1.22%     95.23% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       334821      4.77%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7013016                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9046871                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11111393                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1655858                       # Number of memory references committed
system.switch_cpus1.commit.loads              1018008                       # Number of loads committed
system.switch_cpus1.commit.membars               1516                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1597634                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10010381                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       226089                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       334821                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            23513550                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           34490761                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4902                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 690677                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9046871                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11111393                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9046871                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.942058                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.942058                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.061506                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.061506                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        59784921                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18193534                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17245545                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3042                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus2.numCycles                 8522676                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3087091                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2515920                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       209479                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1271697                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1205777                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          326513                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9365                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3238248                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              16845510                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3087091                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1532290                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3736086                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1073854                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        652426                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines          1586770                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        85093                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8489238                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.454146                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.307457                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4753152     55.99%     55.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          386976      4.56%     60.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          387563      4.57%     65.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          480049      5.65%     70.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          147821      1.74%     72.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          189481      2.23%     74.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          158526      1.87%     76.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          143621      1.69%     78.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1842049     21.70%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8489238                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.362221                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.976552                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3396665                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       625443                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3571277                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        33698                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        862154                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       521690                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          323                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      20082557                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1942                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        862154                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3550236                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          46381                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       401505                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3449201                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       179752                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      19389523                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           11                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        111039                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        48772                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     27233104                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     90334799                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     90334799                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16923902                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10309181                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3618                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1936                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           494528                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1793120                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       927849                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         8273                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       312240                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          18228326                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3634                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14685840                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        30230                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6062762                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     18315732                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          203                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8489238                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.729936                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.904785                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      3134107     36.92%     36.92% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1720005     20.26%     57.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1164910     13.72%     70.90% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       804448      9.48%     80.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       791628      9.33%     89.70% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       383907      4.52%     94.23% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       363280      4.28%     98.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        58680      0.69%     99.20% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        68273      0.80%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8489238                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          92763     75.79%     75.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     75.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     75.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     75.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     75.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     75.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     75.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     75.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     75.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     75.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     75.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     75.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     75.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     75.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     75.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     75.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     75.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     75.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     75.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     75.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     75.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     75.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     75.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     75.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     75.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     75.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     75.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     75.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         15097     12.34%     88.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        14531     11.87%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12274881     83.58%     83.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       183933      1.25%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1679      0.01%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1454682      9.91%     94.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       770665      5.25%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14685840                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.723149                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             122391                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008334                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     38013538                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     24294835                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14278089                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      14808231                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        17774                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       688729                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           18                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          117                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       226632                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        862154                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          24486                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         4104                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     18231960                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        40990                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1793120                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       927849                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1923                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          3197                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           17                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          117                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       127297                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       117740                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       245037                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14434346                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1357863                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       251493                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2103518                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2061363                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            745655                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.693640                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14294378                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14278089                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9270179                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         26155673                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.675306                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354423                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9843810                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12134282                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6097728                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3431                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       210984                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7627084                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.590946                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.149321                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      3114444     40.83%     40.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2032921     26.65%     67.49% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       827039     10.84%     78.33% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       448758      5.88%     84.22% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       394238      5.17%     89.38% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       161893      2.12%     91.51% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       180657      2.37%     93.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       106422      1.40%     95.27% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       360712      4.73%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7627084                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9843810                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12134282                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1805608                       # Number of memory references committed
system.switch_cpus2.commit.loads              1104391                       # Number of loads committed
system.switch_cpus2.commit.membars               1706                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1760681                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10923489                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       250813                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       360712                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            25498213                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           37326994                       # The number of ROB writes
system.switch_cpus2.timesIdled                   1809                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  33438                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9843810                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12134282                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9843810                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.865790                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.865790                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.155014                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.155014                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        64794489                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       19849147                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       18551588                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3424                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus3.numCycles                 8522676                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2928514                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2384137                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       197099                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1215328                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1133904                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          309491                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         8735                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      2927144                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              16179460                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2928514                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1443395                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3562452                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1057739                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        759080                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           10                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1432635                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        83093                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8105597                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.469759                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.293546                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4543145     56.05%     56.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          312956      3.86%     59.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          254196      3.14%     63.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          611648      7.55%     70.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          162122      2.00%     72.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          220979      2.73%     75.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          153371      1.89%     77.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           88473      1.09%     78.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1758707     21.70%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8105597                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.343614                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.898401                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3054703                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       746384                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3425757                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        22098                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        856649                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       499246                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          280                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      19381405                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1440                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        856649                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3278564                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         113824                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       308978                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3219316                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       328261                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      18693693                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          351                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        132365                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       106333                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     26147061                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     87277022                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     87277022                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     16046684                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10100308                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3977                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2409                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           919640                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1757842                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       911225                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        18521                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       314044                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          17653376                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3985                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         14009780                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        29021                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6072592                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     18693067                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          790                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8105597                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.728408                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.891787                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2933160     36.19%     36.19% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1703318     21.01%     57.20% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1109610     13.69%     70.89% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       823515     10.16%     81.05% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       714056      8.81%     89.86% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       371623      4.58%     94.44% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       318396      3.93%     98.37% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        63370      0.78%     99.15% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        68549      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8105597                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          82713     69.70%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             3      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         17906     15.09%     84.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        18042     15.20%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     11645148     83.12%     83.12% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       195584      1.40%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1564      0.01%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1400709     10.00%     94.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       766775      5.47%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      14009780                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.643824                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             118664                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008470                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     36272841                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     23730146                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     13650016                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      14128444                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        54598                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       695317                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          365                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          198                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       230072                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           56                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        856649                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          65276                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         7982                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     17657362                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        41170                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1757842                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       911225                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2391                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          6497                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           12                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          198                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       118996                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       112478                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       231474                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     13787833                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1311469                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       221946                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2059094                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1943033                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            747625                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.617782                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              13659467                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             13650016                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          8876902                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         25217878                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.601612                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.352008                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9402523                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     11556360                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6101132                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3195                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       200362                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7248948                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.594212                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.134814                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2911080     40.16%     40.16% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      1964041     27.09%     67.25% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       792862     10.94%     78.19% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       455966      6.29%     84.48% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       363763      5.02%     89.50% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       152451      2.10%     91.60% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       180152      2.49%     94.09% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        88586      1.22%     95.31% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       340047      4.69%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7248948                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9402523                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      11556360                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1743675                       # Number of memory references committed
system.switch_cpus3.commit.loads              1062522                       # Number of loads committed
system.switch_cpus3.commit.membars               1588                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1657628                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10415868                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       235590                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       340047                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            24566237                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           36172285                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3503                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 417079                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9402523                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             11556360                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9402523                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.906424                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.906424                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.103236                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.103236                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        62028877                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       18856180                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       17871122                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3190                       # number of misc regfile writes
system.l20.replacements                          2134                       # number of replacements
system.l20.tagsinuse                      2047.363710                       # Cycle average of tags in use
system.l20.total_refs                          107412                       # Total number of references to valid blocks.
system.l20.sampled_refs                          4182                       # Sample count of references to valid blocks.
system.l20.avg_refs                         25.684362                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           30.263470                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    30.214929                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   952.174082                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          1034.711229                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.014777                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.014753                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.464929                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.505230                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999689                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            3                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         3300                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   3303                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             754                       # number of Writeback hits
system.l20.Writeback_hits::total                  754                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           24                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   24                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            3                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         3324                       # number of demand (read+write) hits
system.l20.demand_hits::total                    3327                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            3                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         3324                       # number of overall hits
system.l20.overall_hits::total                   3327                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           43                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         2091                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 2134                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           43                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         2091                       # number of demand (read+write) misses
system.l20.demand_misses::total                  2134                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           43                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         2091                       # number of overall misses
system.l20.overall_misses::total                 2134                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     16899607                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    334947502                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      351847109                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     16899607                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    334947502                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       351847109                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     16899607                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    334947502                       # number of overall miss cycles
system.l20.overall_miss_latency::total      351847109                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           46                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         5391                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               5437                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          754                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              754                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           24                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               24                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           46                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         5415                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                5461                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           46                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         5415                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               5461                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.934783                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.387869                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.392496                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.934783                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.386150                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.390771                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.934783                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.386150                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.390771                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 393014.116279                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 160185.318986                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 164876.808341                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 393014.116279                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 160185.318986                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 164876.808341                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 393014.116279                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 160185.318986                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 164876.808341                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 314                       # number of writebacks
system.l20.writebacks::total                      314                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           43                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         2091                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            2134                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           43                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         2091                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             2134                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           43                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         2091                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            2134                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     16410867                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    311075229                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    327486096                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     16410867                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    311075229                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    327486096                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     16410867                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    311075229                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    327486096                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.934783                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.387869                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.392496                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.934783                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.386150                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.390771                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.934783                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.386150                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.390771                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 381648.069767                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 148768.641320                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 153461.150890                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 381648.069767                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 148768.641320                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 153461.150890                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 381648.069767                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 148768.641320                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 153461.150890                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          2967                       # number of replacements
system.l21.tagsinuse                      2046.505553                       # Cycle average of tags in use
system.l21.total_refs                          144257                       # Total number of references to valid blocks.
system.l21.sampled_refs                          5015                       # Sample count of references to valid blocks.
system.l21.avg_refs                         28.765105                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           11.233239                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    29.483330                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   848.296810                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1157.492173                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.005485                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.014396                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.414207                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.565182                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999270                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            4                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         3791                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3795                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             862                       # number of Writeback hits
system.l21.Writeback_hits::total                  862                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           54                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   54                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            4                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         3845                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3849                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            4                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         3845                       # number of overall hits
system.l21.overall_hits::total                   3849                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           41                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         2927                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 2968                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           41                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         2927                       # number of demand (read+write) misses
system.l21.demand_misses::total                  2968                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           41                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         2927                       # number of overall misses
system.l21.overall_misses::total                 2968                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     10696836                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    527028392                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      537725228                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     10696836                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    527028392                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       537725228                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     10696836                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    527028392                       # number of overall miss cycles
system.l21.overall_miss_latency::total      537725228                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           45                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         6718                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               6763                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          862                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              862                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           54                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               54                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           45                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         6772                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                6817                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           45                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         6772                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               6817                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.911111                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.435695                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.438858                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.911111                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.432221                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.435382                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.911111                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.432221                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.435382                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 260898.439024                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 180057.530577                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 181174.268194                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 260898.439024                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 180057.530577                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 181174.268194                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 260898.439024                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 180057.530577                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 181174.268194                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 454                       # number of writebacks
system.l21.writebacks::total                      454                       # number of writebacks
system.l21.ReadReq_mshr_hits::switch_cpus1.data            1                       # number of ReadReq MSHR hits
system.l21.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l21.demand_mshr_hits::switch_cpus1.data            1                       # number of demand (read+write) MSHR hits
system.l21.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l21.overall_mshr_hits::switch_cpus1.data            1                       # number of overall MSHR hits
system.l21.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           41                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         2926                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            2967                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           41                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         2926                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             2967                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           41                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         2926                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            2967                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     10223178                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    492265001                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    502488179                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     10223178                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    492265001                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    502488179                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     10223178                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    492265001                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    502488179                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.911111                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.435546                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.438711                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.911111                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.432073                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.435235                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.911111                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.432073                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.435235                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 249345.804878                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 168238.209501                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 169359.008763                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 249345.804878                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 168238.209501                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 169359.008763                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 249345.804878                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 168238.209501                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 169359.008763                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           837                       # number of replacements
system.l22.tagsinuse                      2046.565700                       # Cycle average of tags in use
system.l22.total_refs                          226547                       # Total number of references to valid blocks.
system.l22.sampled_refs                          2885                       # Sample count of references to valid blocks.
system.l22.avg_refs                         78.525823                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           38.376297                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    36.847927                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   379.839349                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          1591.502127                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.018738                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.017992                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.185468                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.777101                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999300                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data         2936                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   2937                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             907                       # number of Writeback hits
system.l22.Writeback_hits::total                  907                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           39                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   39                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data         2975                       # number of demand (read+write) hits
system.l22.demand_hits::total                    2976                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data         2975                       # number of overall hits
system.l22.overall_hits::total                   2976                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           40                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data          797                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  837                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           40                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data          797                       # number of demand (read+write) misses
system.l22.demand_misses::total                   837                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           40                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data          797                       # number of overall misses
system.l22.overall_misses::total                  837                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     20191520                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    139402427                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      159593947                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     20191520                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    139402427                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       159593947                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     20191520                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    139402427                       # number of overall miss cycles
system.l22.overall_miss_latency::total      159593947                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           41                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         3733                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               3774                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          907                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              907                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           39                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               39                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           41                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         3772                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                3813                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           41                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         3772                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               3813                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.975610                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.213501                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.221781                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.975610                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.211294                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.219512                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.975610                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.211294                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.219512                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst       504788                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 174908.942284                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 190673.771804                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst       504788                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 174908.942284                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 190673.771804                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst       504788                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 174908.942284                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 190673.771804                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 464                       # number of writebacks
system.l22.writebacks::total                      464                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           40                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data          797                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             837                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           40                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data          797                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              837                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           40                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data          797                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             837                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     19734915                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    130294884                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    150029799                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     19734915                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    130294884                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    150029799                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     19734915                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    130294884                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    150029799                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.213501                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.221781                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.975610                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.211294                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.219512                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.975610                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.211294                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.219512                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 493372.875000                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 163481.661230                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 179247.071685                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 493372.875000                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 163481.661230                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 179247.071685                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 493372.875000                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 163481.661230                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 179247.071685                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          1825                       # number of replacements
system.l23.tagsinuse                      2046.649997                       # Cycle average of tags in use
system.l23.total_refs                          200346                       # Total number of references to valid blocks.
system.l23.sampled_refs                          3873                       # Sample count of references to valid blocks.
system.l23.avg_refs                         51.728892                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           34.738919                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    28.017471                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   814.036743                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          1169.856864                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.016962                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.013680                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.397479                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.571219                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999341                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data         3464                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   3465                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            1956                       # number of Writeback hits
system.l23.Writeback_hits::total                 1956                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           48                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   48                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data         3512                       # number of demand (read+write) hits
system.l23.demand_hits::total                    3513                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data         3512                       # number of overall hits
system.l23.overall_hits::total                   3513                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           40                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         1781                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 1821                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            1                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           40                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         1782                       # number of demand (read+write) misses
system.l23.demand_misses::total                  1822                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           40                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         1782                       # number of overall misses
system.l23.overall_misses::total                 1822                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     13412890                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    277005689                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      290418579                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data       217495                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total       217495                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     13412890                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    277223184                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       290636074                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     13412890                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    277223184                       # number of overall miss cycles
system.l23.overall_miss_latency::total      290636074                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           41                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         5245                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               5286                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         1956                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             1956                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           49                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               49                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           41                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         5294                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                5335                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           41                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         5294                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               5335                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.975610                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.339561                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.344495                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data     0.020408                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total        0.020408                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.975610                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.336607                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.341518                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.975610                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.336607                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.341518                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 335322.250000                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 155533.795059                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 159483.019769                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data       217495                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total       217495                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 335322.250000                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 155568.565657                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 159514.859495                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 335322.250000                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 155568.565657                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 159514.859495                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                1022                       # number of writebacks
system.l23.writebacks::total                     1022                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           40                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         1781                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            1821                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            1                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           40                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         1782                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             1822                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           40                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         1782                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            1822                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     12957215                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    256658111                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    269615326                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data       206165                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total       206165                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     12957215                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    256864276                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    269821491                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     12957215                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    256864276                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    269821491                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.339561                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.344495                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.020408                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total     0.020408                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.975610                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.336607                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.341518                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.975610                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.336607                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.341518                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 323930.375000                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 144108.989893                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 148058.937946                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data       206165                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total       206165                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 323930.375000                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 144143.813692                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 148090.829308                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 323930.375000                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 144143.813692                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 148090.829308                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     3                       # number of replacements
system.cpu0.icache.tagsinuse               557.920991                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001752906                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   564                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1776157.634752                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    42.676907                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   515.244084                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.068392                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.825712                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.894104                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1720385                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1720385                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1720385                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1720385                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1720385                       # number of overall hits
system.cpu0.icache.overall_hits::total        1720385                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           56                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           56                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           56                       # number of overall misses
system.cpu0.icache.overall_misses::total           56                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     20042677                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     20042677                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     20042677                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     20042677                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     20042677                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     20042677                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1720441                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1720441                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1720441                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1720441                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1720441                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1720441                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000033                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000033                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 357904.946429                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 357904.946429                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 357904.946429                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 357904.946429                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 357904.946429                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 357904.946429                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        23622                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs        23622                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           10                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           10                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           10                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           46                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           46                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           46                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     17041076                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     17041076                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     17041076                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     17041076                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     17041076                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     17041076                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 370458.173913                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 370458.173913                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 370458.173913                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 370458.173913                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 370458.173913                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 370458.173913                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5415                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223250074                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5671                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              39366.967731                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   200.697166                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    55.302834                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.783973                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.216027                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2055639                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2055639                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       437584                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        437584                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1102                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1102                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1018                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1018                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2493223                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2493223                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2493223                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2493223                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        18101                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        18101                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           72                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           72                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        18173                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         18173                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        18173                       # number of overall misses
system.cpu0.dcache.overall_misses::total        18173                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1971882704                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1971882704                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2168708                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2168708                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1974051412                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1974051412                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1974051412                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1974051412                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2073740                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2073740                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1102                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1102                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1018                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1018                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2511396                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2511396                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2511396                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2511396                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008729                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008729                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000165                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000165                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007236                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007236                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007236                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007236                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 108937.777139                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 108937.777139                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 30120.944444                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 30120.944444                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 108625.511033                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 108625.511033                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 108625.511033                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 108625.511033                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          754                       # number of writebacks
system.cpu0.dcache.writebacks::total              754                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        12710                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        12710                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        12758                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        12758                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        12758                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        12758                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5391                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5391                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5415                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5415                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5415                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5415                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    363228812                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    363228812                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       464075                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       464075                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    363692887                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    363692887                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    363692887                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    363692887                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002600                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002600                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002156                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002156                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002156                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002156                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 67376.889631                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 67376.889631                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 19336.458333                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 19336.458333                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 67163.968052                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 67163.968052                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 67163.968052                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 67163.968052                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               511.690210                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1088439844                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2105299.504836                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    39.690210                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          472                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.063606                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.756410                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.820016                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1466493                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1466493                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1466493                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1466493                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1466493                       # number of overall hits
system.cpu1.icache.overall_hits::total        1466493                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           61                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           61                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           61                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            61                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           61                       # number of overall misses
system.cpu1.icache.overall_misses::total           61                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     18136459                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     18136459                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     18136459                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     18136459                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     18136459                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     18136459                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1466554                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1466554                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1466554                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1466554                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1466554                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1466554                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000042                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000042                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000042                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000042                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000042                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000042                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst       297319                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total       297319                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst       297319                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total       297319                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst       297319                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total       297319                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           16                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           16                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           16                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           45                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           45                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           45                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     10892162                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     10892162                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     10892162                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     10892162                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     10892162                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     10892162                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 242048.044444                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 242048.044444                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 242048.044444                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 242048.044444                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 242048.044444                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 242048.044444                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  6772                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               177630519                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  7028                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              25274.689670                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   226.905682                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    29.094318                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.886350                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.113650                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       982451                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         982451                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       634543                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        634543                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2239                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2239                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1521                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1521                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1616994                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1616994                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1616994                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1616994                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        13668                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        13668                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          204                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          204                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        13872                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         13872                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        13872                       # number of overall misses
system.cpu1.dcache.overall_misses::total        13872                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1300217326                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1300217326                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      8285251                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      8285251                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1308502577                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1308502577                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1308502577                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1308502577                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       996119                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       996119                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       634747                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       634747                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2239                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2239                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1521                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1521                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1630866                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1630866                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1630866                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1630866                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013721                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013721                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000321                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000321                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008506                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008506                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008506                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008506                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 95128.572286                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 95128.572286                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 40613.975490                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 40613.975490                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 94326.887039                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 94326.887039                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 94326.887039                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 94326.887039                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          862                       # number of writebacks
system.cpu1.dcache.writebacks::total              862                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6950                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6950                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          150                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          150                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         7100                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         7100                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         7100                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         7100                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         6718                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6718                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           54                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           54                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         6772                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6772                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         6772                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6772                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    560030080                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    560030080                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1489948                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1489948                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    561520028                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    561520028                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    561520028                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    561520028                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006744                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006744                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000085                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000085                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004152                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004152                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004152                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004152                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 83362.619827                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 83362.619827                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 27591.629630                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 27591.629630                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 82917.901359                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 82917.901359                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 82917.901359                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 82917.901359                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               506.780311                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1089548023                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   509                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2140565.860511                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    38.780311                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          468                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.062148                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.750000                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.812148                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1586714                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1586714                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1586714                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1586714                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1586714                       # number of overall hits
system.cpu2.icache.overall_hits::total        1586714                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           56                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           56                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           56                       # number of overall misses
system.cpu2.icache.overall_misses::total           56                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     27467731                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     27467731                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     27467731                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     27467731                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     27467731                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     27467731                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1586770                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1586770                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1586770                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1586770                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1586770                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1586770                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000035                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000035                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 490495.196429                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 490495.196429                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 490495.196429                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 490495.196429                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 490495.196429                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 490495.196429                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs        28425                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs        28425                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           15                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           15                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           15                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           41                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           41                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           41                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     20280078                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     20280078                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     20280078                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     20280078                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     20280078                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     20280078                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 494636.048780                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 494636.048780                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 494636.048780                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 494636.048780                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 494636.048780                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 494636.048780                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3772                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               161284324                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4028                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              40040.795432                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   221.271617                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    34.728383                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.864342                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.135658                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1064917                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1064917                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       697531                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        697531                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1867                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1867                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1712                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1712                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1762448                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1762448                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1762448                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1762448                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         7312                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         7312                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          152                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          152                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         7464                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          7464                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         7464                       # number of overall misses
system.cpu2.dcache.overall_misses::total         7464                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    400888302                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    400888302                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      5105013                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      5105013                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    405993315                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    405993315                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    405993315                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    405993315                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1072229                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1072229                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       697683                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       697683                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1867                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1867                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1712                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1712                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1769912                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1769912                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1769912                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1769912                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006819                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006819                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000218                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000218                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.004217                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.004217                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.004217                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.004217                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 54826.080689                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 54826.080689                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 33585.611842                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 33585.611842                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 54393.530949                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 54393.530949                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 54393.530949                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 54393.530949                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          907                       # number of writebacks
system.cpu2.dcache.writebacks::total              907                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         3579                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         3579                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          113                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          113                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         3692                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         3692                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         3692                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         3692                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3733                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3733                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           39                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           39                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3772                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3772                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3772                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3772                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    166876607                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    166876607                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       930026                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       930026                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    167806633                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    167806633                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    167806633                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    167806633                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003482                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003482                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000056                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000056                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002131                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002131                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002131                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002131                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 44703.082507                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 44703.082507                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 23846.820513                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 23846.820513                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 44487.442471                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 44487.442471                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 44487.442471                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 44487.442471                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               511.943377                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1086518497                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   515                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2109744.654369                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    37.943377                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          474                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.060807                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.759615                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.820422                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1432581                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1432581                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1432581                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1432581                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1432581                       # number of overall hits
system.cpu3.icache.overall_hits::total        1432581                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           54                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           54                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           54                       # number of overall misses
system.cpu3.icache.overall_misses::total           54                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     20275389                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     20275389                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     20275389                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     20275389                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     20275389                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     20275389                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1432635                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1432635                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1432635                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1432635                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1432635                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1432635                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000038                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000038                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 375470.166667                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 375470.166667                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 375470.166667                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 375470.166667                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 375470.166667                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 375470.166667                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           13                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           13                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           41                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           41                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           41                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     13551008                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     13551008                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     13551008                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     13551008                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     13551008                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     13551008                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 330512.390244                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 330512.390244                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 330512.390244                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 330512.390244                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 330512.390244                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 330512.390244                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5294                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               170702954                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5550                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              30757.289009                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   225.461819                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    30.538181                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.880710                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.119290                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       994627                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         994627                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       677407                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        677407                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1835                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1835                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1595                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1595                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1672034                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1672034                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1672034                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1672034                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        13342                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        13342                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          397                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          397                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        13739                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         13739                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        13739                       # number of overall misses
system.cpu3.dcache.overall_misses::total        13739                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   1129314630                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1129314630                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     38327039                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     38327039                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   1167641669                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   1167641669                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   1167641669                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   1167641669                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1007969                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1007969                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       677804                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       677804                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1835                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1835                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1595                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1595                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1685773                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1685773                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1685773                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1685773                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.013237                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.013237                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000586                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000586                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008150                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008150                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008150                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008150                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 84643.578924                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 84643.578924                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 96541.659950                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 96541.659950                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 84987.384016                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 84987.384016                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 84987.384016                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 84987.384016                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       230453                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 76817.666667                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1956                       # number of writebacks
system.cpu3.dcache.writebacks::total             1956                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         8097                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         8097                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          348                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          348                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         8445                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         8445                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         8445                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         8445                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5245                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5245                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           49                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           49                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5294                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5294                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5294                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5294                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    308200445                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    308200445                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1214639                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1214639                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    309415084                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    309415084                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    309415084                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    309415084                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005204                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005204                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003140                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003140                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003140                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003140                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 58760.809342                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 58760.809342                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 24788.551020                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 24788.551020                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 58446.370230                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 58446.370230                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 58446.370230                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 58446.370230                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
