{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1764281982594 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764281982595 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 27 16:19:42 2025 " "Processing started: Thu Nov 27 16:19:42 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764281982595 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1764281982595 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off parallel_fpga -c parallel_fpga --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off parallel_fpga -c parallel_fpga --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1764281982595 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1764281983218 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1764281983218 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "testbench_fsms.sv " "Can't analyze file -- file testbench_fsms.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Design Software" 0 -1 1764281993874 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dsa_datapath.sv(28) " "Verilog HDL information at dsa_datapath.sv(28): always construct contains both blocking and non-blocking assignments" {  } { { "dsa_datapath.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_datapath.sv" 28 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1764281993878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsa_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file dsa_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dsa_datapath " "Found entity 1: dsa_datapath" {  } { { "dsa_datapath.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_datapath.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764281993880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1764281993880 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dsa_datapath_simd.sv(27) " "Verilog HDL information at dsa_datapath_simd.sv(27): always construct contains both blocking and non-blocking assignments" {  } { { "dsa_datapath_simd.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_datapath_simd.sv" 27 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1764281993883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsa_datapath_simd.sv 1 1 " "Found 1 design units, including 1 entities, in source file dsa_datapath_simd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dsa_datapath_simd " "Found entity 1: dsa_datapath_simd" {  } { { "dsa_datapath_simd.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_datapath_simd.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764281993884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1764281993884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsa_mem_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file dsa_mem_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dsa_mem_interface " "Found entity 1: dsa_mem_interface" {  } { { "dsa_mem_interface.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_mem_interface.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764281993888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1764281993888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsa_simd_registers.sv 1 1 " "Found 1 design units, including 1 entities, in source file dsa_simd_registers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dsa_simd_registers " "Found entity 1: dsa_simd_registers" {  } { { "dsa_simd_registers.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_simd_registers.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764281993892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1764281993892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/testbench.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764281993897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1764281993897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_simd.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_simd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_simd " "Found entity 1: testbench_simd" {  } { { "testbench_simd.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/testbench_simd.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764281993903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1764281993903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsa_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file dsa_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dsa_top " "Found entity 1: dsa_top" {  } { { "dsa_top.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_top.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764281993908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1764281993908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsa_top_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file dsa_top_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dsa_top_tb " "Found entity 1: dsa_top_tb" {  } { { "dsa_top_tb.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_top_tb.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764281993913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1764281993913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsa_pixel_fetch_sequential.sv 1 1 " "Found 1 design units, including 1 entities, in source file dsa_pixel_fetch_sequential.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dsa_pixel_fetch_sequential " "Found entity 1: dsa_pixel_fetch_sequential" {  } { { "dsa_pixel_fetch_sequential.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_pixel_fetch_sequential.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764281993917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1764281993917 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dsa_pixel_fetch_simd.sv(113) " "Verilog HDL information at dsa_pixel_fetch_simd.sv(113): always construct contains both blocking and non-blocking assignments" {  } { { "dsa_pixel_fetch_simd.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_pixel_fetch_simd.sv" 113 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1764281993921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsa_pixel_fetch_simd.sv 1 1 " "Found 1 design units, including 1 entities, in source file dsa_pixel_fetch_simd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dsa_pixel_fetch_simd " "Found entity 1: dsa_pixel_fetch_simd" {  } { { "dsa_pixel_fetch_simd.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_pixel_fetch_simd.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764281993923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1764281993923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsa_pixel_fetch_unified.sv 1 1 " "Found 1 design units, including 1 entities, in source file dsa_pixel_fetch_unified.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dsa_pixel_fetch_unified " "Found entity 1: dsa_pixel_fetch_unified" {  } { { "dsa_pixel_fetch_unified.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_pixel_fetch_unified.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764281993927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1764281993927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsa_control_fsm_simd.sv 1 1 " "Found 1 design units, including 1 entities, in source file dsa_control_fsm_simd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dsa_control_fsm_simd " "Found entity 1: dsa_control_fsm_simd" {  } { { "dsa_control_fsm_simd.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_control_fsm_simd.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764281993931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1764281993931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsa_control_fsm_sequential.sv 1 1 " "Found 1 design units, including 1 entities, in source file dsa_control_fsm_sequential.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dsa_control_fsm_sequential " "Found entity 1: dsa_control_fsm_sequential" {  } { { "dsa_control_fsm_sequential.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_control_fsm_sequential.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764281993936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1764281993936 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dsa_top " "Elaborating entity \"dsa_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1764281993973 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 dsa_top.sv(233) " "Verilog HDL assignment warning at dsa_top.sv(233): truncated value with size 32 to match size of target (18)" {  } { { "dsa_top.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_top.sv" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1764281993976 "|dsa_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flops_count dsa_top.sv(243) " "Verilog HDL Always Construct warning at dsa_top.sv(243): inferring latch(es) for variable \"flops_count\", which holds its previous value in one or more paths through the always construct" {  } { { "dsa_top.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_top.sv" 243 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1764281993976 "|dsa_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flops_count\[0\] dsa_top.sv(243) " "Inferred latch for \"flops_count\[0\]\" at dsa_top.sv(243)" {  } { { "dsa_top.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_top.sv" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1764281993976 "|dsa_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flops_count\[1\] dsa_top.sv(243) " "Inferred latch for \"flops_count\[1\]\" at dsa_top.sv(243)" {  } { { "dsa_top.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_top.sv" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1764281993976 "|dsa_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flops_count\[2\] dsa_top.sv(243) " "Inferred latch for \"flops_count\[2\]\" at dsa_top.sv(243)" {  } { { "dsa_top.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_top.sv" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1764281993976 "|dsa_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dsa_control_fsm_sequential dsa_control_fsm_sequential:fsm_seq " "Elaborating entity \"dsa_control_fsm_sequential\" for hierarchy \"dsa_control_fsm_sequential:fsm_seq\"" {  } { { "dsa_top.sv" "fsm_seq" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_top.sv" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1764281993979 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "dsa_control_fsm_sequential.sv(77) " "Verilog HDL Case Statement information at dsa_control_fsm_sequential.sv(77): all case item expressions in this case statement are onehot" {  } { { "dsa_control_fsm_sequential.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_control_fsm_sequential.sv" 77 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1764281993980 "|dsa_top|dsa_control_fsm_sequential:fsm_seq"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dsa_control_fsm_simd dsa_control_fsm_simd:fsm_simd " "Elaborating entity \"dsa_control_fsm_simd\" for hierarchy \"dsa_control_fsm_simd:fsm_simd\"" {  } { { "dsa_top.sv" "fsm_simd" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_top.sv" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1764281993982 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 dsa_control_fsm_simd.sv(111) " "Verilog HDL assignment warning at dsa_control_fsm_simd.sv(111): truncated value with size 32 to match size of target (16)" {  } { { "dsa_control_fsm_simd.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_control_fsm_simd.sv" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1764281993985 "|dsa_top|dsa_control_fsm_simd:fsm_simd"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "dsa_control_fsm_simd.sv(82) " "Verilog HDL Case Statement information at dsa_control_fsm_simd.sv(82): all case item expressions in this case statement are onehot" {  } { { "dsa_control_fsm_simd.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_control_fsm_simd.sv" 82 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1764281993985 "|dsa_top|dsa_control_fsm_simd:fsm_simd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dsa_pixel_fetch_unified dsa_pixel_fetch_unified:fetch_unit " "Elaborating entity \"dsa_pixel_fetch_unified\" for hierarchy \"dsa_pixel_fetch_unified:fetch_unit\"" {  } { { "dsa_top.sv" "fetch_unit" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_top.sv" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1764281993987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dsa_pixel_fetch_sequential dsa_pixel_fetch_unified:fetch_unit\|dsa_pixel_fetch_sequential:seq_fetch " "Elaborating entity \"dsa_pixel_fetch_sequential\" for hierarchy \"dsa_pixel_fetch_unified:fetch_unit\|dsa_pixel_fetch_sequential:seq_fetch\"" {  } { { "dsa_pixel_fetch_unified.sv" "seq_fetch" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_pixel_fetch_unified.sv" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1764281993990 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "img_height_r dsa_pixel_fetch_sequential.sv(49) " "Verilog HDL or VHDL warning at dsa_pixel_fetch_sequential.sv(49): object \"img_height_r\" assigned a value but never read" {  } { { "dsa_pixel_fetch_sequential.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_pixel_fetch_sequential.sv" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1764281993993 "|dsa_top|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_sequential:seq_fetch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 dsa_pixel_fetch_sequential.sv(99) " "Verilog HDL assignment warning at dsa_pixel_fetch_sequential.sv(99): truncated value with size 32 to match size of target (18)" {  } { { "dsa_pixel_fetch_sequential.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_pixel_fetch_sequential.sv" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1764281993993 "|dsa_top|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_sequential:seq_fetch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 dsa_pixel_fetch_sequential.sv(100) " "Verilog HDL assignment warning at dsa_pixel_fetch_sequential.sv(100): truncated value with size 32 to match size of target (18)" {  } { { "dsa_pixel_fetch_sequential.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_pixel_fetch_sequential.sv" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1764281993993 "|dsa_top|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_sequential:seq_fetch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 dsa_pixel_fetch_sequential.sv(101) " "Verilog HDL assignment warning at dsa_pixel_fetch_sequential.sv(101): truncated value with size 32 to match size of target (18)" {  } { { "dsa_pixel_fetch_sequential.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_pixel_fetch_sequential.sv" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1764281993993 "|dsa_top|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_sequential:seq_fetch"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "dsa_pixel_fetch_sequential.sv(109) " "Verilog HDL Case Statement information at dsa_pixel_fetch_sequential.sv(109): all case item expressions in this case statement are onehot" {  } { { "dsa_pixel_fetch_sequential.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_pixel_fetch_sequential.sv" 109 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1764281993993 "|dsa_top|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_sequential:seq_fetch"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "dsa_pixel_fetch_sequential.sv(126) " "Verilog HDL Case Statement information at dsa_pixel_fetch_sequential.sv(126): all case item expressions in this case statement are onehot" {  } { { "dsa_pixel_fetch_sequential.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_pixel_fetch_sequential.sv" 126 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1764281993993 "|dsa_top|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_sequential:seq_fetch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dsa_pixel_fetch_simd dsa_pixel_fetch_unified:fetch_unit\|dsa_pixel_fetch_simd:simd_fetch " "Elaborating entity \"dsa_pixel_fetch_simd\" for hierarchy \"dsa_pixel_fetch_unified:fetch_unit\|dsa_pixel_fetch_simd:simd_fetch\"" {  } { { "dsa_pixel_fetch_unified.sv" "simd_fetch" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_pixel_fetch_unified.sv" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1764281993995 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 dsa_pixel_fetch_simd.sv(190) " "Verilog HDL assignment warning at dsa_pixel_fetch_simd.sv(190): truncated value with size 32 to match size of target (3)" {  } { { "dsa_pixel_fetch_simd.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_pixel_fetch_simd.sv" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1764281994001 "|dsa_top|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 dsa_pixel_fetch_simd.sv(210) " "Verilog HDL assignment warning at dsa_pixel_fetch_simd.sv(210): truncated value with size 32 to match size of target (5)" {  } { { "dsa_pixel_fetch_simd.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_pixel_fetch_simd.sv" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1764281994001 "|dsa_top|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 dsa_pixel_fetch_simd.sv(221) " "Verilog HDL assignment warning at dsa_pixel_fetch_simd.sv(221): truncated value with size 32 to match size of target (18)" {  } { { "dsa_pixel_fetch_simd.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_pixel_fetch_simd.sv" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1764281994001 "|dsa_top|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 dsa_pixel_fetch_simd.sv(226) " "Verilog HDL assignment warning at dsa_pixel_fetch_simd.sv(226): truncated value with size 32 to match size of target (18)" {  } { { "dsa_pixel_fetch_simd.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_pixel_fetch_simd.sv" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1764281994001 "|dsa_top|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 dsa_pixel_fetch_simd.sv(229) " "Verilog HDL assignment warning at dsa_pixel_fetch_simd.sv(229): truncated value with size 32 to match size of target (5)" {  } { { "dsa_pixel_fetch_simd.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_pixel_fetch_simd.sv" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1764281994001 "|dsa_top|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dsa_mem_interface dsa_mem_interface:mem_inst " "Elaborating entity \"dsa_mem_interface\" for hierarchy \"dsa_mem_interface:mem_inst\"" {  } { { "dsa_top.sv" "mem_inst" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_top.sv" 412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1764281994004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dsa_datapath dsa_datapath:dp_seq " "Elaborating entity \"dsa_datapath\" for hierarchy \"dsa_datapath:dp_seq\"" {  } { { "dsa_top.sv" "dp_seq" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_top.sv" 428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1764281994007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dsa_datapath_simd dsa_datapath_simd:dp_simd " "Elaborating entity \"dsa_datapath_simd\" for hierarchy \"dsa_datapath_simd:dp_simd\"" {  } { { "dsa_top.sv" "dp_simd" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_top.sv" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1764281994010 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/output_files/parallel_fpga.map.smsg " "Generated suppressed messages file C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/output_files/parallel_fpga.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1764281994240 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4784 " "Peak virtual memory: 4784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764281994257 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 27 16:19:54 2025 " "Processing ended: Thu Nov 27 16:19:54 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764281994257 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764281994257 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764281994257 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1764281994257 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 14 s " "Quartus Prime Flow was successful. 0 errors, 14 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1764281994895 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1764281995374 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764281995381 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 27 16:19:55 2025 " "Processing started: Thu Nov 27 16:19:55 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764281995381 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1764281995381 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim parallel_fpga parallel_fpga " "Command: quartus_sh -t c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim parallel_fpga parallel_fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1764281995381 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim parallel_fpga parallel_fpga " "Quartus(args): --rtl_sim parallel_fpga parallel_fpga" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1764281995381 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1764281995606 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1764281995744 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1764281995745 ""}
{ "Warning" "0" "" "Warning: File parallel_fpga_run_msim_rtl_verilog.do already exists - backing up current file as parallel_fpga_run_msim_rtl_verilog.do.bak11" {  } {  } 0 0 "Warning: File parallel_fpga_run_msim_rtl_verilog.do already exists - backing up current file as parallel_fpga_run_msim_rtl_verilog.do.bak11" 0 0 "Shell" 0 0 1764281995815 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/simulation/modelsim/parallel_fpga_run_msim_rtl_verilog.do" {  } { { "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/simulation/modelsim/parallel_fpga_run_msim_rtl_verilog.do" "0" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/simulation/modelsim/parallel_fpga_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/simulation/modelsim/parallel_fpga_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1764281995876 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Shell" 0 0 1764281995878 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Shell" 0 0 1764281995883 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1764281995883 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/parallel_fpga_nativelink_simulation.rpt" {  } { { "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/parallel_fpga_nativelink_simulation.rpt" "0" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/parallel_fpga_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/parallel_fpga_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1764281995883 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1764281995884 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4753 " "Peak virtual memory: 4753 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764281995884 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 27 16:19:55 2025 " "Processing ended: Thu Nov 27 16:19:55 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764281995884 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764281995884 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764281995884 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1764281995884 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 15 s " "Quartus Prime Flow was successful. 0 errors, 15 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1764282121612 ""}
