/*******************************************************************************
Copyright (c) 2022 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.

Portions of Raptor Design Suite are utilized under the following third-party copyright notices:

Parallax Static Timing Analyzer Copyright (c) 2021, Parallax Software, Inc. All rights reserved.
*********************************************************************************/

Version  : 2023.12
Build    : 0.9.9
Hash     : f0b240f
Date     : Dec 12 2023
Type     : Engineering
Log Time   : Tue Dec 12 10:13:08 2023 GMT

Warning: Could not locate SDC file, clock frequency cannot be calculated

Top-level Name:
	design1_5_5_top

Clocks: 1
	clk 

I/Os: 4
	1 clk Input Clock clk
	32 in Input SDR clk
	32 out Output SDR clk
	1 rst Input SDR clk

LUTs: 141
	clk Typical : 119
	clk High : 14
	clk Very_High : 8

FFs: 361
	clk : 361

INFO: PWR: Created /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/results_dir/design1_5_5_top/run_1/synth_1_1/impl_1_1_1/power_analysis/power.csv

