// Seed: 1607608398
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_6;
endmodule
module module_1 #(
    parameter id_15 = 32'd84
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  input logic [7:0] id_6;
  output wire id_5;
  output logic [7:0] id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire  id_14;
  logic _id_15;
  ;
  always @(posedge id_8 or id_14) id_4[1] = 1;
  wire id_16;
  module_0 modCall_1 (
      id_8,
      id_12,
      id_12,
      id_14,
      id_10
  );
  initial begin : LABEL_0
    $unsigned(26);
    ;
  end
endmodule
