X86_64 WW+RR+WW+RR+mfence+mfences+po+mfence
"MFencedWW Rfe MFencesRR Fre PodWW Rfe MFencedRR Fre"
Cycle=Rfe MFencesRR Fre PodWW Rfe MFencedRR Fre MFencedWW
Relax=
Safe=Rfe Fre PodWW MFencesRR MFencedWW MFencedRR
Generator=diy7 (version 7.55+01(dev))
Prefetch=0:x=F,0:y=W,2:y=F,2:z=W,3:z=F,3:x=T
Com=Rf Fr Rf Fr
Orig=MFencedWW Rfe MFencesRR Fre PodWW Rfe MFencedRR Fre
Align=
{
uint64_t z; uint64_t y; uint64_t x; uint64_t 3:rbx; uint64_t 3:rax; uint64_t 1:rbx; uint64_t 1:rax;

}
 P0          | P1            | P2          | P3            ;
 movq $1,(x) | movq (y),%rax | movq $2,(y) | movq (z),%rax ;
 mfence      | mfence        | movq $1,(z) | mfence        ;
 movq $1,(y) | movq (y),%rbx |             | movq (x),%rbx ;
exists (y=2 /\ 1:rax=1 /\ 1:rbx=1 /\ 3:rax=1 /\ 3:rbx=0)
