/*
 * Copyright (C) 2017 Technologic Systems
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

/dts-v1/;
#include <dt-bindings/input/input.h>
#include "imx6ul.dtsi"

/ {
	model = "Technologic Systems i.MX6ul TS-7553-V2";
	compatible = "technologic,ts7553v2", "fsl,imx6ul";

	chosen {
		stdout-path = &uart1;
	};

	memory {
		reg = <0x80000000 0x20000000>;
	};

	leds {
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_gpio_leds>;
		compatible = "gpio-leds";

		green-led {
			label = "green-led";
			gpios = <&gpio4 20 GPIO_ACTIVE_LOW>;
			default-state = "on";
		};

		red-led {
			label = "red-led";
			gpios = <&gpio4 19 GPIO_ACTIVE_LOW>;
			default-state = "off";
		};

		/* The following are meant to be userspace controlled IO. The
		 * kernel does not allow setting default state of GPIO, but
		 * the default state of LEDs can be set, which is why the LED
		 * subsystem is used.
		 */
		en-usb-5v {
			label = "en-usb-5v";
			gpios = <&gpio1 1 GPIO_ACTIVE_HIGH>;
			default-state = "on";
		};

		en-modem-5v {
			label = "en-modem-5v";
			gpios = <&gpio1 8 GPIO_ACTIVE_HIGH>;
			default-state = "off";
		};

		en-xbee-3v3 {
			label = "en-xbee-3v3";
			gpios = <&gpio1 9 GPIO_ACTIVE_HIGH>;
			default-state = "off";
		};

		en-emmc {
			label = "en-emmc";
			gpios = <&gpio5 2 GPIO_ACTIVE_HIGH>;
			default-state = "on";
		};
	};

	gpio-keys {
		compatible = "gpio-keys";

		left {
			label = "Left";
			gpios = <&gpio4 24 GPIO_ACTIVE_LOW>;
			linux,code = <KEY_LEFT>;
			debounce-interval = <20>;
			gpio-key,wakeup;
		};

		up {
			label = "Up";
			gpios = <&gpio4 23 GPIO_ACTIVE_LOW>;
			linux,code = <KEY_UP>;
			debounce-interval = <20>;
			gpio-key,wakeup;
		};
		down {
			label = "Down";
			gpios = <&gpio4 22 GPIO_ACTIVE_LOW>;
			linux,code = <KEY_DOWN>;
			debounce-interval = <20>;
			gpio-key,wakeup;
		};
		right {
			label = "Right";
			gpios = <&gpio4 21 GPIO_ACTIVE_LOW>;
			linux,code = <KEY_RIGHT>;
			debounce-interval = <20>;
			gpio-key,wakeup;
		};
	};

	reserved-memory {
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;

		linux,cma {
			compatible = "shared-dma-pool";
			reusable;
			size = <0x14000000>;
			linux,cma-default;
		};
	};

	aliases {
		ethernet0 = &fec1;
		i2c3 = &i2cgpio;
		i2c0 = &i2c1gpio;
	};

	pxp_v4l2 {
		compatible = "fsl,imx6ul-pxp-v4l2", "fsl,imx6sx-pxp-v4l2", "fsl,imx6sl-pxp-v4l2";
		status = "disabled";
	};

	regulators {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

		reg_gpio_dvfs: regulator-gpio {
			compatible = "regulator-gpio";
			pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_dvfs>;
			regulator-min-microvolt = <1300000>;
			regulator-max-microvolt = <1400000>;
			regulator-name = "gpio_dvfs";
			regulator-type = "voltage";
			gpios = <&gpio5 3 GPIO_ACTIVE_HIGH>;
			states = <1300000 0x1 1400000 0x0>;
		};

		reg_sd1_vmmc: sd1_vmmc {
			compatible = "regulator-fixed";
			regulator-name = "SD1_SPWR";
			regulator-min-microvolt = <3000000>;
			regulator-max-microvolt = <3000000>;
			gpio = <&gpio3 12 GPIO_ACTIVE_HIGH>;
			enable-active-high;
		};

		reg_enet_3v3: regulator-phy@0 {
			compatible = "regulator-fixed";
			pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_enet_3v3>;
			regulator-name = "enet_3v3";
			regulator-min-microvolt = <3000000>;
			regulator-max-microvolt = <3000000>;
			gpio = <&gpio2 10 GPIO_ACTIVE_HIGH>;
			enable-active-high;
		};

		reg_flexcan_3v3: en-can@0 {
			compatible = "regulator-fixed";
			pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_flexcan_3v3>;
			regulator-name = "en-can";
			regulator-min-microvolt = <3000000>;
			regulator-max-microvolt = <3000000>;
			gpio = <&gpio5 9 GPIO_ACTIVE_LOW>;
		};
	};

	i2cgpio: i2cgpio {
		compatible = "i2c-gpio";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_i2cgpio>;
		gpios = <&gpio5 5 GPIO_ACTIVE_HIGH>, /* sda */
			<&gpio5 4 GPIO_ACTIVE_HIGH>; /* scl */
		i2c-gpio,delay-us = <2>; /* 100khz*/
		#address-cells = <1>;
		#size-cells = <0>;
		status = "okay";

		imu: mpu9250a@68 {
			compatible = "invensense,mpu6050";
			reg = <0x68>;
			interrupt-parent = <&gpio3>;
			interrupts = <1 IRQ_TYPE_EDGE_RISING>;
		};

	};

	i2c1gpio: i2c1gpio {
		compatible = "i2c-gpio";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_i2c1_gpio>;
		gpios = <&gpio1 3 GPIO_ACTIVE_HIGH>, /* sda */
			<&gpio1 2 GPIO_ACTIVE_HIGH>; /* scl */
		#address-cells = <1>;
		#size-cells = <0>;

		status = "okay";

		rtc: m41t00s@68 {
			compatible = "m41t00";
			reg = <0x68>;
		};

		silabs: silabs@2a {
			compatible = "ts-wdt";
			reg = <0x2a>;
		};
	};
};

&cpu0 {
	arm-supply = <&reg_arm>;
	soc-supply = <&reg_soc>;
	dc-supply = <&reg_gpio_dvfs>;
};

&ecspi3 {
	fsl,spi-num-chipselects = <3>;
	cs-gpios = <&gpio4 12 0>, <&gpio2 15 0>, <&gpio5 6 0>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi3>;
	status = "okay";

	spidevlcd: spi@0 {
		compatible = "spidev";
		reg = <0>;
		spi-max-frequency = <5000000>;
	};

	spidevdc: spi@1 {
		compatible = "spidev";
		reg = <1>;
		spi-max-frequency = <1000000>;
	};

	spifram: spi@2 {
		compatible = "atmel,at25", "cypress,fm25l16b";
		reg = <2>;
		spi-max-frequency = <20000000>;
		size = <0x800>;
		address-width = <16>;
		pagesize = <64>;
	};
};

&ecspi4 {
	fsl,spi-num-chipselects = <1>;
	cs-gpios = <&gpio4 9 0>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi4>;
	status = "okay";

	wilc_spi@0 {
		compatible = "microchip,wilc1000", "microchip,wilc3000";
		reg = <0>;
		spi-max-frequency = <48000000>;
		reset-gpios = <&gpio4 10 0>;     /* RESET,  GPIO 106 */
		chip_en-gpios = <&gpio4 26 0>;   /* ENABLE, GPIO 122 */
		interrupt-parent = <&gpio5>;     /* IRQ,    GPIO 129 */
		interrupts = <1 GPIO_ACTIVE_HIGH>;
		status = "okay";
	};
};

&fec1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet>;
	phy-mode = "rmii";
	phy-handle = <&ethphy0>;
	phy-supply = <&reg_enet_3v3>;
	phy-reset-gpios = <&gpio1 4 GPIO_ACTIVE_LOW>;
	phy-reset-duration = <10>; 
	status = "okay";
	mdio {
		#address-cells = <1>;
		#size-cells = <0>;

		ethphy0: ethernet-phy@1 {
			compatible = "ethernet-phy-ieee802.3-c22";
			reg = <2>;
		};
	};
};

&can1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flexcan1>;
	xceiver-supply = <&reg_flexcan_3v3>;
	status = "okay";
};

&can2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flexcan2>;
	xceiver-supply = <&reg_flexcan_3v3>;
	status = "okay";
};

&gpc {
	fsl,cpu_pupscr_sw2iso = <0x1>;
	fsl,cpu_pupscr_sw = <0x0>;
	fsl,cpu_pdnscr_iso2sw = <0x1>;
	fsl,cpu_pdnscr_iso = <0x1>;
	fsl,ldo-bypass = <0>; /* DCDC, ldo-enable */
};

&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	status = "okay";
};

&uart2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart2>;
	status = "okay";

	uart-has-rtscts;
	rts-gpios = <&gpio1 22 GPIO_ACTIVE_LOW>;
	dma-names = "", "";
	linux,rs485-enabled-at-boot-time;
};

&uart3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart3>;
	status = "okay";
	fsl,uart-has-rtscts;
};

&uart4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart4>;
	status = "okay";
};

&uart5 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart5>;
	status = "okay";
};

&uart6 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart6>;
	status = "okay";
};

&uart7 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart7>;
	status = "okay";
};

&uart8 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart8>;
	status = "okay";
};

&usbotg1 {
	/* Use dr_mode = "device" ?*/
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usb_otg1_id>;
	srp-disable;
	hnp-disable;
	adp-disable;
	status = "okay";
};

&usbotg2 {
	dr_mode = "host";
	disable-over-current;
	status = "okay";
};

&usdhc1 {
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc1>;
	pinctrl-1 = <&pinctrl_usdhc1_100mhz>;
	pinctrl-2 = <&pinctrl_usdhc1_200mhz>;
	keep-power-in-suspend;
	enable-sdio-wakeup;
	disable-wp;
	broken-cd = <1>;
	bus-width = <4>;
	vmmc-supply = <&reg_sd1_vmmc>;
	status = "okay";
};

&usdhc2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc2>;
	no-1-8-v;
	disable-wp;
	broken-cd = <1>;
	bus-width = <4>;
	status = "okay";
};


&i2c3 {
	clock-frequency = <400000>;
	pinctrl-names = "default", "gpio";
	pinctrl-0 = <&pinctrl_i2c3>;
	pinctrl-1 = <&pinctrl_i2c3_gpio>;
	status = "okay";
	scl-gpios = <&gpio3 6 GPIO_ACTIVE_HIGH>;
	sda-gpios = <&gpio3 5 GPIO_ACTIVE_HIGH>;
};

&snvs_rtc {
	status = "disabled";
};

// WDT is in the uC, but we need to explicitly disable CPU WDT
&wdog1 {
       status = "disabled";
};




&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog>;
	imx6ul-ts7180 {
		pinctrl_hog: hoggrp {
			fsl,pins = <
				/* All GPIO should be 0x1b020 unless special
				 * 0x1b020 == Hyst., 100k PU, 50 mA drive
				 * 0x1a020 == no pull resistor
				 * 0x13020 == 100k PD
				 */
				MX6UL_PAD_JTAG_TCK__GPIO1_IO14       0x1b020
				MX6UL_PAD_JTAG_TDI__GPIO1_IO13       0x1b020
				MX6UL_PAD_JTAG_TDO__GPIO1_IO12       0x1b020
				MX6UL_PAD_JTAG_TMS__GPIO1_IO11       0x1b020
				MX6UL_PAD_JTAG_TRST_B__GPIO1_IO15    0x1b020
				/* KEYPAD_0 */
				MX6UL_PAD_CSI_DATA00__GPIO4_IO21     0x1a020
				/* KEYPAD_1 */
				MX6UL_PAD_CSI_DATA01__GPIO4_IO22     0x1a020
				/* KEYPAD_2 */
				MX6UL_PAD_CSI_DATA02__GPIO4_IO23     0x1a020
				/* KEYPAD_3 */
				MX6UL_PAD_CSI_DATA03__GPIO4_IO24     0x1a020
				/* EN_232_TRANS */
				MX6UL_PAD_UART2_RTS_B__GPIO1_IO23    0x1b020
				/* DETECT_9471 */
				MX6UL_PAD_CSI_DATA07__GPIO4_IO28     0x13020
				/* POWER_FAIL */
				MX6UL_PAD_SNVS_TAMPER0__GPIO5_IO00   0x1b020
				/* EN_XBEE_USB# */
				MX6UL_PAD_SNVS_TAMPER7__GPIO5_IO07   0x1b020
				/* EN_RELAY */
				MX6UL_PAD_SNVS_TAMPER8__GPIO5_IO08   0x1a020
				/* XBEE_DIO_8 */
				MX6UL_PAD_ENET2_TX_CLK__GPIO2_IO14   0x1b020
				/* XBEE_DIO_7 */
				MX6UL_PAD_ENET2_RX_DATA0__GPIO2_IO08 0x1b020
				/* XBEE_DIO_6 */
				MX6UL_PAD_ENET2_RX_DATA1__GPIO2_IO09 0x1b020
				/* USB Hhub 24MHz */
				MX6UL_PAD_ENET2_TX_DATA0__REF_CLK_24M 0x1b020
				/* SILAB_C2_RESET */
				MX6UL_PAD_ENET2_TX_DATA1__GPIO2_IO12 0x1a020
				/* FORCE_REG_PWM_MODE */
				MX6UL_PAD_ENET2_TX_EN__GPIO2_IO13    0x1b020
				/* 6UL_TO_USB_DEV */
				MX6UL_PAD_LCD_DATA02__GPIO3_IO07     0x1a020
				/* 6UL_FORCE_5V_ON */
				MX6UL_PAD_LCD_DATA03__GPIO3_IO08     0x1a020
				/* SILAB_C2_CLK */
				MX6UL_PAD_LCD_DATA04__GPIO3_IO09     0x1a020
				/* SILAB_CS_DATA# */
				MX6UL_PAD_LCD_DATA05__GPIO3_IO10     0x1a020
				/* NO_CHRG_JMP# */
				MX6UL_PAD_LCD_DATA06__GPIO3_IO11     0x1a020
				/* SD_BOOT_JMP# */
				MX6UL_PAD_LCD_DATA12__GPIO3_IO17     0x1a020
				/* PUSH_SW_CPU# */
				MX6UL_PAD_LCD_DATA13__GPIO3_IO18     0x1b020
				/* U_BOOT_JMP#_ */
				MX6UL_PAD_LCD_DATA14__GPIO3_IO19     0x1a020
				/* XBEE_RESET# */
				MX6UL_PAD_LCD_DATA15__GPIO3_IO20     0x1b020
				/* USB_HUB_RESET */
				MX6UL_PAD_LCD_CLK__GPIO3_IO00        0x1b020
				/* RES_STRAP_0 */
				MX6UL_PAD_LCD_DATA18__GPIO3_IO23     0x1b020
				/* RES_STRAP_1 */
				MX6UL_PAD_LCD_DATA19__GPIO3_IO24     0x1b020
				/* RES_STRAP_2 */
				MX6UL_PAD_LCD_DATA22__GPIO3_IO27     0x1b020
				/* RES_STRAP_3 */
				MX6UL_PAD_LCD_DATA23__GPIO3_IO28     0x1b020
			>;
		};

		pinctrl_gpio_leds: gpioledgrp {
			fsl,pins = <
				/* Red LED */
				MX6UL_PAD_CSI_VSYNC__GPIO4_IO19      0x1b020
				/* Green LED */
				MX6UL_PAD_CSI_HSYNC__GPIO4_IO20      0x1b020
				/* USB 5 v */
				MX6UL_PAD_GPIO1_IO01__GPIO1_IO01     0x1b020
				/* MODEM 5 v */
				MX6UL_PAD_GPIO1_IO08__GPIO1_IO08     0x1b020
				/* XBee 3.3 v */
				MX6UL_PAD_GPIO1_IO09__GPIO1_IO09     0x1b020
				/* eMMC En. */
				MX6UL_PAD_SNVS_TAMPER2__GPIO5_IO02   0x1b020
			>;
		};

		pinctrl_usb_otg1_id: usbotg1idgrp {
			/* Wired always high for device mode on TS-7553-V2 */
			fsl,pins = <
				MX6UL_PAD_GPIO1_IO00__ANATOP_OTG1_ID	0x16059
			>;
		};

		pinctrl_flexcan1: flexcan1grp{
			fsl,pins = <
				MX6UL_PAD_LCD_DATA08__FLEXCAN1_TX	0x1b020
				MX6UL_PAD_LCD_DATA09__FLEXCAN1_RX	0x1b020
			>;
		};

		pinctrl_flexcan2: flexcan2grp{
			fsl,pins = <
				MX6UL_PAD_LCD_DATA10__FLEXCAN2_TX 	0x1b020
				MX6UL_PAD_LCD_DATA11__FLEXCAN2_RX	0x1b020
			>;
		};

		pinctrl_flexcan_3v3: flexcan3v3grp {
			fsl,pins = <
				/* CAN En. */
				MX6UL_PAD_SNVS_TAMPER9__GPIO5_IO09   0x1b020
			>;
		};

		pinctrl_uart1: uart1grp {
			fsl,pins = <
				MX6UL_PAD_UART1_TX_DATA__UART1_DCE_TX 0x1b0b1
				MX6UL_PAD_UART1_RX_DATA__UART1_DCE_RX 0x1b0b1
			>;
		};

		pinctrl_uart2: uart2grp {
			fsl,pins = <
				MX6UL_PAD_UART2_TX_DATA__UART2_DCE_TX	0x1b0b1
				MX6UL_PAD_UART2_RX_DATA__UART2_DCE_RX	0x1b0b1
				MX6UL_PAD_UART2_CTS_B__GPIO1_IO22	0x1b0b1
			>;
		};

		pinctrl_uart3: uart3grp {
			fsl,pins = <
				MX6UL_PAD_UART3_RX_DATA__UART3_DCE_RX	0x1b0b1
				MX6UL_PAD_UART3_TX_DATA__UART3_DCE_TX	0x1b0b1
				MX6UL_PAD_UART3_CTS_B__UART3_DCE_CTS	0x1b0b1
				MX6UL_PAD_UART3_RTS_B__UART3_DCE_RTS	0x1b0b1
			>;
		};

		pinctrl_uart4: uart4grp {
			fsl,pins = <
				MX6UL_PAD_UART4_RX_DATA__UART4_DCE_RX	0x1b0b1
				MX6UL_PAD_UART4_TX_DATA__UART4_DCE_TX	0x1b0b1
			>;
		};

		pinctrl_uart5: uart5grp {
			fsl,pins = <
				MX6UL_PAD_UART5_RX_DATA__UART5_DCE_RX	0x1b0b1
				MX6UL_PAD_UART5_TX_DATA__UART5_DCE_TX	0x1b0b1
			>;
		};

		pinctrl_uart6: uart6grp {
			fsl,pins = <
				MX6UL_PAD_CSI_PIXCLK__UART6_DCE_RX	0x1b0b1
				MX6UL_PAD_CSI_MCLK__UART6_DCE_TX	0x1b0b1
				MX6UL_PAD_UART1_CTS_B__GPIO1_IO18	0x1b0b1
				MX6UL_PAD_UART1_RTS_B__GPIO1_IO19	0x1b0b1
			>;
		};

		pinctrl_uart7: uart7grp {
			fsl,pins = <
				MX6UL_PAD_LCD_DATA17__UART7_DCE_RX	0x1b0b1
				MX6UL_PAD_LCD_DATA16__UART7_DCE_TX	0x1b0b1
			>;
		};

		pinctrl_uart8: uart8grp {
			fsl,pins = <
				MX6UL_PAD_LCD_DATA21__UART8_DCE_RX	0x1b0b1
				MX6UL_PAD_LCD_DATA20__UART8_DCE_TX	0x1b0b1
			>;
		};

		pinctrl_enet: enetgrp {
			fsl,pins = <
				MX6UL_PAD_GPIO1_IO07__ENET1_MDC         0x1b0b0
				MX6UL_PAD_GPIO1_IO06__ENET1_MDIO        0x1b0b0
				MX6UL_PAD_ENET1_RX_EN__ENET1_RX_EN	0x1b0b0
				MX6UL_PAD_ENET1_RX_ER__ENET1_RX_ER	0x1b0b0
				MX6UL_PAD_ENET1_RX_DATA0__ENET1_RDATA00	0x1b0b0
				MX6UL_PAD_ENET1_RX_DATA1__ENET1_RDATA01	0x1b0b0
				MX6UL_PAD_ENET1_TX_EN__ENET1_TX_EN	0x1b0b0
				MX6UL_PAD_ENET1_TX_DATA0__ENET1_TDATA00	0x1b0b0
				MX6UL_PAD_ENET1_TX_DATA1__ENET1_TDATA01	0x1b0b0
				MX6UL_PAD_ENET1_TX_CLK__ENET1_REF_CLK1 0x4001b031
			>;
		};

		pinctrl_enet_3v3: enet3v3grp {
			fsl,pins = <
				MX6UL_PAD_ENET2_RX_EN__GPIO2_IO10     0x1b0b0
			>;
		};

		pinctrl_i2c1: i2c1grp {
			fsl,pins = <
				MX6UL_PAD_GPIO1_IO02__I2C1_SCL        0x4001a8b0
				MX6UL_PAD_GPIO1_IO03__I2C1_SDA        0x4001a8b0
			>;
		};

		pinctrl_i2c1_gpio: i2c1grpgpio {
			fsl,pins = <
				MX6UL_PAD_GPIO1_IO02__GPIO1_IO02      0x4001a8b0
				MX6UL_PAD_GPIO1_IO03__GPIO1_IO03      0x4001a8b0
			>;
		};

		pinctrl_i2c3: i2c3grp {
			fsl,pins = <
				MX6UL_PAD_LCD_DATA01__I2C3_SCL        0x4001a8b0
				MX6UL_PAD_LCD_DATA00__I2C3_SDA        0x4001a8b0
			>;
		};

		pinctrl_i2c3_gpio: i2c3grpgpio {
			fsl,pins = <
				MX6UL_PAD_LCD_DATA01__GPIO3_IO06      0x4001a8b0
				MX6UL_PAD_LCD_DATA00__GPIO3_IO05      0x4001a8b0
			>;
		};

		pinctrl_i2cgpio: i2cgrpgpio {
			fsl,pins = <
				MX6UL_PAD_SNVS_TAMPER4__GPIO5_IO04    0x4001a8b0
				MX6UL_PAD_SNVS_TAMPER5__GPIO5_IO05    0x4001a8b0
				/* IMU interrupt */
				MX6UL_PAD_LCD_ENABLE__GPIO3_IO01      0x13020
			>;
		};

		pinctrl_usdhc1: usdhc1grp {
			fsl,pins = <
				MX6UL_PAD_SD1_CMD__USDHC1_CMD        0x17059
				MX6UL_PAD_SD1_CLK__USDHC1_CLK        0x10071
				MX6UL_PAD_SD1_DATA0__USDHC1_DATA0    0x17059
				MX6UL_PAD_SD1_DATA1__USDHC1_DATA1    0x17059
				MX6UL_PAD_SD1_DATA2__USDHC1_DATA2    0x17059
				MX6UL_PAD_SD1_DATA3__USDHC1_DATA3    0x17059
				/* EN_SD_POWER */
				MX6UL_PAD_LCD_DATA07__GPIO3_IO12     0x17059
				/* SD1 VSELECT */
				MX6UL_PAD_GPIO1_IO05__USDHC1_VSELECT 0x17059
			>;
		};

		pinctrl_usdhc1_100mhz: usdhc1grp100mhz {
			fsl,pins = <
				MX6UL_PAD_SD1_CMD__USDHC1_CMD     0x170b9
				MX6UL_PAD_SD1_CLK__USDHC1_CLK     0x100b9
				MX6UL_PAD_SD1_DATA0__USDHC1_DATA0 0x170b9
				MX6UL_PAD_SD1_DATA1__USDHC1_DATA1 0x170b9
				MX6UL_PAD_SD1_DATA2__USDHC1_DATA2 0x170b9
				MX6UL_PAD_SD1_DATA3__USDHC1_DATA3 0x170b9
			>;
		};

		pinctrl_usdhc1_200mhz: usdhc1grp200mhz {
			fsl,pins = <
				MX6UL_PAD_SD1_CMD__USDHC1_CMD     0x170f9
				MX6UL_PAD_SD1_CLK__USDHC1_CLK     0x100f9
				MX6UL_PAD_SD1_DATA0__USDHC1_DATA0 0x170f9
				MX6UL_PAD_SD1_DATA1__USDHC1_DATA1 0x170f9
				MX6UL_PAD_SD1_DATA2__USDHC1_DATA2 0x170f9
				MX6UL_PAD_SD1_DATA3__USDHC1_DATA3 0x170f9
			>;
		};

		pinctrl_usdhc2: usdhc2grp {
			fsl,pins = <
				MX6UL_PAD_NAND_RE_B__USDHC2_CLK     0x10069
				MX6UL_PAD_NAND_WE_B__USDHC2_CMD     0x17059
				MX6UL_PAD_NAND_DATA00__USDHC2_DATA0 0x17059
				MX6UL_PAD_NAND_DATA01__USDHC2_DATA1 0x17059
				MX6UL_PAD_NAND_DATA02__USDHC2_DATA2 0x17059
				MX6UL_PAD_NAND_DATA03__USDHC2_DATA3 0x17059
			>;
		};

		pinctrl_ecspi3: ecspi3grp {
			fsl,pins = <
				/* EN_LCD_BK_LT (gpio121) */
				MX6UL_PAD_CSI_DATA04__GPIO4_IO25   0x1b020 
				/* LCD_RESET#   (gpio107) */
				MX6UL_PAD_NAND_WP_B__GPIO4_IO11    0x1b020 
				/* LCD_CMD#     (gpio112) */
				MX6UL_PAD_NAND_DQS__GPIO4_IO16     0x1b020 

				/* SPI_3_CLK */
				MX6UL_PAD_NAND_CE0_B__ECSPI3_SCLK  0x1b020 
				/* SPI_3_MOSI */
				MX6UL_PAD_NAND_CE1_B__ECSPI3_MOSI  0x1b020 
				/* SPI_3_MISO */
				MX6UL_PAD_NAND_CLE__ECSPI3_MISO	   0x1b820 
				/* HD1_SPI_CS# CS1 */
				MX6UL_PAD_ENET2_RX_ER__GPIO2_IO15  0x1b020 
				/* SPI_3_LCD_CS# CS0 */
				MX6UL_PAD_NAND_READY_B__GPIO4_IO12 0x1b020 
				/* FRAM_SPI_CS# CS2 */
				MX6UL_PAD_SNVS_TAMPER6__GPIO5_IO06 0x1b020
				
			>;
		};

		pinctrl_ecspi4: ecspi4grp {
			fsl,pins = <
				MX6UL_PAD_NAND_DATA04__ECSPI4_SCLK  0x1b020
				MX6UL_PAD_NAND_DATA05__ECSPI4_MOSI  0x1b020
				MX6UL_PAD_NAND_DATA06__ECSPI4_MISO  0x1b020
				/* WIFI CS# */
				MX6UL_PAD_NAND_DATA07__GPIO4_IO09   0x1b020
				/* WIFI_IRQ# */
				MX6UL_PAD_SNVS_TAMPER1__GPIO5_IO01  0x1b020
				/* WIFI_RESET# */
				MX6UL_PAD_NAND_ALE__GPIO4_IO10      0x1b020
				/* CHIP_EN (EN_WIFI_PWR) */
				MX6UL_PAD_CSI_DATA05__GPIO4_IO26    0x1b020
			>;
		};

		pinctrl_dvfs: dvfsgrp {
			fsl,pins = <
				MX6UL_PAD_SNVS_TAMPER3__GPIO5_IO03  0x1b0a0
			>;
		};
	};
};
