{"vcs1":{"timestamp_begin":1748080807.136915709, "rt":0.09, "ut":0.04, "st":0.02}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1748080806.764060970}
{"VCS_COMP_START_TIME": 1748080806.764060970}
{"VCS_COMP_END_TIME": 1748080807.248794524}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm-1.2 -debug_access+all -kdb -timescale=1ns/100ps -Mdir=./build/csrc -o ./build/simv -l ./build/comp.log ./rtl/SPI_Master.v ./rtl/SPI_Slave.v ./rtl/SPI_top.v ./tb/tb_SPI.sv"}
