// Seed: 2011655605
module module_0 (
    output wand id_0,
    input wand id_1,
    input wor id_2,
    id_4 id_5
);
  assign id_0 = id_2;
  wire id_6;
endmodule
module module_1 #(
    parameter id_0 = 32'd12
) (
    input tri _id_0,
    input tri1 id_1,
    output supply0 id_2
);
  logic [7:0] id_4;
  notif1 primCall (id_2, id_1, id_4);
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1
  );
  assign id_2 = id_4[1'b0+id_0];
  assign id_4 = id_1;
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  inout logic [7:0] id_1;
  assign id_1[1'b0] = -1 && 1'b0 == id_2 && id_1 ? -1'b0 : 1 ? id_2 : id_1;
  wire id_3;
endmodule
module module_3 #(
    parameter id_3 = 32'd30
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout logic [7:0] id_5;
  output wire id_4;
  input wire _id_3;
  inout logic [7:0] id_2;
  inout wire id_1;
  parameter id_7 = 1;
  initial begin : LABEL_0
    $clog2(98);
    ;
  end
  assign id_2[{id_3}] = -1;
  module_2 modCall_1 (
      id_5,
      id_1
  );
endmodule
