<?xml version="1.0" encoding="UTF-8" standalone="yes"?>
<azone>
    <rzone name="R7KA8P1KFLCAC.rzone"/>
    <partition>
        <memory parent="RAM" name="RAM_CPU0_S" size="0xE2000" offset="0x0" security="s" Pname="CPU0"/>
        <memory parent="RAM" name="SHARED_MEM" size="0x8000" offset="0xE2000" security="s" Pname="CPU0" info="@user"/>
        <memory parent="RAM" name="RAM_CPU0_C" size="0x0" offset="0xEA000" security="c" Pname="CPU0"/>
        <memory parent="RAM" name="RAM_CPU1_S" size="0xEA000" offset="0xEA000" security="s" Pname="CPU1"/>
        <memory parent="RAM" name="RAM_CPU1_C" size="0x0" offset="0x1D4000" security="c" Pname="CPU1"/>
        <memory parent="FLASH" name="FLASH_CPU0_S" size="0x80000" offset="0x0" security="s" Pname="CPU0"/>
        <memory parent="FLASH" name="FLASH_CPU0_C" size="0x0" offset="0x80000" security="c" Pname="CPU0"/>
        <memory parent="FLASH" name="FLASH_CPU1_S" size="0x80000" offset="0x80000" security="s" Pname="CPU1"/>
        <memory parent="FLASH" name="FLASH_CPU1_C" size="0x0" offset="0x100000" security="c" Pname="CPU1"/>
        <memory parent="DATA_FLASH" name="DATA_FLASH_CPU0_S" size="0x0" offset="0x0" security="s" Pname="CPU0"/>
        <memory parent="DATA_FLASH" name="DATA_FLASH_CPU1_S" size="0x0" offset="0x0" security="s" Pname="CPU1"/>
        <memory parent="SDRAM" name="SDRAM_CPU0_S" size="0x4000000" offset="0x0" security="s" Pname="CPU0"/>
        <memory parent="SDRAM" name="SDRAM_CPU1_S" size="0x4000000" offset="0x4000000" security="s" Pname="CPU1"/>
        <memory parent="OSPI0_CS0" name="OSPI0_CS0_CPU0_S" size="0x8000000" offset="0x0" security="s" Pname="CPU0"/>
        <memory parent="OSPI0_CS0" name="OSPI0_CS0_CPU1_S" size="0x8000000" offset="0x8000000" security="s" Pname="CPU1"/>
        <memory parent="OSPI0_CS1" name="OSPI0_CS1_CPU0_S" size="0x8000000" offset="0x0" security="s" Pname="CPU0"/>
        <memory parent="OSPI0_CS1" name="OSPI0_CS1_CPU1_S" size="0x8000000" offset="0x8000000" security="s" Pname="CPU1"/>
        <memory parent="OSPI1_CS0" name="OSPI1_CS0_CPU0_S" size="0x4000000" offset="0x0" security="s" Pname="CPU0"/>
        <memory parent="OSPI1_CS0" name="OSPI1_CS0_CPU1_S" size="0x4000000" offset="0x4000000" security="s" Pname="CPU1"/>
        <memory parent="OSPI1_CS1" name="OSPI1_CS1_CPU0_S" size="0x4000000" offset="0x0" security="s" Pname="CPU0"/>
        <memory parent="OSPI1_CS1" name="OSPI1_CS1_CPU1_S" size="0x4000000" offset="0x4000000" security="s" Pname="CPU1"/>
        <memory parent="OPTION_SETTING_OFS0" name="OPTION_SETTING_OFS0_CPU0_S" size="0x2" offset="0x0" security="s" Pname="CPU0"/>
        <memory parent="OPTION_SETTING_OFS0" name="OPTION_SETTING_OFS0_CPU1_S" size="0x2" offset="0x2" security="s" Pname="CPU1"/>
        <memory parent="OPTION_SETTING_OFS2" name="OPTION_SETTING_OFS2_CPU0_S" size="0x2" offset="0x0" security="s" Pname="CPU0"/>
        <memory parent="OPTION_SETTING_OFS2" name="OPTION_SETTING_OFS2_CPU1_S" size="0x2" offset="0x2" security="s" Pname="CPU1"/>
        <memory parent="OPTION_SETTING_SAS" name="OPTION_SETTING_SAS_CPU0_S" size="0x2" offset="0x0" security="s" Pname="CPU0"/>
        <memory parent="OPTION_SETTING_SAS" name="OPTION_SETTING_SAS_CPU1_S" size="0x2" offset="0x2" security="s" Pname="CPU1"/>
        <memory parent="OPTION_SETTING_OFS1_SEC" name="OPTION_SETTING_OFS1_SEC_CPU0_S" size="0x2" offset="0x0" security="s" Pname="CPU0"/>
        <memory parent="OPTION_SETTING_OFS1_SEC" name="OPTION_SETTING_OFS1_SEC_CPU1_S" size="0x2" offset="0x2" security="s" Pname="CPU1"/>
        <memory parent="OPTION_SETTING_OFS1_SEL" name="OPTION_SETTING_OFS1_SEL_CPU0_S" size="0x2" offset="0x0" security="s" Pname="CPU0"/>
        <memory parent="OPTION_SETTING_OFS1_SEL" name="OPTION_SETTING_OFS1_SEL_CPU1_S" size="0x2" offset="0x2" security="s" Pname="CPU1"/>
        <memory parent="OPTION_SETTING_OFS3_SEC" name="OPTION_SETTING_OFS3_SEC_CPU0_S" size="0x2" offset="0x0" security="s" Pname="CPU0"/>
        <memory parent="OPTION_SETTING_OFS3_SEC" name="OPTION_SETTING_OFS3_SEC_CPU1_S" size="0x2" offset="0x2" security="s" Pname="CPU1"/>
        <memory parent="OPTION_SETTING_OFS3_SEL" name="OPTION_SETTING_OFS3_SEL_CPU0_S" size="0x2" offset="0x0" security="s" Pname="CPU0"/>
        <memory parent="OPTION_SETTING_OFS3_SEL" name="OPTION_SETTING_OFS3_SEL_CPU1_S" size="0x2" offset="0x2" security="s" Pname="CPU1"/>
        <memory parent="OPTION_SETTING_BPS_SEC" name="OPTION_SETTING_BPS_SEC_CPU0_S" size="0x40" offset="0x0" security="s" Pname="CPU0"/>
        <memory parent="OPTION_SETTING_BPS_SEC" name="OPTION_SETTING_BPS_SEC_CPU1_S" size="0x40" offset="0x40" security="s" Pname="CPU1"/>
        <memory parent="OPTION_SETTING_OTP_PBPS_SEC" name="OPTION_SETTING_OTP_PBPS_SEC_CPU0_S" size="0x40" offset="0x0" security="s" Pname="CPU0"/>
        <memory parent="OPTION_SETTING_OTP_PBPS_SEC" name="OPTION_SETTING_OTP_PBPS_SEC_CPU1_S" size="0x40" offset="0x40" security="s" Pname="CPU1"/>
        <memory parent="ITCM" name="ITCM_CPU0_S" size="0x20000" offset="0x0" security="s" Pname="CPU0"/>
        <memory parent="DTCM" name="DTCM_CPU0_S" size="0x20000" offset="0x0" security="s" Pname="CPU0"/>
        <memory parent="CTCM" name="CTCM_CPU1_S" size="0x10000" offset="0x0" security="s" Pname="CPU1"/>
        <memory parent="STCM" name="STCM_CPU1_S" size="0x10000" offset="0x0" security="s" Pname="CPU1"/>
        <peripheral name="PORT0.CPU0" group="PORT">
            <slot name="P000.CPU0" secure="true"/>
            <slot name="P006.CPU0" secure="true"/>
            <slot name="P008.CPU0" secure="true"/>
            <slot name="P009.CPU0" secure="true"/>
        </peripheral>
        <peripheral name="PORT1.CPU0" group="PORT">
            <slot name="P107.CPU0" secure="true"/>
            <slot name="P109.CPU0" secure="true"/>
            <slot name="P111.CPU0" secure="true"/>
            <slot name="P112.CPU0" secure="true"/>
            <slot name="P113.CPU0" secure="true"/>
        </peripheral>
        <peripheral name="PORT2.CPU0" group="PORT">
            <slot name="P200.CPU0" secure="true"/>
            <slot name="P206.CPU0" secure="true"/>
            <slot name="P208.CPU0" secure="true"/>
            <slot name="P209.CPU0" secure="true"/>
            <slot name="P210.CPU0" secure="true"/>
            <slot name="P211.CPU0" secure="true"/>
        </peripheral>
        <peripheral name="PORT3.CPU0" group="PORT">
            <slot name="P303.CPU0" secure="true"/>
            <slot name="P304.CPU0" secure="true"/>
            <slot name="P305.CPU0" secure="true"/>
            <slot name="P306.CPU0" secure="true"/>
            <slot name="P307.CPU0" secure="true"/>
            <slot name="P309.CPU0" secure="true"/>
            <slot name="P310.CPU0" secure="true"/>
            <slot name="P311.CPU0" secure="true"/>
            <slot name="P312.CPU0" secure="true"/>
        </peripheral>
        <peripheral name="PORT4.CPU0" group="PORT">
            <slot name="P402.CPU0" secure="true"/>
            <slot name="P405.CPU0" secure="true"/>
            <slot name="P406.CPU0" secure="true"/>
            <slot name="P414.CPU0" secure="true"/>
            <slot name="P415.CPU0" secure="true"/>
        </peripheral>
        <peripheral name="PORT5.CPU0" group="PORT">
            <slot name="P500.CPU0" secure="true"/>
            <slot name="P501.CPU0" secure="true"/>
            <slot name="P514.CPU0" secure="true"/>
        </peripheral>
        <peripheral name="PORT6.CPU0" group="PORT">
            <slot name="P600.CPU0" secure="true"/>
            <slot name="P606.CPU0" secure="true"/>
        </peripheral>
        <peripheral name="PORT7.CPU0" group="PORT">
            <slot name="P700.CPU0" secure="true"/>
            <slot name="P701.CPU0" secure="true"/>
            <slot name="P702.CPU0" secure="true"/>
            <slot name="P703.CPU0" secure="true"/>
            <slot name="P705.CPU0" secure="true"/>
            <slot name="P706.CPU0" secure="true"/>
            <slot name="P708.CPU0" secure="true"/>
            <slot name="P709.CPU0" secure="true"/>
            <slot name="P711.CPU0" secure="true"/>
        </peripheral>
        <peripheral name="PORT9.CPU0" group="PORT">
            <slot name="P905.CPU0" secure="true"/>
            <slot name="P906.CPU0" secure="true"/>
            <slot name="P907.CPU0" secure="true"/>
            <slot name="P908.CPU0" secure="true"/>
            <slot name="P909.CPU0" secure="true"/>
        </peripheral>
        <peripheral name="PORTA.CPU0" group="PORT">
            <slot name="PA07.CPU0" secure="true"/>
            <slot name="PA08.CPU0" secure="true"/>
            <slot name="PA09.CPU0" secure="true"/>
        </peripheral>
        <peripheral name="PORTB.CPU0" group="PORT">
            <slot name="PB00.CPU0" secure="true"/>
            <slot name="PB02.CPU0" secure="true"/>
            <slot name="PB03.CPU0" secure="true"/>
            <slot name="PB04.CPU0" secure="true"/>
        </peripheral>
        <peripheral name="PORTC.CPU0" group="PORT">
            <slot name="PC11.CPU0" secure="true"/>
            <slot name="PC12.CPU0" secure="true"/>
            <slot name="PC15.CPU0" secure="true"/>
        </peripheral>
        <peripheral name="PORTD.CPU0" group="PORT">
            <slot name="PD00.CPU0" secure="true"/>
        </peripheral>
        <peripheral name="ICU.CPU0">
            <slot name="IRQ0.CPU0" secure="true"/>
            <slot name="IRQ1.CPU0" secure="true"/>
            <slot name="IRQ2.CPU0" secure="true"/>
            <slot name="IRQ3.CPU0" secure="true"/>
        </peripheral>
    </partition>
</azone>
