{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1521505148343 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1521505148343 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 19 20:19:08 2018 " "Processing started: Mon Mar 19 20:19:08 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1521505148343 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521505148343 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Pacman -c Pacman " "Command: quartus_map --read_settings_files=on --write_settings_files=off Pacman -c Pacman" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521505148343 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1521505149497 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1521505149497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "W:/GithubWasd/pacman-from-fpga/src/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521505158280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521505158280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "W:/GithubWasd/pacman-from-fpga/src/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521505158327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521505158327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "W:/GithubWasd/pacman-from-fpga/src/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521505158374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521505158374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "W:/GithubWasd/pacman-from-fpga/src/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521505158405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521505158405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verlog.v 0 0 " "Found 0 design units, including 0 entities, in source file verlog.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521505158436 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "RateDivider.v(18) " "Verilog HDL information at RateDivider.v(18): always construct contains both blocking and non-blocking assignments" {  } { { "RateDivider.v" "" { Text "W:/GithubWasd/pacman-from-fpga/src/RateDivider.v" 18 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1521505158467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ratedivider.v 1 1 " "Found 1 design units, including 1 entities, in source file ratedivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 RateDivider " "Found entity 1: RateDivider" {  } { { "RateDivider.v" "" { Text "W:/GithubWasd/pacman-from-fpga/src/RateDivider.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521505158483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521505158483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "playerscores.v 1 1 " "Found 1 design units, including 1 entities, in source file playerscores.v" { { "Info" "ISGN_ENTITY_NAME" "1 PlayerScores " "Found entity 1: PlayerScores" {  } { { "PlayerScores.v" "" { Text "W:/GithubWasd/pacman-from-fpga/src/PlayerScores.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521505158514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521505158514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pacman.v 2 2 " "Found 2 design units, including 2 entities, in source file pacman.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pacman " "Found entity 1: Pacman" {  } { { "Pacman.v" "" { Text "W:/GithubWasd/pacman-from-fpga/src/Pacman.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521505158545 ""} { "Info" "ISGN_ENTITY_NAME" "2 MainModule " "Found entity 2: MainModule" {  } { { "Pacman.v" "" { Text "W:/GithubWasd/pacman-from-fpga/src/Pacman.v" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521505158545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521505158545 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "type MapDisplayController.v(8) " "Verilog HDL Declaration warning at MapDisplayController.v(8): \"type\" is SystemVerilog-2005 keyword" {  } { { "MapDisplayController.v" "" { Text "W:/GithubWasd/pacman-from-fpga/src/MapDisplayController.v" 8 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1521505158592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mapdisplaycontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file mapdisplaycontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 MapDisplayController " "Found entity 1: MapDisplayController" {  } { { "MapDisplayController.v" "" { Text "W:/GithubWasd/pacman-from-fpga/src/MapDisplayController.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521505158608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521505158608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mapcontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file mapcontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 MapController " "Found entity 1: MapController" {  } { { "MapController.v" "" { Text "W:/GithubWasd/pacman-from-fpga/src/MapController.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521505158639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521505158639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "map.v 1 1 " "Found 1 design units, including 1 entities, in source file map.v" { { "Info" "ISGN_ENTITY_NAME" "1 Map " "Found entity 1: Map" {  } { { "Map.v" "" { Text "W:/GithubWasd/pacman-from-fpga/src/Map.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521505158686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521505158686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file hexdisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 HexDisplay " "Found entity 1: HexDisplay" {  } { { "HexDisplay.v" "" { Text "W:/GithubWasd/pacman-from-fpga/src/HexDisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521505158717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521505158717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gamecontroller.v 0 0 " "Found 0 design units, including 0 entities, in source file gamecontroller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521505158732 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "type CharacterRegister.v(30) " "Verilog HDL Declaration warning at CharacterRegister.v(30): \"type\" is SystemVerilog-2005 keyword" {  } { { "CharacterRegister.v" "" { Text "W:/GithubWasd/pacman-from-fpga/src/CharacterRegister.v" 30 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1521505158779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "characterregister.v 1 1 " "Found 1 design units, including 1 entities, in source file characterregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 CharacterRegister " "Found entity 1: CharacterRegister" {  } { { "CharacterRegister.v" "" { Text "W:/GithubWasd/pacman-from-fpga/src/CharacterRegister.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521505158779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521505158779 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLOCK_50 Pacman.v(85) " "Verilog HDL Implicit Net warning at Pacman.v(85): created implicit net for \"CLOCK_50\"" {  } { { "Pacman.v" "" { Text "W:/GithubWasd/pacman-from-fpga/src/Pacman.v" 85 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521505158779 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Pacman.v(99) " "Verilog HDL Instantiation warning at Pacman.v(99): instance has no name" {  } { { "Pacman.v" "" { Text "W:/GithubWasd/pacman-from-fpga/src/Pacman.v" 99 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1521505158779 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Pacman " "Elaborating entity \"Pacman\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1521505159325 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "en Pacman.v(36) " "Verilog HDL or VHDL warning at Pacman.v(36): object \"en\" assigned a value but never read" {  } { { "Pacman.v" "" { Text "W:/GithubWasd/pacman-from-fpga/src/Pacman.v" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1521505159325 "|Pacman"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..8\] Pacman.v(19) " "Output port \"LEDR\[9..8\]\" at Pacman.v(19) has no driver" {  } { { "Pacman.v" "" { Text "W:/GithubWasd/pacman-from-fpga/src/Pacman.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1521505159325 "|Pacman"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 Pacman.v(18) " "Output port \"HEX5\" at Pacman.v(18) has no driver" {  } { { "Pacman.v" "" { Text "W:/GithubWasd/pacman-from-fpga/src/Pacman.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1521505159325 "|Pacman"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 Pacman.v(18) " "Output port \"HEX4\" at Pacman.v(18) has no driver" {  } { { "Pacman.v" "" { Text "W:/GithubWasd/pacman-from-fpga/src/Pacman.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1521505159325 "|Pacman"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 Pacman.v(18) " "Output port \"HEX3\" at Pacman.v(18) has no driver" {  } { { "Pacman.v" "" { Text "W:/GithubWasd/pacman-from-fpga/src/Pacman.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1521505159325 "|Pacman"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 Pacman.v(18) " "Output port \"HEX2\" at Pacman.v(18) has no driver" {  } { { "Pacman.v" "" { Text "W:/GithubWasd/pacman-from-fpga/src/Pacman.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1521505159325 "|Pacman"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 Pacman.v(18) " "Output port \"HEX1\" at Pacman.v(18) has no driver" {  } { { "Pacman.v" "" { Text "W:/GithubWasd/pacman-from-fpga/src/Pacman.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1521505159325 "|Pacman"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 Pacman.v(18) " "Output port \"HEX0\" at Pacman.v(18) has no driver" {  } { { "Pacman.v" "" { Text "W:/GithubWasd/pacman-from-fpga/src/Pacman.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1521505159325 "|Pacman"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "Pacman.v" "VGA" { Text "W:/GithubWasd/pacman-from-fpga/src/Pacman.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521505159450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter/vga_adapter.v" "user_input_translator" { Text "W:/GithubWasd/pacman-from-fpga/src/vga_adapter/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521505159466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "VideoMemory" { Text "W:/GithubWasd/pacman-from-fpga/src/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521505159575 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "" { Text "W:/GithubWasd/pacman-from-fpga/src/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521505159590 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521505159606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521505159606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521505159606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521505159606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521505159606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521505159606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521505159606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 19200 " "Parameter \"NUMWORDS_B\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521505159606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521505159606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521505159606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521505159606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521505159606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521505159606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521505159606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE black.mif " "Parameter \"INIT_FILE\" = \"black.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521505159606 ""}  } { { "vga_adapter/vga_adapter.v" "" { Text "W:/GithubWasd/pacman-from-fpga/src/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1521505159606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m6m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m6m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m6m1 " "Found entity 1: altsyncram_m6m1" {  } { { "db/altsyncram_m6m1.tdf" "" { Text "W:/GithubWasd/pacman-from-fpga/src/db/altsyncram_m6m1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521505159700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521505159700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m6m1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated " "Elaborating entity \"altsyncram_m6m1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/quartus-17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521505159700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_7la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_7la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7la " "Found entity 1: decode_7la" {  } { { "db/decode_7la.tdf" "" { Text "W:/GithubWasd/pacman-from-fpga/src/db/decode_7la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521505159809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521505159809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7la vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|decode_7la:decode2 " "Elaborating entity \"decode_7la\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|decode_7la:decode2\"" {  } { { "db/altsyncram_m6m1.tdf" "decode2" { Text "W:/GithubWasd/pacman-from-fpga/src/db/altsyncram_m6m1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521505159809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_01a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_01a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_01a " "Found entity 1: decode_01a" {  } { { "db/decode_01a.tdf" "" { Text "W:/GithubWasd/pacman-from-fpga/src/db/decode_01a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521505159902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521505159902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_01a vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|decode_01a:rden_decode_b " "Elaborating entity \"decode_01a\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|decode_01a:rden_decode_b\"" {  } { { "db/altsyncram_m6m1.tdf" "rden_decode_b" { Text "W:/GithubWasd/pacman-from-fpga/src/db/altsyncram_m6m1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521505159902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ifb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ifb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ifb " "Found entity 1: mux_ifb" {  } { { "db/mux_ifb.tdf" "" { Text "W:/GithubWasd/pacman-from-fpga/src/db/mux_ifb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521505159996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521505159996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ifb vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|mux_ifb:mux3 " "Elaborating entity \"mux_ifb\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|mux_ifb:mux3\"" {  } { { "db/altsyncram_m6m1.tdf" "mux3" { Text "W:/GithubWasd/pacman-from-fpga/src/db/altsyncram_m6m1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521505159996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter/vga_adapter.v" "mypll" { Text "W:/GithubWasd/pacman-from-fpga/src/vga_adapter/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521505160012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "altpll_component" { Text "W:/GithubWasd/pacman-from-fpga/src/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521505160090 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "" { Text "W:/GithubWasd/pacman-from-fpga/src/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521505160105 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521505160105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521505160105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521505160105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521505160105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521505160105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521505160105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521505160105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521505160105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521505160105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521505160105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521505160105 ""}  } { { "vga_adapter/vga_pll.v" "" { Text "W:/GithubWasd/pacman-from-fpga/src/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1521505160105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_80u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_80u " "Found entity 1: altpll_80u" {  } { { "db/altpll_80u.tdf" "" { Text "W:/GithubWasd/pacman-from-fpga/src/db/altpll_80u.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521505160183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521505160183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_80u vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated " "Elaborating entity \"altpll_80u\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/quartus-17/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521505160183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter/vga_adapter.v" "controller" { Text "W:/GithubWasd/pacman-from-fpga/src/vga_adapter/vga_adapter.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521505160199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MainModule MainModule:main_module " "Elaborating entity \"MainModule\" for hierarchy \"MainModule:main_module\"" {  } { { "Pacman.v" "main_module" { Text "W:/GithubWasd/pacman-from-fpga/src/Pacman.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521505160214 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "colour Pacman.v(78) " "Output port \"colour\" at Pacman.v(78) has no driver" {  } { { "Pacman.v" "" { Text "W:/GithubWasd/pacman-from-fpga/src/Pacman.v" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1521505160214 "|Pacman|MainModule:main_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RateDivider MainModule:main_module\|RateDivider:game_clock_counter " "Elaborating entity \"RateDivider\" for hierarchy \"MainModule:main_module\|RateDivider:game_clock_counter\"" {  } { { "Pacman.v" "game_clock_counter" { Text "W:/GithubWasd/pacman-from-fpga/src/Pacman.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521505160308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MapController MainModule:main_module\|MapController:map " "Elaborating entity \"MapController\" for hierarchy \"MainModule:main_module\|MapController:map\"" {  } { { "Pacman.v" "map" { Text "W:/GithubWasd/pacman-from-fpga/src/Pacman.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521505160339 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 MapController.v(19) " "Verilog HDL assignment warning at MapController.v(19): truncated value with size 32 to match size of target (9)" {  } { { "MapController.v" "" { Text "W:/GithubWasd/pacman-from-fpga/src/MapController.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1521505160370 "|Pacman|MainModule:main_module|MapController:map"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Map MainModule:main_module\|MapController:map\|Map:map " "Elaborating entity \"Map\" for hierarchy \"MainModule:main_module\|MapController:map\|Map:map\"" {  } { { "MapController.v" "map" { Text "W:/GithubWasd/pacman-from-fpga/src/MapController.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521505160386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MainModule:main_module\|MapController:map\|Map:map\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"MainModule:main_module\|MapController:map\|Map:map\|altsyncram:altsyncram_component\"" {  } { { "Map.v" "altsyncram_component" { Text "W:/GithubWasd/pacman-from-fpga/src/Map.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521505160402 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MainModule:main_module\|MapController:map\|Map:map\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"MainModule:main_module\|MapController:map\|Map:map\|altsyncram:altsyncram_component\"" {  } { { "Map.v" "" { Text "W:/GithubWasd/pacman-from-fpga/src/Map.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521505160417 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MainModule:main_module\|MapController:map\|Map:map\|altsyncram:altsyncram_component " "Instantiated megafunction \"MainModule:main_module\|MapController:map\|Map:map\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521505160417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521505160417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MapData.mif " "Parameter \"init_file\" = \"MapData.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521505160417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521505160417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521505160417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521505160417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521505160417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521505160417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521505160417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521505160417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521505160417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521505160417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521505160417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521505160417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521505160417 ""}  } { { "Map.v" "" { Text "W:/GithubWasd/pacman-from-fpga/src/Map.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1521505160417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4go1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4go1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4go1 " "Found entity 1: altsyncram_4go1" {  } { { "db/altsyncram_4go1.tdf" "" { Text "W:/GithubWasd/pacman-from-fpga/src/db/altsyncram_4go1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521505160511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521505160511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4go1 MainModule:main_module\|MapController:map\|Map:map\|altsyncram:altsyncram_component\|altsyncram_4go1:auto_generated " "Elaborating entity \"altsyncram_4go1\" for hierarchy \"MainModule:main_module\|MapController:map\|Map:map\|altsyncram:altsyncram_component\|altsyncram_4go1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/quartus-17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521505160511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MapDisplayController MainModule:main_module\|MapDisplayController:comb_4 " "Elaborating entity \"MapDisplayController\" for hierarchy \"MainModule:main_module\|MapDisplayController:comb_4\"" {  } { { "Pacman.v" "comb_4" { Text "W:/GithubWasd/pacman-from-fpga/src/Pacman.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521505160542 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "vga_x\[7\] MapDisplayController.v(59) " "Can't resolve multiple constant drivers for net \"vga_x\[7\]\" at MapDisplayController.v(59)" {  } { { "MapDisplayController.v" "" { Text "W:/GithubWasd/pacman-from-fpga/src/MapDisplayController.v" 59 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521505160542 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "MapDisplayController.v(42) " "Constant driver at MapDisplayController.v(42)" {  } { { "MapDisplayController.v" "" { Text "W:/GithubWasd/pacman-from-fpga/src/MapDisplayController.v" 42 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521505160542 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "vga_x\[6\] MapDisplayController.v(59) " "Can't resolve multiple constant drivers for net \"vga_x\[6\]\" at MapDisplayController.v(59)" {  } { { "MapDisplayController.v" "" { Text "W:/GithubWasd/pacman-from-fpga/src/MapDisplayController.v" 59 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521505160542 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "vga_x\[5\] MapDisplayController.v(59) " "Can't resolve multiple constant drivers for net \"vga_x\[5\]\" at MapDisplayController.v(59)" {  } { { "MapDisplayController.v" "" { Text "W:/GithubWasd/pacman-from-fpga/src/MapDisplayController.v" 59 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521505160542 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "vga_x\[4\] MapDisplayController.v(59) " "Can't resolve multiple constant drivers for net \"vga_x\[4\]\" at MapDisplayController.v(59)" {  } { { "MapDisplayController.v" "" { Text "W:/GithubWasd/pacman-from-fpga/src/MapDisplayController.v" 59 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521505160542 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "vga_x\[3\] MapDisplayController.v(59) " "Can't resolve multiple constant drivers for net \"vga_x\[3\]\" at MapDisplayController.v(59)" {  } { { "MapDisplayController.v" "" { Text "W:/GithubWasd/pacman-from-fpga/src/MapDisplayController.v" 59 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521505160542 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "vga_x\[2\] MapDisplayController.v(59) " "Can't resolve multiple constant drivers for net \"vga_x\[2\]\" at MapDisplayController.v(59)" {  } { { "MapDisplayController.v" "" { Text "W:/GithubWasd/pacman-from-fpga/src/MapDisplayController.v" 59 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521505160542 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "vga_x\[1\] MapDisplayController.v(59) " "Can't resolve multiple constant drivers for net \"vga_x\[1\]\" at MapDisplayController.v(59)" {  } { { "MapDisplayController.v" "" { Text "W:/GithubWasd/pacman-from-fpga/src/MapDisplayController.v" 59 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521505160542 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "vga_x\[0\] MapDisplayController.v(59) " "Can't resolve multiple constant drivers for net \"vga_x\[0\]\" at MapDisplayController.v(59)" {  } { { "MapDisplayController.v" "" { Text "W:/GithubWasd/pacman-from-fpga/src/MapDisplayController.v" 59 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521505160542 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "vga_y\[6\] MapDisplayController.v(59) " "Can't resolve multiple constant drivers for net \"vga_y\[6\]\" at MapDisplayController.v(59)" {  } { { "MapDisplayController.v" "" { Text "W:/GithubWasd/pacman-from-fpga/src/MapDisplayController.v" 59 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521505160542 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "vga_y\[5\] MapDisplayController.v(59) " "Can't resolve multiple constant drivers for net \"vga_y\[5\]\" at MapDisplayController.v(59)" {  } { { "MapDisplayController.v" "" { Text "W:/GithubWasd/pacman-from-fpga/src/MapDisplayController.v" 59 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521505160542 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "vga_y\[4\] MapDisplayController.v(59) " "Can't resolve multiple constant drivers for net \"vga_y\[4\]\" at MapDisplayController.v(59)" {  } { { "MapDisplayController.v" "" { Text "W:/GithubWasd/pacman-from-fpga/src/MapDisplayController.v" 59 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521505160542 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "vga_y\[3\] MapDisplayController.v(59) " "Can't resolve multiple constant drivers for net \"vga_y\[3\]\" at MapDisplayController.v(59)" {  } { { "MapDisplayController.v" "" { Text "W:/GithubWasd/pacman-from-fpga/src/MapDisplayController.v" 59 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521505160542 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "vga_y\[2\] MapDisplayController.v(59) " "Can't resolve multiple constant drivers for net \"vga_y\[2\]\" at MapDisplayController.v(59)" {  } { { "MapDisplayController.v" "" { Text "W:/GithubWasd/pacman-from-fpga/src/MapDisplayController.v" 59 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521505160542 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "vga_y\[1\] MapDisplayController.v(59) " "Can't resolve multiple constant drivers for net \"vga_y\[1\]\" at MapDisplayController.v(59)" {  } { { "MapDisplayController.v" "" { Text "W:/GithubWasd/pacman-from-fpga/src/MapDisplayController.v" 59 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521505160542 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "vga_y\[0\] MapDisplayController.v(59) " "Can't resolve multiple constant drivers for net \"vga_y\[0\]\" at MapDisplayController.v(59)" {  } { { "MapDisplayController.v" "" { Text "W:/GithubWasd/pacman-from-fpga/src/MapDisplayController.v" 59 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521505160542 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "MainModule:main_module\|MapDisplayController:comb_4 " "Can't elaborate user hierarchy \"MainModule:main_module\|MapDisplayController:comb_4\"" {  } { { "Pacman.v" "comb_4" { Text "W:/GithubWasd/pacman-from-fpga/src/Pacman.v" 99 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521505160542 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "W:/GithubWasd/pacman-from-fpga/src/output_files/Pacman.map.smsg " "Generated suppressed messages file W:/GithubWasd/pacman-from-fpga/src/output_files/Pacman.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521505160667 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 17 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 17 errors, 15 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "655 " "Peak virtual memory: 655 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1521505161026 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Mar 19 20:19:21 2018 " "Processing ended: Mon Mar 19 20:19:21 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1521505161026 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1521505161026 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1521505161026 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1521505161026 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 19 s 15 s " "Quartus Prime Full Compilation was unsuccessful. 19 errors, 15 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1521505162164 ""}
