/*
Developer   - Sriram Venkata Krishna
Date        - 16-09-2025
Platform    - HDL Bits
*/

//084. D Flip Flops with Reset Value

module top_module 
    (
        input clk,
        input reset,
        input [7:0] d,
        output [7:0] q
    );
    
    wire [7:0] d_default;
    integer i;
    
    assign d_default[7:0] = 8'b00110100;
    
    always @(negedge clk) begin
        for(i = 0; i < 8; i = i+1) begin
            if(~reset) begin
                q[i] = d[i];
            end
            
            else begin
                q[i] = d_default[i];
            end
        end
    end

endmodule
