/*
 * Copyright 1997-2016 Freescale Semiconductor, Inc.
 * Copyright 2016-2022 NXP
 *
 * SPDX-License-Identifier: BSD-3-Clause
 */

/*!
 * @file S32Z2_LINFLEXD.h
 * @version 1.8
 * @date 2022-07-13
 * @brief Peripheral Access Layer for S32Z2_LINFLEXD
 *
 * This file contains register definitions and macros for easy access to their
 * bit fields.
 *
 * This file assumes LITTLE endian system.
 */

/**
* @page misra_violations MISRA-C:2012 violations
*
* @section [global]
* Violates MISRA 2012 Advisory Rule 2.3, local typedef not referenced
* The SoC header defines typedef for all modules.
*
* @section [global]
* Violates MISRA 2012 Advisory Rule 2.5, local macro not referenced
* The SoC header defines macros for all modules and registers.
*
* @section [global]
* Violates MISRA 2012 Advisory Directive 4.9, Function-like macro
* These are generated macros used for accessing the bit-fields from registers.
*
* @section [global]
* Violates MISRA 2012 Required Rule 5.1, identifier clash
* The supported compilers use more than 31 significant characters for identifiers.
*
* @section [global]
* Violates MISRA 2012 Required Rule 5.2, identifier clash
* The supported compilers use more than 31 significant characters for identifiers.
*
* @section [global]
* Violates MISRA 2012 Required Rule 5.4, identifier clash
* The supported compilers use more than 31 significant characters for identifiers.
*
* @section [global]
* Violates MISRA 2012 Required Rule 5.5, identifier clash
* The supported compilers use more than 31 significant characters for identifiers.
*
* @section [global]
* Violates MISRA 2012 Required Rule 21.1, defined macro '__I' is reserved to the compiler
* This type qualifier is needed to ensure correct I/O access and addressing.
*/

/* Prevention from multiple including the same memory map */
#if !defined(S32Z2_LINFLEXD_H_)  /* Check if memory map has not been already included */
#define S32Z2_LINFLEXD_H_

#include "S32Z2_COMMON.h"

/* ----------------------------------------------------------------------------
   -- LINFLEXD Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup LINFLEXD_Peripheral_Access_Layer LINFLEXD Peripheral Access Layer
 * @{
 */

/** LINFLEXD - Register Layout Typedef */
typedef struct {
  __IO uint32_t LINCR1;                            /**< LIN Control Register 1, offset: 0x0 */
  __IO uint32_t LINIER;                            /**< LIN Interrupt Enable Register, offset: 0x4 */
  __IO uint32_t LINSR;                             /**< LIN Status Register, offset: 0x8 */
  __IO uint32_t LINESR;                            /**< LIN Error Status Register, offset: 0xC */
  __IO uint32_t UARTCR;                            /**< UART Mode Control Register, offset: 0x10 */
  __IO uint32_t UARTSR;                            /**< UART Mode Status Register, offset: 0x14 */
  __IO uint32_t LINTCSR;                           /**< LIN Time-Out Control Status Register, offset: 0x18 */
  __IO uint32_t LINOCR;                            /**< LIN Output Compare Register, offset: 0x1C */
  __IO uint32_t LINTOCR;                           /**< LIN Time-Out Control Register, offset: 0x20 */
  __IO uint32_t LINFBRR;                           /**< LIN Fractional Baud Rate Register, offset: 0x24 */
  __IO uint32_t LINIBRR;                           /**< LIN Integer Baud Rate Register, offset: 0x28 */
  __IO uint32_t LINCFR;                            /**< LIN Checksum Field Register, offset: 0x2C */
  __IO uint32_t LINCR2;                            /**< LIN Control Register 2, offset: 0x30 */
  __IO uint32_t BIDR;                              /**< Buffer Identifier Register, offset: 0x34 */
  __IO uint32_t BDRL;                              /**< Buffer Data Register Least Significant, offset: 0x38 */
  __IO uint32_t BDRM;                              /**< Buffer Data Register Most Significant, offset: 0x3C */
  uint8_t RESERVED_0[12];
  __IO uint32_t GCR;                               /**< Global Control Register, offset: 0x4C */
  __IO uint32_t UARTPTO;                           /**< UART Preset Timeout Register, offset: 0x50 */
  __I  uint32_t UARTCTO;                           /**< UART Current Timeout Register, offset: 0x54 */
  __IO uint32_t DMATXE;                            /**< DMA Tx Enable Register, offset: 0x58 */
  __IO uint32_t DMARXE;                            /**< DMA Rx Enable Register, offset: 0x5C */
} LINFLEXD_Type, *LINFLEXD_MemMapPtr;

/** Number of instances of the LINFLEXD module. */
#define LINFLEXD_INSTANCE_COUNT                  (13u)

/* LINFLEXD - Peripheral instance base addresses */
/** Peripheral LINFLEX_0 base address */
#define IP_LINFLEX_0_BASE                        (0x40170000u)
/** Peripheral LINFLEX_0 base pointer */
#define IP_LINFLEX_0                             ((LINFLEXD_Type *)IP_LINFLEX_0_BASE)
/** Peripheral LINFLEX_1 base address */
#define IP_LINFLEX_1_BASE                        (0x40180000u)
/** Peripheral LINFLEX_1 base pointer */
#define IP_LINFLEX_1                             ((LINFLEXD_Type *)IP_LINFLEX_1_BASE)
/** Peripheral LINFLEX_2 base address */
#define IP_LINFLEX_2_BASE                        (0x40190000u)
/** Peripheral LINFLEX_2 base pointer */
#define IP_LINFLEX_2                             ((LINFLEXD_Type *)IP_LINFLEX_2_BASE)
/** Peripheral LINFLEX_3 base address */
#define IP_LINFLEX_3_BASE                        (0x40970000u)
/** Peripheral LINFLEX_3 base pointer */
#define IP_LINFLEX_3                             ((LINFLEXD_Type *)IP_LINFLEX_3_BASE)
/** Peripheral LINFLEX_4 base address */
#define IP_LINFLEX_4_BASE                        (0x40980000u)
/** Peripheral LINFLEX_4 base pointer */
#define IP_LINFLEX_4                             ((LINFLEXD_Type *)IP_LINFLEX_4_BASE)
/** Peripheral LINFLEX_5 base address */
#define IP_LINFLEX_5_BASE                        (0x40990000u)
/** Peripheral LINFLEX_5 base pointer */
#define IP_LINFLEX_5                             ((LINFLEXD_Type *)IP_LINFLEX_5_BASE)
/** Peripheral LINFLEX_6 base address */
#define IP_LINFLEX_6_BASE                        (0x42170000u)
/** Peripheral LINFLEX_6 base pointer */
#define IP_LINFLEX_6                             ((LINFLEXD_Type *)IP_LINFLEX_6_BASE)
/** Peripheral LINFLEX_7 base address */
#define IP_LINFLEX_7_BASE                        (0x42180000u)
/** Peripheral LINFLEX_7 base pointer */
#define IP_LINFLEX_7                             ((LINFLEXD_Type *)IP_LINFLEX_7_BASE)
/** Peripheral LINFLEX_8 base address */
#define IP_LINFLEX_8_BASE                        (0x42190000u)
/** Peripheral LINFLEX_8 base pointer */
#define IP_LINFLEX_8                             ((LINFLEXD_Type *)IP_LINFLEX_8_BASE)
/** Peripheral LINFLEX_9 base address */
#define IP_LINFLEX_9_BASE                        (0x42980000u)
/** Peripheral LINFLEX_9 base pointer */
#define IP_LINFLEX_9                             ((LINFLEXD_Type *)IP_LINFLEX_9_BASE)
/** Peripheral LINFLEX_10 base address */
#define IP_LINFLEX_10_BASE                       (0x42990000u)
/** Peripheral LINFLEX_10 base pointer */
#define IP_LINFLEX_10                            ((LINFLEXD_Type *)IP_LINFLEX_10_BASE)
/** Peripheral LINFLEX_11 base address */
#define IP_LINFLEX_11_BASE                       (0x429A0000u)
/** Peripheral LINFLEX_11 base pointer */
#define IP_LINFLEX_11                            ((LINFLEXD_Type *)IP_LINFLEX_11_BASE)
/** Peripheral MSC_0_LIN base address */
#define IP_MSC_0_LIN_BASE                        (0x40330000u)
/** Peripheral MSC_0_LIN base pointer */
#define IP_MSC_0_LIN                             ((LINFLEXD_Type *)IP_MSC_0_LIN_BASE)
/** Array initializer of LINFLEXD peripheral base addresses */
#define IP_LINFLEXD_BASE_ADDRS                   { IP_LINFLEX_0_BASE, IP_LINFLEX_1_BASE, IP_LINFLEX_2_BASE, IP_LINFLEX_3_BASE, IP_LINFLEX_4_BASE, IP_LINFLEX_5_BASE, IP_LINFLEX_6_BASE, IP_LINFLEX_7_BASE, IP_LINFLEX_8_BASE, IP_LINFLEX_9_BASE, IP_LINFLEX_10_BASE, IP_LINFLEX_11_BASE, IP_MSC_0_LIN_BASE }
/** Array initializer of LINFLEXD peripheral base pointers */
#define IP_LINFLEXD_BASE_PTRS                    { IP_LINFLEX_0, IP_LINFLEX_1, IP_LINFLEX_2, IP_LINFLEX_3, IP_LINFLEX_4, IP_LINFLEX_5, IP_LINFLEX_6, IP_LINFLEX_7, IP_LINFLEX_8, IP_LINFLEX_9, IP_LINFLEX_10, IP_LINFLEX_11, IP_MSC_0_LIN }

/* ----------------------------------------------------------------------------
   -- LINFLEXD Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup LINFLEXD_Register_Masks LINFLEXD Register Masks
 * @{
 */

/*! @name LINCR1 - LIN Control Register 1 */
/*! @{ */

#define LINFLEXD_LINCR1_INIT_MASK                (0x1U)
#define LINFLEXD_LINCR1_INIT_SHIFT               (0U)
#define LINFLEXD_LINCR1_INIT_WIDTH               (1U)
#define LINFLEXD_LINCR1_INIT(x)                  (((uint32_t)(((uint32_t)(x)) << LINFLEXD_LINCR1_INIT_SHIFT)) & LINFLEXD_LINCR1_INIT_MASK)

#define LINFLEXD_LINCR1_SLEEP_MASK               (0x2U)
#define LINFLEXD_LINCR1_SLEEP_SHIFT              (1U)
#define LINFLEXD_LINCR1_SLEEP_WIDTH              (1U)
#define LINFLEXD_LINCR1_SLEEP(x)                 (((uint32_t)(((uint32_t)(x)) << LINFLEXD_LINCR1_SLEEP_SHIFT)) & LINFLEXD_LINCR1_SLEEP_MASK)

#define LINFLEXD_LINCR1_RBLM_MASK                (0x4U)
#define LINFLEXD_LINCR1_RBLM_SHIFT               (2U)
#define LINFLEXD_LINCR1_RBLM_WIDTH               (1U)
#define LINFLEXD_LINCR1_RBLM(x)                  (((uint32_t)(((uint32_t)(x)) << LINFLEXD_LINCR1_RBLM_SHIFT)) & LINFLEXD_LINCR1_RBLM_MASK)

#define LINFLEXD_LINCR1_SSBL_MASK                (0x8U)
#define LINFLEXD_LINCR1_SSBL_SHIFT               (3U)
#define LINFLEXD_LINCR1_SSBL_WIDTH               (1U)
#define LINFLEXD_LINCR1_SSBL(x)                  (((uint32_t)(((uint32_t)(x)) << LINFLEXD_LINCR1_SSBL_SHIFT)) & LINFLEXD_LINCR1_SSBL_MASK)

#define LINFLEXD_LINCR1_MME_MASK                 (0x10U)
#define LINFLEXD_LINCR1_MME_SHIFT                (4U)
#define LINFLEXD_LINCR1_MME_WIDTH                (1U)
#define LINFLEXD_LINCR1_MME(x)                   (((uint32_t)(((uint32_t)(x)) << LINFLEXD_LINCR1_MME_SHIFT)) & LINFLEXD_LINCR1_MME_MASK)

#define LINFLEXD_LINCR1_LBKM_MASK                (0x20U)
#define LINFLEXD_LINCR1_LBKM_SHIFT               (5U)
#define LINFLEXD_LINCR1_LBKM_WIDTH               (1U)
#define LINFLEXD_LINCR1_LBKM(x)                  (((uint32_t)(((uint32_t)(x)) << LINFLEXD_LINCR1_LBKM_SHIFT)) & LINFLEXD_LINCR1_LBKM_MASK)

#define LINFLEXD_LINCR1_MBL_MASK                 (0xF00U)
#define LINFLEXD_LINCR1_MBL_SHIFT                (8U)
#define LINFLEXD_LINCR1_MBL_WIDTH                (4U)
#define LINFLEXD_LINCR1_MBL(x)                   (((uint32_t)(((uint32_t)(x)) << LINFLEXD_LINCR1_MBL_SHIFT)) & LINFLEXD_LINCR1_MBL_MASK)

#define LINFLEXD_LINCR1_AUTOWU_MASK              (0x1000U)
#define LINFLEXD_LINCR1_AUTOWU_SHIFT             (12U)
#define LINFLEXD_LINCR1_AUTOWU_WIDTH             (1U)
#define LINFLEXD_LINCR1_AUTOWU(x)                (((uint32_t)(((uint32_t)(x)) << LINFLEXD_LINCR1_AUTOWU_SHIFT)) & LINFLEXD_LINCR1_AUTOWU_MASK)

#define LINFLEXD_LINCR1_CFD_MASK                 (0x4000U)
#define LINFLEXD_LINCR1_CFD_SHIFT                (14U)
#define LINFLEXD_LINCR1_CFD_WIDTH                (1U)
#define LINFLEXD_LINCR1_CFD(x)                   (((uint32_t)(((uint32_t)(x)) << LINFLEXD_LINCR1_CFD_SHIFT)) & LINFLEXD_LINCR1_CFD_MASK)

#define LINFLEXD_LINCR1_CCD_MASK                 (0x8000U)
#define LINFLEXD_LINCR1_CCD_SHIFT                (15U)
#define LINFLEXD_LINCR1_CCD_WIDTH                (1U)
#define LINFLEXD_LINCR1_CCD(x)                   (((uint32_t)(((uint32_t)(x)) << LINFLEXD_LINCR1_CCD_SHIFT)) & LINFLEXD_LINCR1_CCD_MASK)

#define LINFLEXD_LINCR1_NLSE_MASK                (0x10000U)
#define LINFLEXD_LINCR1_NLSE_SHIFT               (16U)
#define LINFLEXD_LINCR1_NLSE_WIDTH               (1U)
#define LINFLEXD_LINCR1_NLSE(x)                  (((uint32_t)(((uint32_t)(x)) << LINFLEXD_LINCR1_NLSE_SHIFT)) & LINFLEXD_LINCR1_NLSE_MASK)
/*! @} */

/*! @name LINIER - LIN Interrupt Enable Register */
/*! @{ */

#define LINFLEXD_LINIER_HRIE_MASK                (0x1U)
#define LINFLEXD_LINIER_HRIE_SHIFT               (0U)
#define LINFLEXD_LINIER_HRIE_WIDTH               (1U)
#define LINFLEXD_LINIER_HRIE(x)                  (((uint32_t)(((uint32_t)(x)) << LINFLEXD_LINIER_HRIE_SHIFT)) & LINFLEXD_LINIER_HRIE_MASK)

#define LINFLEXD_LINIER_DTIE_MASK                (0x2U)
#define LINFLEXD_LINIER_DTIE_SHIFT               (1U)
#define LINFLEXD_LINIER_DTIE_WIDTH               (1U)
#define LINFLEXD_LINIER_DTIE(x)                  (((uint32_t)(((uint32_t)(x)) << LINFLEXD_LINIER_DTIE_SHIFT)) & LINFLEXD_LINIER_DTIE_MASK)

#define LINFLEXD_LINIER_DRIE_MASK                (0x4U)
#define LINFLEXD_LINIER_DRIE_SHIFT               (2U)
#define LINFLEXD_LINIER_DRIE_WIDTH               (1U)
#define LINFLEXD_LINIER_DRIE(x)                  (((uint32_t)(((uint32_t)(x)) << LINFLEXD_LINIER_DRIE_SHIFT)) & LINFLEXD_LINIER_DRIE_MASK)

#define LINFLEXD_LINIER_TOIE_MASK                (0x8U)
#define LINFLEXD_LINIER_TOIE_SHIFT               (3U)
#define LINFLEXD_LINIER_TOIE_WIDTH               (1U)
#define LINFLEXD_LINIER_TOIE(x)                  (((uint32_t)(((uint32_t)(x)) << LINFLEXD_LINIER_TOIE_SHIFT)) & LINFLEXD_LINIER_TOIE_MASK)

#define LINFLEXD_LINIER_WUIE_MASK                (0x20U)
#define LINFLEXD_LINIER_WUIE_SHIFT               (5U)
#define LINFLEXD_LINIER_WUIE_WIDTH               (1U)
#define LINFLEXD_LINIER_WUIE(x)                  (((uint32_t)(((uint32_t)(x)) << LINFLEXD_LINIER_WUIE_SHIFT)) & LINFLEXD_LINIER_WUIE_MASK)

#define LINFLEXD_LINIER_LSIE_MASK                (0x40U)
#define LINFLEXD_LINIER_LSIE_SHIFT               (6U)
#define LINFLEXD_LINIER_LSIE_WIDTH               (1U)
#define LINFLEXD_LINIER_LSIE(x)                  (((uint32_t)(((uint32_t)(x)) << LINFLEXD_LINIER_LSIE_SHIFT)) & LINFLEXD_LINIER_LSIE_MASK)

#define LINFLEXD_LINIER_BOIE_MASK                (0x80U)
#define LINFLEXD_LINIER_BOIE_SHIFT               (7U)
#define LINFLEXD_LINIER_BOIE_WIDTH               (1U)
#define LINFLEXD_LINIER_BOIE(x)                  (((uint32_t)(((uint32_t)(x)) << LINFLEXD_LINIER_BOIE_SHIFT)) & LINFLEXD_LINIER_BOIE_MASK)

#define LINFLEXD_LINIER_FEIE_MASK                (0x100U)
#define LINFLEXD_LINIER_FEIE_SHIFT               (8U)
#define LINFLEXD_LINIER_FEIE_WIDTH               (1U)
#define LINFLEXD_LINIER_FEIE(x)                  (((uint32_t)(((uint32_t)(x)) << LINFLEXD_LINIER_FEIE_SHIFT)) & LINFLEXD_LINIER_FEIE_MASK)

#define LINFLEXD_LINIER_HEIE_MASK                (0x800U)
#define LINFLEXD_LINIER_HEIE_SHIFT               (11U)
#define LINFLEXD_LINIER_HEIE_WIDTH               (1U)
#define LINFLEXD_LINIER_HEIE(x)                  (((uint32_t)(((uint32_t)(x)) << LINFLEXD_LINIER_HEIE_SHIFT)) & LINFLEXD_LINIER_HEIE_MASK)

#define LINFLEXD_LINIER_CEIE_MASK                (0x1000U)
#define LINFLEXD_LINIER_CEIE_SHIFT               (12U)
#define LINFLEXD_LINIER_CEIE_WIDTH               (1U)
#define LINFLEXD_LINIER_CEIE(x)                  (((uint32_t)(((uint32_t)(x)) << LINFLEXD_LINIER_CEIE_SHIFT)) & LINFLEXD_LINIER_CEIE_MASK)

#define LINFLEXD_LINIER_BEIE_MASK                (0x2000U)
#define LINFLEXD_LINIER_BEIE_SHIFT               (13U)
#define LINFLEXD_LINIER_BEIE_WIDTH               (1U)
#define LINFLEXD_LINIER_BEIE(x)                  (((uint32_t)(((uint32_t)(x)) << LINFLEXD_LINIER_BEIE_SHIFT)) & LINFLEXD_LINIER_BEIE_MASK)

#define LINFLEXD_LINIER_OCIE_MASK                (0x4000U)
#define LINFLEXD_LINIER_OCIE_SHIFT               (14U)
#define LINFLEXD_LINIER_OCIE_WIDTH               (1U)
#define LINFLEXD_LINIER_OCIE(x)                  (((uint32_t)(((uint32_t)(x)) << LINFLEXD_LINIER_OCIE_SHIFT)) & LINFLEXD_LINIER_OCIE_MASK)

#define LINFLEXD_LINIER_SZIE_MASK                (0x8000U)
#define LINFLEXD_LINIER_SZIE_SHIFT               (15U)
#define LINFLEXD_LINIER_SZIE_WIDTH               (1U)
#define LINFLEXD_LINIER_SZIE(x)                  (((uint32_t)(((uint32_t)(x)) << LINFLEXD_LINIER_SZIE_SHIFT)) & LINFLEXD_LINIER_SZIE_MASK)
/*! @} */

/*! @name LINSR - LIN Status Register */
/*! @{ */

#define LINFLEXD_LINSR_HRF_MASK                  (0x1U)
#define LINFLEXD_LINSR_HRF_SHIFT                 (0U)
#define LINFLEXD_LINSR_HRF_WIDTH                 (1U)
#define LINFLEXD_LINSR_HRF(x)                    (((uint32_t)(((uint32_t)(x)) << LINFLEXD_LINSR_HRF_SHIFT)) & LINFLEXD_LINSR_HRF_MASK)

#define LINFLEXD_LINSR_DTF_MASK                  (0x2U)
#define LINFLEXD_LINSR_DTF_SHIFT                 (1U)
#define LINFLEXD_LINSR_DTF_WIDTH                 (1U)
#define LINFLEXD_LINSR_DTF(x)                    (((uint32_t)(((uint32_t)(x)) << LINFLEXD_LINSR_DTF_SHIFT)) & LINFLEXD_LINSR_DTF_MASK)

#define LINFLEXD_LINSR_DRF_MASK                  (0x4U)
#define LINFLEXD_LINSR_DRF_SHIFT                 (2U)
#define LINFLEXD_LINSR_DRF_WIDTH                 (1U)
#define LINFLEXD_LINSR_DRF(x)                    (((uint32_t)(((uint32_t)(x)) << LINFLEXD_LINSR_DRF_SHIFT)) & LINFLEXD_LINSR_DRF_MASK)

#define LINFLEXD_LINSR_WUF_MASK                  (0x20U)
#define LINFLEXD_LINSR_WUF_SHIFT                 (5U)
#define LINFLEXD_LINSR_WUF_WIDTH                 (1U)
#define LINFLEXD_LINSR_WUF(x)                    (((uint32_t)(((uint32_t)(x)) << LINFLEXD_LINSR_WUF_SHIFT)) & LINFLEXD_LINSR_WUF_MASK)

#define LINFLEXD_LINSR_RDI_MASK                  (0x40U)
#define LINFLEXD_LINSR_RDI_SHIFT                 (6U)
#define LINFLEXD_LINSR_RDI_WIDTH                 (1U)
#define LINFLEXD_LINSR_RDI(x)                    (((uint32_t)(((uint32_t)(x)) << LINFLEXD_LINSR_RDI_SHIFT)) & LINFLEXD_LINSR_RDI_MASK)

#define LINFLEXD_LINSR_RXBUSY_MASK               (0x80U)
#define LINFLEXD_LINSR_RXBUSY_SHIFT              (7U)
#define LINFLEXD_LINSR_RXBUSY_WIDTH              (1U)
#define LINFLEXD_LINSR_RXBUSY(x)                 (((uint32_t)(((uint32_t)(x)) << LINFLEXD_LINSR_RXBUSY_SHIFT)) & LINFLEXD_LINSR_RXBUSY_MASK)

#define LINFLEXD_LINSR_DRBNE_MASK                (0x100U)
#define LINFLEXD_LINSR_DRBNE_SHIFT               (8U)
#define LINFLEXD_LINSR_DRBNE_WIDTH               (1U)
#define LINFLEXD_LINSR_DRBNE(x)                  (((uint32_t)(((uint32_t)(x)) << LINFLEXD_LINSR_DRBNE_SHIFT)) & LINFLEXD_LINSR_DRBNE_MASK)

#define LINFLEXD_LINSR_RMB_MASK                  (0x200U)
#define LINFLEXD_LINSR_RMB_SHIFT                 (9U)
#define LINFLEXD_LINSR_RMB_WIDTH                 (1U)
#define LINFLEXD_LINSR_RMB(x)                    (((uint32_t)(((uint32_t)(x)) << LINFLEXD_LINSR_RMB_SHIFT)) & LINFLEXD_LINSR_RMB_MASK)

#define LINFLEXD_LINSR_LINS_MASK                 (0xF000U)
#define LINFLEXD_LINSR_LINS_SHIFT                (12U)
#define LINFLEXD_LINSR_LINS_WIDTH                (4U)
#define LINFLEXD_LINSR_LINS(x)                   (((uint32_t)(((uint32_t)(x)) << LINFLEXD_LINSR_LINS_SHIFT)) & LINFLEXD_LINSR_LINS_MASK)

#define LINFLEXD_LINSR_RDC_MASK                  (0x70000U)
#define LINFLEXD_LINSR_RDC_SHIFT                 (16U)
#define LINFLEXD_LINSR_RDC_WIDTH                 (3U)
#define LINFLEXD_LINSR_RDC(x)                    (((uint32_t)(((uint32_t)(x)) << LINFLEXD_LINSR_RDC_SHIFT)) & LINFLEXD_LINSR_RDC_MASK)
/*! @} */

/*! @name LINESR - LIN Error Status Register */
/*! @{ */

#define LINFLEXD_LINESR_NF_MASK                  (0x1U)
#define LINFLEXD_LINESR_NF_SHIFT                 (0U)
#define LINFLEXD_LINESR_NF_WIDTH                 (1U)
#define LINFLEXD_LINESR_NF(x)                    (((uint32_t)(((uint32_t)(x)) << LINFLEXD_LINESR_NF_SHIFT)) & LINFLEXD_LINESR_NF_MASK)

#define LINFLEXD_LINESR_BOF_MASK                 (0x80U)
#define LINFLEXD_LINESR_BOF_SHIFT                (7U)
#define LINFLEXD_LINESR_BOF_WIDTH                (1U)
#define LINFLEXD_LINESR_BOF(x)                   (((uint32_t)(((uint32_t)(x)) << LINFLEXD_LINESR_BOF_SHIFT)) & LINFLEXD_LINESR_BOF_MASK)

#define LINFLEXD_LINESR_FEF_MASK                 (0x100U)
#define LINFLEXD_LINESR_FEF_SHIFT                (8U)
#define LINFLEXD_LINESR_FEF_WIDTH                (1U)
#define LINFLEXD_LINESR_FEF(x)                   (((uint32_t)(((uint32_t)(x)) << LINFLEXD_LINESR_FEF_SHIFT)) & LINFLEXD_LINESR_FEF_MASK)

#define LINFLEXD_LINESR_IDPEF_MASK               (0x200U)
#define LINFLEXD_LINESR_IDPEF_SHIFT              (9U)
#define LINFLEXD_LINESR_IDPEF_WIDTH              (1U)
#define LINFLEXD_LINESR_IDPEF(x)                 (((uint32_t)(((uint32_t)(x)) << LINFLEXD_LINESR_IDPEF_SHIFT)) & LINFLEXD_LINESR_IDPEF_MASK)

#define LINFLEXD_LINESR_SDEF_MASK                (0x400U)
#define LINFLEXD_LINESR_SDEF_SHIFT               (10U)
#define LINFLEXD_LINESR_SDEF_WIDTH               (1U)
#define LINFLEXD_LINESR_SDEF(x)                  (((uint32_t)(((uint32_t)(x)) << LINFLEXD_LINESR_SDEF_SHIFT)) & LINFLEXD_LINESR_SDEF_MASK)

#define LINFLEXD_LINESR_SFEF_MASK                (0x800U)
#define LINFLEXD_LINESR_SFEF_SHIFT               (11U)
#define LINFLEXD_LINESR_SFEF_WIDTH               (1U)
#define LINFLEXD_LINESR_SFEF(x)                  (((uint32_t)(((uint32_t)(x)) << LINFLEXD_LINESR_SFEF_SHIFT)) & LINFLEXD_LINESR_SFEF_MASK)

#define LINFLEXD_LINESR_CEF_MASK                 (0x1000U)
#define LINFLEXD_LINESR_CEF_SHIFT                (12U)
#define LINFLEXD_LINESR_CEF_WIDTH                (1U)
#define LINFLEXD_LINESR_CEF(x)                   (((uint32_t)(((uint32_t)(x)) << LINFLEXD_LINESR_CEF_SHIFT)) & LINFLEXD_LINESR_CEF_MASK)

#define LINFLEXD_LINESR_BEF_MASK                 (0x2000U)
#define LINFLEXD_LINESR_BEF_SHIFT                (13U)
#define LINFLEXD_LINESR_BEF_WIDTH                (1U)
#define LINFLEXD_LINESR_BEF(x)                   (((uint32_t)(((uint32_t)(x)) << LINFLEXD_LINESR_BEF_SHIFT)) & LINFLEXD_LINESR_BEF_MASK)

#define LINFLEXD_LINESR_OCF_MASK                 (0x4000U)
#define LINFLEXD_LINESR_OCF_SHIFT                (14U)
#define LINFLEXD_LINESR_OCF_WIDTH                (1U)
#define LINFLEXD_LINESR_OCF(x)                   (((uint32_t)(((uint32_t)(x)) << LINFLEXD_LINESR_OCF_SHIFT)) & LINFLEXD_LINESR_OCF_MASK)

#define LINFLEXD_LINESR_SZF_MASK                 (0x8000U)
#define LINFLEXD_LINESR_SZF_SHIFT                (15U)
#define LINFLEXD_LINESR_SZF_WIDTH                (1U)
#define LINFLEXD_LINESR_SZF(x)                   (((uint32_t)(((uint32_t)(x)) << LINFLEXD_LINESR_SZF_SHIFT)) & LINFLEXD_LINESR_SZF_MASK)
/*! @} */

/*! @name UARTCR - UART Mode Control Register */
/*! @{ */

#define LINFLEXD_UARTCR_UART_MASK                (0x1U)
#define LINFLEXD_UARTCR_UART_SHIFT               (0U)
#define LINFLEXD_UARTCR_UART_WIDTH               (1U)
#define LINFLEXD_UARTCR_UART(x)                  (((uint32_t)(((uint32_t)(x)) << LINFLEXD_UARTCR_UART_SHIFT)) & LINFLEXD_UARTCR_UART_MASK)

#define LINFLEXD_UARTCR_WL0_MASK                 (0x2U)
#define LINFLEXD_UARTCR_WL0_SHIFT                (1U)
#define LINFLEXD_UARTCR_WL0_WIDTH                (1U)
#define LINFLEXD_UARTCR_WL0(x)                   (((uint32_t)(((uint32_t)(x)) << LINFLEXD_UARTCR_WL0_SHIFT)) & LINFLEXD_UARTCR_WL0_MASK)

#define LINFLEXD_UARTCR_PCE_MASK                 (0x4U)
#define LINFLEXD_UARTCR_PCE_SHIFT                (2U)
#define LINFLEXD_UARTCR_PCE_WIDTH                (1U)
#define LINFLEXD_UARTCR_PCE(x)                   (((uint32_t)(((uint32_t)(x)) << LINFLEXD_UARTCR_PCE_SHIFT)) & LINFLEXD_UARTCR_PCE_MASK)

#define LINFLEXD_UARTCR_PC0_MASK                 (0x8U)
#define LINFLEXD_UARTCR_PC0_SHIFT                (3U)
#define LINFLEXD_UARTCR_PC0_WIDTH                (1U)
#define LINFLEXD_UARTCR_PC0(x)                   (((uint32_t)(((uint32_t)(x)) << LINFLEXD_UARTCR_PC0_SHIFT)) & LINFLEXD_UARTCR_PC0_MASK)

#define LINFLEXD_UARTCR_TxEn_MASK                (0x10U)
#define LINFLEXD_UARTCR_TxEn_SHIFT               (4U)
#define LINFLEXD_UARTCR_TxEn_WIDTH               (1U)
#define LINFLEXD_UARTCR_TxEn(x)                  (((uint32_t)(((uint32_t)(x)) << LINFLEXD_UARTCR_TxEn_SHIFT)) & LINFLEXD_UARTCR_TxEn_MASK)

#define LINFLEXD_UARTCR_RxEn_MASK                (0x20U)
#define LINFLEXD_UARTCR_RxEn_SHIFT               (5U)
#define LINFLEXD_UARTCR_RxEn_WIDTH               (1U)
#define LINFLEXD_UARTCR_RxEn(x)                  (((uint32_t)(((uint32_t)(x)) << LINFLEXD_UARTCR_RxEn_SHIFT)) & LINFLEXD_UARTCR_RxEn_MASK)

#define LINFLEXD_UARTCR_PC1_MASK                 (0x40U)
#define LINFLEXD_UARTCR_PC1_SHIFT                (6U)
#define LINFLEXD_UARTCR_PC1_WIDTH                (1U)
#define LINFLEXD_UARTCR_PC1(x)                   (((uint32_t)(((uint32_t)(x)) << LINFLEXD_UARTCR_PC1_SHIFT)) & LINFLEXD_UARTCR_PC1_MASK)

#define LINFLEXD_UARTCR_WL1_MASK                 (0x80U)
#define LINFLEXD_UARTCR_WL1_SHIFT                (7U)
#define LINFLEXD_UARTCR_WL1_WIDTH                (1U)
#define LINFLEXD_UARTCR_WL1(x)                   (((uint32_t)(((uint32_t)(x)) << LINFLEXD_UARTCR_WL1_SHIFT)) & LINFLEXD_UARTCR_WL1_MASK)

#define LINFLEXD_UARTCR_TFBM_MASK                (0x100U)
#define LINFLEXD_UARTCR_TFBM_SHIFT               (8U)
#define LINFLEXD_UARTCR_TFBM_WIDTH               (1U)
#define LINFLEXD_UARTCR_TFBM(x)                  (((uint32_t)(((uint32_t)(x)) << LINFLEXD_UARTCR_TFBM_SHIFT)) & LINFLEXD_UARTCR_TFBM_MASK)

#define LINFLEXD_UARTCR_RFBM_MASK                (0x200U)
#define LINFLEXD_UARTCR_RFBM_SHIFT               (9U)
#define LINFLEXD_UARTCR_RFBM_WIDTH               (1U)
#define LINFLEXD_UARTCR_RFBM(x)                  (((uint32_t)(((uint32_t)(x)) << LINFLEXD_UARTCR_RFBM_SHIFT)) & LINFLEXD_UARTCR_RFBM_MASK)

#define LINFLEXD_UARTCR_RDFL_RFC_MASK            (0x1C00U)
#define LINFLEXD_UARTCR_RDFL_RFC_SHIFT           (10U)
#define LINFLEXD_UARTCR_RDFL_RFC_WIDTH           (3U)
#define LINFLEXD_UARTCR_RDFL_RFC(x)              (((uint32_t)(((uint32_t)(x)) << LINFLEXD_UARTCR_RDFL_RFC_SHIFT)) & LINFLEXD_UARTCR_RDFL_RFC_MASK)

#define LINFLEXD_UARTCR_TDFL_TFC_MASK            (0xE000U)
#define LINFLEXD_UARTCR_TDFL_TFC_SHIFT           (13U)
#define LINFLEXD_UARTCR_TDFL_TFC_WIDTH           (3U)
#define LINFLEXD_UARTCR_TDFL_TFC(x)              (((uint32_t)(((uint32_t)(x)) << LINFLEXD_UARTCR_TDFL_TFC_SHIFT)) & LINFLEXD_UARTCR_TDFL_TFC_MASK)

#define LINFLEXD_UARTCR_WLS_MASK                 (0x10000U)
#define LINFLEXD_UARTCR_WLS_SHIFT                (16U)
#define LINFLEXD_UARTCR_WLS_WIDTH                (1U)
#define LINFLEXD_UARTCR_WLS(x)                   (((uint32_t)(((uint32_t)(x)) << LINFLEXD_UARTCR_WLS_SHIFT)) & LINFLEXD_UARTCR_WLS_MASK)

#define LINFLEXD_UARTCR_SBUR_MASK                (0x60000U)
#define LINFLEXD_UARTCR_SBUR_SHIFT               (17U)
#define LINFLEXD_UARTCR_SBUR_WIDTH               (2U)
#define LINFLEXD_UARTCR_SBUR(x)                  (((uint32_t)(((uint32_t)(x)) << LINFLEXD_UARTCR_SBUR_SHIFT)) & LINFLEXD_UARTCR_SBUR_MASK)

#define LINFLEXD_UARTCR_DTU_PCETX_MASK           (0x80000U)
#define LINFLEXD_UARTCR_DTU_PCETX_SHIFT          (19U)
#define LINFLEXD_UARTCR_DTU_PCETX_WIDTH          (1U)
#define LINFLEXD_UARTCR_DTU_PCETX(x)             (((uint32_t)(((uint32_t)(x)) << LINFLEXD_UARTCR_DTU_PCETX_SHIFT)) & LINFLEXD_UARTCR_DTU_PCETX_MASK)

#define LINFLEXD_UARTCR_NEF_MASK                 (0x700000U)
#define LINFLEXD_UARTCR_NEF_SHIFT                (20U)
#define LINFLEXD_UARTCR_NEF_WIDTH                (3U)
#define LINFLEXD_UARTCR_NEF(x)                   (((uint32_t)(((uint32_t)(x)) << LINFLEXD_UARTCR_NEF_SHIFT)) & LINFLEXD_UARTCR_NEF_MASK)

#define LINFLEXD_UARTCR_ROSE_MASK                (0x800000U)
#define LINFLEXD_UARTCR_ROSE_SHIFT               (23U)
#define LINFLEXD_UARTCR_ROSE_WIDTH               (1U)
#define LINFLEXD_UARTCR_ROSE(x)                  (((uint32_t)(((uint32_t)(x)) << LINFLEXD_UARTCR_ROSE_SHIFT)) & LINFLEXD_UARTCR_ROSE_MASK)

#define LINFLEXD_UARTCR_OSR_MASK                 (0xF000000U)
#define LINFLEXD_UARTCR_OSR_SHIFT                (24U)
#define LINFLEXD_UARTCR_OSR_WIDTH                (4U)
#define LINFLEXD_UARTCR_OSR(x)                   (((uint32_t)(((uint32_t)(x)) << LINFLEXD_UARTCR_OSR_SHIFT)) & LINFLEXD_UARTCR_OSR_MASK)

#define LINFLEXD_UARTCR_CSP_MASK                 (0x70000000U)
#define LINFLEXD_UARTCR_CSP_SHIFT                (28U)
#define LINFLEXD_UARTCR_CSP_WIDTH                (3U)
#define LINFLEXD_UARTCR_CSP(x)                   (((uint32_t)(((uint32_t)(x)) << LINFLEXD_UARTCR_CSP_SHIFT)) & LINFLEXD_UARTCR_CSP_MASK)

#define LINFLEXD_UARTCR_MIS_MASK                 (0x80000000U)
#define LINFLEXD_UARTCR_MIS_SHIFT                (31U)
#define LINFLEXD_UARTCR_MIS_WIDTH                (1U)
#define LINFLEXD_UARTCR_MIS(x)                   (((uint32_t)(((uint32_t)(x)) << LINFLEXD_UARTCR_MIS_SHIFT)) & LINFLEXD_UARTCR_MIS_MASK)
/*! @} */

/*! @name UARTSR - UART Mode Status Register */
/*! @{ */

#define LINFLEXD_UARTSR_NF_MASK                  (0x1U)
#define LINFLEXD_UARTSR_NF_SHIFT                 (0U)
#define LINFLEXD_UARTSR_NF_WIDTH                 (1U)
#define LINFLEXD_UARTSR_NF(x)                    (((uint32_t)(((uint32_t)(x)) << LINFLEXD_UARTSR_NF_SHIFT)) & LINFLEXD_UARTSR_NF_MASK)

#define LINFLEXD_UARTSR_DTFTFF_MASK              (0x2U)
#define LINFLEXD_UARTSR_DTFTFF_SHIFT             (1U)
#define LINFLEXD_UARTSR_DTFTFF_WIDTH             (1U)
#define LINFLEXD_UARTSR_DTFTFF(x)                (((uint32_t)(((uint32_t)(x)) << LINFLEXD_UARTSR_DTFTFF_SHIFT)) & LINFLEXD_UARTSR_DTFTFF_MASK)

#define LINFLEXD_UARTSR_DRFRFE_MASK              (0x4U)
#define LINFLEXD_UARTSR_DRFRFE_SHIFT             (2U)
#define LINFLEXD_UARTSR_DRFRFE_WIDTH             (1U)
#define LINFLEXD_UARTSR_DRFRFE(x)                (((uint32_t)(((uint32_t)(x)) << LINFLEXD_UARTSR_DRFRFE_SHIFT)) & LINFLEXD_UARTSR_DRFRFE_MASK)

#define LINFLEXD_UARTSR_TO_MASK                  (0x8U)
#define LINFLEXD_UARTSR_TO_SHIFT                 (3U)
#define LINFLEXD_UARTSR_TO_WIDTH                 (1U)
#define LINFLEXD_UARTSR_TO(x)                    (((uint32_t)(((uint32_t)(x)) << LINFLEXD_UARTSR_TO_SHIFT)) & LINFLEXD_UARTSR_TO_MASK)

#define LINFLEXD_UARTSR_RFNE_MASK                (0x10U)
#define LINFLEXD_UARTSR_RFNE_SHIFT               (4U)
#define LINFLEXD_UARTSR_RFNE_WIDTH               (1U)
#define LINFLEXD_UARTSR_RFNE(x)                  (((uint32_t)(((uint32_t)(x)) << LINFLEXD_UARTSR_RFNE_SHIFT)) & LINFLEXD_UARTSR_RFNE_MASK)

#define LINFLEXD_UARTSR_WUF_MASK                 (0x20U)
#define LINFLEXD_UARTSR_WUF_SHIFT                (5U)
#define LINFLEXD_UARTSR_WUF_WIDTH                (1U)
#define LINFLEXD_UARTSR_WUF(x)                   (((uint32_t)(((uint32_t)(x)) << LINFLEXD_UARTSR_WUF_SHIFT)) & LINFLEXD_UARTSR_WUF_MASK)

#define LINFLEXD_UARTSR_RDI_MASK                 (0x40U)
#define LINFLEXD_UARTSR_RDI_SHIFT                (6U)
#define LINFLEXD_UARTSR_RDI_WIDTH                (1U)
#define LINFLEXD_UARTSR_RDI(x)                   (((uint32_t)(((uint32_t)(x)) << LINFLEXD_UARTSR_RDI_SHIFT)) & LINFLEXD_UARTSR_RDI_MASK)

#define LINFLEXD_UARTSR_BOF_MASK                 (0x80U)
#define LINFLEXD_UARTSR_BOF_SHIFT                (7U)
#define LINFLEXD_UARTSR_BOF_WIDTH                (1U)
#define LINFLEXD_UARTSR_BOF(x)                   (((uint32_t)(((uint32_t)(x)) << LINFLEXD_UARTSR_BOF_SHIFT)) & LINFLEXD_UARTSR_BOF_MASK)

#define LINFLEXD_UARTSR_FEF_MASK                 (0x100U)
#define LINFLEXD_UARTSR_FEF_SHIFT                (8U)
#define LINFLEXD_UARTSR_FEF_WIDTH                (1U)
#define LINFLEXD_UARTSR_FEF(x)                   (((uint32_t)(((uint32_t)(x)) << LINFLEXD_UARTSR_FEF_SHIFT)) & LINFLEXD_UARTSR_FEF_MASK)

#define LINFLEXD_UARTSR_RMB_MASK                 (0x200U)
#define LINFLEXD_UARTSR_RMB_SHIFT                (9U)
#define LINFLEXD_UARTSR_RMB_WIDTH                (1U)
#define LINFLEXD_UARTSR_RMB(x)                   (((uint32_t)(((uint32_t)(x)) << LINFLEXD_UARTSR_RMB_SHIFT)) & LINFLEXD_UARTSR_RMB_MASK)

#define LINFLEXD_UARTSR_PE_MASK                  (0x3C00U)
#define LINFLEXD_UARTSR_PE_SHIFT                 (10U)
#define LINFLEXD_UARTSR_PE_WIDTH                 (4U)
#define LINFLEXD_UARTSR_PE(x)                    (((uint32_t)(((uint32_t)(x)) << LINFLEXD_UARTSR_PE_SHIFT)) & LINFLEXD_UARTSR_PE_MASK)

#define LINFLEXD_UARTSR_OCF_MASK                 (0x4000U)
#define LINFLEXD_UARTSR_OCF_SHIFT                (14U)
#define LINFLEXD_UARTSR_OCF_WIDTH                (1U)
#define LINFLEXD_UARTSR_OCF(x)                   (((uint32_t)(((uint32_t)(x)) << LINFLEXD_UARTSR_OCF_SHIFT)) & LINFLEXD_UARTSR_OCF_MASK)

#define LINFLEXD_UARTSR_SZF_MASK                 (0x8000U)
#define LINFLEXD_UARTSR_SZF_SHIFT                (15U)
#define LINFLEXD_UARTSR_SZF_WIDTH                (1U)
#define LINFLEXD_UARTSR_SZF(x)                   (((uint32_t)(((uint32_t)(x)) << LINFLEXD_UARTSR_SZF_SHIFT)) & LINFLEXD_UARTSR_SZF_MASK)
/*! @} */

/*! @name LINTCSR - LIN Time-Out Control Status Register */
/*! @{ */

#define LINFLEXD_LINTCSR_CNT_MASK                (0xFFU)
#define LINFLEXD_LINTCSR_CNT_SHIFT               (0U)
#define LINFLEXD_LINTCSR_CNT_WIDTH               (8U)
#define LINFLEXD_LINTCSR_CNT(x)                  (((uint32_t)(((uint32_t)(x)) << LINFLEXD_LINTCSR_CNT_SHIFT)) & LINFLEXD_LINTCSR_CNT_MASK)

#define LINFLEXD_LINTCSR_TOCE_MASK               (0x100U)
#define LINFLEXD_LINTCSR_TOCE_SHIFT              (8U)
#define LINFLEXD_LINTCSR_TOCE_WIDTH              (1U)
#define LINFLEXD_LINTCSR_TOCE(x)                 (((uint32_t)(((uint32_t)(x)) << LINFLEXD_LINTCSR_TOCE_SHIFT)) & LINFLEXD_LINTCSR_TOCE_MASK)

#define LINFLEXD_LINTCSR_IOT_MASK                (0x200U)
#define LINFLEXD_LINTCSR_IOT_SHIFT               (9U)
#define LINFLEXD_LINTCSR_IOT_WIDTH               (1U)
#define LINFLEXD_LINTCSR_IOT(x)                  (((uint32_t)(((uint32_t)(x)) << LINFLEXD_LINTCSR_IOT_SHIFT)) & LINFLEXD_LINTCSR_IOT_MASK)

#define LINFLEXD_LINTCSR_MODE_MASK               (0x400U)
#define LINFLEXD_LINTCSR_MODE_SHIFT              (10U)
#define LINFLEXD_LINTCSR_MODE_WIDTH              (1U)
#define LINFLEXD_LINTCSR_MODE(x)                 (((uint32_t)(((uint32_t)(x)) << LINFLEXD_LINTCSR_MODE_SHIFT)) & LINFLEXD_LINTCSR_MODE_MASK)
/*! @} */

/*! @name LINOCR - LIN Output Compare Register */
/*! @{ */

#define LINFLEXD_LINOCR_OC1_MASK                 (0xFFU)
#define LINFLEXD_LINOCR_OC1_SHIFT                (0U)
#define LINFLEXD_LINOCR_OC1_WIDTH                (8U)
#define LINFLEXD_LINOCR_OC1(x)                   (((uint32_t)(((uint32_t)(x)) << LINFLEXD_LINOCR_OC1_SHIFT)) & LINFLEXD_LINOCR_OC1_MASK)

#define LINFLEXD_LINOCR_OC2_MASK                 (0xFF00U)
#define LINFLEXD_LINOCR_OC2_SHIFT                (8U)
#define LINFLEXD_LINOCR_OC2_WIDTH                (8U)
#define LINFLEXD_LINOCR_OC2(x)                   (((uint32_t)(((uint32_t)(x)) << LINFLEXD_LINOCR_OC2_SHIFT)) & LINFLEXD_LINOCR_OC2_MASK)
/*! @} */

/*! @name LINTOCR - LIN Time-Out Control Register */
/*! @{ */

#define LINFLEXD_LINTOCR_HTO_MASK                (0x7FU)
#define LINFLEXD_LINTOCR_HTO_SHIFT               (0U)
#define LINFLEXD_LINTOCR_HTO_WIDTH               (7U)
#define LINFLEXD_LINTOCR_HTO(x)                  (((uint32_t)(((uint32_t)(x)) << LINFLEXD_LINTOCR_HTO_SHIFT)) & LINFLEXD_LINTOCR_HTO_MASK)

#define LINFLEXD_LINTOCR_RTO_MASK                (0xF00U)
#define LINFLEXD_LINTOCR_RTO_SHIFT               (8U)
#define LINFLEXD_LINTOCR_RTO_WIDTH               (4U)
#define LINFLEXD_LINTOCR_RTO(x)                  (((uint32_t)(((uint32_t)(x)) << LINFLEXD_LINTOCR_RTO_SHIFT)) & LINFLEXD_LINTOCR_RTO_MASK)
/*! @} */

/*! @name LINFBRR - LIN Fractional Baud Rate Register */
/*! @{ */

#define LINFLEXD_LINFBRR_FBR_MASK                (0xFU)
#define LINFLEXD_LINFBRR_FBR_SHIFT               (0U)
#define LINFLEXD_LINFBRR_FBR_WIDTH               (4U)
#define LINFLEXD_LINFBRR_FBR(x)                  (((uint32_t)(((uint32_t)(x)) << LINFLEXD_LINFBRR_FBR_SHIFT)) & LINFLEXD_LINFBRR_FBR_MASK)
/*! @} */

/*! @name LINIBRR - LIN Integer Baud Rate Register */
/*! @{ */

#define LINFLEXD_LINIBRR_IBR_MASK                (0xFFFFFU)
#define LINFLEXD_LINIBRR_IBR_SHIFT               (0U)
#define LINFLEXD_LINIBRR_IBR_WIDTH               (20U)
#define LINFLEXD_LINIBRR_IBR(x)                  (((uint32_t)(((uint32_t)(x)) << LINFLEXD_LINIBRR_IBR_SHIFT)) & LINFLEXD_LINIBRR_IBR_MASK)
/*! @} */

/*! @name LINCFR - LIN Checksum Field Register */
/*! @{ */

#define LINFLEXD_LINCFR_CF_MASK                  (0xFFU)
#define LINFLEXD_LINCFR_CF_SHIFT                 (0U)
#define LINFLEXD_LINCFR_CF_WIDTH                 (8U)
#define LINFLEXD_LINCFR_CF(x)                    (((uint32_t)(((uint32_t)(x)) << LINFLEXD_LINCFR_CF_SHIFT)) & LINFLEXD_LINCFR_CF_MASK)
/*! @} */

/*! @name LINCR2 - LIN Control Register 2 */
/*! @{ */

#define LINFLEXD_LINCR2_HTRQ_MASK                (0x100U)
#define LINFLEXD_LINCR2_HTRQ_SHIFT               (8U)
#define LINFLEXD_LINCR2_HTRQ_WIDTH               (1U)
#define LINFLEXD_LINCR2_HTRQ(x)                  (((uint32_t)(((uint32_t)(x)) << LINFLEXD_LINCR2_HTRQ_SHIFT)) & LINFLEXD_LINCR2_HTRQ_MASK)

#define LINFLEXD_LINCR2_ABRQ_MASK                (0x200U)
#define LINFLEXD_LINCR2_ABRQ_SHIFT               (9U)
#define LINFLEXD_LINCR2_ABRQ_WIDTH               (1U)
#define LINFLEXD_LINCR2_ABRQ(x)                  (((uint32_t)(((uint32_t)(x)) << LINFLEXD_LINCR2_ABRQ_SHIFT)) & LINFLEXD_LINCR2_ABRQ_MASK)

#define LINFLEXD_LINCR2_DTRQ_MASK                (0x400U)
#define LINFLEXD_LINCR2_DTRQ_SHIFT               (10U)
#define LINFLEXD_LINCR2_DTRQ_WIDTH               (1U)
#define LINFLEXD_LINCR2_DTRQ(x)                  (((uint32_t)(((uint32_t)(x)) << LINFLEXD_LINCR2_DTRQ_SHIFT)) & LINFLEXD_LINCR2_DTRQ_MASK)

#define LINFLEXD_LINCR2_DDRQ_MASK                (0x800U)
#define LINFLEXD_LINCR2_DDRQ_SHIFT               (11U)
#define LINFLEXD_LINCR2_DDRQ_WIDTH               (1U)
#define LINFLEXD_LINCR2_DDRQ(x)                  (((uint32_t)(((uint32_t)(x)) << LINFLEXD_LINCR2_DDRQ_SHIFT)) & LINFLEXD_LINCR2_DDRQ_MASK)

#define LINFLEXD_LINCR2_WURQ_MASK                (0x1000U)
#define LINFLEXD_LINCR2_WURQ_SHIFT               (12U)
#define LINFLEXD_LINCR2_WURQ_WIDTH               (1U)
#define LINFLEXD_LINCR2_WURQ(x)                  (((uint32_t)(((uint32_t)(x)) << LINFLEXD_LINCR2_WURQ_SHIFT)) & LINFLEXD_LINCR2_WURQ_MASK)

#define LINFLEXD_LINCR2_IOPE_MASK                (0x2000U)
#define LINFLEXD_LINCR2_IOPE_SHIFT               (13U)
#define LINFLEXD_LINCR2_IOPE_WIDTH               (1U)
#define LINFLEXD_LINCR2_IOPE(x)                  (((uint32_t)(((uint32_t)(x)) << LINFLEXD_LINCR2_IOPE_SHIFT)) & LINFLEXD_LINCR2_IOPE_MASK)

#define LINFLEXD_LINCR2_IOBE_MASK                (0x4000U)
#define LINFLEXD_LINCR2_IOBE_SHIFT               (14U)
#define LINFLEXD_LINCR2_IOBE_WIDTH               (1U)
#define LINFLEXD_LINCR2_IOBE(x)                  (((uint32_t)(((uint32_t)(x)) << LINFLEXD_LINCR2_IOBE_SHIFT)) & LINFLEXD_LINCR2_IOBE_MASK)

#define LINFLEXD_LINCR2_TBDE_MASK                (0x8000U)
#define LINFLEXD_LINCR2_TBDE_SHIFT               (15U)
#define LINFLEXD_LINCR2_TBDE_WIDTH               (1U)
#define LINFLEXD_LINCR2_TBDE(x)                  (((uint32_t)(((uint32_t)(x)) << LINFLEXD_LINCR2_TBDE_SHIFT)) & LINFLEXD_LINCR2_TBDE_MASK)
/*! @} */

/*! @name BIDR - Buffer Identifier Register */
/*! @{ */

#define LINFLEXD_BIDR_ID_MASK                    (0x3FU)
#define LINFLEXD_BIDR_ID_SHIFT                   (0U)
#define LINFLEXD_BIDR_ID_WIDTH                   (6U)
#define LINFLEXD_BIDR_ID(x)                      (((uint32_t)(((uint32_t)(x)) << LINFLEXD_BIDR_ID_SHIFT)) & LINFLEXD_BIDR_ID_MASK)

#define LINFLEXD_BIDR_CCS_MASK                   (0x100U)
#define LINFLEXD_BIDR_CCS_SHIFT                  (8U)
#define LINFLEXD_BIDR_CCS_WIDTH                  (1U)
#define LINFLEXD_BIDR_CCS(x)                     (((uint32_t)(((uint32_t)(x)) << LINFLEXD_BIDR_CCS_SHIFT)) & LINFLEXD_BIDR_CCS_MASK)

#define LINFLEXD_BIDR_DIR_MASK                   (0x200U)
#define LINFLEXD_BIDR_DIR_SHIFT                  (9U)
#define LINFLEXD_BIDR_DIR_WIDTH                  (1U)
#define LINFLEXD_BIDR_DIR(x)                     (((uint32_t)(((uint32_t)(x)) << LINFLEXD_BIDR_DIR_SHIFT)) & LINFLEXD_BIDR_DIR_MASK)

#define LINFLEXD_BIDR_DFL_MASK                   (0x1C00U)
#define LINFLEXD_BIDR_DFL_SHIFT                  (10U)
#define LINFLEXD_BIDR_DFL_WIDTH                  (3U)
#define LINFLEXD_BIDR_DFL(x)                     (((uint32_t)(((uint32_t)(x)) << LINFLEXD_BIDR_DFL_SHIFT)) & LINFLEXD_BIDR_DFL_MASK)
/*! @} */

/*! @name BDRL - Buffer Data Register Least Significant */
/*! @{ */

#define LINFLEXD_BDRL_DATA0_MASK                 (0xFFU)
#define LINFLEXD_BDRL_DATA0_SHIFT                (0U)
#define LINFLEXD_BDRL_DATA0_WIDTH                (8U)
#define LINFLEXD_BDRL_DATA0(x)                   (((uint32_t)(((uint32_t)(x)) << LINFLEXD_BDRL_DATA0_SHIFT)) & LINFLEXD_BDRL_DATA0_MASK)

#define LINFLEXD_BDRL_DATA1_MASK                 (0xFF00U)
#define LINFLEXD_BDRL_DATA1_SHIFT                (8U)
#define LINFLEXD_BDRL_DATA1_WIDTH                (8U)
#define LINFLEXD_BDRL_DATA1(x)                   (((uint32_t)(((uint32_t)(x)) << LINFLEXD_BDRL_DATA1_SHIFT)) & LINFLEXD_BDRL_DATA1_MASK)

#define LINFLEXD_BDRL_DATA2_MASK                 (0xFF0000U)
#define LINFLEXD_BDRL_DATA2_SHIFT                (16U)
#define LINFLEXD_BDRL_DATA2_WIDTH                (8U)
#define LINFLEXD_BDRL_DATA2(x)                   (((uint32_t)(((uint32_t)(x)) << LINFLEXD_BDRL_DATA2_SHIFT)) & LINFLEXD_BDRL_DATA2_MASK)

#define LINFLEXD_BDRL_DATA3_MASK                 (0xFF000000U)
#define LINFLEXD_BDRL_DATA3_SHIFT                (24U)
#define LINFLEXD_BDRL_DATA3_WIDTH                (8U)
#define LINFLEXD_BDRL_DATA3(x)                   (((uint32_t)(((uint32_t)(x)) << LINFLEXD_BDRL_DATA3_SHIFT)) & LINFLEXD_BDRL_DATA3_MASK)
/*! @} */

/*! @name BDRM - Buffer Data Register Most Significant */
/*! @{ */

#define LINFLEXD_BDRM_DATA4_MASK                 (0xFFU)
#define LINFLEXD_BDRM_DATA4_SHIFT                (0U)
#define LINFLEXD_BDRM_DATA4_WIDTH                (8U)
#define LINFLEXD_BDRM_DATA4(x)                   (((uint32_t)(((uint32_t)(x)) << LINFLEXD_BDRM_DATA4_SHIFT)) & LINFLEXD_BDRM_DATA4_MASK)

#define LINFLEXD_BDRM_DATA5_MASK                 (0xFF00U)
#define LINFLEXD_BDRM_DATA5_SHIFT                (8U)
#define LINFLEXD_BDRM_DATA5_WIDTH                (8U)
#define LINFLEXD_BDRM_DATA5(x)                   (((uint32_t)(((uint32_t)(x)) << LINFLEXD_BDRM_DATA5_SHIFT)) & LINFLEXD_BDRM_DATA5_MASK)

#define LINFLEXD_BDRM_DATA6_MASK                 (0xFF0000U)
#define LINFLEXD_BDRM_DATA6_SHIFT                (16U)
#define LINFLEXD_BDRM_DATA6_WIDTH                (8U)
#define LINFLEXD_BDRM_DATA6(x)                   (((uint32_t)(((uint32_t)(x)) << LINFLEXD_BDRM_DATA6_SHIFT)) & LINFLEXD_BDRM_DATA6_MASK)

#define LINFLEXD_BDRM_DATA7_MASK                 (0xFF000000U)
#define LINFLEXD_BDRM_DATA7_SHIFT                (24U)
#define LINFLEXD_BDRM_DATA7_WIDTH                (8U)
#define LINFLEXD_BDRM_DATA7(x)                   (((uint32_t)(((uint32_t)(x)) << LINFLEXD_BDRM_DATA7_SHIFT)) & LINFLEXD_BDRM_DATA7_MASK)
/*! @} */

/*! @name GCR - Global Control Register */
/*! @{ */

#define LINFLEXD_GCR_SR_MASK                     (0x1U)
#define LINFLEXD_GCR_SR_SHIFT                    (0U)
#define LINFLEXD_GCR_SR_WIDTH                    (1U)
#define LINFLEXD_GCR_SR(x)                       (((uint32_t)(((uint32_t)(x)) << LINFLEXD_GCR_SR_SHIFT)) & LINFLEXD_GCR_SR_MASK)

#define LINFLEXD_GCR_STOP_MASK                   (0x2U)
#define LINFLEXD_GCR_STOP_SHIFT                  (1U)
#define LINFLEXD_GCR_STOP_WIDTH                  (1U)
#define LINFLEXD_GCR_STOP(x)                     (((uint32_t)(((uint32_t)(x)) << LINFLEXD_GCR_STOP_SHIFT)) & LINFLEXD_GCR_STOP_MASK)

#define LINFLEXD_GCR_RDLIS_MASK                  (0x4U)
#define LINFLEXD_GCR_RDLIS_SHIFT                 (2U)
#define LINFLEXD_GCR_RDLIS_WIDTH                 (1U)
#define LINFLEXD_GCR_RDLIS(x)                    (((uint32_t)(((uint32_t)(x)) << LINFLEXD_GCR_RDLIS_SHIFT)) & LINFLEXD_GCR_RDLIS_MASK)

#define LINFLEXD_GCR_TDLIS_MASK                  (0x8U)
#define LINFLEXD_GCR_TDLIS_SHIFT                 (3U)
#define LINFLEXD_GCR_TDLIS_WIDTH                 (1U)
#define LINFLEXD_GCR_TDLIS(x)                    (((uint32_t)(((uint32_t)(x)) << LINFLEXD_GCR_TDLIS_SHIFT)) & LINFLEXD_GCR_TDLIS_MASK)

#define LINFLEXD_GCR_RDFBM_MASK                  (0x10U)
#define LINFLEXD_GCR_RDFBM_SHIFT                 (4U)
#define LINFLEXD_GCR_RDFBM_WIDTH                 (1U)
#define LINFLEXD_GCR_RDFBM(x)                    (((uint32_t)(((uint32_t)(x)) << LINFLEXD_GCR_RDFBM_SHIFT)) & LINFLEXD_GCR_RDFBM_MASK)

#define LINFLEXD_GCR_TDFBM_MASK                  (0x20U)
#define LINFLEXD_GCR_TDFBM_SHIFT                 (5U)
#define LINFLEXD_GCR_TDFBM_WIDTH                 (1U)
#define LINFLEXD_GCR_TDFBM(x)                    (((uint32_t)(((uint32_t)(x)) << LINFLEXD_GCR_TDFBM_SHIFT)) & LINFLEXD_GCR_TDFBM_MASK)
/*! @} */

/*! @name UARTPTO - UART Preset Timeout Register */
/*! @{ */

#define LINFLEXD_UARTPTO_PTO_MASK                (0xFFFU)
#define LINFLEXD_UARTPTO_PTO_SHIFT               (0U)
#define LINFLEXD_UARTPTO_PTO_WIDTH               (12U)
#define LINFLEXD_UARTPTO_PTO(x)                  (((uint32_t)(((uint32_t)(x)) << LINFLEXD_UARTPTO_PTO_SHIFT)) & LINFLEXD_UARTPTO_PTO_MASK)
/*! @} */

/*! @name UARTCTO - UART Current Timeout Register */
/*! @{ */

#define LINFLEXD_UARTCTO_CTO_MASK                (0xFFFU)
#define LINFLEXD_UARTCTO_CTO_SHIFT               (0U)
#define LINFLEXD_UARTCTO_CTO_WIDTH               (12U)
#define LINFLEXD_UARTCTO_CTO(x)                  (((uint32_t)(((uint32_t)(x)) << LINFLEXD_UARTCTO_CTO_SHIFT)) & LINFLEXD_UARTCTO_CTO_MASK)
/*! @} */

/*! @name DMATXE - DMA Tx Enable Register */
/*! @{ */

#define LINFLEXD_DMATXE_DTE0_MASK                (0x1U)
#define LINFLEXD_DMATXE_DTE0_SHIFT               (0U)
#define LINFLEXD_DMATXE_DTE0_WIDTH               (1U)
#define LINFLEXD_DMATXE_DTE0(x)                  (((uint32_t)(((uint32_t)(x)) << LINFLEXD_DMATXE_DTE0_SHIFT)) & LINFLEXD_DMATXE_DTE0_MASK)
/*! @} */

/*! @name DMARXE - DMA Rx Enable Register */
/*! @{ */

#define LINFLEXD_DMARXE_DRE0_MASK                (0x1U)
#define LINFLEXD_DMARXE_DRE0_SHIFT               (0U)
#define LINFLEXD_DMARXE_DRE0_WIDTH               (1U)
#define LINFLEXD_DMARXE_DRE0(x)                  (((uint32_t)(((uint32_t)(x)) << LINFLEXD_DMARXE_DRE0_SHIFT)) & LINFLEXD_DMARXE_DRE0_MASK)
/*! @} */

/*!
 * @}
 */ /* end of group LINFLEXD_Register_Masks */

/*!
 * @}
 */ /* end of group LINFLEXD_Peripheral_Access_Layer */

#endif  /* #if !defined(S32Z2_LINFLEXD_H_) */
