// Note the Verilog-1995 module declaration syntax here:
module top_module(clk, reset, in, out);
    input clk;
    input reset;    // Synchronous reset to state B
    input in;
    output out;//  
    reg out;

    // Fill in state name declarations

     parameter A = 0, B = 1;
    reg present_state, next_state;

    // Synchronous logic
    always @(posedge clk) begin
        if (reset) begin  
            // Fill in reset logic
            present_state <= B;     // Reset to state B
        end 
        else begin
            // Fill in state transition logic
            case (present_state)
                A: next_state = in ? A : B;
                B: next_state = in ? B : A;
                default: next_state = B;
            endcase

            // State flip-flops
            present_state <= next_state;
        end
    end

    // Fill in output logic (Moore type)
    always @(*) begin
        case (present_state)
            A: out = 0;
            B: out = 1;
            default: out = 0;
        endcase
    end
endmodule
