# sim_sources.lst
# RTL compilation order
riscv_definitions.sv
instruction_fetch.sv
instruction_decode.sv
execution.sv
memory_access.sv
write_back.sv
riscv_core.sv