[
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~M3|Not",
    "duplicate":"~M3|M3/m2:M2/m1_not:Not",
    "index":0.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~M3|Not_1",
    "duplicate":"~M3|M3/m2:M2/not:Not",
    "index":0.5
  },
  {
    "class":"chisel3.experimental.Trace$TraceNameAnnotation",
    "target":"~M3|M3/m2:M2/m1_not:Not",
    "chiselTarget":"~M3|M3/m2:M2/m1:_1_Anon/not:Not"
  },
  {
    "class":"chisel3.experimental.Trace$TraceNameAnnotation",
    "target":"~M3|M3/m2:M2/not:Not",
    "chiselTarget":"~M3|M3/m2:M2/not:Not_1"
  },
  {
    "class":"firrtl.transforms.NoDedupAnnotation",
    "target":"~M3|_1_Anon"
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"/Users/caizhongxuan/Chisel/1_code/chisel3/test_run_dir/NestedModule/202203291507341633712529662281717"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~M3|M3>io_o",
    "sources":[
      "~M3|M3>io_i"
    ]
  }
]