# Logic-Gates-Simulator-c-
this project for simulate the gates schematic design that read from file  the gates name and their values ( 0 or 1) and their arrangement  then use function sim to simulate and state the output

important Notes :
kindly check the simu file and check the format of the input file you satate the Gate Name first ( one uppercase latter (A) ) then state the input1 value and input value2
and word SIM if you want to simualte and for printing the output use (STATE) then the name of gate like A in case you want to state all (STATE ALL)
