###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       481164   # Number of WRITE/WRITEP commands
num_reads_done                 =      1032111   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       770861   # Number of read row buffer hits
num_read_cmds                  =      1032105   # Number of READ/READP commands
num_writes_done                =       481182   # Number of read requests issued
num_write_row_hits             =       397716   # Number of write row buffer hits
num_act_cmds                   =       347085   # Number of ACT commands
num_pre_cmds                   =       347055   # Number of PRE commands
num_ondemand_pres              =       322007   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9560754   # Cyles of rank active rank.0
rank_active_cycles.1           =      9376684   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       439246   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       623316   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1445308   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        21016   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3867   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3805   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         4899   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         7102   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1968   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          850   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          881   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          616   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22996   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          181   # Write cmd latency (cycles)
write_latency[20-39]           =         1580   # Write cmd latency (cycles)
write_latency[40-59]           =         2036   # Write cmd latency (cycles)
write_latency[60-79]           =         3288   # Write cmd latency (cycles)
write_latency[80-99]           =         4577   # Write cmd latency (cycles)
write_latency[100-119]         =         6240   # Write cmd latency (cycles)
write_latency[120-139]         =         8354   # Write cmd latency (cycles)
write_latency[140-159]         =        10781   # Write cmd latency (cycles)
write_latency[160-179]         =        13296   # Write cmd latency (cycles)
write_latency[180-199]         =        15523   # Write cmd latency (cycles)
write_latency[200-]            =       415308   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           11   # Read request latency (cycles)
read_latency[20-39]            =       259283   # Read request latency (cycles)
read_latency[40-59]            =        98295   # Read request latency (cycles)
read_latency[60-79]            =       118954   # Read request latency (cycles)
read_latency[80-99]            =        61064   # Read request latency (cycles)
read_latency[100-119]          =        49953   # Read request latency (cycles)
read_latency[120-139]          =        44150   # Read request latency (cycles)
read_latency[140-159]          =        33474   # Read request latency (cycles)
read_latency[160-179]          =        27993   # Read request latency (cycles)
read_latency[180-199]          =        24035   # Read request latency (cycles)
read_latency[200-]             =       314899   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.40197e+09   # Write energy
read_energy                    =  4.16145e+09   # Read energy
act_energy                     =  9.49625e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.10838e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.99192e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.96591e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.85105e+09   # Active standby energy rank.1
average_read_latency           =      216.616   # Average read request latency (cycles)
average_interarrival           =      6.60804   # Average request interarrival latency (cycles)
total_energy                   =  2.05447e+10   # Total energy (pJ)
average_power                  =      2054.47   # Average power (mW)
average_bandwidth              =      12.9134   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       520760   # Number of WRITE/WRITEP commands
num_reads_done                 =      1079662   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       816144   # Number of read row buffer hits
num_read_cmds                  =      1079664   # Number of READ/READP commands
num_writes_done                =       520784   # Number of read requests issued
num_write_row_hits             =       432035   # Number of write row buffer hits
num_act_cmds                   =       354682   # Number of ACT commands
num_pre_cmds                   =       354657   # Number of PRE commands
num_ondemand_pres              =       328608   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9513530   # Cyles of rank active rank.0
rank_active_cycles.1           =      9453260   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       486470   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       546740   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1534628   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        19067   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3698   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3830   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         4814   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         7186   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1922   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          856   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          925   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          575   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22966   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          236   # Write cmd latency (cycles)
write_latency[20-39]           =         2062   # Write cmd latency (cycles)
write_latency[40-59]           =         2432   # Write cmd latency (cycles)
write_latency[60-79]           =         3955   # Write cmd latency (cycles)
write_latency[80-99]           =         5656   # Write cmd latency (cycles)
write_latency[100-119]         =         7451   # Write cmd latency (cycles)
write_latency[120-139]         =         9680   # Write cmd latency (cycles)
write_latency[140-159]         =        12184   # Write cmd latency (cycles)
write_latency[160-179]         =        14826   # Write cmd latency (cycles)
write_latency[180-199]         =        17422   # Write cmd latency (cycles)
write_latency[200-]            =       444856   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       252544   # Read request latency (cycles)
read_latency[40-59]            =       106263   # Read request latency (cycles)
read_latency[60-79]            =       124876   # Read request latency (cycles)
read_latency[80-99]            =        67470   # Read request latency (cycles)
read_latency[100-119]          =        54335   # Read request latency (cycles)
read_latency[120-139]          =        47536   # Read request latency (cycles)
read_latency[140-159]          =        36285   # Read request latency (cycles)
read_latency[160-179]          =        30175   # Read request latency (cycles)
read_latency[180-199]          =        25835   # Read request latency (cycles)
read_latency[200-]             =       334340   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.59963e+09   # Write energy
read_energy                    =  4.35321e+09   # Read energy
act_energy                     =   9.7041e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.33506e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.62435e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.93644e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.89883e+09   # Active standby energy rank.1
average_read_latency           =      224.274   # Average read request latency (cycles)
average_interarrival           =      6.24818   # Average request interarrival latency (cycles)
total_energy                   =  2.09591e+10   # Total energy (pJ)
average_power                  =      2095.91   # Average power (mW)
average_bandwidth              =      13.6571   # Average bandwidth
