/* Generated by Yosys 0.62+77 (git sha1 679156d32, g++ 11.5.0 -fPIC -O3) */

module DesignAMooreFSM(clk, reset, s, fr3, fr2, fr1, dfr);
  input clk;
  wire clk;
  input reset;
  wire reset;
  input [3:1] s;
  wire [3:1] s;
  output fr3;
  reg fr3;
  output fr2;
  reg fr2;
  output fr1;
  reg fr1;
  output dfr;
  reg dfr;
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire [1:0] _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire [1:0] _029_;
  wire [1:0] _030_;
  wire _031_;
  wire [2:0] _032_;
  wire [2:0] _033_;
  wire [2:0] _034_;
  wire [3:0] _035_;
  wire [3:0] _036_;
  wire [3:0] _037_;
  wire [0:0] _038_;
  wire [0:0] _039_;
  wire [2:0] _040_;
  wire [2:0] _041_;
  wire [2:0] _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire [2:0] state;
  always @(posedge clk)
    if (reset) dfr <= 1'h1;
    else if (_007_) dfr <= _038_;
  always @(posedge clk)
    if (reset) fr1 <= 1'h1;
    else fr1 <= _000_;
  always @(posedge clk)
    if (reset) fr2 <= 1'h1;
    else fr2 <= _001_;
  always @(posedge clk)
    if (reset) fr3 <= 1'h1;
    else fr3 <= _002_;
  reg \state_reg[0] ;
  always @(posedge clk)
    if (_008_) \state_reg[0]  <= 1'h0;
    else \state_reg[0]  <= _040_[0];
  assign state[0] = \state_reg[0] ;
  reg \state_reg[1] ;
  always @(posedge clk)
    if (_008_) \state_reg[1]  <= 1'h0;
    else \state_reg[1]  <= _040_[1];
  assign state[1] = \state_reg[1] ;
  assign _002_ = ~_009_;
  assign _041_[0] = ~state[0];
  assign _010_ = ~s[2];
  assign _012_ = ~s[3];
  assign _011_ = ~s[1];
  assign _041_[1] = ~state[1];
  assign _044_ = _043_ | _027_;
  assign _045_ = _041_[1] | _028_;
  assign _036_[3] = _035_[3] & _037_[3];
  assign _036_[2] = _035_[2] & _037_[2];
  assign _036_[1] = _035_[1] & _037_[1];
  assign _036_[0] = _035_[0] & _037_[0];
  assign _042_[1] = state[1] | _027_;
  assign _027_ = _041_[1] & state[0];
  assign _020_[0] = _006_ & _005_;
  assign _020_[1] = _004_ & _003_;
  assign _007_ = _020_[0] & _020_[1];
  assign _006_ = _019_ | _000_;
  assign _021_ = _032_[0] | _017_;
  assign _005_ = _021_ | _018_;
  assign _022_ = _033_[0] | _015_;
  assign _004_ = _022_ | _016_;
  assign _023_ = _034_[0] | _013_;
  assign _003_ = _023_ | _014_;
  assign _009_ = _040_[1] | _037_[2];
  assign _015_ = _041_[0] | state[1];
  assign _017_ = state[0] | _041_[1];
  assign _019_ = _041_[0] | _041_[1];
  assign _000_ = _024_ | _012_;
  assign _024_ = _011_ | _010_;
  assign _018_ = _024_ | s[3];
  assign _025_ = _011_ | s[2];
  assign _016_ = _025_ | s[3];
  assign _026_ = _041_[0] & _041_[1];
  assign _028_ = _041_[0] & state[1];
  assign _029_[0] = _036_[0] | _036_[1];
  assign _029_[1] = _036_[2] | _036_[3];
  assign _039_ = _029_[0] | _029_[1];
  assign _030_[1] = _037_[2] | _037_[3];
  assign _046_ = _040_[1] | _030_[1];
  assign _040_[0] = _037_[0] | _037_[2];
  assign _040_[1] = _037_[0] | _037_[1];
  assign _008_ = _002_ | reset;
  assign _013_ = state[0] | state[1];
  assign _031_ = s[1] | s[2];
  assign _014_ = _031_ | s[3];
  assign _037_[3] = ~_014_;
  assign _037_[0] = ~_000_;
  assign _037_[1] = ~_018_;
  assign _037_[2] = ~_016_;
  assign _047_ = _013_ ? 1'h0 : 1'hx;
  assign _035_[3] = _026_ ? _047_ : 1'h1;
  assign _048_ = _015_ ? 1'h0 : 1'hx;
  assign _035_[2] = _044_ ? _048_ : 1'h1;
  assign _049_ = _017_ ? 1'h0 : 1'hx;
  assign _035_[1] = _045_ ? _049_ : 1'h1;
  assign _035_[0] = _019_ ? 1'h0 : 1'hx;
  assign _001_ = ~_040_[1];
  assign _038_ = _046_ ? _039_ : 1'h1;
  assign _034_[0] = ~_026_;
  assign _043_ = ~_042_[1];
  assign _033_[0] = ~_044_;
  assign _032_[0] = ~_045_;
  assign _030_[0] = _040_[1];
  assign _034_[2:1] = { _014_, _013_ };
  assign _033_[2:1] = { _016_, _015_ };
  assign { _042_[2], _042_[0] } = { _042_[1], state[0] };
  assign _032_[2:1] = { _018_, _017_ };
  assign _041_[2] = 1'h1;
  assign _040_[2] = 1'h0;
  assign state[2] = 1'h0;
endmodule
