// Generated by CIRCT firtool-1.66.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module TLDebugModuleOuter(
  input         clock,
                reset,
  output        auto_dmi_in_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_dmi_in_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_dmi_in_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [6:0]  auto_dmi_in_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_dmi_in_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_dmi_in_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_dmi_in_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_dmi_in_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_dmi_in_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_int_out_7_0,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_int_out_6_0,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_int_out_5_0,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_int_out_4_0,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_int_out_3_0,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_int_out_2_0,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_int_out_1_0,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_int_out_0_0,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                io_ctrl_ndreset,	// src/main/scala/devices/debug/Debug.scala:343:16
                io_ctrl_dmactive,	// src/main/scala/devices/debug/Debug.scala:343:16
  input         io_ctrl_dmactiveAck,	// src/main/scala/devices/debug/Debug.scala:343:16
                io_innerCtrl_ready,	// src/main/scala/devices/debug/Debug.scala:343:16
  output        io_innerCtrl_valid,	// src/main/scala/devices/debug/Debug.scala:343:16
                io_innerCtrl_bits_resumereq,	// src/main/scala/devices/debug/Debug.scala:343:16
  output [9:0]  io_innerCtrl_bits_hartsel,	// src/main/scala/devices/debug/Debug.scala:343:16
  output        io_innerCtrl_bits_ackhavereset,	// src/main/scala/devices/debug/Debug.scala:343:16
                io_innerCtrl_bits_hasel,	// src/main/scala/devices/debug/Debug.scala:343:16
                io_innerCtrl_bits_hamask_0,	// src/main/scala/devices/debug/Debug.scala:343:16
                io_innerCtrl_bits_hamask_1,	// src/main/scala/devices/debug/Debug.scala:343:16
                io_innerCtrl_bits_hamask_2,	// src/main/scala/devices/debug/Debug.scala:343:16
                io_innerCtrl_bits_hamask_3,	// src/main/scala/devices/debug/Debug.scala:343:16
                io_innerCtrl_bits_hamask_4,	// src/main/scala/devices/debug/Debug.scala:343:16
                io_innerCtrl_bits_hamask_5,	// src/main/scala/devices/debug/Debug.scala:343:16
                io_innerCtrl_bits_hamask_6,	// src/main/scala/devices/debug/Debug.scala:343:16
                io_innerCtrl_bits_hamask_7,	// src/main/scala/devices/debug/Debug.scala:343:16
                io_innerCtrl_bits_hrmask_0,	// src/main/scala/devices/debug/Debug.scala:343:16
                io_innerCtrl_bits_hrmask_1,	// src/main/scala/devices/debug/Debug.scala:343:16
                io_innerCtrl_bits_hrmask_2,	// src/main/scala/devices/debug/Debug.scala:343:16
                io_innerCtrl_bits_hrmask_3,	// src/main/scala/devices/debug/Debug.scala:343:16
                io_innerCtrl_bits_hrmask_4,	// src/main/scala/devices/debug/Debug.scala:343:16
                io_innerCtrl_bits_hrmask_5,	// src/main/scala/devices/debug/Debug.scala:343:16
                io_innerCtrl_bits_hrmask_6,	// src/main/scala/devices/debug/Debug.scala:343:16
                io_innerCtrl_bits_hrmask_7,	// src/main/scala/devices/debug/Debug.scala:343:16
  input         io_hgDebugInt_0,	// src/main/scala/devices/debug/Debug.scala:343:16
                io_hgDebugInt_1,	// src/main/scala/devices/debug/Debug.scala:343:16
                io_hgDebugInt_2,	// src/main/scala/devices/debug/Debug.scala:343:16
                io_hgDebugInt_3,	// src/main/scala/devices/debug/Debug.scala:343:16
                io_hgDebugInt_4,	// src/main/scala/devices/debug/Debug.scala:343:16
                io_hgDebugInt_5,	// src/main/scala/devices/debug/Debug.scala:343:16
                io_hgDebugInt_6,	// src/main/scala/devices/debug/Debug.scala:343:16
                io_hgDebugInt_7	// src/main/scala/devices/debug/Debug.scala:343:16
);

  wire             out_woready_18;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_wivalid_18;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_roready_18;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_rivalid_18;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_woready_17;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_wivalid_17;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_roready_17;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_rivalid_17;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_woready_16;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_wivalid_16;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_roready_16;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_rivalid_16;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_woready_15;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_wivalid_15;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_roready_15;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_rivalid_15;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_woready_14;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_wivalid_14;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_roready_14;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_rivalid_14;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_woready_13;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_wivalid_13;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_roready_13;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_rivalid_13;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_woready_12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_wivalid_12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_roready_12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_rivalid_12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_woready_11;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_wivalid_11;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_roready_11;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_rivalid_11;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_woready_10;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_wivalid_10;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_roready_10;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_rivalid_10;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_woready_9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_wivalid_9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_roready_9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_rivalid_9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_woready_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_wivalid_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_roready_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_rivalid_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_woready_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_wivalid_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_roready_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_rivalid_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_woready_6;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_wivalid_6;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_roready_6;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_rivalid_6;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_woready_5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_wivalid_5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_roready_5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_rivalid_5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_woready_4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_wivalid_4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_roready_4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_rivalid_4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_woready_3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_wivalid_3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_roready_3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_rivalid_3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_woready_2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_wivalid_2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_roready_2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_rivalid_2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_woready_1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_wivalid_1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_roready_1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_rivalid_1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_woready_0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_wivalid_0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_roready_0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_rivalid_0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [2:0]       in_bits_index;	// src/main/scala/tilelink/RegisterRouter.scala:68:18
  wire             in_bits_read;	// src/main/scala/tilelink/RegisterRouter.scala:68:18
  wire             auto_dmi_in_a_valid_0 = auto_dmi_in_a_valid;
  wire [2:0]       auto_dmi_in_a_bits_opcode_0 = auto_dmi_in_a_bits_opcode;
  wire [6:0]       auto_dmi_in_a_bits_address_0 = auto_dmi_in_a_bits_address;
  wire [31:0]      auto_dmi_in_a_bits_data_0 = auto_dmi_in_a_bits_data;
  wire             auto_dmi_in_d_ready_0 = auto_dmi_in_d_ready;
  wire             io_ctrl_dmactiveAck_0 = io_ctrl_dmactiveAck;
  wire             io_innerCtrl_ready_0 = io_innerCtrl_ready;
  wire             io_hgDebugInt_0_0 = io_hgDebugInt_0;
  wire             io_hgDebugInt_1_0 = io_hgDebugInt_1;
  wire             io_hgDebugInt_2_0 = io_hgDebugInt_2;
  wire             io_hgDebugInt_3_0 = io_hgDebugInt_3;
  wire             io_hgDebugInt_4_0 = io_hgDebugInt_4;
  wire             io_hgDebugInt_5_0 = io_hgDebugInt_5;
  wire             io_hgDebugInt_6_0 = io_hgDebugInt_6;
  wire             io_hgDebugInt_7_0 = io_hgDebugInt_7;
  wire [1:0]       auto_dmi_in_a_bits_size = 2'h2;
  wire [1:0]       auto_dmi_in_d_bits_size = 2'h2;
  wire [1:0]       dmiNodeIn_a_bits_size = 2'h2;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]       dmiNodeIn_d_bits_size = 2'h2;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]       in_bits_extra_tlrr_extra_size = 2'h2;	// src/main/scala/tilelink/RegisterRouter.scala:68:18
  wire [1:0]       out_bits_extra_tlrr_extra_size = 2'h2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [1:0]       out_front_bits_extra_tlrr_extra_size = 2'h2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [1:0]       dmiNodeIn_d_bits_d_size = 2'h2;	// src/main/scala/tilelink/Edges.scala:771:17
  wire [1:0]       auto_dmi_in_d_bits_param = 2'h0;
  wire [1:0]       dmiNodeIn_d_bits_param = 2'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]       DMCONTROLReset_reserved1 = 2'h0;	// src/main/scala/devices/debug/Debug.scala:372:34
  wire [1:0]       DMCONTROLWrData_reserved1 = 2'h0;	// src/main/scala/devices/debug/Debug.scala:377:35
  wire [1:0]       dmiNodeIn_d_bits_d_param = 2'h0;	// src/main/scala/tilelink/Edges.scala:771:17
  wire [2:0]       out_maskMatch = 3'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [2:0]       auto_dmi_in_a_bits_param = 3'h0;
  wire [2:0]       dmiNodeIn_a_bits_param = 3'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]       HARTINFORdData_reserved1 = 3'h0;	// src/main/scala/devices/debug/Debug.scala:413:34
  wire [2:0]       dmiNodeIn_d_bits_d_opcode = 3'h0;	// src/main/scala/tilelink/Edges.scala:771:17
  wire [7:0]       HARTINFORdData_reserved0 = 8'h0;	// src/main/scala/devices/debug/Debug.scala:413:34
  wire [3:0]       HARTINFORdData_datasize = 4'h2;	// src/main/scala/devices/debug/Debug.scala:413:34
  wire [11:0]      HARTINFORdData_dataaddr = 12'h380;	// src/main/scala/devices/debug/Debug.scala:413:34
  wire [3:0]       HARTINFORdData_nscratch = 4'h1;	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/devices/debug/Debug.scala:413:34
  wire [9:0]       DMCONTROLReset_hartsello = 10'h0;	// src/main/scala/devices/debug/Debug.scala:372:34
  wire [9:0]       DMCONTROLReset_hartselhi = 10'h0;	// src/main/scala/devices/debug/Debug.scala:372:34
  wire [9:0]       DMCONTROLWrData_hartselhi = 10'h0;	// src/main/scala/devices/debug/Debug.scala:377:35
  wire [16:0]      HAWINDOWSELWrData_reserved0 = 17'h0;	// src/main/scala/devices/debug/Debug.scala:432:37
  wire [16:0]      HAWINDOWSELReset_reserved0 = 17'h0;	// src/main/scala/devices/debug/Debug.scala:449:38
  wire [14:0]      HAWINDOWSELWrData_hawindowsel = 15'h0;	// src/main/scala/devices/debug/Debug.scala:432:37
  wire [14:0]      HAWINDOWSELReset_hawindowsel = 15'h0;	// src/main/scala/devices/debug/Debug.scala:449:38
  wire [15:0]      out_frontMask_lo = 16'hFFFF;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]      out_frontMask_hi = 16'hFFFF;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]      out_backMask_lo = 16'hFFFF;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]      out_backMask_hi = 16'hFFFF;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]      out_frontMask = 32'hFFFFFFFF;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]      out_backMask = 32'hFFFFFFFF;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]      out_prepend_12 = 16'h2380;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [16:0]      out_prepend_13 = 17'h12380;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [17:0]      out_prepend_14 = 18'h12380;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]      out_prepend_15 = 24'h112380;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]      HAMASKRst_maskdata = 32'h0;	// src/main/scala/devices/debug/Debug.scala:470:33
  wire [31:0]      dmiNodeIn_d_bits_d_data = 32'h0;	// src/main/scala/tilelink/Edges.scala:771:17
  wire [3:0]       auto_dmi_in_a_bits_mask = 4'hF;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/tilelink/RegisterRouter.scala:68:18, :82:24
  wire [3:0]       dmiNodeIn_a_bits_mask = 4'hF;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/tilelink/RegisterRouter.scala:68:18, :82:24
  wire [3:0]       in_bits_mask = 4'hF;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/tilelink/RegisterRouter.scala:68:18, :82:24
  wire [3:0]       out_front_bits_mask = 4'hF;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/tilelink/RegisterRouter.scala:68:18, :82:24
  wire             auto_dmi_in_a_bits_source = 1'h0;
  wire             auto_dmi_in_a_bits_corrupt = 1'h0;
  wire             auto_dmi_in_d_bits_source = 1'h0;
  wire             auto_dmi_in_d_bits_sink = 1'h0;
  wire             auto_dmi_in_d_bits_denied = 1'h0;
  wire             auto_dmi_in_d_bits_corrupt = 1'h0;
  wire             io_ctrl_debugUnavail_0 = 1'h0;
  wire             io_ctrl_debugUnavail_1 = 1'h0;
  wire             io_ctrl_debugUnavail_2 = 1'h0;
  wire             io_ctrl_debugUnavail_3 = 1'h0;
  wire             io_ctrl_debugUnavail_4 = 1'h0;
  wire             io_ctrl_debugUnavail_5 = 1'h0;
  wire             io_ctrl_debugUnavail_6 = 1'h0;
  wire             io_ctrl_debugUnavail_7 = 1'h0;
  wire             dmiNodeIn_a_bits_source = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire             dmiNodeIn_a_bits_corrupt = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire             dmiNodeIn_d_bits_source = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire             dmiNodeIn_d_bits_sink = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire             dmiNodeIn_d_bits_denied = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire             dmiNodeIn_d_bits_corrupt = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire             DMCONTROLReset_haltreq = 1'h0;	// src/main/scala/devices/debug/Debug.scala:372:34
  wire             DMCONTROLReset_resumereq = 1'h0;	// src/main/scala/devices/debug/Debug.scala:372:34
  wire             DMCONTROLReset_hartreset = 1'h0;	// src/main/scala/devices/debug/Debug.scala:372:34
  wire             DMCONTROLReset_ackhavereset = 1'h0;	// src/main/scala/devices/debug/Debug.scala:372:34
  wire             DMCONTROLReset_reserved0 = 1'h0;	// src/main/scala/devices/debug/Debug.scala:372:34
  wire             DMCONTROLReset_hasel = 1'h0;	// src/main/scala/devices/debug/Debug.scala:372:34
  wire             DMCONTROLReset_setresethaltreq = 1'h0;	// src/main/scala/devices/debug/Debug.scala:372:34
  wire             DMCONTROLReset_clrresethaltreq = 1'h0;	// src/main/scala/devices/debug/Debug.scala:372:34
  wire             DMCONTROLReset_ndmreset = 1'h0;	// src/main/scala/devices/debug/Debug.scala:372:34
  wire             DMCONTROLReset_dmactive = 1'h0;	// src/main/scala/devices/debug/Debug.scala:372:34
  wire             DMCONTROLWrData_hartreset = 1'h0;	// src/main/scala/devices/debug/Debug.scala:377:35
  wire             DMCONTROLWrData_reserved0 = 1'h0;	// src/main/scala/devices/debug/Debug.scala:377:35
  wire             hartresetWrEn = 1'h0;	// src/main/scala/devices/debug/Debug.scala:386:39
  wire             HAWINDOWSELWrEn = 1'h0;	// src/main/scala/devices/debug/Debug.scala:433:37
  wire             in_bits_extra_tlrr_extra_source = 1'h0;	// src/main/scala/tilelink/RegisterRouter.scala:68:18
  wire             out_bits_extra_tlrr_extra_source = 1'h0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_front_bits_extra_tlrr_extra_source = 1'h0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             dmiNodeIn_d_bits_d_source = 1'h0;	// src/main/scala/tilelink/Edges.scala:771:17
  wire             dmiNodeIn_d_bits_d_sink = 1'h0;	// src/main/scala/tilelink/Edges.scala:771:17
  wire             dmiNodeIn_d_bits_d_denied = 1'h0;	// src/main/scala/tilelink/Edges.scala:771:17
  wire             dmiNodeIn_d_bits_d_corrupt = 1'h0;	// src/main/scala/tilelink/Edges.scala:771:17
  wire             dmiNodeIn_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire             HARTINFORdData_dataaccess = 1'h1;	// src/main/scala/devices/debug/Debug.scala:413:34
  wire             out_rimask = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_wimask = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_romask = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_womask = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_rimask_1 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_wimask_1 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_romask_1 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_womask_1 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_rimask_2 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_wimask_2 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_romask_2 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_womask_2 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_rimask_3 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_wimask_3 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_romask_3 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_womask_3 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_rimask_4 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_wimask_4 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_romask_4 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_womask_4 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_rimask_5 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_wimask_5 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_romask_5 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_womask_5 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_rimask_6 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_wimask_6 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_romask_6 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_womask_6 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_rimask_7 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_wimask_7 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_romask_7 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_womask_7 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_rimask_8 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_wimask_8 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_romask_8 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_womask_8 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_rimask_9 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_wimask_9 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_romask_9 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_womask_9 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_rimask_10 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_wimask_10 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_romask_10 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_womask_10 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_rimask_11 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_wimask_11 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_romask_11 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_womask_11 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_rimask_12 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_wimask_12 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_romask_12 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_womask_12 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_rimask_13 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_wimask_13 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_romask_13 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_womask_13 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_rimask_14 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_wimask_14 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_romask_14 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_womask_14 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_rimask_15 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_wimask_15 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_romask_15 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_womask_15 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_rimask_16 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_wimask_16 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_romask_16 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_womask_16 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_rimask_17 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_wimask_17 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_romask_17 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_womask_17 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_rimask_18 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_wimask_18 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_romask_18 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_womask_18 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_rifireMux_out = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_rifireMux_out_1 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_rifireMux_out_2 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_rifireMux_out_3 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_rifireMux = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
  wire             out_wifireMux_out = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_wifireMux_out_1 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_wifireMux_out_2 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_wifireMux_out_3 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_wifireMux = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
  wire             out_rofireMux_out = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_rofireMux_out_1 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_rofireMux_out_2 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_rofireMux_out_3 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_rofireMux = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
  wire             out_wofireMux_out = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_wofireMux_out_1 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_wofireMux_out_2 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_wofireMux_out_3 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_wofireMux = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
  wire             out_iready = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_oready = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             dmiNodeIn_a_valid = auto_dmi_in_a_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]       dmiNodeIn_a_bits_opcode = auto_dmi_in_a_bits_opcode_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [6:0]       dmiNodeIn_a_bits_address = auto_dmi_in_a_bits_address_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0]      dmiNodeIn_a_bits_data = auto_dmi_in_a_bits_data_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire             dmiNodeIn_d_ready = auto_dmi_in_d_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire             dmiNodeIn_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]       dmiNodeIn_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0]      dmiNodeIn_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire             x1_intnodeOut_6_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             x1_intnodeOut_5_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             x1_intnodeOut_4_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             x1_intnodeOut_3_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             x1_intnodeOut_2_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             x1_intnodeOut_1_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             x1_intnodeOut_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             intnodeOut_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             hamask_0;	// src/main/scala/devices/debug/Debug.scala:427:26
  wire             hamask_1;	// src/main/scala/devices/debug/Debug.scala:427:26
  wire             hamask_2;	// src/main/scala/devices/debug/Debug.scala:427:26
  wire             hamask_3;	// src/main/scala/devices/debug/Debug.scala:427:26
  wire             hamask_4;	// src/main/scala/devices/debug/Debug.scala:427:26
  wire             hamask_5;	// src/main/scala/devices/debug/Debug.scala:427:26
  wire             hamask_6;	// src/main/scala/devices/debug/Debug.scala:427:26
  wire             hamask_7;	// src/main/scala/devices/debug/Debug.scala:427:26
  wire             hrmask_0;	// src/main/scala/devices/debug/Debug.scala:512:25
  wire             hrmask_1;	// src/main/scala/devices/debug/Debug.scala:512:25
  wire             hrmask_2;	// src/main/scala/devices/debug/Debug.scala:512:25
  wire             hrmask_3;	// src/main/scala/devices/debug/Debug.scala:512:25
  wire             hrmask_4;	// src/main/scala/devices/debug/Debug.scala:512:25
  wire             hrmask_5;	// src/main/scala/devices/debug/Debug.scala:512:25
  wire             hrmask_6;	// src/main/scala/devices/debug/Debug.scala:512:25
  wire             hrmask_7;	// src/main/scala/devices/debug/Debug.scala:512:25
  wire             auto_int_out_0_0_0 = intnodeOut_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             auto_int_out_1_0_0 = x1_intnodeOut_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             auto_int_out_2_0_0 = x1_intnodeOut_1_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             auto_int_out_3_0_0 = x1_intnodeOut_2_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             auto_int_out_4_0_0 = x1_intnodeOut_3_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             auto_int_out_5_0_0 = x1_intnodeOut_4_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             auto_int_out_6_0_0 = x1_intnodeOut_5_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             auto_int_out_7_0_0 = x1_intnodeOut_6_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             in_ready;	// src/main/scala/tilelink/RegisterRouter.scala:68:18
  wire             auto_dmi_in_a_ready_0 = dmiNodeIn_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire             in_valid = dmiNodeIn_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/RegisterRouter.scala:68:18
  wire [31:0]      in_bits_data = dmiNodeIn_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/RegisterRouter.scala:68:18
  wire             out_ready = dmiNodeIn_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_valid;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             auto_dmi_in_d_valid_0 = dmiNodeIn_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]       auto_dmi_in_d_bits_opcode_0 = dmiNodeIn_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0]      out_bits_data;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]      auto_dmi_in_d_bits_data_0 = dmiNodeIn_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  reg              DMCONTROLReg_haltreq;	// src/main/scala/devices/debug/Debug.scala:374:31
  reg              DMCONTROLReg_resumereq;	// src/main/scala/devices/debug/Debug.scala:374:31
  reg              DMCONTROLReg_hartreset;	// src/main/scala/devices/debug/Debug.scala:374:31
  reg              DMCONTROLReg_ackhavereset;	// src/main/scala/devices/debug/Debug.scala:374:31
  reg              DMCONTROLReg_reserved0;	// src/main/scala/devices/debug/Debug.scala:374:31
  reg              DMCONTROLReg_hasel;	// src/main/scala/devices/debug/Debug.scala:374:31
  reg  [9:0]       DMCONTROLReg_hartsello;	// src/main/scala/devices/debug/Debug.scala:374:31
  reg  [9:0]       DMCONTROLReg_hartselhi;	// src/main/scala/devices/debug/Debug.scala:374:31
  reg  [1:0]       DMCONTROLReg_reserved1;	// src/main/scala/devices/debug/Debug.scala:374:31
  reg              DMCONTROLReg_setresethaltreq;	// src/main/scala/devices/debug/Debug.scala:374:31
  reg              DMCONTROLReg_clrresethaltreq;	// src/main/scala/devices/debug/Debug.scala:374:31
  reg              DMCONTROLReg_ndmreset;	// src/main/scala/devices/debug/Debug.scala:374:31
  wire             io_ctrl_ndreset_0 = DMCONTROLReg_ndmreset;	// src/main/scala/devices/debug/Debug.scala:374:31
  reg              DMCONTROLReg_dmactive;	// src/main/scala/devices/debug/Debug.scala:374:31
  wire             io_ctrl_dmactive_0 = DMCONTROLReg_dmactive;	// src/main/scala/devices/debug/Debug.scala:374:31
  wire             out_f_woready;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_woready_1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_woready_2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_woready_3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_woready_5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_woready_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_woready_9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_woready_11;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_woready_12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             DMCONTROLNxt_resumereq =
    DMCONTROLReg_dmactive & DMCONTROLReg_resumereq;	// src/main/scala/devices/debug/Debug.scala:373:32, :374:31, :392:18, :393:22, :394:20
  wire             DMCONTROLNxt_ackhavereset =
    DMCONTROLReg_dmactive & DMCONTROLReg_ackhavereset;	// src/main/scala/devices/debug/Debug.scala:373:32, :374:31, :392:18, :393:22, :394:20
  wire             DMCONTROLNxt_reserved0 =
    DMCONTROLReg_dmactive & DMCONTROLReg_reserved0;	// src/main/scala/devices/debug/Debug.scala:373:32, :374:31, :392:18, :393:22, :394:20
  wire [9:0]       DMCONTROLNxt_hartselhi =
    DMCONTROLReg_dmactive ? DMCONTROLReg_hartselhi : 10'h0;	// src/main/scala/devices/debug/Debug.scala:373:32, :374:31, :392:18, :393:22, :394:20
  wire [1:0]       DMCONTROLNxt_reserved1 =
    DMCONTROLReg_dmactive ? DMCONTROLReg_reserved1 : 2'h0;	// src/main/scala/devices/debug/Debug.scala:373:32, :374:31, :392:18, :393:22, :394:20
  wire             DMCONTROLNxt_setresethaltreq =
    DMCONTROLReg_dmactive & DMCONTROLReg_setresethaltreq;	// src/main/scala/devices/debug/Debug.scala:373:32, :374:31, :392:18, :393:22, :394:20
  wire             DMCONTROLNxt_clrresethaltreq =
    DMCONTROLReg_dmactive & DMCONTROLReg_clrresethaltreq;	// src/main/scala/devices/debug/Debug.scala:373:32, :374:31, :392:18, :393:22, :394:20
  wire             DMCONTROLWrData_ndmreset;	// src/main/scala/devices/debug/Debug.scala:377:35
  wire             ndmresetWrEn;	// src/main/scala/devices/debug/Debug.scala:380:39
  wire             DMCONTROLNxt_ndmreset =
    DMCONTROLReg_dmactive
    & (ndmresetWrEn ? DMCONTROLWrData_ndmreset : DMCONTROLReg_ndmreset);	// src/main/scala/devices/debug/Debug.scala:373:32, :374:31, :377:35, :380:39, :392:18, :393:22, :394:20, :396:{47,75}
  wire [9:0]       DMCONTROLWrData_hartsello;	// src/main/scala/devices/debug/Debug.scala:377:35
  wire             hartselloWrEn;	// src/main/scala/devices/debug/Debug.scala:383:39
  wire [9:0]       DMCONTROLNxt_hartsello =
    DMCONTROLReg_dmactive
      ? (hartselloWrEn ? {7'h0, DMCONTROLWrData_hartsello[2:0]} : DMCONTROLReg_hartsello)
      : 10'h0;	// src/main/scala/devices/debug/Debug.scala:373:32, :374:31, :377:35, :383:39, :392:18, :393:22, :394:20, :397:{47,75,104}
  wire             DMCONTROLWrData_hasel;	// src/main/scala/devices/debug/Debug.scala:377:35
  wire             haselWrEn;	// src/main/scala/devices/debug/Debug.scala:384:39
  wire             DMCONTROLNxt_hasel =
    DMCONTROLReg_dmactive & (haselWrEn ? DMCONTROLWrData_hasel : DMCONTROLReg_hasel);	// src/main/scala/devices/debug/Debug.scala:373:32, :374:31, :377:35, :384:39, :392:18, :393:22, :394:20, :398:{47,75}
  wire             DMCONTROLNxt_hartreset =
    DMCONTROLReg_dmactive & DMCONTROLReg_hartreset;	// src/main/scala/devices/debug/Debug.scala:373:32, :374:31, :393:22, :394:20, :399:47
  wire             DMCONTROLWrData_haltreq;	// src/main/scala/devices/debug/Debug.scala:377:35
  wire             haltreqWrEn;	// src/main/scala/devices/debug/Debug.scala:388:39
  wire             DMCONTROLNxt_haltreq =
    DMCONTROLReg_dmactive
    & (haltreqWrEn ? DMCONTROLWrData_haltreq : DMCONTROLReg_haltreq);	// src/main/scala/devices/debug/Debug.scala:373:32, :374:31, :377:35, :388:39, :392:18, :393:22, :394:20, :400:{47,75}
  wire             DMCONTROLWrData_dmactive;	// src/main/scala/devices/debug/Debug.scala:377:35
  wire             dmactiveWrEn;	// src/main/scala/devices/debug/Debug.scala:379:39
  wire             DMCONTROLNxt_dmactive =
    dmactiveWrEn ? DMCONTROLWrData_dmactive : DMCONTROLReg_dmactive;	// src/main/scala/devices/debug/Debug.scala:373:32, :374:31, :377:35, :379:39, :393:22, :404:25, :405:29
  wire             io_innerCtrl_bits_hamask_0_0 = hamask_0;	// src/main/scala/devices/debug/Debug.scala:427:26
  wire             io_innerCtrl_bits_hamask_1_0 = hamask_1;	// src/main/scala/devices/debug/Debug.scala:427:26
  wire             io_innerCtrl_bits_hamask_2_0 = hamask_2;	// src/main/scala/devices/debug/Debug.scala:427:26
  wire             io_innerCtrl_bits_hamask_3_0 = hamask_3;	// src/main/scala/devices/debug/Debug.scala:427:26
  wire             io_innerCtrl_bits_hamask_4_0 = hamask_4;	// src/main/scala/devices/debug/Debug.scala:427:26
  wire             io_innerCtrl_bits_hamask_5_0 = hamask_5;	// src/main/scala/devices/debug/Debug.scala:427:26
  wire             io_innerCtrl_bits_hamask_6_0 = hamask_6;	// src/main/scala/devices/debug/Debug.scala:427:26
  wire             io_innerCtrl_bits_hamask_7_0 = hamask_7;	// src/main/scala/devices/debug/Debug.scala:427:26
  wire             out_f_woready_13;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  reg  [16:0]      HAWINDOWSELReg_reserved0;	// src/main/scala/devices/debug/Debug.scala:446:33
  reg  [14:0]      HAWINDOWSELReg_hawindowsel;	// src/main/scala/devices/debug/Debug.scala:446:33
  wire [16:0]      HAWINDOWSELNxt_reserved0 =
    DMCONTROLReg_dmactive ? HAWINDOWSELReg_reserved0 : 17'h0;	// src/main/scala/devices/debug/Debug.scala:374:31, :445:34, :446:33, :451:22, :452:44, :453:24
  wire [14:0]      HAWINDOWSELNxt_hawindowsel =
    DMCONTROLReg_dmactive ? HAWINDOWSELReg_hawindowsel : 15'h0;	// src/main/scala/devices/debug/Debug.scala:374:31, :445:34, :446:33, :452:44, :453:24, :455:32
  reg  [31:0]      HAMASKReg_maskdata;	// src/main/scala/devices/debug/Debug.scala:472:32
  wire             _GEN = HAWINDOWSELReg_hawindowsel == 15'h0;	// src/main/scala/devices/debug/Debug.scala:446:33, :474:20
  wire [31:0]      HAWINDOWRdData_maskdata =
    _GEN ? {24'h0, HAMASKReg_maskdata[7:0]} : 32'h0;	// src/main/scala/devices/debug/Debug.scala:435:34, :465:31, :472:32, :474:{20,52}, :475:{35,55}
  wire             HAWINDOWWrEn;	// src/main/scala/devices/debug/Debug.scala:437:34
  wire             _GEN_0 = HAWINDOWWrEn & _GEN;	// src/main/scala/devices/debug/Debug.scala:437:34, :474:20, :482:30
  wire [31:0]      HAWINDOWWrData_maskdata;	// src/main/scala/devices/debug/Debug.scala:436:34
  wire [31:0]      HAMASKNxt_maskdata =
    DMCONTROLReg_dmactive
      ? (_GEN_0 ? HAWINDOWWrData_maskdata : HAMASKReg_maskdata)
      : 32'h0;	// src/main/scala/devices/debug/Debug.scala:374:31, :436:34, :471:33, :472:32, :478:28, :479:46, :480:21, :482:{30,72}, :483:32
  wire             tempWrData_0 = HAWINDOWWrData_maskdata[0];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_0_1 = HAWINDOWWrData_maskdata[0];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_0_2 = HAWINDOWWrData_maskdata[0];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_0_3 = HAWINDOWWrData_maskdata[0];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_0_4 = HAWINDOWWrData_maskdata[0];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_0_5 = HAWINDOWWrData_maskdata[0];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_0_6 = HAWINDOWWrData_maskdata[0];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_0_7 = HAWINDOWWrData_maskdata[0];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_1 = HAWINDOWWrData_maskdata[1];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_1_1 = HAWINDOWWrData_maskdata[1];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_1_2 = HAWINDOWWrData_maskdata[1];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_1_3 = HAWINDOWWrData_maskdata[1];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_1_4 = HAWINDOWWrData_maskdata[1];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_1_5 = HAWINDOWWrData_maskdata[1];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_1_6 = HAWINDOWWrData_maskdata[1];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_1_7 = HAWINDOWWrData_maskdata[1];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_2 = HAWINDOWWrData_maskdata[2];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_2_1 = HAWINDOWWrData_maskdata[2];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_2_2 = HAWINDOWWrData_maskdata[2];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_2_3 = HAWINDOWWrData_maskdata[2];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_2_4 = HAWINDOWWrData_maskdata[2];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_2_5 = HAWINDOWWrData_maskdata[2];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_2_6 = HAWINDOWWrData_maskdata[2];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_2_7 = HAWINDOWWrData_maskdata[2];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_3 = HAWINDOWWrData_maskdata[3];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_3_1 = HAWINDOWWrData_maskdata[3];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_3_2 = HAWINDOWWrData_maskdata[3];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_3_3 = HAWINDOWWrData_maskdata[3];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_3_4 = HAWINDOWWrData_maskdata[3];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_3_5 = HAWINDOWWrData_maskdata[3];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_3_6 = HAWINDOWWrData_maskdata[3];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_3_7 = HAWINDOWWrData_maskdata[3];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_4 = HAWINDOWWrData_maskdata[4];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_4_1 = HAWINDOWWrData_maskdata[4];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_4_2 = HAWINDOWWrData_maskdata[4];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_4_3 = HAWINDOWWrData_maskdata[4];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_4_4 = HAWINDOWWrData_maskdata[4];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_4_5 = HAWINDOWWrData_maskdata[4];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_4_6 = HAWINDOWWrData_maskdata[4];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_4_7 = HAWINDOWWrData_maskdata[4];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_5 = HAWINDOWWrData_maskdata[5];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_5_1 = HAWINDOWWrData_maskdata[5];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_5_2 = HAWINDOWWrData_maskdata[5];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_5_3 = HAWINDOWWrData_maskdata[5];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_5_4 = HAWINDOWWrData_maskdata[5];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_5_5 = HAWINDOWWrData_maskdata[5];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_5_6 = HAWINDOWWrData_maskdata[5];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_5_7 = HAWINDOWWrData_maskdata[5];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_6 = HAWINDOWWrData_maskdata[6];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_6_1 = HAWINDOWWrData_maskdata[6];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_6_2 = HAWINDOWWrData_maskdata[6];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_6_3 = HAWINDOWWrData_maskdata[6];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_6_4 = HAWINDOWWrData_maskdata[6];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_6_5 = HAWINDOWWrData_maskdata[6];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_6_6 = HAWINDOWWrData_maskdata[6];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_6_7 = HAWINDOWWrData_maskdata[6];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_7 = HAWINDOWWrData_maskdata[7];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_7_1 = HAWINDOWWrData_maskdata[7];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_7_2 = HAWINDOWWrData_maskdata[7];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_7_3 = HAWINDOWWrData_maskdata[7];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_7_4 = HAWINDOWWrData_maskdata[7];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_7_5 = HAWINDOWWrData_maskdata[7];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_7_6 = HAWINDOWWrData_maskdata[7];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_7_7 = HAWINDOWWrData_maskdata[7];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_8 = HAWINDOWWrData_maskdata[8];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_8_1 = HAWINDOWWrData_maskdata[8];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_8_2 = HAWINDOWWrData_maskdata[8];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_8_3 = HAWINDOWWrData_maskdata[8];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_8_4 = HAWINDOWWrData_maskdata[8];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_8_5 = HAWINDOWWrData_maskdata[8];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_8_6 = HAWINDOWWrData_maskdata[8];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_8_7 = HAWINDOWWrData_maskdata[8];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_9 = HAWINDOWWrData_maskdata[9];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_9_1 = HAWINDOWWrData_maskdata[9];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_9_2 = HAWINDOWWrData_maskdata[9];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_9_3 = HAWINDOWWrData_maskdata[9];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_9_4 = HAWINDOWWrData_maskdata[9];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_9_5 = HAWINDOWWrData_maskdata[9];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_9_6 = HAWINDOWWrData_maskdata[9];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_9_7 = HAWINDOWWrData_maskdata[9];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_10 = HAWINDOWWrData_maskdata[10];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_10_1 = HAWINDOWWrData_maskdata[10];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_10_2 = HAWINDOWWrData_maskdata[10];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_10_3 = HAWINDOWWrData_maskdata[10];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_10_4 = HAWINDOWWrData_maskdata[10];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_10_5 = HAWINDOWWrData_maskdata[10];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_10_6 = HAWINDOWWrData_maskdata[10];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_10_7 = HAWINDOWWrData_maskdata[10];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_11 = HAWINDOWWrData_maskdata[11];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_11_1 = HAWINDOWWrData_maskdata[11];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_11_2 = HAWINDOWWrData_maskdata[11];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_11_3 = HAWINDOWWrData_maskdata[11];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_11_4 = HAWINDOWWrData_maskdata[11];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_11_5 = HAWINDOWWrData_maskdata[11];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_11_6 = HAWINDOWWrData_maskdata[11];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_11_7 = HAWINDOWWrData_maskdata[11];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_12 = HAWINDOWWrData_maskdata[12];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_12_1 = HAWINDOWWrData_maskdata[12];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_12_2 = HAWINDOWWrData_maskdata[12];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_12_3 = HAWINDOWWrData_maskdata[12];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_12_4 = HAWINDOWWrData_maskdata[12];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_12_5 = HAWINDOWWrData_maskdata[12];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_12_6 = HAWINDOWWrData_maskdata[12];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_12_7 = HAWINDOWWrData_maskdata[12];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_13 = HAWINDOWWrData_maskdata[13];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_13_1 = HAWINDOWWrData_maskdata[13];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_13_2 = HAWINDOWWrData_maskdata[13];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_13_3 = HAWINDOWWrData_maskdata[13];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_13_4 = HAWINDOWWrData_maskdata[13];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_13_5 = HAWINDOWWrData_maskdata[13];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_13_6 = HAWINDOWWrData_maskdata[13];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_13_7 = HAWINDOWWrData_maskdata[13];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_14 = HAWINDOWWrData_maskdata[14];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_14_1 = HAWINDOWWrData_maskdata[14];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_14_2 = HAWINDOWWrData_maskdata[14];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_14_3 = HAWINDOWWrData_maskdata[14];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_14_4 = HAWINDOWWrData_maskdata[14];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_14_5 = HAWINDOWWrData_maskdata[14];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_14_6 = HAWINDOWWrData_maskdata[14];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_14_7 = HAWINDOWWrData_maskdata[14];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_15 = HAWINDOWWrData_maskdata[15];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_15_1 = HAWINDOWWrData_maskdata[15];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_15_2 = HAWINDOWWrData_maskdata[15];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_15_3 = HAWINDOWWrData_maskdata[15];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_15_4 = HAWINDOWWrData_maskdata[15];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_15_5 = HAWINDOWWrData_maskdata[15];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_15_6 = HAWINDOWWrData_maskdata[15];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_15_7 = HAWINDOWWrData_maskdata[15];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_16 = HAWINDOWWrData_maskdata[16];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_16_1 = HAWINDOWWrData_maskdata[16];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_16_2 = HAWINDOWWrData_maskdata[16];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_16_3 = HAWINDOWWrData_maskdata[16];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_16_4 = HAWINDOWWrData_maskdata[16];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_16_5 = HAWINDOWWrData_maskdata[16];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_16_6 = HAWINDOWWrData_maskdata[16];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_16_7 = HAWINDOWWrData_maskdata[16];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_17 = HAWINDOWWrData_maskdata[17];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_17_1 = HAWINDOWWrData_maskdata[17];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_17_2 = HAWINDOWWrData_maskdata[17];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_17_3 = HAWINDOWWrData_maskdata[17];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_17_4 = HAWINDOWWrData_maskdata[17];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_17_5 = HAWINDOWWrData_maskdata[17];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_17_6 = HAWINDOWWrData_maskdata[17];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_17_7 = HAWINDOWWrData_maskdata[17];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_18 = HAWINDOWWrData_maskdata[18];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_18_1 = HAWINDOWWrData_maskdata[18];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_18_2 = HAWINDOWWrData_maskdata[18];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_18_3 = HAWINDOWWrData_maskdata[18];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_18_4 = HAWINDOWWrData_maskdata[18];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_18_5 = HAWINDOWWrData_maskdata[18];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_18_6 = HAWINDOWWrData_maskdata[18];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_18_7 = HAWINDOWWrData_maskdata[18];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_19 = HAWINDOWWrData_maskdata[19];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_19_1 = HAWINDOWWrData_maskdata[19];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_19_2 = HAWINDOWWrData_maskdata[19];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_19_3 = HAWINDOWWrData_maskdata[19];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_19_4 = HAWINDOWWrData_maskdata[19];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_19_5 = HAWINDOWWrData_maskdata[19];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_19_6 = HAWINDOWWrData_maskdata[19];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_19_7 = HAWINDOWWrData_maskdata[19];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_20 = HAWINDOWWrData_maskdata[20];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_20_1 = HAWINDOWWrData_maskdata[20];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_20_2 = HAWINDOWWrData_maskdata[20];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_20_3 = HAWINDOWWrData_maskdata[20];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_20_4 = HAWINDOWWrData_maskdata[20];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_20_5 = HAWINDOWWrData_maskdata[20];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_20_6 = HAWINDOWWrData_maskdata[20];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_20_7 = HAWINDOWWrData_maskdata[20];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_21 = HAWINDOWWrData_maskdata[21];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_21_1 = HAWINDOWWrData_maskdata[21];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_21_2 = HAWINDOWWrData_maskdata[21];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_21_3 = HAWINDOWWrData_maskdata[21];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_21_4 = HAWINDOWWrData_maskdata[21];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_21_5 = HAWINDOWWrData_maskdata[21];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_21_6 = HAWINDOWWrData_maskdata[21];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_21_7 = HAWINDOWWrData_maskdata[21];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_22 = HAWINDOWWrData_maskdata[22];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_22_1 = HAWINDOWWrData_maskdata[22];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_22_2 = HAWINDOWWrData_maskdata[22];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_22_3 = HAWINDOWWrData_maskdata[22];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_22_4 = HAWINDOWWrData_maskdata[22];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_22_5 = HAWINDOWWrData_maskdata[22];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_22_6 = HAWINDOWWrData_maskdata[22];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_22_7 = HAWINDOWWrData_maskdata[22];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_23 = HAWINDOWWrData_maskdata[23];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_23_1 = HAWINDOWWrData_maskdata[23];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_23_2 = HAWINDOWWrData_maskdata[23];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_23_3 = HAWINDOWWrData_maskdata[23];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_23_4 = HAWINDOWWrData_maskdata[23];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_23_5 = HAWINDOWWrData_maskdata[23];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_23_6 = HAWINDOWWrData_maskdata[23];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_23_7 = HAWINDOWWrData_maskdata[23];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_24 = HAWINDOWWrData_maskdata[24];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_24_1 = HAWINDOWWrData_maskdata[24];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_24_2 = HAWINDOWWrData_maskdata[24];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_24_3 = HAWINDOWWrData_maskdata[24];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_24_4 = HAWINDOWWrData_maskdata[24];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_24_5 = HAWINDOWWrData_maskdata[24];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_24_6 = HAWINDOWWrData_maskdata[24];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_24_7 = HAWINDOWWrData_maskdata[24];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_25 = HAWINDOWWrData_maskdata[25];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_25_1 = HAWINDOWWrData_maskdata[25];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_25_2 = HAWINDOWWrData_maskdata[25];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_25_3 = HAWINDOWWrData_maskdata[25];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_25_4 = HAWINDOWWrData_maskdata[25];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_25_5 = HAWINDOWWrData_maskdata[25];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_25_6 = HAWINDOWWrData_maskdata[25];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_25_7 = HAWINDOWWrData_maskdata[25];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_26 = HAWINDOWWrData_maskdata[26];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_26_1 = HAWINDOWWrData_maskdata[26];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_26_2 = HAWINDOWWrData_maskdata[26];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_26_3 = HAWINDOWWrData_maskdata[26];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_26_4 = HAWINDOWWrData_maskdata[26];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_26_5 = HAWINDOWWrData_maskdata[26];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_26_6 = HAWINDOWWrData_maskdata[26];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_26_7 = HAWINDOWWrData_maskdata[26];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_27 = HAWINDOWWrData_maskdata[27];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_27_1 = HAWINDOWWrData_maskdata[27];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_27_2 = HAWINDOWWrData_maskdata[27];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_27_3 = HAWINDOWWrData_maskdata[27];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_27_4 = HAWINDOWWrData_maskdata[27];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_27_5 = HAWINDOWWrData_maskdata[27];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_27_6 = HAWINDOWWrData_maskdata[27];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_27_7 = HAWINDOWWrData_maskdata[27];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_28 = HAWINDOWWrData_maskdata[28];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_28_1 = HAWINDOWWrData_maskdata[28];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_28_2 = HAWINDOWWrData_maskdata[28];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_28_3 = HAWINDOWWrData_maskdata[28];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_28_4 = HAWINDOWWrData_maskdata[28];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_28_5 = HAWINDOWWrData_maskdata[28];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_28_6 = HAWINDOWWrData_maskdata[28];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_28_7 = HAWINDOWWrData_maskdata[28];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_29 = HAWINDOWWrData_maskdata[29];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_29_1 = HAWINDOWWrData_maskdata[29];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_29_2 = HAWINDOWWrData_maskdata[29];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_29_3 = HAWINDOWWrData_maskdata[29];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_29_4 = HAWINDOWWrData_maskdata[29];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_29_5 = HAWINDOWWrData_maskdata[29];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_29_6 = HAWINDOWWrData_maskdata[29];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_29_7 = HAWINDOWWrData_maskdata[29];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_30 = HAWINDOWWrData_maskdata[30];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_30_1 = HAWINDOWWrData_maskdata[30];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_30_2 = HAWINDOWWrData_maskdata[30];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_30_3 = HAWINDOWWrData_maskdata[30];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_30_4 = HAWINDOWWrData_maskdata[30];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_30_5 = HAWINDOWWrData_maskdata[30];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_30_6 = HAWINDOWWrData_maskdata[30];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_30_7 = HAWINDOWWrData_maskdata[30];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_31 = HAWINDOWWrData_maskdata[31];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_31_1 = HAWINDOWWrData_maskdata[31];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_31_2 = HAWINDOWWrData_maskdata[31];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_31_3 = HAWINDOWWrData_maskdata[31];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_31_4 = HAWINDOWWrData_maskdata[31];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_31_5 = HAWINDOWWrData_maskdata[31];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_31_6 = HAWINDOWWrData_maskdata[31];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempWrData_31_7 = HAWINDOWWrData_maskdata[31];	// src/main/scala/devices/debug/Debug.scala:436:34, :490:54
  wire             tempMaskReg_0 = HAMASKReg_maskdata[0];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_0_1 = HAMASKReg_maskdata[0];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_0_2 = HAMASKReg_maskdata[0];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_0_3 = HAMASKReg_maskdata[0];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_0_4 = HAMASKReg_maskdata[0];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_0_5 = HAMASKReg_maskdata[0];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_0_6 = HAMASKReg_maskdata[0];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_0_7 = HAMASKReg_maskdata[0];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_1 = HAMASKReg_maskdata[1];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_1_1 = HAMASKReg_maskdata[1];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_1_2 = HAMASKReg_maskdata[1];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_1_3 = HAMASKReg_maskdata[1];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_1_4 = HAMASKReg_maskdata[1];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_1_5 = HAMASKReg_maskdata[1];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_1_6 = HAMASKReg_maskdata[1];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_1_7 = HAMASKReg_maskdata[1];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_2 = HAMASKReg_maskdata[2];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_2_1 = HAMASKReg_maskdata[2];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_2_2 = HAMASKReg_maskdata[2];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_2_3 = HAMASKReg_maskdata[2];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_2_4 = HAMASKReg_maskdata[2];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_2_5 = HAMASKReg_maskdata[2];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_2_6 = HAMASKReg_maskdata[2];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_2_7 = HAMASKReg_maskdata[2];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_3 = HAMASKReg_maskdata[3];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_3_1 = HAMASKReg_maskdata[3];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_3_2 = HAMASKReg_maskdata[3];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_3_3 = HAMASKReg_maskdata[3];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_3_4 = HAMASKReg_maskdata[3];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_3_5 = HAMASKReg_maskdata[3];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_3_6 = HAMASKReg_maskdata[3];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_3_7 = HAMASKReg_maskdata[3];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_4 = HAMASKReg_maskdata[4];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_4_1 = HAMASKReg_maskdata[4];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_4_2 = HAMASKReg_maskdata[4];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_4_3 = HAMASKReg_maskdata[4];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_4_4 = HAMASKReg_maskdata[4];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_4_5 = HAMASKReg_maskdata[4];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_4_6 = HAMASKReg_maskdata[4];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_4_7 = HAMASKReg_maskdata[4];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_5 = HAMASKReg_maskdata[5];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_5_1 = HAMASKReg_maskdata[5];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_5_2 = HAMASKReg_maskdata[5];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_5_3 = HAMASKReg_maskdata[5];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_5_4 = HAMASKReg_maskdata[5];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_5_5 = HAMASKReg_maskdata[5];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_5_6 = HAMASKReg_maskdata[5];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_5_7 = HAMASKReg_maskdata[5];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_6 = HAMASKReg_maskdata[6];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_6_1 = HAMASKReg_maskdata[6];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_6_2 = HAMASKReg_maskdata[6];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_6_3 = HAMASKReg_maskdata[6];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_6_4 = HAMASKReg_maskdata[6];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_6_5 = HAMASKReg_maskdata[6];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_6_6 = HAMASKReg_maskdata[6];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_6_7 = HAMASKReg_maskdata[6];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_7 = HAMASKReg_maskdata[7];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_7_1 = HAMASKReg_maskdata[7];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_7_2 = HAMASKReg_maskdata[7];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_7_3 = HAMASKReg_maskdata[7];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_7_4 = HAMASKReg_maskdata[7];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_7_5 = HAMASKReg_maskdata[7];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_7_6 = HAMASKReg_maskdata[7];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_7_7 = HAMASKReg_maskdata[7];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_8 = HAMASKReg_maskdata[8];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_8_1 = HAMASKReg_maskdata[8];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_8_2 = HAMASKReg_maskdata[8];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_8_3 = HAMASKReg_maskdata[8];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_8_4 = HAMASKReg_maskdata[8];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_8_5 = HAMASKReg_maskdata[8];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_8_6 = HAMASKReg_maskdata[8];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_8_7 = HAMASKReg_maskdata[8];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_9 = HAMASKReg_maskdata[9];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_9_1 = HAMASKReg_maskdata[9];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_9_2 = HAMASKReg_maskdata[9];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_9_3 = HAMASKReg_maskdata[9];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_9_4 = HAMASKReg_maskdata[9];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_9_5 = HAMASKReg_maskdata[9];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_9_6 = HAMASKReg_maskdata[9];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_9_7 = HAMASKReg_maskdata[9];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_10 = HAMASKReg_maskdata[10];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_10_1 = HAMASKReg_maskdata[10];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_10_2 = HAMASKReg_maskdata[10];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_10_3 = HAMASKReg_maskdata[10];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_10_4 = HAMASKReg_maskdata[10];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_10_5 = HAMASKReg_maskdata[10];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_10_6 = HAMASKReg_maskdata[10];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_10_7 = HAMASKReg_maskdata[10];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_11 = HAMASKReg_maskdata[11];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_11_1 = HAMASKReg_maskdata[11];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_11_2 = HAMASKReg_maskdata[11];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_11_3 = HAMASKReg_maskdata[11];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_11_4 = HAMASKReg_maskdata[11];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_11_5 = HAMASKReg_maskdata[11];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_11_6 = HAMASKReg_maskdata[11];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_11_7 = HAMASKReg_maskdata[11];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_12 = HAMASKReg_maskdata[12];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_12_1 = HAMASKReg_maskdata[12];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_12_2 = HAMASKReg_maskdata[12];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_12_3 = HAMASKReg_maskdata[12];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_12_4 = HAMASKReg_maskdata[12];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_12_5 = HAMASKReg_maskdata[12];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_12_6 = HAMASKReg_maskdata[12];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_12_7 = HAMASKReg_maskdata[12];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_13 = HAMASKReg_maskdata[13];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_13_1 = HAMASKReg_maskdata[13];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_13_2 = HAMASKReg_maskdata[13];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_13_3 = HAMASKReg_maskdata[13];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_13_4 = HAMASKReg_maskdata[13];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_13_5 = HAMASKReg_maskdata[13];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_13_6 = HAMASKReg_maskdata[13];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_13_7 = HAMASKReg_maskdata[13];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_14 = HAMASKReg_maskdata[14];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_14_1 = HAMASKReg_maskdata[14];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_14_2 = HAMASKReg_maskdata[14];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_14_3 = HAMASKReg_maskdata[14];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_14_4 = HAMASKReg_maskdata[14];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_14_5 = HAMASKReg_maskdata[14];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_14_6 = HAMASKReg_maskdata[14];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_14_7 = HAMASKReg_maskdata[14];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_15 = HAMASKReg_maskdata[15];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_15_1 = HAMASKReg_maskdata[15];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_15_2 = HAMASKReg_maskdata[15];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_15_3 = HAMASKReg_maskdata[15];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_15_4 = HAMASKReg_maskdata[15];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_15_5 = HAMASKReg_maskdata[15];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_15_6 = HAMASKReg_maskdata[15];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_15_7 = HAMASKReg_maskdata[15];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_16 = HAMASKReg_maskdata[16];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_16_1 = HAMASKReg_maskdata[16];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_16_2 = HAMASKReg_maskdata[16];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_16_3 = HAMASKReg_maskdata[16];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_16_4 = HAMASKReg_maskdata[16];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_16_5 = HAMASKReg_maskdata[16];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_16_6 = HAMASKReg_maskdata[16];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_16_7 = HAMASKReg_maskdata[16];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_17 = HAMASKReg_maskdata[17];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_17_1 = HAMASKReg_maskdata[17];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_17_2 = HAMASKReg_maskdata[17];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_17_3 = HAMASKReg_maskdata[17];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_17_4 = HAMASKReg_maskdata[17];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_17_5 = HAMASKReg_maskdata[17];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_17_6 = HAMASKReg_maskdata[17];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_17_7 = HAMASKReg_maskdata[17];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_18 = HAMASKReg_maskdata[18];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_18_1 = HAMASKReg_maskdata[18];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_18_2 = HAMASKReg_maskdata[18];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_18_3 = HAMASKReg_maskdata[18];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_18_4 = HAMASKReg_maskdata[18];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_18_5 = HAMASKReg_maskdata[18];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_18_6 = HAMASKReg_maskdata[18];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_18_7 = HAMASKReg_maskdata[18];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_19 = HAMASKReg_maskdata[19];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_19_1 = HAMASKReg_maskdata[19];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_19_2 = HAMASKReg_maskdata[19];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_19_3 = HAMASKReg_maskdata[19];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_19_4 = HAMASKReg_maskdata[19];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_19_5 = HAMASKReg_maskdata[19];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_19_6 = HAMASKReg_maskdata[19];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_19_7 = HAMASKReg_maskdata[19];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_20 = HAMASKReg_maskdata[20];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_20_1 = HAMASKReg_maskdata[20];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_20_2 = HAMASKReg_maskdata[20];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_20_3 = HAMASKReg_maskdata[20];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_20_4 = HAMASKReg_maskdata[20];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_20_5 = HAMASKReg_maskdata[20];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_20_6 = HAMASKReg_maskdata[20];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_20_7 = HAMASKReg_maskdata[20];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_21 = HAMASKReg_maskdata[21];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_21_1 = HAMASKReg_maskdata[21];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_21_2 = HAMASKReg_maskdata[21];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_21_3 = HAMASKReg_maskdata[21];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_21_4 = HAMASKReg_maskdata[21];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_21_5 = HAMASKReg_maskdata[21];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_21_6 = HAMASKReg_maskdata[21];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_21_7 = HAMASKReg_maskdata[21];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_22 = HAMASKReg_maskdata[22];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_22_1 = HAMASKReg_maskdata[22];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_22_2 = HAMASKReg_maskdata[22];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_22_3 = HAMASKReg_maskdata[22];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_22_4 = HAMASKReg_maskdata[22];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_22_5 = HAMASKReg_maskdata[22];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_22_6 = HAMASKReg_maskdata[22];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_22_7 = HAMASKReg_maskdata[22];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_23 = HAMASKReg_maskdata[23];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_23_1 = HAMASKReg_maskdata[23];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_23_2 = HAMASKReg_maskdata[23];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_23_3 = HAMASKReg_maskdata[23];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_23_4 = HAMASKReg_maskdata[23];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_23_5 = HAMASKReg_maskdata[23];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_23_6 = HAMASKReg_maskdata[23];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_23_7 = HAMASKReg_maskdata[23];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_24 = HAMASKReg_maskdata[24];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_24_1 = HAMASKReg_maskdata[24];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_24_2 = HAMASKReg_maskdata[24];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_24_3 = HAMASKReg_maskdata[24];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_24_4 = HAMASKReg_maskdata[24];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_24_5 = HAMASKReg_maskdata[24];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_24_6 = HAMASKReg_maskdata[24];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_24_7 = HAMASKReg_maskdata[24];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_25 = HAMASKReg_maskdata[25];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_25_1 = HAMASKReg_maskdata[25];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_25_2 = HAMASKReg_maskdata[25];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_25_3 = HAMASKReg_maskdata[25];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_25_4 = HAMASKReg_maskdata[25];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_25_5 = HAMASKReg_maskdata[25];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_25_6 = HAMASKReg_maskdata[25];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_25_7 = HAMASKReg_maskdata[25];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_26 = HAMASKReg_maskdata[26];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_26_1 = HAMASKReg_maskdata[26];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_26_2 = HAMASKReg_maskdata[26];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_26_3 = HAMASKReg_maskdata[26];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_26_4 = HAMASKReg_maskdata[26];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_26_5 = HAMASKReg_maskdata[26];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_26_6 = HAMASKReg_maskdata[26];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_26_7 = HAMASKReg_maskdata[26];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_27 = HAMASKReg_maskdata[27];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_27_1 = HAMASKReg_maskdata[27];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_27_2 = HAMASKReg_maskdata[27];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_27_3 = HAMASKReg_maskdata[27];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_27_4 = HAMASKReg_maskdata[27];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_27_5 = HAMASKReg_maskdata[27];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_27_6 = HAMASKReg_maskdata[27];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_27_7 = HAMASKReg_maskdata[27];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_28 = HAMASKReg_maskdata[28];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_28_1 = HAMASKReg_maskdata[28];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_28_2 = HAMASKReg_maskdata[28];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_28_3 = HAMASKReg_maskdata[28];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_28_4 = HAMASKReg_maskdata[28];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_28_5 = HAMASKReg_maskdata[28];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_28_6 = HAMASKReg_maskdata[28];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_28_7 = HAMASKReg_maskdata[28];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_29 = HAMASKReg_maskdata[29];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_29_1 = HAMASKReg_maskdata[29];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_29_2 = HAMASKReg_maskdata[29];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_29_3 = HAMASKReg_maskdata[29];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_29_4 = HAMASKReg_maskdata[29];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_29_5 = HAMASKReg_maskdata[29];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_29_6 = HAMASKReg_maskdata[29];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_29_7 = HAMASKReg_maskdata[29];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_30 = HAMASKReg_maskdata[30];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_30_1 = HAMASKReg_maskdata[30];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_30_2 = HAMASKReg_maskdata[30];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_30_3 = HAMASKReg_maskdata[30];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_30_4 = HAMASKReg_maskdata[30];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_30_5 = HAMASKReg_maskdata[30];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_30_6 = HAMASKReg_maskdata[30];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_30_7 = HAMASKReg_maskdata[30];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_31 = HAMASKReg_maskdata[31];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_31_1 = HAMASKReg_maskdata[31];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_31_2 = HAMASKReg_maskdata[31];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_31_3 = HAMASKReg_maskdata[31];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_31_4 = HAMASKReg_maskdata[31];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_31_5 = HAMASKReg_maskdata[31];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_31_6 = HAMASKReg_maskdata[31];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  wire             tempMaskReg_31_7 = HAMASKReg_maskdata[31];	// src/main/scala/devices/debug/Debug.scala:472:32, :491:48
  assign hamask_0 = _GEN_0 ? tempWrData_0 : tempMaskReg_0;	// src/main/scala/devices/debug/Debug.scala:427:26, :482:30, :490:54, :491:48, :492:74, :493:44, :495:44
  assign hamask_1 = _GEN_0 ? tempWrData_1_1 : tempMaskReg_1_1;	// src/main/scala/devices/debug/Debug.scala:427:26, :482:30, :490:54, :491:48, :492:74, :493:44, :495:44
  assign hamask_2 = _GEN_0 ? tempWrData_2_2 : tempMaskReg_2_2;	// src/main/scala/devices/debug/Debug.scala:427:26, :482:30, :490:54, :491:48, :492:74, :493:44, :495:44
  assign hamask_3 = _GEN_0 ? tempWrData_3_3 : tempMaskReg_3_3;	// src/main/scala/devices/debug/Debug.scala:427:26, :482:30, :490:54, :491:48, :492:74, :493:44, :495:44
  assign hamask_4 = _GEN_0 ? tempWrData_4_4 : tempMaskReg_4_4;	// src/main/scala/devices/debug/Debug.scala:427:26, :482:30, :490:54, :491:48, :492:74, :493:44, :495:44
  assign hamask_5 = _GEN_0 ? tempWrData_5_5 : tempMaskReg_5_5;	// src/main/scala/devices/debug/Debug.scala:427:26, :482:30, :490:54, :491:48, :492:74, :493:44, :495:44
  assign hamask_6 = _GEN_0 ? tempWrData_6_6 : tempMaskReg_6_6;	// src/main/scala/devices/debug/Debug.scala:427:26, :482:30, :490:54, :491:48, :492:74, :493:44, :495:44
  assign hamask_7 = _GEN_0 ? tempWrData_7_7 : tempMaskReg_7_7;	// src/main/scala/devices/debug/Debug.scala:427:26, :482:30, :490:54, :491:48, :492:74, :493:44, :495:44
  wire             hrmaskNxt_0;	// src/main/scala/devices/debug/Debug.scala:513:25
  wire             io_innerCtrl_bits_hrmask_0_0 = hrmask_0;	// src/main/scala/devices/debug/Debug.scala:512:25
  wire             hrmaskNxt_1;	// src/main/scala/devices/debug/Debug.scala:513:25
  wire             io_innerCtrl_bits_hrmask_1_0 = hrmask_1;	// src/main/scala/devices/debug/Debug.scala:512:25
  wire             hrmaskNxt_2;	// src/main/scala/devices/debug/Debug.scala:513:25
  wire             io_innerCtrl_bits_hrmask_2_0 = hrmask_2;	// src/main/scala/devices/debug/Debug.scala:512:25
  wire             hrmaskNxt_3;	// src/main/scala/devices/debug/Debug.scala:513:25
  wire             io_innerCtrl_bits_hrmask_3_0 = hrmask_3;	// src/main/scala/devices/debug/Debug.scala:512:25
  wire             hrmaskNxt_4;	// src/main/scala/devices/debug/Debug.scala:513:25
  wire             io_innerCtrl_bits_hrmask_4_0 = hrmask_4;	// src/main/scala/devices/debug/Debug.scala:512:25
  wire             hrmaskNxt_5;	// src/main/scala/devices/debug/Debug.scala:513:25
  wire             io_innerCtrl_bits_hrmask_5_0 = hrmask_5;	// src/main/scala/devices/debug/Debug.scala:512:25
  wire             hrmaskNxt_6;	// src/main/scala/devices/debug/Debug.scala:513:25
  wire             io_innerCtrl_bits_hrmask_6_0 = hrmask_6;	// src/main/scala/devices/debug/Debug.scala:512:25
  wire             hrmaskNxt_7;	// src/main/scala/devices/debug/Debug.scala:513:25
  wire             io_innerCtrl_bits_hrmask_7_0 = hrmask_7;	// src/main/scala/devices/debug/Debug.scala:512:25
  assign hrmask_0 = hrmaskNxt_0;	// src/main/scala/devices/debug/Debug.scala:512:25, :513:25
  assign hrmask_1 = hrmaskNxt_1;	// src/main/scala/devices/debug/Debug.scala:512:25, :513:25
  assign hrmask_2 = hrmaskNxt_2;	// src/main/scala/devices/debug/Debug.scala:512:25, :513:25
  assign hrmask_3 = hrmaskNxt_3;	// src/main/scala/devices/debug/Debug.scala:512:25, :513:25
  assign hrmask_4 = hrmaskNxt_4;	// src/main/scala/devices/debug/Debug.scala:512:25, :513:25
  assign hrmask_5 = hrmaskNxt_5;	// src/main/scala/devices/debug/Debug.scala:512:25, :513:25
  assign hrmask_6 = hrmaskNxt_6;	// src/main/scala/devices/debug/Debug.scala:512:25, :513:25
  assign hrmask_7 = hrmaskNxt_7;	// src/main/scala/devices/debug/Debug.scala:512:25, :513:25
  reg              hrmaskReg_0;	// src/main/scala/devices/debug/Debug.scala:514:28
  reg              hrmaskReg_1;	// src/main/scala/devices/debug/Debug.scala:514:28
  reg              hrmaskReg_2;	// src/main/scala/devices/debug/Debug.scala:514:28
  reg              hrmaskReg_3;	// src/main/scala/devices/debug/Debug.scala:514:28
  reg              hrmaskReg_4;	// src/main/scala/devices/debug/Debug.scala:514:28
  reg              hrmaskReg_5;	// src/main/scala/devices/debug/Debug.scala:514:28
  reg              hrmaskReg_6;	// src/main/scala/devices/debug/Debug.scala:514:28
  reg              hrmaskReg_7;	// src/main/scala/devices/debug/Debug.scala:514:28
  wire             DMCONTROLWrData_clrresethaltreq;	// src/main/scala/devices/debug/Debug.scala:377:35
  wire             clrresethaltreqWrEn;	// src/main/scala/devices/debug/Debug.scala:381:39
  wire             _GEN_1 = clrresethaltreqWrEn & DMCONTROLWrData_clrresethaltreq;	// src/main/scala/devices/debug/Debug.scala:377:35, :381:39, :520:39
  wire [9:0]       io_innerCtrl_bits_hartsel_0;
  wire             io_innerCtrl_bits_hasel_0;
  wire             _GEN_2 =
    io_innerCtrl_bits_hartsel_0 == 10'h0 | io_innerCtrl_bits_hasel_0
    & io_innerCtrl_bits_hamask_0_0;	// src/main/scala/devices/debug/Debug.scala:441:{35,47}, :442:56
  wire             DMCONTROLWrData_setresethaltreq;	// src/main/scala/devices/debug/Debug.scala:377:35
  wire             setresethaltreqWrEn;	// src/main/scala/devices/debug/Debug.scala:382:39
  wire             _GEN_3 = setresethaltreqWrEn & DMCONTROLWrData_setresethaltreq;	// src/main/scala/devices/debug/Debug.scala:377:35, :382:39, :522:39
  assign hrmaskNxt_0 =
    ~(~DMCONTROLReg_dmactive | _GEN_1 & _GEN_2) & (_GEN_3 & _GEN_2 | hrmaskReg_0);	// src/main/scala/devices/debug/Debug.scala:374:31, :393:11, :441:47, :513:25, :514:28, :516:15, :518:44, :519:30, :520:{39,74,102}, :521:30, :522:{39,74,102}, :523:30
  wire             _GEN_4 =
    io_innerCtrl_bits_hartsel_0 == 10'h1 | io_innerCtrl_bits_hasel_0
    & io_innerCtrl_bits_hamask_1_0;	// src/main/scala/devices/debug/Debug.scala:441:{35,47}, :442:56
  assign hrmaskNxt_1 =
    ~(~DMCONTROLReg_dmactive | _GEN_1 & _GEN_4) & (_GEN_3 & _GEN_4 | hrmaskReg_1);	// src/main/scala/devices/debug/Debug.scala:374:31, :393:11, :441:47, :513:25, :514:28, :516:15, :518:44, :519:30, :520:{39,74,102}, :521:30, :522:{39,74,102}, :523:30
  wire             _GEN_5 =
    io_innerCtrl_bits_hartsel_0 == 10'h2 | io_innerCtrl_bits_hasel_0
    & io_innerCtrl_bits_hamask_2_0;	// src/main/scala/devices/debug/Debug.scala:441:{35,47}, :442:56
  assign hrmaskNxt_2 =
    ~(~DMCONTROLReg_dmactive | _GEN_1 & _GEN_5) & (_GEN_3 & _GEN_5 | hrmaskReg_2);	// src/main/scala/devices/debug/Debug.scala:374:31, :393:11, :441:47, :513:25, :514:28, :516:15, :518:44, :519:30, :520:{39,74,102}, :521:30, :522:{39,74,102}, :523:30
  wire             _GEN_6 =
    io_innerCtrl_bits_hartsel_0 == 10'h3 | io_innerCtrl_bits_hasel_0
    & io_innerCtrl_bits_hamask_3_0;	// src/main/scala/devices/debug/Debug.scala:441:{35,47}, :442:56
  assign hrmaskNxt_3 =
    ~(~DMCONTROLReg_dmactive | _GEN_1 & _GEN_6) & (_GEN_3 & _GEN_6 | hrmaskReg_3);	// src/main/scala/devices/debug/Debug.scala:374:31, :393:11, :441:47, :513:25, :514:28, :516:15, :518:44, :519:30, :520:{39,74,102}, :521:30, :522:{39,74,102}, :523:30
  wire             _GEN_7 =
    io_innerCtrl_bits_hartsel_0 == 10'h4 | io_innerCtrl_bits_hasel_0
    & io_innerCtrl_bits_hamask_4_0;	// src/main/scala/devices/debug/Debug.scala:441:{35,47}, :442:56
  assign hrmaskNxt_4 =
    ~(~DMCONTROLReg_dmactive | _GEN_1 & _GEN_7) & (_GEN_3 & _GEN_7 | hrmaskReg_4);	// src/main/scala/devices/debug/Debug.scala:374:31, :393:11, :441:47, :513:25, :514:28, :516:15, :518:44, :519:30, :520:{39,74,102}, :521:30, :522:{39,74,102}, :523:30
  wire             _GEN_8 =
    io_innerCtrl_bits_hartsel_0 == 10'h5 | io_innerCtrl_bits_hasel_0
    & io_innerCtrl_bits_hamask_5_0;	// src/main/scala/devices/debug/Debug.scala:441:{35,47}, :442:56
  assign hrmaskNxt_5 =
    ~(~DMCONTROLReg_dmactive | _GEN_1 & _GEN_8) & (_GEN_3 & _GEN_8 | hrmaskReg_5);	// src/main/scala/devices/debug/Debug.scala:374:31, :393:11, :441:47, :513:25, :514:28, :516:15, :518:44, :519:30, :520:{39,74,102}, :521:30, :522:{39,74,102}, :523:30
  wire             _GEN_9 =
    io_innerCtrl_bits_hartsel_0 == 10'h6 | io_innerCtrl_bits_hasel_0
    & io_innerCtrl_bits_hamask_6_0;	// src/main/scala/devices/debug/Debug.scala:441:{35,47}, :442:56
  assign hrmaskNxt_6 =
    ~(~DMCONTROLReg_dmactive | _GEN_1 & _GEN_9) & (_GEN_3 & _GEN_9 | hrmaskReg_6);	// src/main/scala/devices/debug/Debug.scala:374:31, :393:11, :441:47, :513:25, :514:28, :516:15, :518:44, :519:30, :520:{39,74,102}, :521:30, :522:{39,74,102}, :523:30
  wire             _GEN_10 =
    io_innerCtrl_bits_hartsel_0 == 10'h7 | io_innerCtrl_bits_hasel_0
    & io_innerCtrl_bits_hamask_7_0;	// src/main/scala/devices/debug/Debug.scala:441:{35,47}, :442:56
  assign hrmaskNxt_7 =
    ~(~DMCONTROLReg_dmactive | _GEN_1 & _GEN_10) & (_GEN_3 & _GEN_10 | hrmaskReg_7);	// src/main/scala/devices/debug/Debug.scala:374:31, :393:11, :441:47, :513:25, :514:28, :516:15, :518:44, :519:30, :520:{39,74,102}, :521:30, :522:{39,74,102}, :523:30
  wire             out_front_ready;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiNodeIn_a_ready = in_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/RegisterRouter.scala:68:18
  wire             out_front_valid = in_valid;	// src/main/scala/tilelink/RegisterRouter.scala:68:18, :82:24
  wire             out_front_bits_read = in_bits_read;	// src/main/scala/tilelink/RegisterRouter.scala:68:18, :82:24
  wire [2:0]       out_front_bits_index = in_bits_index;	// src/main/scala/tilelink/RegisterRouter.scala:68:18, :82:24
  wire [31:0]      out_front_bits_data = in_bits_data;	// src/main/scala/tilelink/RegisterRouter.scala:68:18, :82:24
  assign in_bits_read = dmiNodeIn_a_bits_opcode == 3'h4;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/RegisterRouter.scala:68:18, :69:36
  assign in_bits_index = dmiNodeIn_a_bits_address[4:2];	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:68:18, :70:19
  assign out_front_ready = out_ready;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiNodeIn_d_valid = out_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiNodeIn_d_bits_data = out_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign in_ready = out_front_ready;	// src/main/scala/tilelink/RegisterRouter.scala:68:18, :82:24
  assign out_valid = out_front_valid;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_bits_read = out_front_bits_read;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [2:0]       _GEN_11 = out_front_bits_index & 3'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [2:0]       out_findex;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_findex = _GEN_11;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [2:0]       out_bindex;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_bindex = _GEN_11;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             _out_T_4 = out_findex == 3'h0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             _out_T_5 = out_bindex == 3'h0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             _out_T_2 = out_findex == 3'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             _out_T_3 = out_bindex == 3'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_rivalid = out_rivalid_0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_rivalid_1 = out_rivalid_1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_rivalid_2 = out_rivalid_2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_rivalid_3 = out_rivalid_3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_rivalid_4 = out_rivalid_4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_rivalid_5 = out_rivalid_5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_rivalid_6 = out_rivalid_6;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_rivalid_7 = out_rivalid_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_rivalid_8 = out_rivalid_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_rivalid_9 = out_rivalid_9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_rivalid_10 = out_rivalid_10;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_rivalid_11 = out_rivalid_11;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_rivalid_12 = out_rivalid_12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_rivalid_13 = out_rivalid_13;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_rivalid_14 = out_rivalid_14;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_rivalid_15 = out_rivalid_15;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_rivalid_16 = out_rivalid_16;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_rivalid_17 = out_rivalid_17;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_rivalid_18 = out_rivalid_18;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_wivalid = out_wivalid_0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_wivalid_1 = out_wivalid_1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_wivalid_2 = out_wivalid_2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_wivalid_3 = out_wivalid_3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_wivalid_4 = out_wivalid_4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_wivalid_5 = out_wivalid_5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_wivalid_6 = out_wivalid_6;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_wivalid_7 = out_wivalid_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_wivalid_8 = out_wivalid_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_wivalid_9 = out_wivalid_9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_wivalid_10 = out_wivalid_10;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_wivalid_11 = out_wivalid_11;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_wivalid_12 = out_wivalid_12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_wivalid_13 = out_wivalid_13;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_wivalid_14 = out_wivalid_14;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_wivalid_15 = out_wivalid_15;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_wivalid_16 = out_wivalid_16;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_wivalid_17 = out_wivalid_17;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_wivalid_18 = out_wivalid_18;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_roready = out_roready_0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_roready_1 = out_roready_1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_roready_2 = out_roready_2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_roready_3 = out_roready_3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_roready_4 = out_roready_4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_roready_5 = out_roready_5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_roready_6 = out_roready_6;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_roready_7 = out_roready_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_roready_8 = out_roready_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_roready_9 = out_roready_9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_roready_10 = out_roready_10;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_roready_11 = out_roready_11;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_roready_12 = out_roready_12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_roready_13 = out_roready_13;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_roready_14 = out_roready_14;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_roready_15 = out_roready_15;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_roready_16 = out_roready_16;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_roready_17 = out_roready_17;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_roready_18 = out_roready_18;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready = out_woready_0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_1 = out_woready_1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_2 = out_woready_2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_3 = out_woready_3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_woready_4 = out_woready_4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_5 = out_woready_5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_woready_6 = out_woready_6;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_7 = out_woready_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_woready_8 = out_woready_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_9 = out_woready_9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_woready_10 = out_woready_10;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_11 = out_woready_11;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_12 = out_woready_12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_13 = out_woready_13;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_woready_14 = out_woready_14;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_woready_15 = out_woready_15;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_woready_16 = out_woready_16;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_woready_17 = out_woready_17;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_woready_18 = out_woready_18;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmactiveWrEn = out_f_woready;	// src/main/scala/devices/debug/Debug.scala:379:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign DMCONTROLWrData_dmactive = out_front_bits_data[0];	// src/main/scala/devices/debug/Debug.scala:377:35, src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign ndmresetWrEn = out_f_woready_1;	// src/main/scala/devices/debug/Debug.scala:380:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign DMCONTROLWrData_ndmreset = out_front_bits_data[1];	// src/main/scala/devices/debug/Debug.scala:377:35, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [1:0]       out_prepend =
    {DMCONTROLReg_ndmreset, DMCONTROLReg_dmactive & io_ctrl_dmactiveAck_0};	// src/main/scala/devices/debug/Debug.scala:374:31, :529:43, src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign clrresethaltreqWrEn = out_f_woready_2;	// src/main/scala/devices/debug/Debug.scala:381:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign DMCONTROLWrData_clrresethaltreq = out_front_bits_data[2];	// src/main/scala/devices/debug/Debug.scala:377:35, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [2:0]       out_prepend_1 = {1'h0, out_prepend};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign setresethaltreqWrEn = out_f_woready_3;	// src/main/scala/devices/debug/Debug.scala:382:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign DMCONTROLWrData_setresethaltreq = out_front_bits_data[3];	// src/main/scala/devices/debug/Debug.scala:377:35, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [3:0]       out_prepend_2 = {1'h0, out_prepend_1};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [4:0]       out_prepend_3 = {1'h0, out_prepend_2};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign hartselloWrEn = out_f_woready_5;	// src/main/scala/devices/debug/Debug.scala:383:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign DMCONTROLWrData_hartsello = {7'h0, out_front_bits_data[18:16]};	// src/main/scala/devices/debug/Debug.scala:305:12, :377:35, :397:104, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [25:0]      out_prepend_4 = {DMCONTROLReg_hartsello, 11'h0, out_prepend_3};	// src/main/scala/devices/debug/Debug.scala:374:31, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [19:0]      out_prepend_5 = {1'h0, out_prepend_4[18:0]};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign haselWrEn = out_f_woready_7;	// src/main/scala/devices/debug/Debug.scala:384:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign DMCONTROLWrData_hasel = out_front_bits_data[26];	// src/main/scala/devices/debug/Debug.scala:377:35, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [26:0]      out_prepend_6 = {DMCONTROLReg_hasel, 6'h0, out_prepend_5};	// src/main/scala/devices/debug/Debug.scala:374:31, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [27:0]      out_prepend_7 = {1'h0, out_prepend_6};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             ackhaveresetWrEn = out_f_woready_9;	// src/main/scala/devices/debug/Debug.scala:385:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             DMCONTROLWrData_ackhavereset = out_front_bits_data[28];	// src/main/scala/devices/debug/Debug.scala:377:35, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [28:0]      out_prepend_8 = {1'h0, out_prepend_7};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [29:0]      out_prepend_9 = {1'h0, out_prepend_8};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             resumereqWrEn = out_f_woready_11;	// src/main/scala/devices/debug/Debug.scala:387:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             DMCONTROLWrData_resumereq = out_front_bits_data[30];	// src/main/scala/devices/debug/Debug.scala:377:35, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [30:0]      out_prepend_10 = {1'h0, out_prepend_9};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign haltreqWrEn = out_f_woready_12;	// src/main/scala/devices/debug/Debug.scala:388:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign DMCONTROLWrData_haltreq = out_front_bits_data[31];	// src/main/scala/devices/debug/Debug.scala:377:35, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]      out_prepend_11 = {DMCONTROLReg_haltreq, out_prepend_10};	// src/main/scala/devices/debug/Debug.scala:374:31, src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign HAWINDOWWrEn = out_f_woready_13;	// src/main/scala/devices/debug/Debug.scala:437:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign HAWINDOWWrData_maskdata = {24'h0, out_front_bits_data[7:0]};	// src/main/scala/devices/debug/Debug.scala:305:12, :436:34, :475:55, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [1:0]       out_iindex = out_front_bits_index[2:1];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [1:0]       out_oindex = out_front_bits_index[2:1];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_frontSel_0 = out_iindex == 2'h0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_frontSel_1 = out_iindex == 2'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_frontSel_2 = out_iindex == 2'h2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_frontSel_3 = &out_iindex;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_backSel_0 = out_oindex == 2'h0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_backSel_1 = out_oindex == 2'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_backSel_2 = out_oindex == 2'h2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_backSel_3 = &out_oindex;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             _out_wifireMux_T = in_valid & out_front_ready;	// src/main/scala/tilelink/RegisterRouter.scala:68:18, :82:24
  wire             _out_rifireMux_T_1 = _out_wifireMux_T & out_front_bits_read;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             _out_rifireMux_T_3 = _out_rifireMux_T_1 & out_frontSel_0 & _out_T_4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_0 = _out_rifireMux_T_3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1 = _out_rifireMux_T_3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_2 = _out_rifireMux_T_3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_3 = _out_rifireMux_T_3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_4 = _out_rifireMux_T_3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_5 = _out_rifireMux_T_3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_6 = _out_rifireMux_T_3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_7 = _out_rifireMux_T_3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_8 = _out_rifireMux_T_3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_9 = _out_rifireMux_T_3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_10 = _out_rifireMux_T_3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_11 = _out_rifireMux_T_3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_12 = _out_rifireMux_T_3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             _out_rifireMux_T_7 = _out_rifireMux_T_1 & out_frontSel_1 & _out_T_4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_14 = _out_rifireMux_T_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_15 = _out_rifireMux_T_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_16 = _out_rifireMux_T_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_17 = _out_rifireMux_T_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_18 = _out_rifireMux_T_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_13 = _out_rifireMux_T_1 & out_frontSel_2 & _out_T_2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             _out_wifireMux_T_2 = _out_wifireMux_T & ~out_front_bits_read;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             _out_wifireMux_T_4 = _out_wifireMux_T_2 & out_frontSel_0 & _out_T_4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_0 = _out_wifireMux_T_4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1 = _out_wifireMux_T_4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_2 = _out_wifireMux_T_4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_3 = _out_wifireMux_T_4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_4 = _out_wifireMux_T_4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_5 = _out_wifireMux_T_4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_6 = _out_wifireMux_T_4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_7 = _out_wifireMux_T_4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_8 = _out_wifireMux_T_4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_9 = _out_wifireMux_T_4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_10 = _out_wifireMux_T_4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_11 = _out_wifireMux_T_4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_12 = _out_wifireMux_T_4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             _out_wifireMux_T_8 = _out_wifireMux_T_2 & out_frontSel_1 & _out_T_4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_14 = _out_wifireMux_T_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_15 = _out_wifireMux_T_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_16 = _out_wifireMux_T_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_17 = _out_wifireMux_T_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_18 = _out_wifireMux_T_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_13 = _out_wifireMux_T_2 & out_frontSel_2 & _out_T_2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             _out_wofireMux_T = out_front_valid & out_ready;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             _out_rofireMux_T_1 = _out_wofireMux_T & out_front_bits_read;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             _out_rofireMux_T_3 = _out_rofireMux_T_1 & out_backSel_0 & _out_T_5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_0 = _out_rofireMux_T_3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1 = _out_rofireMux_T_3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_2 = _out_rofireMux_T_3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_3 = _out_rofireMux_T_3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_4 = _out_rofireMux_T_3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_5 = _out_rofireMux_T_3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_6 = _out_rofireMux_T_3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_7 = _out_rofireMux_T_3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_8 = _out_rofireMux_T_3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_9 = _out_rofireMux_T_3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_10 = _out_rofireMux_T_3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_11 = _out_rofireMux_T_3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_12 = _out_rofireMux_T_3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             _out_rofireMux_T_7 = _out_rofireMux_T_1 & out_backSel_1 & _out_T_5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_14 = _out_rofireMux_T_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_15 = _out_rofireMux_T_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_16 = _out_rofireMux_T_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_17 = _out_rofireMux_T_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_18 = _out_rofireMux_T_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_13 = _out_rofireMux_T_1 & out_backSel_2 & _out_T_3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             _out_wofireMux_T_2 = _out_wofireMux_T & ~out_front_bits_read;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             _out_wofireMux_T_4 = _out_wofireMux_T_2 & out_backSel_0 & _out_T_5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_0 = _out_wofireMux_T_4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1 = _out_wofireMux_T_4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_2 = _out_wofireMux_T_4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_3 = _out_wofireMux_T_4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_4 = _out_wofireMux_T_4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_5 = _out_wofireMux_T_4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_6 = _out_wofireMux_T_4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_7 = _out_wofireMux_T_4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_8 = _out_wofireMux_T_4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_9 = _out_wofireMux_T_4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_10 = _out_wofireMux_T_4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_11 = _out_wofireMux_T_4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_12 = _out_wofireMux_T_4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             _out_wofireMux_T_8 = _out_wofireMux_T_2 & out_backSel_1 & _out_T_5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_14 = _out_wofireMux_T_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_15 = _out_wofireMux_T_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_16 = _out_wofireMux_T_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_17 = _out_wofireMux_T_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_18 = _out_wofireMux_T_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_13 = _out_wofireMux_T_2 & out_backSel_2 & _out_T_3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [3:0]       _GEN_12 = {{1'h1}, {_out_T_3}, {_out_T_5}, {_out_T_5}};	// src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
  wire [3:0][31:0] _GEN_13 =
    {{32'h0}, {{24'h0, HAWINDOWRdData_maskdata[7:0]}}, {32'h112380}, {out_prepend_11}};	// src/main/scala/devices/debug/Debug.scala:435:34, :475:55, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:{10,48}
  assign out_bits_data = _GEN_12[out_oindex] ? _GEN_13[out_oindex] : 32'h0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
  assign dmiNodeIn_d_bits_opcode = {2'h0, out_bits_read};	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/RegisterRouter.scala:82:24, :100:19
  reg              debugIntRegs_0;	// src/main/scala/devices/debug/Debug.scala:595:31
  reg              debugIntRegs_1;	// src/main/scala/devices/debug/Debug.scala:595:31
  reg              debugIntRegs_2;	// src/main/scala/devices/debug/Debug.scala:595:31
  reg              debugIntRegs_3;	// src/main/scala/devices/debug/Debug.scala:595:31
  reg              debugIntRegs_4;	// src/main/scala/devices/debug/Debug.scala:595:31
  reg              debugIntRegs_5;	// src/main/scala/devices/debug/Debug.scala:595:31
  reg              debugIntRegs_6;	// src/main/scala/devices/debug/Debug.scala:595:31
  reg              debugIntRegs_7;	// src/main/scala/devices/debug/Debug.scala:595:31
  assign intnodeOut_0 = debugIntRegs_0 | io_hgDebugInt_0_0;	// src/main/scala/devices/debug/Debug.scala:595:31, :600:60, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign x1_intnodeOut_0 = debugIntRegs_1 | io_hgDebugInt_1_0;	// src/main/scala/devices/debug/Debug.scala:595:31, :600:60, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign x1_intnodeOut_1_0 = debugIntRegs_2 | io_hgDebugInt_2_0;	// src/main/scala/devices/debug/Debug.scala:595:31, :600:60, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign x1_intnodeOut_2_0 = debugIntRegs_3 | io_hgDebugInt_3_0;	// src/main/scala/devices/debug/Debug.scala:595:31, :600:60, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign x1_intnodeOut_3_0 = debugIntRegs_4 | io_hgDebugInt_4_0;	// src/main/scala/devices/debug/Debug.scala:595:31, :600:60, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign x1_intnodeOut_4_0 = debugIntRegs_5 | io_hgDebugInt_5_0;	// src/main/scala/devices/debug/Debug.scala:595:31, :600:60, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign x1_intnodeOut_5_0 = debugIntRegs_6 | io_hgDebugInt_6_0;	// src/main/scala/devices/debug/Debug.scala:595:31, :600:60, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign x1_intnodeOut_6_0 = debugIntRegs_7 | io_hgDebugInt_7_0;	// src/main/scala/devices/debug/Debug.scala:595:31, :600:60, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             debugIntNxt_0 =
    DMCONTROLReg_dmactive
    & (haltreqWrEn
       & (DMCONTROLWrData_hartsello == 10'h0 | DMCONTROLWrData_hasel & hamask_0)
         ? DMCONTROLWrData_haltreq
         : debugIntRegs_0);	// src/main/scala/devices/debug/Debug.scala:374:31, :377:35, :388:39, :427:26, :594:31, :595:31, :597:17, :605:44, :606:32, :608:{27,58}, :609:{11,59,96}, :610:34
  wire             debugIntNxt_1 =
    DMCONTROLReg_dmactive
    & (haltreqWrEn
       & (DMCONTROLWrData_hartsello == 10'h1 | DMCONTROLWrData_hasel & hamask_1)
         ? DMCONTROLWrData_haltreq
         : debugIntRegs_1);	// src/main/scala/devices/debug/Debug.scala:374:31, :377:35, :388:39, :427:26, :594:31, :595:31, :597:17, :605:44, :606:32, :608:{27,58}, :609:{11,59,96}, :610:34
  wire             debugIntNxt_2 =
    DMCONTROLReg_dmactive
    & (haltreqWrEn
       & (DMCONTROLWrData_hartsello == 10'h2 | DMCONTROLWrData_hasel & hamask_2)
         ? DMCONTROLWrData_haltreq
         : debugIntRegs_2);	// src/main/scala/devices/debug/Debug.scala:374:31, :377:35, :388:39, :427:26, :594:31, :595:31, :597:17, :605:44, :606:32, :608:{27,58}, :609:{11,59,96}, :610:34
  wire             debugIntNxt_3 =
    DMCONTROLReg_dmactive
    & (haltreqWrEn
       & (DMCONTROLWrData_hartsello == 10'h3 | DMCONTROLWrData_hasel & hamask_3)
         ? DMCONTROLWrData_haltreq
         : debugIntRegs_3);	// src/main/scala/devices/debug/Debug.scala:374:31, :377:35, :388:39, :427:26, :594:31, :595:31, :597:17, :605:44, :606:32, :608:{27,58}, :609:{11,59,96}, :610:34
  wire             debugIntNxt_4 =
    DMCONTROLReg_dmactive
    & (haltreqWrEn
       & (DMCONTROLWrData_hartsello == 10'h4 | DMCONTROLWrData_hasel & hamask_4)
         ? DMCONTROLWrData_haltreq
         : debugIntRegs_4);	// src/main/scala/devices/debug/Debug.scala:374:31, :377:35, :388:39, :427:26, :594:31, :595:31, :597:17, :605:44, :606:32, :608:{27,58}, :609:{11,59,96}, :610:34
  wire             debugIntNxt_5 =
    DMCONTROLReg_dmactive
    & (haltreqWrEn
       & (DMCONTROLWrData_hartsello == 10'h5 | DMCONTROLWrData_hasel & hamask_5)
         ? DMCONTROLWrData_haltreq
         : debugIntRegs_5);	// src/main/scala/devices/debug/Debug.scala:374:31, :377:35, :388:39, :427:26, :594:31, :595:31, :597:17, :605:44, :606:32, :608:{27,58}, :609:{11,59,96}, :610:34
  wire             debugIntNxt_6 =
    DMCONTROLReg_dmactive
    & (haltreqWrEn
       & (DMCONTROLWrData_hartsello == 10'h6 | DMCONTROLWrData_hasel & hamask_6)
         ? DMCONTROLWrData_haltreq
         : debugIntRegs_6);	// src/main/scala/devices/debug/Debug.scala:374:31, :377:35, :388:39, :427:26, :594:31, :595:31, :597:17, :605:44, :606:32, :608:{27,58}, :609:{11,59,96}, :610:34
  wire             debugIntNxt_7 =
    DMCONTROLReg_dmactive
    & (haltreqWrEn
       & (DMCONTROLWrData_hartsello == 10'h7 | DMCONTROLWrData_hasel & hamask_7)
         ? DMCONTROLWrData_haltreq
         : debugIntRegs_7);	// src/main/scala/devices/debug/Debug.scala:374:31, :377:35, :388:39, :427:26, :594:31, :595:31, :597:17, :605:44, :606:32, :608:{27,58}, :609:{11,59,96}, :610:34
  reg              innerCtrlValidReg;	// src/main/scala/devices/debug/Debug.scala:625:36
  reg              innerCtrlResumeReqReg;	// src/main/scala/devices/debug/Debug.scala:626:40
  reg              innerCtrlAckHaveResetReg;	// src/main/scala/devices/debug/Debug.scala:627:43
  wire             innerCtrlValid =
    hartselloWrEn | resumereqWrEn | ackhaveresetWrEn | setresethaltreqWrEn
    | clrresethaltreqWrEn | haselWrEn | HAWINDOWWrEn;	// src/main/scala/devices/debug/Debug.scala:381:39, :382:39, :383:39, :384:39, :385:39, :387:39, :437:34, :624:30, :629:{37,53,72,94,116,128}
  wire             io_innerCtrl_valid_0 = innerCtrlValid | innerCtrlValidReg;	// src/main/scala/devices/debug/Debug.scala:624:30, :625:36, :636:54
  assign io_innerCtrl_bits_hartsel_0 =
    hartselloWrEn ? DMCONTROLWrData_hartsello : DMCONTROLReg_hartsello;	// src/main/scala/devices/debug/Debug.scala:374:31, :377:35, :383:39, :637:42
  wire             io_innerCtrl_bits_resumereq_0 =
    resumereqWrEn & DMCONTROLWrData_resumereq | innerCtrlResumeReqReg;	// src/main/scala/devices/debug/Debug.scala:377:35, :387:39, :626:40, :638:{54,83}
  wire             io_innerCtrl_bits_ackhavereset_0 =
    ackhaveresetWrEn & DMCONTROLWrData_ackhavereset | innerCtrlAckHaveResetReg;	// src/main/scala/devices/debug/Debug.scala:377:35, :385:39, :627:43, :639:{57,89}
  assign io_innerCtrl_bits_hasel_0 =
    haselWrEn ? DMCONTROLWrData_hasel : DMCONTROLReg_hasel;	// src/main/scala/devices/debug/Debug.scala:374:31, :377:35, :384:39, :642:42
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      DMCONTROLReg_haltreq <= 1'h0;	// src/main/scala/devices/debug/Debug.scala:374:31
      DMCONTROLReg_resumereq <= 1'h0;	// src/main/scala/devices/debug/Debug.scala:374:31
      DMCONTROLReg_hartreset <= 1'h0;	// src/main/scala/devices/debug/Debug.scala:374:31
      DMCONTROLReg_ackhavereset <= 1'h0;	// src/main/scala/devices/debug/Debug.scala:374:31
      DMCONTROLReg_reserved0 <= 1'h0;	// src/main/scala/devices/debug/Debug.scala:374:31
      DMCONTROLReg_hasel <= 1'h0;	// src/main/scala/devices/debug/Debug.scala:374:31
      DMCONTROLReg_hartsello <= 10'h0;	// src/main/scala/devices/debug/Debug.scala:374:31
      DMCONTROLReg_hartselhi <= 10'h0;	// src/main/scala/devices/debug/Debug.scala:374:31
      DMCONTROLReg_reserved1 <= 2'h0;	// src/main/scala/devices/debug/Debug.scala:374:31
      DMCONTROLReg_setresethaltreq <= 1'h0;	// src/main/scala/devices/debug/Debug.scala:374:31
      DMCONTROLReg_clrresethaltreq <= 1'h0;	// src/main/scala/devices/debug/Debug.scala:374:31
      DMCONTROLReg_ndmreset <= 1'h0;	// src/main/scala/devices/debug/Debug.scala:374:31
      DMCONTROLReg_dmactive <= 1'h0;	// src/main/scala/devices/debug/Debug.scala:374:31
      HAWINDOWSELReg_reserved0 <= 17'h0;	// src/main/scala/devices/debug/Debug.scala:446:33
      HAWINDOWSELReg_hawindowsel <= 15'h0;	// src/main/scala/devices/debug/Debug.scala:446:33
      HAMASKReg_maskdata <= 32'h0;	// src/main/scala/devices/debug/Debug.scala:472:32
      hrmaskReg_0 <= 1'h0;	// src/main/scala/devices/debug/Debug.scala:514:28
      hrmaskReg_1 <= 1'h0;	// src/main/scala/devices/debug/Debug.scala:514:28
      hrmaskReg_2 <= 1'h0;	// src/main/scala/devices/debug/Debug.scala:514:28
      hrmaskReg_3 <= 1'h0;	// src/main/scala/devices/debug/Debug.scala:514:28
      hrmaskReg_4 <= 1'h0;	// src/main/scala/devices/debug/Debug.scala:514:28
      hrmaskReg_5 <= 1'h0;	// src/main/scala/devices/debug/Debug.scala:514:28
      hrmaskReg_6 <= 1'h0;	// src/main/scala/devices/debug/Debug.scala:514:28
      hrmaskReg_7 <= 1'h0;	// src/main/scala/devices/debug/Debug.scala:514:28
      debugIntRegs_0 <= 1'h0;	// src/main/scala/devices/debug/Debug.scala:595:31
      debugIntRegs_1 <= 1'h0;	// src/main/scala/devices/debug/Debug.scala:595:31
      debugIntRegs_2 <= 1'h0;	// src/main/scala/devices/debug/Debug.scala:595:31
      debugIntRegs_3 <= 1'h0;	// src/main/scala/devices/debug/Debug.scala:595:31
      debugIntRegs_4 <= 1'h0;	// src/main/scala/devices/debug/Debug.scala:595:31
      debugIntRegs_5 <= 1'h0;	// src/main/scala/devices/debug/Debug.scala:595:31
      debugIntRegs_6 <= 1'h0;	// src/main/scala/devices/debug/Debug.scala:595:31
      debugIntRegs_7 <= 1'h0;	// src/main/scala/devices/debug/Debug.scala:595:31
      innerCtrlValidReg <= 1'h0;	// src/main/scala/devices/debug/Debug.scala:625:36
      innerCtrlResumeReqReg <= 1'h0;	// src/main/scala/devices/debug/Debug.scala:626:40
      innerCtrlAckHaveResetReg <= 1'h0;	// src/main/scala/devices/debug/Debug.scala:627:43
    end
    else begin
      DMCONTROLReg_haltreq <= DMCONTROLNxt_haltreq;	// src/main/scala/devices/debug/Debug.scala:373:32, :374:31
      DMCONTROLReg_resumereq <= DMCONTROLNxt_resumereq;	// src/main/scala/devices/debug/Debug.scala:373:32, :374:31
      DMCONTROLReg_hartreset <= DMCONTROLNxt_hartreset;	// src/main/scala/devices/debug/Debug.scala:373:32, :374:31
      DMCONTROLReg_ackhavereset <= DMCONTROLNxt_ackhavereset;	// src/main/scala/devices/debug/Debug.scala:373:32, :374:31
      DMCONTROLReg_reserved0 <= DMCONTROLNxt_reserved0;	// src/main/scala/devices/debug/Debug.scala:373:32, :374:31
      DMCONTROLReg_hasel <= DMCONTROLNxt_hasel;	// src/main/scala/devices/debug/Debug.scala:373:32, :374:31
      DMCONTROLReg_hartsello <= DMCONTROLNxt_hartsello;	// src/main/scala/devices/debug/Debug.scala:373:32, :374:31
      DMCONTROLReg_hartselhi <= DMCONTROLNxt_hartselhi;	// src/main/scala/devices/debug/Debug.scala:373:32, :374:31
      DMCONTROLReg_reserved1 <= DMCONTROLNxt_reserved1;	// src/main/scala/devices/debug/Debug.scala:373:32, :374:31
      DMCONTROLReg_setresethaltreq <= DMCONTROLNxt_setresethaltreq;	// src/main/scala/devices/debug/Debug.scala:373:32, :374:31
      DMCONTROLReg_clrresethaltreq <= DMCONTROLNxt_clrresethaltreq;	// src/main/scala/devices/debug/Debug.scala:373:32, :374:31
      DMCONTROLReg_ndmreset <= DMCONTROLNxt_ndmreset;	// src/main/scala/devices/debug/Debug.scala:373:32, :374:31
      DMCONTROLReg_dmactive <= DMCONTROLNxt_dmactive;	// src/main/scala/devices/debug/Debug.scala:373:32, :374:31
      HAWINDOWSELReg_reserved0 <= HAWINDOWSELNxt_reserved0;	// src/main/scala/devices/debug/Debug.scala:445:34, :446:33
      HAWINDOWSELReg_hawindowsel <= HAWINDOWSELNxt_hawindowsel;	// src/main/scala/devices/debug/Debug.scala:445:34, :446:33
      HAMASKReg_maskdata <= HAMASKNxt_maskdata;	// src/main/scala/devices/debug/Debug.scala:471:33, :472:32
      hrmaskReg_0 <= hrmaskNxt_0;	// src/main/scala/devices/debug/Debug.scala:513:25, :514:28
      hrmaskReg_1 <= hrmaskNxt_1;	// src/main/scala/devices/debug/Debug.scala:513:25, :514:28
      hrmaskReg_2 <= hrmaskNxt_2;	// src/main/scala/devices/debug/Debug.scala:513:25, :514:28
      hrmaskReg_3 <= hrmaskNxt_3;	// src/main/scala/devices/debug/Debug.scala:513:25, :514:28
      hrmaskReg_4 <= hrmaskNxt_4;	// src/main/scala/devices/debug/Debug.scala:513:25, :514:28
      hrmaskReg_5 <= hrmaskNxt_5;	// src/main/scala/devices/debug/Debug.scala:513:25, :514:28
      hrmaskReg_6 <= hrmaskNxt_6;	// src/main/scala/devices/debug/Debug.scala:513:25, :514:28
      hrmaskReg_7 <= hrmaskNxt_7;	// src/main/scala/devices/debug/Debug.scala:513:25, :514:28
      debugIntRegs_0 <= debugIntNxt_0;	// src/main/scala/devices/debug/Debug.scala:594:31, :595:31
      debugIntRegs_1 <= debugIntNxt_1;	// src/main/scala/devices/debug/Debug.scala:594:31, :595:31
      debugIntRegs_2 <= debugIntNxt_2;	// src/main/scala/devices/debug/Debug.scala:594:31, :595:31
      debugIntRegs_3 <= debugIntNxt_3;	// src/main/scala/devices/debug/Debug.scala:594:31, :595:31
      debugIntRegs_4 <= debugIntNxt_4;	// src/main/scala/devices/debug/Debug.scala:594:31, :595:31
      debugIntRegs_5 <= debugIntNxt_5;	// src/main/scala/devices/debug/Debug.scala:594:31, :595:31
      debugIntRegs_6 <= debugIntNxt_6;	// src/main/scala/devices/debug/Debug.scala:594:31, :595:31
      debugIntRegs_7 <= debugIntNxt_7;	// src/main/scala/devices/debug/Debug.scala:594:31, :595:31
      innerCtrlValidReg <= io_innerCtrl_valid_0 & ~io_innerCtrl_ready_0;	// src/main/scala/devices/debug/Debug.scala:625:36, :632:{52,54}
      innerCtrlResumeReqReg <= io_innerCtrl_bits_resumereq_0 & ~io_innerCtrl_ready_0;	// src/main/scala/devices/debug/Debug.scala:626:40, :632:54, :633:61
      innerCtrlAckHaveResetReg <=
        io_innerCtrl_bits_ackhavereset_0 & ~io_innerCtrl_ready_0;	// src/main/scala/devices/debug/Debug.scala:627:43, :632:54, :634:64
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin
      automatic logic [31:0] _RANDOM[0:3];
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [2:0] i = 3'h0; i < 3'h4; i += 3'h1) begin
          _RANDOM[i[1:0]] = `RANDOM;
        end
        DMCONTROLReg_haltreq = _RANDOM[2'h0][0];	// src/main/scala/devices/debug/Debug.scala:374:31
        DMCONTROLReg_resumereq = _RANDOM[2'h0][1];	// src/main/scala/devices/debug/Debug.scala:374:31
        DMCONTROLReg_hartreset = _RANDOM[2'h0][2];	// src/main/scala/devices/debug/Debug.scala:374:31
        DMCONTROLReg_ackhavereset = _RANDOM[2'h0][3];	// src/main/scala/devices/debug/Debug.scala:374:31
        DMCONTROLReg_reserved0 = _RANDOM[2'h0][4];	// src/main/scala/devices/debug/Debug.scala:374:31
        DMCONTROLReg_hasel = _RANDOM[2'h0][5];	// src/main/scala/devices/debug/Debug.scala:374:31
        DMCONTROLReg_hartsello = _RANDOM[2'h0][15:6];	// src/main/scala/devices/debug/Debug.scala:374:31
        DMCONTROLReg_hartselhi = _RANDOM[2'h0][25:16];	// src/main/scala/devices/debug/Debug.scala:374:31
        DMCONTROLReg_reserved1 = _RANDOM[2'h0][27:26];	// src/main/scala/devices/debug/Debug.scala:374:31
        DMCONTROLReg_setresethaltreq = _RANDOM[2'h0][28];	// src/main/scala/devices/debug/Debug.scala:374:31
        DMCONTROLReg_clrresethaltreq = _RANDOM[2'h0][29];	// src/main/scala/devices/debug/Debug.scala:374:31
        DMCONTROLReg_ndmreset = _RANDOM[2'h0][30];	// src/main/scala/devices/debug/Debug.scala:374:31
        DMCONTROLReg_dmactive = _RANDOM[2'h0][31];	// src/main/scala/devices/debug/Debug.scala:374:31
        HAWINDOWSELReg_reserved0 = _RANDOM[2'h1][16:0];	// src/main/scala/devices/debug/Debug.scala:446:33
        HAWINDOWSELReg_hawindowsel = _RANDOM[2'h1][31:17];	// src/main/scala/devices/debug/Debug.scala:446:33
        HAMASKReg_maskdata = _RANDOM[2'h2];	// src/main/scala/devices/debug/Debug.scala:472:32
        hrmaskReg_0 = _RANDOM[2'h3][0];	// src/main/scala/devices/debug/Debug.scala:514:28
        hrmaskReg_1 = _RANDOM[2'h3][1];	// src/main/scala/devices/debug/Debug.scala:514:28
        hrmaskReg_2 = _RANDOM[2'h3][2];	// src/main/scala/devices/debug/Debug.scala:514:28
        hrmaskReg_3 = _RANDOM[2'h3][3];	// src/main/scala/devices/debug/Debug.scala:514:28
        hrmaskReg_4 = _RANDOM[2'h3][4];	// src/main/scala/devices/debug/Debug.scala:514:28
        hrmaskReg_5 = _RANDOM[2'h3][5];	// src/main/scala/devices/debug/Debug.scala:514:28
        hrmaskReg_6 = _RANDOM[2'h3][6];	// src/main/scala/devices/debug/Debug.scala:514:28
        hrmaskReg_7 = _RANDOM[2'h3][7];	// src/main/scala/devices/debug/Debug.scala:514:28
        debugIntRegs_0 = _RANDOM[2'h3][8];	// src/main/scala/devices/debug/Debug.scala:514:28, :595:31
        debugIntRegs_1 = _RANDOM[2'h3][9];	// src/main/scala/devices/debug/Debug.scala:514:28, :595:31
        debugIntRegs_2 = _RANDOM[2'h3][10];	// src/main/scala/devices/debug/Debug.scala:514:28, :595:31
        debugIntRegs_3 = _RANDOM[2'h3][11];	// src/main/scala/devices/debug/Debug.scala:514:28, :595:31
        debugIntRegs_4 = _RANDOM[2'h3][12];	// src/main/scala/devices/debug/Debug.scala:514:28, :595:31
        debugIntRegs_5 = _RANDOM[2'h3][13];	// src/main/scala/devices/debug/Debug.scala:514:28, :595:31
        debugIntRegs_6 = _RANDOM[2'h3][14];	// src/main/scala/devices/debug/Debug.scala:514:28, :595:31
        debugIntRegs_7 = _RANDOM[2'h3][15];	// src/main/scala/devices/debug/Debug.scala:514:28, :595:31
        innerCtrlValidReg = _RANDOM[2'h3][16];	// src/main/scala/devices/debug/Debug.scala:514:28, :625:36
        innerCtrlResumeReqReg = _RANDOM[2'h3][17];	// src/main/scala/devices/debug/Debug.scala:514:28, :626:40
        innerCtrlAckHaveResetReg = _RANDOM[2'h3][18];	// src/main/scala/devices/debug/Debug.scala:514:28, :627:43
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        DMCONTROLReg_haltreq = 1'h0;	// src/main/scala/devices/debug/Debug.scala:374:31
        DMCONTROLReg_resumereq = 1'h0;	// src/main/scala/devices/debug/Debug.scala:374:31
        DMCONTROLReg_hartreset = 1'h0;	// src/main/scala/devices/debug/Debug.scala:374:31
        DMCONTROLReg_ackhavereset = 1'h0;	// src/main/scala/devices/debug/Debug.scala:374:31
        DMCONTROLReg_reserved0 = 1'h0;	// src/main/scala/devices/debug/Debug.scala:374:31
        DMCONTROLReg_hasel = 1'h0;	// src/main/scala/devices/debug/Debug.scala:374:31
        DMCONTROLReg_hartsello = 10'h0;	// src/main/scala/devices/debug/Debug.scala:374:31
        DMCONTROLReg_hartselhi = 10'h0;	// src/main/scala/devices/debug/Debug.scala:374:31
        DMCONTROLReg_reserved1 = 2'h0;	// src/main/scala/devices/debug/Debug.scala:374:31
        DMCONTROLReg_setresethaltreq = 1'h0;	// src/main/scala/devices/debug/Debug.scala:374:31
        DMCONTROLReg_clrresethaltreq = 1'h0;	// src/main/scala/devices/debug/Debug.scala:374:31
        DMCONTROLReg_ndmreset = 1'h0;	// src/main/scala/devices/debug/Debug.scala:374:31
        DMCONTROLReg_dmactive = 1'h0;	// src/main/scala/devices/debug/Debug.scala:374:31
        HAWINDOWSELReg_reserved0 = 17'h0;	// src/main/scala/devices/debug/Debug.scala:446:33
        HAWINDOWSELReg_hawindowsel = 15'h0;	// src/main/scala/devices/debug/Debug.scala:446:33
        HAMASKReg_maskdata = 32'h0;	// src/main/scala/devices/debug/Debug.scala:472:32
        hrmaskReg_0 = 1'h0;	// src/main/scala/devices/debug/Debug.scala:514:28
        hrmaskReg_1 = 1'h0;	// src/main/scala/devices/debug/Debug.scala:514:28
        hrmaskReg_2 = 1'h0;	// src/main/scala/devices/debug/Debug.scala:514:28
        hrmaskReg_3 = 1'h0;	// src/main/scala/devices/debug/Debug.scala:514:28
        hrmaskReg_4 = 1'h0;	// src/main/scala/devices/debug/Debug.scala:514:28
        hrmaskReg_5 = 1'h0;	// src/main/scala/devices/debug/Debug.scala:514:28
        hrmaskReg_6 = 1'h0;	// src/main/scala/devices/debug/Debug.scala:514:28
        hrmaskReg_7 = 1'h0;	// src/main/scala/devices/debug/Debug.scala:514:28
        debugIntRegs_0 = 1'h0;	// src/main/scala/devices/debug/Debug.scala:595:31
        debugIntRegs_1 = 1'h0;	// src/main/scala/devices/debug/Debug.scala:595:31
        debugIntRegs_2 = 1'h0;	// src/main/scala/devices/debug/Debug.scala:595:31
        debugIntRegs_3 = 1'h0;	// src/main/scala/devices/debug/Debug.scala:595:31
        debugIntRegs_4 = 1'h0;	// src/main/scala/devices/debug/Debug.scala:595:31
        debugIntRegs_5 = 1'h0;	// src/main/scala/devices/debug/Debug.scala:595:31
        debugIntRegs_6 = 1'h0;	// src/main/scala/devices/debug/Debug.scala:595:31
        debugIntRegs_7 = 1'h0;	// src/main/scala/devices/debug/Debug.scala:595:31
        innerCtrlValidReg = 1'h0;	// src/main/scala/devices/debug/Debug.scala:625:36
        innerCtrlResumeReqReg = 1'h0;	// src/main/scala/devices/debug/Debug.scala:626:40
        innerCtrlAckHaveResetReg = 1'h0;	// src/main/scala/devices/debug/Debug.scala:627:43
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  TLMonitor_69 monitor (	// src/main/scala/tilelink/Nodes.scala:24:25
    .clock                (clock),
    .reset                (reset),
    .io_in_a_ready        (dmiNodeIn_a_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_valid        (dmiNodeIn_a_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_opcode  (dmiNodeIn_a_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_address (dmiNodeIn_a_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_data    (dmiNodeIn_a_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_ready        (dmiNodeIn_d_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_valid        (dmiNodeIn_d_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_opcode  (dmiNodeIn_d_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_data    (dmiNodeIn_d_bits_data)	// src/main/scala/diplomacy/Nodes.scala:1214:17
  );	// src/main/scala/tilelink/Nodes.scala:24:25
  assign auto_dmi_in_a_ready = auto_dmi_in_a_ready_0;
  assign auto_dmi_in_d_valid = auto_dmi_in_d_valid_0;
  assign auto_dmi_in_d_bits_opcode = auto_dmi_in_d_bits_opcode_0;
  assign auto_dmi_in_d_bits_data = auto_dmi_in_d_bits_data_0;
  assign auto_int_out_7_0 = auto_int_out_7_0_0;
  assign auto_int_out_6_0 = auto_int_out_6_0_0;
  assign auto_int_out_5_0 = auto_int_out_5_0_0;
  assign auto_int_out_4_0 = auto_int_out_4_0_0;
  assign auto_int_out_3_0 = auto_int_out_3_0_0;
  assign auto_int_out_2_0 = auto_int_out_2_0_0;
  assign auto_int_out_1_0 = auto_int_out_1_0_0;
  assign auto_int_out_0_0 = auto_int_out_0_0_0;
  assign io_ctrl_ndreset = io_ctrl_ndreset_0;
  assign io_ctrl_dmactive = io_ctrl_dmactive_0;
  assign io_innerCtrl_valid = io_innerCtrl_valid_0;
  assign io_innerCtrl_bits_resumereq = io_innerCtrl_bits_resumereq_0;
  assign io_innerCtrl_bits_hartsel = io_innerCtrl_bits_hartsel_0;
  assign io_innerCtrl_bits_ackhavereset = io_innerCtrl_bits_ackhavereset_0;
  assign io_innerCtrl_bits_hasel = io_innerCtrl_bits_hasel_0;
  assign io_innerCtrl_bits_hamask_0 = io_innerCtrl_bits_hamask_0_0;
  assign io_innerCtrl_bits_hamask_1 = io_innerCtrl_bits_hamask_1_0;
  assign io_innerCtrl_bits_hamask_2 = io_innerCtrl_bits_hamask_2_0;
  assign io_innerCtrl_bits_hamask_3 = io_innerCtrl_bits_hamask_3_0;
  assign io_innerCtrl_bits_hamask_4 = io_innerCtrl_bits_hamask_4_0;
  assign io_innerCtrl_bits_hamask_5 = io_innerCtrl_bits_hamask_5_0;
  assign io_innerCtrl_bits_hamask_6 = io_innerCtrl_bits_hamask_6_0;
  assign io_innerCtrl_bits_hamask_7 = io_innerCtrl_bits_hamask_7_0;
  assign io_innerCtrl_bits_hrmask_0 = io_innerCtrl_bits_hrmask_0_0;
  assign io_innerCtrl_bits_hrmask_1 = io_innerCtrl_bits_hrmask_1_0;
  assign io_innerCtrl_bits_hrmask_2 = io_innerCtrl_bits_hrmask_2_0;
  assign io_innerCtrl_bits_hrmask_3 = io_innerCtrl_bits_hrmask_3_0;
  assign io_innerCtrl_bits_hrmask_4 = io_innerCtrl_bits_hrmask_4_0;
  assign io_innerCtrl_bits_hrmask_5 = io_innerCtrl_bits_hrmask_5_0;
  assign io_innerCtrl_bits_hrmask_6 = io_innerCtrl_bits_hrmask_6_0;
  assign io_innerCtrl_bits_hrmask_7 = io_innerCtrl_bits_hrmask_7_0;
endmodule

