# vsim -L ../../bin/inner-prod -do ./simulate-do -c -lic_plus -quiet -novopt tb_inner_product_FSM 
# Refreshing /afs/glue.umd.edu/home/glue/s/b/sbhat12/home/enee408c_user/labs/lab10/verilog/lwdfv-inner-product/test/test02/work.tb_inner_product_FSM
# do ./simulate-do 
# time =                  103, Result =   39
         103, Result =   39
