\hypertarget{structspi__config__t}{}\section{spi\+\_\+config\+\_\+t Struct Reference}
\label{structspi__config__t}\index{spi\+\_\+config\+\_\+t@{spi\+\_\+config\+\_\+t}}


A structure containing configuration parameters of the S\+P\+I master driver.  




{\ttfamily \#include $<$spi.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{structspi__config__t_aa6e0844c0a2a780bc188cab9ffb11e8c}{S\+P\+I\+\_\+\+Freq}
\item 
uint32\+\_\+t \hyperlink{structspi__config__t_a757ca4b282e3ca8e6eb542092d2b24a9}{S\+P\+I\+\_\+\+Pin\+\_\+\+S\+C\+K}
\item 
uint32\+\_\+t \hyperlink{structspi__config__t_a4ec727e95918e191cb86e097551a1c0e}{S\+P\+I\+\_\+\+Pin\+\_\+\+M\+I\+S\+O}
\item 
uint32\+\_\+t \hyperlink{structspi__config__t_a89ded8ee677dc15a50fef11237137fad}{S\+P\+I\+\_\+\+Pin\+\_\+\+M\+O\+S\+I}
\item 
uint32\+\_\+t \hyperlink{structspi__config__t_ad89bce38af613f58fa4510939a3a4808}{S\+P\+I\+\_\+\+Pin\+\_\+\+S\+S}
\item 
uint32\+\_\+t \hyperlink{structspi__config__t_a406e10b178f91ded58d0825fa92b7466}{S\+P\+I\+\_\+\+Priority\+I\+R\+Q}
\item 
uint8\+\_\+t \hyperlink{structspi__config__t_a6e4ea71d5db65c5eb7cc4e20baeb3f89}{S\+P\+I\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+O\+R\+D\+E\+R}
\item 
uint8\+\_\+t \hyperlink{structspi__config__t_ad41a5691e4ac37cfa57c42b652dd238a}{S\+P\+I\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+C\+P\+O\+L}
\item 
uint8\+\_\+t \hyperlink{structspi__config__t_ad9eb713daa72e7c8f73c882ab891d19e}{S\+P\+I\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+C\+P\+H\+A}
\item 
uint8\+\_\+t \hyperlink{structspi__config__t_a192bd62026822c91500c855ead762930}{S\+P\+I\+\_\+\+Disable\+All\+I\+R\+Q}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
A structure containing configuration parameters of the S\+P\+I master driver. 

\subsection{Member Data Documentation}
\hypertarget{structspi__config__t_ad9eb713daa72e7c8f73c882ab891d19e}{}\index{spi\+\_\+config\+\_\+t@{spi\+\_\+config\+\_\+t}!S\+P\+I\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+C\+P\+H\+A@{S\+P\+I\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+C\+P\+H\+A}}
\index{S\+P\+I\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+C\+P\+H\+A@{S\+P\+I\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+C\+P\+H\+A}!spi\+\_\+config\+\_\+t@{spi\+\_\+config\+\_\+t}}
\subsubsection[{S\+P\+I\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+C\+P\+H\+A}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t spi\+\_\+config\+\_\+t\+::\+S\+P\+I\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+C\+P\+H\+A}\label{structspi__config__t_ad9eb713daa72e7c8f73c882ab891d19e}
Serial clock phase L\+E\+A\+D\+I\+N\+G or T\+R\+A\+I\+L\+I\+N\+G. \hypertarget{structspi__config__t_ad41a5691e4ac37cfa57c42b652dd238a}{}\index{spi\+\_\+config\+\_\+t@{spi\+\_\+config\+\_\+t}!S\+P\+I\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+C\+P\+O\+L@{S\+P\+I\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+C\+P\+O\+L}}
\index{S\+P\+I\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+C\+P\+O\+L@{S\+P\+I\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+C\+P\+O\+L}!spi\+\_\+config\+\_\+t@{spi\+\_\+config\+\_\+t}}
\subsubsection[{S\+P\+I\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+C\+P\+O\+L}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t spi\+\_\+config\+\_\+t\+::\+S\+P\+I\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+C\+P\+O\+L}\label{structspi__config__t_ad41a5691e4ac37cfa57c42b652dd238a}
Serial clock polarity A\+C\+T\+I\+V\+E\+H\+I\+G\+H or A\+C\+T\+I\+V\+E\+L\+O\+W. \hypertarget{structspi__config__t_a6e4ea71d5db65c5eb7cc4e20baeb3f89}{}\index{spi\+\_\+config\+\_\+t@{spi\+\_\+config\+\_\+t}!S\+P\+I\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+O\+R\+D\+E\+R@{S\+P\+I\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+O\+R\+D\+E\+R}}
\index{S\+P\+I\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+O\+R\+D\+E\+R@{S\+P\+I\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+O\+R\+D\+E\+R}!spi\+\_\+config\+\_\+t@{spi\+\_\+config\+\_\+t}}
\subsubsection[{S\+P\+I\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+O\+R\+D\+E\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t spi\+\_\+config\+\_\+t\+::\+S\+P\+I\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+O\+R\+D\+E\+R}\label{structspi__config__t_a6e4ea71d5db65c5eb7cc4e20baeb3f89}
Bytes order L\+S\+B or M\+S\+B shifted out first. \hypertarget{structspi__config__t_a192bd62026822c91500c855ead762930}{}\index{spi\+\_\+config\+\_\+t@{spi\+\_\+config\+\_\+t}!S\+P\+I\+\_\+\+Disable\+All\+I\+R\+Q@{S\+P\+I\+\_\+\+Disable\+All\+I\+R\+Q}}
\index{S\+P\+I\+\_\+\+Disable\+All\+I\+R\+Q@{S\+P\+I\+\_\+\+Disable\+All\+I\+R\+Q}!spi\+\_\+config\+\_\+t@{spi\+\_\+config\+\_\+t}}
\subsubsection[{S\+P\+I\+\_\+\+Disable\+All\+I\+R\+Q}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t spi\+\_\+config\+\_\+t\+::\+S\+P\+I\+\_\+\+Disable\+All\+I\+R\+Q}\label{structspi__config__t_a192bd62026822c91500c855ead762930}
Disable all I\+R\+Qs in critical section. \hypertarget{structspi__config__t_aa6e0844c0a2a780bc188cab9ffb11e8c}{}\index{spi\+\_\+config\+\_\+t@{spi\+\_\+config\+\_\+t}!S\+P\+I\+\_\+\+Freq@{S\+P\+I\+\_\+\+Freq}}
\index{S\+P\+I\+\_\+\+Freq@{S\+P\+I\+\_\+\+Freq}!spi\+\_\+config\+\_\+t@{spi\+\_\+config\+\_\+t}}
\subsubsection[{S\+P\+I\+\_\+\+Freq}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t spi\+\_\+config\+\_\+t\+::\+S\+P\+I\+\_\+\+Freq}\label{structspi__config__t_aa6e0844c0a2a780bc188cab9ffb11e8c}
S\+P\+I master frequency \hypertarget{structspi__config__t_a4ec727e95918e191cb86e097551a1c0e}{}\index{spi\+\_\+config\+\_\+t@{spi\+\_\+config\+\_\+t}!S\+P\+I\+\_\+\+Pin\+\_\+\+M\+I\+S\+O@{S\+P\+I\+\_\+\+Pin\+\_\+\+M\+I\+S\+O}}
\index{S\+P\+I\+\_\+\+Pin\+\_\+\+M\+I\+S\+O@{S\+P\+I\+\_\+\+Pin\+\_\+\+M\+I\+S\+O}!spi\+\_\+config\+\_\+t@{spi\+\_\+config\+\_\+t}}
\subsubsection[{S\+P\+I\+\_\+\+Pin\+\_\+\+M\+I\+S\+O}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t spi\+\_\+config\+\_\+t\+::\+S\+P\+I\+\_\+\+Pin\+\_\+\+M\+I\+S\+O}\label{structspi__config__t_a4ec727e95918e191cb86e097551a1c0e}
M\+I\+S\+O pin number. \hypertarget{structspi__config__t_a89ded8ee677dc15a50fef11237137fad}{}\index{spi\+\_\+config\+\_\+t@{spi\+\_\+config\+\_\+t}!S\+P\+I\+\_\+\+Pin\+\_\+\+M\+O\+S\+I@{S\+P\+I\+\_\+\+Pin\+\_\+\+M\+O\+S\+I}}
\index{S\+P\+I\+\_\+\+Pin\+\_\+\+M\+O\+S\+I@{S\+P\+I\+\_\+\+Pin\+\_\+\+M\+O\+S\+I}!spi\+\_\+config\+\_\+t@{spi\+\_\+config\+\_\+t}}
\subsubsection[{S\+P\+I\+\_\+\+Pin\+\_\+\+M\+O\+S\+I}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t spi\+\_\+config\+\_\+t\+::\+S\+P\+I\+\_\+\+Pin\+\_\+\+M\+O\+S\+I}\label{structspi__config__t_a89ded8ee677dc15a50fef11237137fad}
M\+O\+S\+I pin number . \hypertarget{structspi__config__t_a757ca4b282e3ca8e6eb542092d2b24a9}{}\index{spi\+\_\+config\+\_\+t@{spi\+\_\+config\+\_\+t}!S\+P\+I\+\_\+\+Pin\+\_\+\+S\+C\+K@{S\+P\+I\+\_\+\+Pin\+\_\+\+S\+C\+K}}
\index{S\+P\+I\+\_\+\+Pin\+\_\+\+S\+C\+K@{S\+P\+I\+\_\+\+Pin\+\_\+\+S\+C\+K}!spi\+\_\+config\+\_\+t@{spi\+\_\+config\+\_\+t}}
\subsubsection[{S\+P\+I\+\_\+\+Pin\+\_\+\+S\+C\+K}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t spi\+\_\+config\+\_\+t\+::\+S\+P\+I\+\_\+\+Pin\+\_\+\+S\+C\+K}\label{structspi__config__t_a757ca4b282e3ca8e6eb542092d2b24a9}
S\+C\+K pin number. \hypertarget{structspi__config__t_ad89bce38af613f58fa4510939a3a4808}{}\index{spi\+\_\+config\+\_\+t@{spi\+\_\+config\+\_\+t}!S\+P\+I\+\_\+\+Pin\+\_\+\+S\+S@{S\+P\+I\+\_\+\+Pin\+\_\+\+S\+S}}
\index{S\+P\+I\+\_\+\+Pin\+\_\+\+S\+S@{S\+P\+I\+\_\+\+Pin\+\_\+\+S\+S}!spi\+\_\+config\+\_\+t@{spi\+\_\+config\+\_\+t}}
\subsubsection[{S\+P\+I\+\_\+\+Pin\+\_\+\+S\+S}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t spi\+\_\+config\+\_\+t\+::\+S\+P\+I\+\_\+\+Pin\+\_\+\+S\+S}\label{structspi__config__t_ad89bce38af613f58fa4510939a3a4808}
Slave select pin number. \hypertarget{structspi__config__t_a406e10b178f91ded58d0825fa92b7466}{}\index{spi\+\_\+config\+\_\+t@{spi\+\_\+config\+\_\+t}!S\+P\+I\+\_\+\+Priority\+I\+R\+Q@{S\+P\+I\+\_\+\+Priority\+I\+R\+Q}}
\index{S\+P\+I\+\_\+\+Priority\+I\+R\+Q@{S\+P\+I\+\_\+\+Priority\+I\+R\+Q}!spi\+\_\+config\+\_\+t@{spi\+\_\+config\+\_\+t}}
\subsubsection[{S\+P\+I\+\_\+\+Priority\+I\+R\+Q}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t spi\+\_\+config\+\_\+t\+::\+S\+P\+I\+\_\+\+Priority\+I\+R\+Q}\label{structspi__config__t_a406e10b178f91ded58d0825fa92b7466}
S\+P\+I master interrupt priority. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
D\+:/\+Eclipse\+\_\+workspace/hardware/spi.\+h\end{DoxyCompactItemize}
