
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs trace/hmmer_7B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000004 cycles: 3986065 heartbeat IPC: 2.50874 cumulative IPC: 2.50874 (Simulation time: 0 hr 0 min 49 sec) 

Warmup complete CPU 0 instructions: 10000004 cycles: 3986065 (Simulation time: 0 hr 0 min 49 sec) 

Heartbeat CPU 0 instructions: 20000004 cycles: 9235868 heartbeat IPC: 1.90483 cumulative IPC: 1.90483 (Simulation time: 0 hr 1 min 56 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 13945529 heartbeat IPC: 2.12329 cumulative IPC: 2.00814 (Simulation time: 0 hr 3 min 1 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 18447297 heartbeat IPC: 2.22135 cumulative IPC: 2.07451 (Simulation time: 0 hr 4 min 4 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 23587723 heartbeat IPC: 1.94536 cumulative IPC: 2.04064 (Simulation time: 0 hr 5 min 10 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 27914279 heartbeat IPC: 2.31131 cumulative IPC: 2.08958 (Simulation time: 0 hr 6 min 13 sec) 
Heartbeat CPU 0 instructions: 70000003 cycles: 32237112 heartbeat IPC: 2.3133 cumulative IPC: 2.12382 (Simulation time: 0 hr 7 min 15 sec) 
Heartbeat CPU 0 instructions: 80000001 cycles: 36546340 heartbeat IPC: 2.3206 cumulative IPC: 2.14986 (Simulation time: 0 hr 8 min 18 sec) 
Heartbeat CPU 0 instructions: 90000004 cycles: 40864272 heartbeat IPC: 2.31592 cumulative IPC: 2.1693 (Simulation time: 0 hr 9 min 19 sec) 
Heartbeat CPU 0 instructions: 100000002 cycles: 45182766 heartbeat IPC: 2.31562 cumulative IPC: 2.18464 (Simulation time: 0 hr 10 min 20 sec) 
Heartbeat CPU 0 instructions: 110000001 cycles: 49512573 heartbeat IPC: 2.30957 cumulative IPC: 2.19652 (Simulation time: 0 hr 11 min 21 sec) 
Finished CPU 0 instructions: 100000002 cycles: 45526509 cumulative IPC: 2.19652 (Simulation time: 0 hr 11 min 21 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 2.19652 instructions: 100000002 cycles: 45526509
cpu0_DTLB TOTAL     ACCESS:   40544628  HIT:   40530472  MISS:      14156
cpu0_DTLB LOAD      ACCESS:   32389648  HIT:   32381930  MISS:       7718
cpu0_DTLB RFO       ACCESS:    8154980  HIT:    8148542  MISS:       6438
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 14.2893 cycles
cpu0_ITLB TOTAL     ACCESS:     800857  HIT:     800785  MISS:         72
cpu0_ITLB LOAD      ACCESS:     800857  HIT:     800785  MISS:         72
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 21 cycles
cpu0_L1I TOTAL     ACCESS:      62173  HIT:      62068  MISS:        105
cpu0_L1I LOAD      ACCESS:      62173  HIT:      62068  MISS:        105
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 100.895 cycles
cpu0_STLB TOTAL     ACCESS:      14228  HIT:      13773  MISS:        455
cpu0_STLB LOAD      ACCESS:       7790  HIT:       7782  MISS:          8
cpu0_STLB RFO       ACCESS:       6438  HIT:       5991  MISS:        447
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 166.257 cycles
cpu0_L1D TOTAL     ACCESS:   33504565  HIT:   33034438  MISS:     470127
cpu0_L1D LOAD      ACCESS:   28671479  HIT:   28510083  MISS:     161396
cpu0_L1D RFO       ACCESS:    4832632  HIT:    4523924  MISS:     308708
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:        454  HIT:        431  MISS:         23
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 232.575 cycles
cpu0_L2C TOTAL     ACCESS:     777311  HIT:     472387  MISS:     304924
cpu0_L2C LOAD      ACCESS:     161501  HIT:     149266  MISS:      12235
cpu0_L2C RFO       ACCESS:     308708  HIT:      16074  MISS:     292634
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     307079  HIT:     307032  MISS:         47
cpu0_L2C TRANSLATION ACCESS:         23  HIT:         15  MISS:          8
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 341.637 cycles
LLC TOTAL     ACCESS:     596476  HIT:     447385  MISS:     149091
LLC LOAD      ACCESS:      12234  HIT:      11067  MISS:       1167
LLC RFO       ACCESS:     292633  HIT:     211753  MISS:      80880
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     291601  HIT:     224557  MISS:      67044
LLC TRANSLATION ACCESS:          8  HIT:          8  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 655.615 cycles
Insertion Distribution: 
	LOAD 381 0 3171 167 
	RFO 2304 0 27643 81652 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 68065 
	 0 0 12 0 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       1243  ROW_BUFFER_MISS:      80791
 DBUS AVG_CONGESTED_CYCLE:    3.99349
 WQ ROW_BUFFER_HIT:       4912  ROW_BUFFER_MISS:      73010  FULL:      19001


CPU 0 Branch Prediction Accuracy: 98.9368% MPKI: 0.40856 Average ROB Occupancy at Mispredict: 252.372
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00016
BRANCH_INDIRECT: 0.00157
BRANCH_CONDITIONAL: 0.40659
BRANCH_DIRECT_CALL: 9e-05
BRANCH_INDIRECT_CALL: 3e-05
BRANCH_RETURN: 0.00012

