WARNING: physical memory size is smaller than virtual memory size.
WARNING: option --warmup_instructions is deprecated. Use --warmup-instructions instead.
WARNING: option --simulation_instructions is deprecated. Use --simulation-instructions instead.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2505997 heartbeat IPC: 3.99 cumulative IPC: 3.99 (Simulation time: 00 hr 00 min 21 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 5007454 heartbeat IPC: 3.998 cumulative IPC: 3.994 (Simulation time: 00 hr 00 min 42 sec)
Warmup finished CPU 0 instructions: 25000002 cycles: 6259545 cumulative IPC: 3.994 (Simulation time: 00 hr 00 min 53 sec)
Warmup complete CPU 0 instructions: 25000002 cycles: 6259545 cumulative IPC: 3.994 (Simulation time: 00 hr 00 min 53 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 9105238 heartbeat IPC: 2.44 cumulative IPC: 1.757 (Simulation time: 00 hr 01 min 12 sec)
Heartbeat CPU 0 instructions: 40000002 cycles: 13576806 heartbeat IPC: 2.236 cumulative IPC: 2.05 (Simulation time: 00 hr 01 min 44 sec)
Heartbeat CPU 0 instructions: 50000002 cycles: 17896127 heartbeat IPC: 2.315 cumulative IPC: 2.148 (Simulation time: 00 hr 02 min 17 sec)
Simulation finished CPU 0 instructions: 25000000 cycles: 11636583 cumulative IPC: 2.148 (Simulation time: 00 hr 02 min 17 sec)
Simulation complete CPU 0 instructions: 25000000 cycles: 11636583 cumulative IPC: 2.148 (Simulation time: 00 hr 02 min 17 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ipc1_public/client_001.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 2.148 instructions: 25000000 cycles: 11636583
CPU 0 Branch Prediction Accuracy: 97.46% MPKI: 4.395 Average ROB Occupancy at Mispredict: 124.9
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0076
BRANCH_INDIRECT: 0.14
BRANCH_CONDITIONAL: 3.37
BRANCH_DIRECT_CALL: 0.0103
BRANCH_INDIRECT_CALL: 0.738
BRANCH_RETURN: 0.126

LLC TOTAL        ACCESS:     298514 HIT:     210592 MISS:      87922
LLC LOAD         ACCESS:     125179 HIT:      91413 MISS:      33766
LLC RFO          ACCESS:      25674 HIT:       4519 MISS:      21155
LLC PREFETCH     ACCESS:      82831 HIT:      51151 MISS:      31680
LLC WRITE        ACCESS:      63352 HIT:      63227 MISS:        125
LLC TRANSLATION  ACCESS:       1478 HIT:        282 MISS:       1196
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 413.9 cycles
cpu0_DTLB TOTAL        ACCESS:    5390697 HIT:    5186011 MISS:     204686
cpu0_DTLB LOAD         ACCESS:    5390697 HIT:    5186011 MISS:     204686
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 6.78 cycles
cpu0_ITLB TOTAL        ACCESS:    1886966 HIT:    1807488 MISS:      79478
cpu0_ITLB LOAD         ACCESS:    1886966 HIT:    1807488 MISS:      79478
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 3.327 cycles
cpu0_L1D TOTAL        ACCESS:    9342209 HIT:    8289139 MISS:    1053070
cpu0_L1D LOAD         ACCESS:    4692810 HIT:    4082898 MISS:     609912
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:    2540126 HIT:    2245211 MISS:     294915
cpu0_L1D WRITE        ACCESS:    2106883 HIT:    1960626 MISS:     146257
cpu0_L1D TRANSLATION  ACCESS:       2390 HIT:        404 MISS:       1986
cpu0_L1D PREFETCH REQUESTED:    4881244 ISSUED:    2540133 USEFUL:      49925 USELESS:      88143
cpu0_L1D AVERAGE MISS LATENCY: 38.8 cycles
cpu0_L1I TOTAL        ACCESS:    2600513 HIT:    2086794 MISS:     513719
cpu0_L1I LOAD         ACCESS:    1298009 HIT:    1054841 MISS:     243168
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:    1302504 HIT:    1031953 MISS:     270551
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:    1310321 ISSUED:    1302504 USEFUL:      39424 USELESS:      45931
cpu0_L1I AVERAGE MISS LATENCY: 8.505 cycles
cpu0_L2C TOTAL        ACCESS:     879873 HIT:     644543 MISS:     235330
cpu0_L2C LOAD         ACCESS:     511277 HIT:     386097 MISS:     125180
cpu0_L2C RFO          ACCESS:      41370 HIT:      15696 MISS:      25674
cpu0_L2C PREFETCH     ACCESS:     223480 HIT:     140647 MISS:      82833
cpu0_L2C WRITE        ACCESS:     101766 HIT:     101601 MISS:        165
cpu0_L2C TRANSLATION  ACCESS:       1980 HIT:        502 MISS:       1478
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 175 cycles
cpu0_STLB TOTAL        ACCESS:     165515 HIT:     163224 MISS:       2291
cpu0_STLB LOAD         ACCESS:     165515 HIT:     163224 MISS:       2291
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 331.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      24428
  ROW_BUFFER_MISS:      63347
 AVG DBUS CONGESTED CYCLE: 3.942
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       5381
  FULL:      41158
