{
  "design": {
    "design_info": {
      "boundary_crc": "0x0",
      "device": "xc7z010clg400-1",
      "name": "spi_vdma",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.1"
    },
    "design_tree": {
      "axi_vdma_0": ""
    },
    "components": {
      "axi_vdma_0": {
        "vlnv": "xilinx.com:ip:axi_vdma:6.3",
        "xci_name": "spi_vdma_axi_vdma_0_0",
        "parameters": {
          "c_include_mm2s": {
            "value": "1"
          },
          "c_include_s2mm": {
            "value": "0"
          },
          "c_m_axi_mm2s_data_width": {
            "value": "64"
          },
          "c_m_axis_mm2s_tdata_width": {
            "value": "24"
          },
          "c_mm2s_genlock_mode": {
            "value": "3"
          },
          "c_mm2s_linebuffer_depth": {
            "value": "256"
          },
          "c_mm2s_max_burst_length": {
            "value": "32"
          },
          "c_num_fstores": {
            "value": "2"
          },
          "c_use_mm2s_fsync": {
            "value": "1"
          }
        },
        "addressing": {
          "address_spaces": {
            "Data_MM2S": {
              "range": "4G",
              "width": "32"
            }
          },
          "interface_ports": {
            "S_AXI_LITE": {
              "mode": "Slave",
              "memory_map_ref": "S_AXI_LITE"
            },
            "M_AXI_MM2S": {
              "mode": "Master",
              "address_space_ref": "Data_MM2S",
              "base_address": {
                "minimum": "0x00000000",
                "maximum": "0xFFFFFFFF"
              }
            }
          }
        }
      }
    },
    "addressing": {
      "/axi_vdma_0": {
        "address_spaces": {
          "Data_MM2S": {
            "range": "4G",
            "width": "32"
          }
        }
      }
    }
  }
}