Classic Timing Analyzer report for FENPIN
Tue Jan 02 09:03:57 2024
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK6'
  7. tco
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                         ;
+------------------------------+-------+---------------+------------------------------------------------+---------+--------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From    ; To     ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+---------+--------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 8.164 ns                                       ; Q1~reg0 ; Q1     ; CLK6       ; --       ; 0            ;
; Clock Setup: 'CLK6'          ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT[2]  ; CNT[4] ; CLK6       ; CLK6     ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;         ;        ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+---------+--------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK6            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK6'                                                                                                                                                                    ;
+-------+------------------------------------------------+---------+---------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From    ; To      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------+---------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT[2]  ; CNT[6]  ; CLK6       ; CLK6     ; None                        ; None                      ; 1.470 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT[2]  ; CNT[0]  ; CLK6       ; CLK6     ; None                        ; None                      ; 1.470 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT[2]  ; CNT[1]  ; CLK6       ; CLK6     ; None                        ; None                      ; 1.470 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT[2]  ; CNT[5]  ; CLK6       ; CLK6     ; None                        ; None                      ; 1.470 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT[2]  ; CNT[2]  ; CLK6       ; CLK6     ; None                        ; None                      ; 1.470 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT[2]  ; CNT[3]  ; CLK6       ; CLK6     ; None                        ; None                      ; 1.470 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT[2]  ; CNT[4]  ; CLK6       ; CLK6     ; None                        ; None                      ; 1.470 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT2[3] ; CNT2[7] ; CLK6       ; CLK6     ; None                        ; None                      ; 1.387 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT2[3] ; CNT2[0] ; CLK6       ; CLK6     ; None                        ; None                      ; 1.387 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT2[3] ; CNT2[2] ; CLK6       ; CLK6     ; None                        ; None                      ; 1.387 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT2[3] ; CNT2[1] ; CLK6       ; CLK6     ; None                        ; None                      ; 1.387 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT2[3] ; CNT2[6] ; CLK6       ; CLK6     ; None                        ; None                      ; 1.387 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT2[3] ; CNT2[3] ; CLK6       ; CLK6     ; None                        ; None                      ; 1.387 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT2[3] ; CNT2[5] ; CLK6       ; CLK6     ; None                        ; None                      ; 1.387 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT2[3] ; CNT2[4] ; CLK6       ; CLK6     ; None                        ; None                      ; 1.387 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT2[5] ; CNT2[7] ; CLK6       ; CLK6     ; None                        ; None                      ; 1.382 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT2[5] ; CNT2[0] ; CLK6       ; CLK6     ; None                        ; None                      ; 1.382 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT2[5] ; CNT2[2] ; CLK6       ; CLK6     ; None                        ; None                      ; 1.382 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT2[5] ; CNT2[1] ; CLK6       ; CLK6     ; None                        ; None                      ; 1.382 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT2[5] ; CNT2[6] ; CLK6       ; CLK6     ; None                        ; None                      ; 1.382 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT2[5] ; CNT2[3] ; CLK6       ; CLK6     ; None                        ; None                      ; 1.382 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT2[5] ; CNT2[5] ; CLK6       ; CLK6     ; None                        ; None                      ; 1.382 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT2[5] ; CNT2[4] ; CLK6       ; CLK6     ; None                        ; None                      ; 1.382 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT[5]  ; CNT[6]  ; CLK6       ; CLK6     ; None                        ; None                      ; 1.369 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT[5]  ; CNT[0]  ; CLK6       ; CLK6     ; None                        ; None                      ; 1.369 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT[5]  ; CNT[1]  ; CLK6       ; CLK6     ; None                        ; None                      ; 1.369 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT[5]  ; CNT[5]  ; CLK6       ; CLK6     ; None                        ; None                      ; 1.369 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT[5]  ; CNT[2]  ; CLK6       ; CLK6     ; None                        ; None                      ; 1.369 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT[5]  ; CNT[3]  ; CLK6       ; CLK6     ; None                        ; None                      ; 1.369 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT[5]  ; CNT[4]  ; CLK6       ; CLK6     ; None                        ; None                      ; 1.369 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT2[6] ; CNT2[7] ; CLK6       ; CLK6     ; None                        ; None                      ; 1.279 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT2[6] ; CNT2[0] ; CLK6       ; CLK6     ; None                        ; None                      ; 1.279 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT2[6] ; CNT2[2] ; CLK6       ; CLK6     ; None                        ; None                      ; 1.279 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT2[6] ; CNT2[1] ; CLK6       ; CLK6     ; None                        ; None                      ; 1.279 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT2[6] ; CNT2[6] ; CLK6       ; CLK6     ; None                        ; None                      ; 1.279 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT2[6] ; CNT2[3] ; CLK6       ; CLK6     ; None                        ; None                      ; 1.279 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT2[6] ; CNT2[5] ; CLK6       ; CLK6     ; None                        ; None                      ; 1.279 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT2[6] ; CNT2[4] ; CLK6       ; CLK6     ; None                        ; None                      ; 1.279 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT[3]  ; CNT[6]  ; CLK6       ; CLK6     ; None                        ; None                      ; 1.236 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT[3]  ; CNT[0]  ; CLK6       ; CLK6     ; None                        ; None                      ; 1.236 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT[3]  ; CNT[1]  ; CLK6       ; CLK6     ; None                        ; None                      ; 1.236 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT[3]  ; CNT[5]  ; CLK6       ; CLK6     ; None                        ; None                      ; 1.236 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT[3]  ; CNT[2]  ; CLK6       ; CLK6     ; None                        ; None                      ; 1.236 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT[3]  ; CNT[3]  ; CLK6       ; CLK6     ; None                        ; None                      ; 1.236 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT[3]  ; CNT[4]  ; CLK6       ; CLK6     ; None                        ; None                      ; 1.236 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT2[4] ; CNT2[7] ; CLK6       ; CLK6     ; None                        ; None                      ; 1.232 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT2[4] ; CNT2[0] ; CLK6       ; CLK6     ; None                        ; None                      ; 1.232 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT2[4] ; CNT2[2] ; CLK6       ; CLK6     ; None                        ; None                      ; 1.232 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT2[4] ; CNT2[1] ; CLK6       ; CLK6     ; None                        ; None                      ; 1.232 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT2[4] ; CNT2[6] ; CLK6       ; CLK6     ; None                        ; None                      ; 1.232 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT2[4] ; CNT2[3] ; CLK6       ; CLK6     ; None                        ; None                      ; 1.232 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT2[4] ; CNT2[5] ; CLK6       ; CLK6     ; None                        ; None                      ; 1.232 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT2[4] ; CNT2[4] ; CLK6       ; CLK6     ; None                        ; None                      ; 1.232 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT2[0] ; CNT2[7] ; CLK6       ; CLK6     ; None                        ; None                      ; 1.222 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT2[0] ; CNT2[0] ; CLK6       ; CLK6     ; None                        ; None                      ; 1.222 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT2[0] ; CNT2[2] ; CLK6       ; CLK6     ; None                        ; None                      ; 1.222 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT2[0] ; CNT2[1] ; CLK6       ; CLK6     ; None                        ; None                      ; 1.222 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT2[0] ; CNT2[6] ; CLK6       ; CLK6     ; None                        ; None                      ; 1.222 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT2[0] ; CNT2[3] ; CLK6       ; CLK6     ; None                        ; None                      ; 1.222 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT2[0] ; CNT2[5] ; CLK6       ; CLK6     ; None                        ; None                      ; 1.222 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT2[0] ; CNT2[4] ; CLK6       ; CLK6     ; None                        ; None                      ; 1.222 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT2[7] ; CNT2[7] ; CLK6       ; CLK6     ; None                        ; None                      ; 1.221 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT2[7] ; CNT2[0] ; CLK6       ; CLK6     ; None                        ; None                      ; 1.221 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT2[7] ; CNT2[2] ; CLK6       ; CLK6     ; None                        ; None                      ; 1.221 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT2[7] ; CNT2[1] ; CLK6       ; CLK6     ; None                        ; None                      ; 1.221 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT2[7] ; CNT2[6] ; CLK6       ; CLK6     ; None                        ; None                      ; 1.221 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT2[7] ; CNT2[3] ; CLK6       ; CLK6     ; None                        ; None                      ; 1.221 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT2[7] ; CNT2[5] ; CLK6       ; CLK6     ; None                        ; None                      ; 1.221 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT2[7] ; CNT2[4] ; CLK6       ; CLK6     ; None                        ; None                      ; 1.221 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT[4]  ; CNT[6]  ; CLK6       ; CLK6     ; None                        ; None                      ; 1.212 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT[4]  ; CNT[0]  ; CLK6       ; CLK6     ; None                        ; None                      ; 1.212 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT[4]  ; CNT[1]  ; CLK6       ; CLK6     ; None                        ; None                      ; 1.212 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT[4]  ; CNT[5]  ; CLK6       ; CLK6     ; None                        ; None                      ; 1.212 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT[4]  ; CNT[2]  ; CLK6       ; CLK6     ; None                        ; None                      ; 1.212 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT[4]  ; CNT[3]  ; CLK6       ; CLK6     ; None                        ; None                      ; 1.212 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT[4]  ; CNT[4]  ; CLK6       ; CLK6     ; None                        ; None                      ; 1.212 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT[6]  ; CNT[6]  ; CLK6       ; CLK6     ; None                        ; None                      ; 1.142 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT[6]  ; CNT[0]  ; CLK6       ; CLK6     ; None                        ; None                      ; 1.142 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT[6]  ; CNT[1]  ; CLK6       ; CLK6     ; None                        ; None                      ; 1.142 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT[6]  ; CNT[5]  ; CLK6       ; CLK6     ; None                        ; None                      ; 1.142 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT[6]  ; CNT[2]  ; CLK6       ; CLK6     ; None                        ; None                      ; 1.142 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT[6]  ; CNT[3]  ; CLK6       ; CLK6     ; None                        ; None                      ; 1.142 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT[6]  ; CNT[4]  ; CLK6       ; CLK6     ; None                        ; None                      ; 1.142 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT[0]  ; CNT[6]  ; CLK6       ; CLK6     ; None                        ; None                      ; 1.134 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT[0]  ; CNT[0]  ; CLK6       ; CLK6     ; None                        ; None                      ; 1.134 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT[0]  ; CNT[1]  ; CLK6       ; CLK6     ; None                        ; None                      ; 1.134 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT[0]  ; CNT[5]  ; CLK6       ; CLK6     ; None                        ; None                      ; 1.134 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT[0]  ; CNT[2]  ; CLK6       ; CLK6     ; None                        ; None                      ; 1.134 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT[0]  ; CNT[3]  ; CLK6       ; CLK6     ; None                        ; None                      ; 1.134 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT[0]  ; CNT[4]  ; CLK6       ; CLK6     ; None                        ; None                      ; 1.134 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT2[2] ; CNT2[7] ; CLK6       ; CLK6     ; None                        ; None                      ; 1.126 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT2[2] ; CNT2[0] ; CLK6       ; CLK6     ; None                        ; None                      ; 1.126 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT2[2] ; CNT2[2] ; CLK6       ; CLK6     ; None                        ; None                      ; 1.126 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT2[2] ; CNT2[1] ; CLK6       ; CLK6     ; None                        ; None                      ; 1.126 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT2[2] ; CNT2[6] ; CLK6       ; CLK6     ; None                        ; None                      ; 1.126 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT2[2] ; CNT2[3] ; CLK6       ; CLK6     ; None                        ; None                      ; 1.126 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT2[2] ; CNT2[5] ; CLK6       ; CLK6     ; None                        ; None                      ; 1.126 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT2[2] ; CNT2[4] ; CLK6       ; CLK6     ; None                        ; None                      ; 1.126 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT[2]  ; X       ; CLK6       ; CLK6     ; None                        ; None                      ; 1.271 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT[5]  ; X       ; CLK6       ; CLK6     ; None                        ; None                      ; 1.170 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT2[1] ; CNT2[7] ; CLK6       ; CLK6     ; None                        ; None                      ; 0.992 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT2[1] ; CNT2[0] ; CLK6       ; CLK6     ; None                        ; None                      ; 0.992 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT2[1] ; CNT2[2] ; CLK6       ; CLK6     ; None                        ; None                      ; 0.992 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT2[1] ; CNT2[1] ; CLK6       ; CLK6     ; None                        ; None                      ; 0.992 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT2[1] ; CNT2[6] ; CLK6       ; CLK6     ; None                        ; None                      ; 0.992 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT2[1] ; CNT2[3] ; CLK6       ; CLK6     ; None                        ; None                      ; 0.992 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT2[1] ; CNT2[5] ; CLK6       ; CLK6     ; None                        ; None                      ; 0.992 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT2[1] ; CNT2[4] ; CLK6       ; CLK6     ; None                        ; None                      ; 0.992 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT[1]  ; CNT[6]  ; CLK6       ; CLK6     ; None                        ; None                      ; 0.987 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT[1]  ; CNT[0]  ; CLK6       ; CLK6     ; None                        ; None                      ; 0.987 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT[1]  ; CNT[1]  ; CLK6       ; CLK6     ; None                        ; None                      ; 0.987 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT[1]  ; CNT[5]  ; CLK6       ; CLK6     ; None                        ; None                      ; 0.987 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT[1]  ; CNT[2]  ; CLK6       ; CLK6     ; None                        ; None                      ; 0.987 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT[1]  ; CNT[3]  ; CLK6       ; CLK6     ; None                        ; None                      ; 0.987 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT[1]  ; CNT[4]  ; CLK6       ; CLK6     ; None                        ; None                      ; 0.987 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT2[3] ; Q1~reg0 ; CLK6       ; CLK6     ; None                        ; None                      ; 0.929 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT2[5] ; Q1~reg0 ; CLK6       ; CLK6     ; None                        ; None                      ; 0.924 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT[3]  ; X       ; CLK6       ; CLK6     ; None                        ; None                      ; 1.038 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT[4]  ; X       ; CLK6       ; CLK6     ; None                        ; None                      ; 1.012 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT2[6] ; Q1~reg0 ; CLK6       ; CLK6     ; None                        ; None                      ; 0.821 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT2[4] ; Q1~reg0 ; CLK6       ; CLK6     ; None                        ; None                      ; 0.774 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT2[0] ; Q1~reg0 ; CLK6       ; CLK6     ; None                        ; None                      ; 0.766 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT2[7] ; Q1~reg0 ; CLK6       ; CLK6     ; None                        ; None                      ; 0.765 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT[1]  ; X       ; CLK6       ; CLK6     ; None                        ; None                      ; 0.927 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT2[2] ; Q1~reg0 ; CLK6       ; CLK6     ; None                        ; None                      ; 0.670 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT[0]  ; X       ; CLK6       ; CLK6     ; None                        ; None                      ; 0.769 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT2[1] ; Q1~reg0 ; CLK6       ; CLK6     ; None                        ; None                      ; 0.537 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CNT[6]  ; X       ; CLK6       ; CLK6     ; None                        ; None                      ; 0.576 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; X       ; X       ; CLK6       ; CLK6     ; None                        ; None                      ; 0.396 ns                ;
+-------+------------------------------------------------+---------+---------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------+
; tco                                                              ;
+-------+--------------+------------+---------+-------+------------+
; Slack ; Required tco ; Actual tco ; From    ; To    ; From Clock ;
+-------+--------------+------------+---------+-------+------------+
; N/A   ; None         ; 8.164 ns   ; Q1~reg0 ; Q1    ; CLK6       ;
; N/A   ; None         ; 6.572 ns   ; X       ; Q1000 ; CLK6       ;
+-------+--------------+------------+---------+-------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Jan 02 09:03:57 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off FENPIN -c FENPIN --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK6" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "X" as buffer
Info: Clock "CLK6" Internal fmax is restricted to 500.0 MHz between source register "CNT[2]" and destination register "CNT[6]"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.470 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y7_N5; Fanout = 4; REG Node = 'CNT[2]'
            Info: 2: + IC(0.339 ns) + CELL(0.272 ns) = 0.611 ns; Loc. = LCCOMB_X13_Y7_N20; Fanout = 1; COMB Node = 'LessThan0~0DUPLICATE'
            Info: 3: + IC(0.195 ns) + CELL(0.053 ns) = 0.859 ns; Loc. = LCCOMB_X13_Y7_N18; Fanout = 7; COMB Node = 'LessThan0~1'
            Info: 4: + IC(0.214 ns) + CELL(0.397 ns) = 1.470 ns; Loc. = LCFF_X13_Y7_N13; Fanout = 3; REG Node = 'CNT[6]'
            Info: Total cell delay = 0.722 ns ( 49.12 % )
            Info: Total interconnect delay = 0.748 ns ( 50.88 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "CLK6" to destination register is 2.448 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'CLK6'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'CLK6~clkctrl'
                Info: 3: + IC(0.633 ns) + CELL(0.618 ns) = 2.448 ns; Loc. = LCFF_X13_Y7_N13; Fanout = 3; REG Node = 'CNT[6]'
                Info: Total cell delay = 1.472 ns ( 60.13 % )
                Info: Total interconnect delay = 0.976 ns ( 39.87 % )
            Info: - Longest clock path from clock "CLK6" to source register is 2.448 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'CLK6'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'CLK6~clkctrl'
                Info: 3: + IC(0.633 ns) + CELL(0.618 ns) = 2.448 ns; Loc. = LCFF_X13_Y7_N5; Fanout = 4; REG Node = 'CNT[2]'
                Info: Total cell delay = 1.472 ns ( 60.13 % )
                Info: Total interconnect delay = 0.976 ns ( 39.87 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: tco from clock "CLK6" to destination pin "Q1" through register "Q1~reg0" is 8.164 ns
    Info: + Longest clock path from clock "CLK6" to source register is 5.662 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'CLK6'
        Info: 2: + IC(1.147 ns) + CELL(0.712 ns) = 2.713 ns; Loc. = LCFF_X13_Y7_N25; Fanout = 3; REG Node = 'X'
        Info: 3: + IC(1.670 ns) + CELL(0.000 ns) = 4.383 ns; Loc. = CLKCTRL_G7; Fanout = 9; COMB Node = 'X~clkctrl'
        Info: 4: + IC(0.661 ns) + CELL(0.618 ns) = 5.662 ns; Loc. = LCFF_X6_Y1_N19; Fanout = 1; REG Node = 'Q1~reg0'
        Info: Total cell delay = 2.184 ns ( 38.57 % )
        Info: Total interconnect delay = 3.478 ns ( 61.43 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 2.408 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X6_Y1_N19; Fanout = 1; REG Node = 'Q1~reg0'
        Info: 2: + IC(0.476 ns) + CELL(1.932 ns) = 2.408 ns; Loc. = PIN_R14; Fanout = 0; PIN Node = 'Q1'
        Info: Total cell delay = 1.932 ns ( 80.23 % )
        Info: Total interconnect delay = 0.476 ns ( 19.77 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 185 megabytes
    Info: Processing ended: Tue Jan 02 09:03:57 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


