#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: u_var[0].Q[0] (.latch clocked by clk)
Endpoint  : u_var[31].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[0].clk[0] (.latch)                                                                                                1.338     1.338
u_var[0].Q[0] (.latch) [clock-to-output]                                                                                0.124     1.462
temp[0].A[35] (mult_36)                                                                                                 1.338     2.800
temp[0].Y[71] (mult_36)                                                                                                 1.523     4.323
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[35] (mult_36)                                                          1.338     5.660
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[71] (mult_36)                                                          1.523     7.183
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[35] (mult_36)                       1.338     8.521
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[71] (mult_36)                       1.523    10.044
$abc$2660$new_n689_.in[0] (.names)                                                                                      1.338    11.382
$abc$2660$new_n689_.out[0] (.names)                                                                                     0.261    11.643
$abc$2660$new_n703_.in[5] (.names)                                                                                      1.338    12.981
$abc$2660$new_n703_.out[0] (.names)                                                                                     0.261    13.242
$abc$2660$new_n712_.in[3] (.names)                                                                                      1.338    14.579
$abc$2660$new_n712_.out[0] (.names)                                                                                     0.261    14.840
$abc$2660$new_n727_.in[5] (.names)                                                                                      1.338    16.178
$abc$2660$new_n727_.out[0] (.names)                                                                                     0.261    16.439
$abc$2660$new_n741_.in[3] (.names)                                                                                      1.338    17.777
$abc$2660$new_n741_.out[0] (.names)                                                                                     0.261    18.038
$abc$2660$new_n757_.in[5] (.names)                                                                                      1.338    19.376
$abc$2660$new_n757_.out[0] (.names)                                                                                     0.261    19.637
$abc$2660$new_n772_.in[0] (.names)                                                                                      1.338    20.974
$abc$2660$new_n772_.out[0] (.names)                                                                                     0.261    21.235
$abc$2660$new_n784_.in[5] (.names)                                                                                      1.338    22.573
$abc$2660$new_n784_.out[0] (.names)                                                                                     0.261    22.834
$abc$2660$new_n802_.in[3] (.names)                                                                                      1.338    24.172
$abc$2660$new_n802_.out[0] (.names)                                                                                     0.261    24.433
$abc$2660$new_n817_.in[5] (.names)                                                                                      1.338    25.771
$abc$2660$new_n817_.out[0] (.names)                                                                                     0.261    26.032
$abc$2660$new_n824_.in[5] (.names)                                                                                      1.338    27.370
$abc$2660$new_n824_.out[0] (.names)                                                                                     0.261    27.631
$abc$2660$new_n823_.in[0] (.names)                                                                                      1.338    28.968
$abc$2660$new_n823_.out[0] (.names)                                                                                     0.261    29.229
$abc$2660$new_n840_.in[5] (.names)                                                                                      1.338    30.567
$abc$2660$new_n840_.out[0] (.names)                                                                                     0.261    30.828
$abc$2660$new_n845_.in[3] (.names)                                                                                      1.338    32.166
$abc$2660$new_n845_.out[0] (.names)                                                                                     0.261    32.427
$0\u_var[31:0][31].in[2] (.names)                                                                                       1.338    33.765
$0\u_var[31:0][31].out[0] (.names)                                                                                      0.261    34.026
u_var[31].D[0] (.latch)                                                                                                 1.338    35.363
data arrival time                                                                                                                35.363

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[31].clk[0] (.latch)                                                                                               1.338     1.338
clock uncertainty                                                                                                       0.000     1.338
cell setup time                                                                                                        -0.066     1.272
data required time                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                1.272
data arrival time                                                                                                               -35.363
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -34.092


#Path 2
Startpoint: u_var[0].Q[0] (.latch clocked by clk)
Endpoint  : u_var[30].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[0].clk[0] (.latch)                                                                                                1.338     1.338
u_var[0].Q[0] (.latch) [clock-to-output]                                                                                0.124     1.462
temp[0].A[35] (mult_36)                                                                                                 1.338     2.800
temp[0].Y[71] (mult_36)                                                                                                 1.523     4.323
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[35] (mult_36)                                                          1.338     5.660
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[71] (mult_36)                                                          1.523     7.183
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[35] (mult_36)                       1.338     8.521
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[71] (mult_36)                       1.523    10.044
$abc$2660$new_n689_.in[0] (.names)                                                                                      1.338    11.382
$abc$2660$new_n689_.out[0] (.names)                                                                                     0.261    11.643
$abc$2660$new_n703_.in[5] (.names)                                                                                      1.338    12.981
$abc$2660$new_n703_.out[0] (.names)                                                                                     0.261    13.242
$abc$2660$new_n712_.in[3] (.names)                                                                                      1.338    14.579
$abc$2660$new_n712_.out[0] (.names)                                                                                     0.261    14.840
$abc$2660$new_n727_.in[5] (.names)                                                                                      1.338    16.178
$abc$2660$new_n727_.out[0] (.names)                                                                                     0.261    16.439
$abc$2660$new_n741_.in[3] (.names)                                                                                      1.338    17.777
$abc$2660$new_n741_.out[0] (.names)                                                                                     0.261    18.038
$abc$2660$new_n757_.in[5] (.names)                                                                                      1.338    19.376
$abc$2660$new_n757_.out[0] (.names)                                                                                     0.261    19.637
$abc$2660$new_n772_.in[0] (.names)                                                                                      1.338    20.974
$abc$2660$new_n772_.out[0] (.names)                                                                                     0.261    21.235
$abc$2660$new_n784_.in[5] (.names)                                                                                      1.338    22.573
$abc$2660$new_n784_.out[0] (.names)                                                                                     0.261    22.834
$abc$2660$new_n802_.in[3] (.names)                                                                                      1.338    24.172
$abc$2660$new_n802_.out[0] (.names)                                                                                     0.261    24.433
$abc$2660$new_n817_.in[5] (.names)                                                                                      1.338    25.771
$abc$2660$new_n817_.out[0] (.names)                                                                                     0.261    26.032
$abc$2660$new_n824_.in[5] (.names)                                                                                      1.338    27.370
$abc$2660$new_n824_.out[0] (.names)                                                                                     0.261    27.631
$abc$2660$new_n823_.in[0] (.names)                                                                                      1.338    28.968
$abc$2660$new_n823_.out[0] (.names)                                                                                     0.261    29.229
$abc$2660$new_n840_.in[5] (.names)                                                                                      1.338    30.567
$abc$2660$new_n840_.out[0] (.names)                                                                                     0.261    30.828
$0\u_var[31:0][30].in[3] (.names)                                                                                       1.338    32.166
$0\u_var[31:0][30].out[0] (.names)                                                                                      0.261    32.427
u_var[30].D[0] (.latch)                                                                                                 1.338    33.765
data arrival time                                                                                                                33.765

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[30].clk[0] (.latch)                                                                                               1.338     1.338
clock uncertainty                                                                                                       0.000     1.338
cell setup time                                                                                                        -0.066     1.272
data required time                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                1.272
data arrival time                                                                                                               -33.765
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -32.493


#Path 3
Startpoint: u_var[0].Q[0] (.latch clocked by clk)
Endpoint  : u_var[29].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[0].clk[0] (.latch)                                                                                                1.338     1.338
u_var[0].Q[0] (.latch) [clock-to-output]                                                                                0.124     1.462
temp[0].A[35] (mult_36)                                                                                                 1.338     2.800
temp[0].Y[71] (mult_36)                                                                                                 1.523     4.323
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[35] (mult_36)                                                          1.338     5.660
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[71] (mult_36)                                                          1.523     7.183
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[35] (mult_36)                       1.338     8.521
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[71] (mult_36)                       1.523    10.044
$abc$2660$new_n689_.in[0] (.names)                                                                                      1.338    11.382
$abc$2660$new_n689_.out[0] (.names)                                                                                     0.261    11.643
$abc$2660$new_n703_.in[5] (.names)                                                                                      1.338    12.981
$abc$2660$new_n703_.out[0] (.names)                                                                                     0.261    13.242
$abc$2660$new_n712_.in[3] (.names)                                                                                      1.338    14.579
$abc$2660$new_n712_.out[0] (.names)                                                                                     0.261    14.840
$abc$2660$new_n727_.in[5] (.names)                                                                                      1.338    16.178
$abc$2660$new_n727_.out[0] (.names)                                                                                     0.261    16.439
$abc$2660$new_n741_.in[3] (.names)                                                                                      1.338    17.777
$abc$2660$new_n741_.out[0] (.names)                                                                                     0.261    18.038
$abc$2660$new_n757_.in[5] (.names)                                                                                      1.338    19.376
$abc$2660$new_n757_.out[0] (.names)                                                                                     0.261    19.637
$abc$2660$new_n772_.in[0] (.names)                                                                                      1.338    20.974
$abc$2660$new_n772_.out[0] (.names)                                                                                     0.261    21.235
$abc$2660$new_n784_.in[5] (.names)                                                                                      1.338    22.573
$abc$2660$new_n784_.out[0] (.names)                                                                                     0.261    22.834
$abc$2660$new_n802_.in[3] (.names)                                                                                      1.338    24.172
$abc$2660$new_n802_.out[0] (.names)                                                                                     0.261    24.433
$abc$2660$new_n817_.in[5] (.names)                                                                                      1.338    25.771
$abc$2660$new_n817_.out[0] (.names)                                                                                     0.261    26.032
$abc$2660$new_n824_.in[5] (.names)                                                                                      1.338    27.370
$abc$2660$new_n824_.out[0] (.names)                                                                                     0.261    27.631
$abc$2660$new_n823_.in[0] (.names)                                                                                      1.338    28.968
$abc$2660$new_n823_.out[0] (.names)                                                                                     0.261    29.229
$abc$2660$new_n833_.in[3] (.names)                                                                                      1.338    30.567
$abc$2660$new_n833_.out[0] (.names)                                                                                     0.195    30.762
$0\u_var[31:0][29].in[4] (.names)                                                                                       1.338    32.100
$0\u_var[31:0][29].out[0] (.names)                                                                                      0.261    32.361
u_var[29].D[0] (.latch)                                                                                                 1.338    33.699
data arrival time                                                                                                                33.699

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[29].clk[0] (.latch)                                                                                               1.338     1.338
clock uncertainty                                                                                                       0.000     1.338
cell setup time                                                                                                        -0.066     1.272
data required time                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                1.272
data arrival time                                                                                                               -33.699
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -32.427


#Path 4
Startpoint: u_var[0].Q[0] (.latch clocked by clk)
Endpoint  : u_var[28].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[0].clk[0] (.latch)                                                                                                1.338     1.338
u_var[0].Q[0] (.latch) [clock-to-output]                                                                                0.124     1.462
temp[0].A[35] (mult_36)                                                                                                 1.338     2.800
temp[0].Y[71] (mult_36)                                                                                                 1.523     4.323
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[35] (mult_36)                                                          1.338     5.660
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[71] (mult_36)                                                          1.523     7.183
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[35] (mult_36)                       1.338     8.521
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[71] (mult_36)                       1.523    10.044
$abc$2660$new_n689_.in[0] (.names)                                                                                      1.338    11.382
$abc$2660$new_n689_.out[0] (.names)                                                                                     0.261    11.643
$abc$2660$new_n703_.in[5] (.names)                                                                                      1.338    12.981
$abc$2660$new_n703_.out[0] (.names)                                                                                     0.261    13.242
$abc$2660$new_n712_.in[3] (.names)                                                                                      1.338    14.579
$abc$2660$new_n712_.out[0] (.names)                                                                                     0.261    14.840
$abc$2660$new_n727_.in[5] (.names)                                                                                      1.338    16.178
$abc$2660$new_n727_.out[0] (.names)                                                                                     0.261    16.439
$abc$2660$new_n741_.in[3] (.names)                                                                                      1.338    17.777
$abc$2660$new_n741_.out[0] (.names)                                                                                     0.261    18.038
$abc$2660$new_n757_.in[5] (.names)                                                                                      1.338    19.376
$abc$2660$new_n757_.out[0] (.names)                                                                                     0.261    19.637
$abc$2660$new_n772_.in[0] (.names)                                                                                      1.338    20.974
$abc$2660$new_n772_.out[0] (.names)                                                                                     0.261    21.235
$abc$2660$new_n784_.in[5] (.names)                                                                                      1.338    22.573
$abc$2660$new_n784_.out[0] (.names)                                                                                     0.261    22.834
$abc$2660$new_n802_.in[3] (.names)                                                                                      1.338    24.172
$abc$2660$new_n802_.out[0] (.names)                                                                                     0.261    24.433
$abc$2660$new_n817_.in[5] (.names)                                                                                      1.338    25.771
$abc$2660$new_n817_.out[0] (.names)                                                                                     0.261    26.032
$abc$2660$new_n824_.in[5] (.names)                                                                                      1.338    27.370
$abc$2660$new_n824_.out[0] (.names)                                                                                     0.261    27.631
$abc$2660$new_n823_.in[0] (.names)                                                                                      1.338    28.968
$abc$2660$new_n823_.out[0] (.names)                                                                                     0.261    29.229
$abc$2660$new_n828_.in[1] (.names)                                                                                      1.338    30.567
$abc$2660$new_n828_.out[0] (.names)                                                                                     0.195    30.762
$0\u_var[31:0][28].in[4] (.names)                                                                                       1.338    32.100
$0\u_var[31:0][28].out[0] (.names)                                                                                      0.261    32.361
u_var[28].D[0] (.latch)                                                                                                 1.338    33.699
data arrival time                                                                                                                33.699

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[28].clk[0] (.latch)                                                                                               1.338     1.338
clock uncertainty                                                                                                       0.000     1.338
cell setup time                                                                                                        -0.066     1.272
data required time                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                1.272
data arrival time                                                                                                               -33.699
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -32.427


#Path 5
Startpoint: u_var[0].Q[0] (.latch clocked by clk)
Endpoint  : u_var[26].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[0].clk[0] (.latch)                                                                                                1.338     1.338
u_var[0].Q[0] (.latch) [clock-to-output]                                                                                0.124     1.462
temp[0].A[35] (mult_36)                                                                                                 1.338     2.800
temp[0].Y[71] (mult_36)                                                                                                 1.523     4.323
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[35] (mult_36)                                                          1.338     5.660
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[71] (mult_36)                                                          1.523     7.183
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[35] (mult_36)                       1.338     8.521
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[71] (mult_36)                       1.523    10.044
$abc$2660$new_n689_.in[0] (.names)                                                                                      1.338    11.382
$abc$2660$new_n689_.out[0] (.names)                                                                                     0.261    11.643
$abc$2660$new_n703_.in[5] (.names)                                                                                      1.338    12.981
$abc$2660$new_n703_.out[0] (.names)                                                                                     0.261    13.242
$abc$2660$new_n712_.in[3] (.names)                                                                                      1.338    14.579
$abc$2660$new_n712_.out[0] (.names)                                                                                     0.261    14.840
$abc$2660$new_n727_.in[5] (.names)                                                                                      1.338    16.178
$abc$2660$new_n727_.out[0] (.names)                                                                                     0.261    16.439
$abc$2660$new_n741_.in[3] (.names)                                                                                      1.338    17.777
$abc$2660$new_n741_.out[0] (.names)                                                                                     0.261    18.038
$abc$2660$new_n757_.in[5] (.names)                                                                                      1.338    19.376
$abc$2660$new_n757_.out[0] (.names)                                                                                     0.261    19.637
$abc$2660$new_n772_.in[0] (.names)                                                                                      1.338    20.974
$abc$2660$new_n772_.out[0] (.names)                                                                                     0.261    21.235
$abc$2660$new_n784_.in[5] (.names)                                                                                      1.338    22.573
$abc$2660$new_n784_.out[0] (.names)                                                                                     0.261    22.834
$abc$2660$new_n802_.in[3] (.names)                                                                                      1.338    24.172
$abc$2660$new_n802_.out[0] (.names)                                                                                     0.261    24.433
$abc$2660$new_n817_.in[5] (.names)                                                                                      1.338    25.771
$abc$2660$new_n817_.out[0] (.names)                                                                                     0.261    26.032
$abc$2660$new_n816_.in[4] (.names)                                                                                      1.338    27.370
$abc$2660$new_n816_.out[0] (.names)                                                                                     0.235    27.605
$abc$2660$new_n814_.in[1] (.names)                                                                                      1.338    28.942
$abc$2660$new_n814_.out[0] (.names)                                                                                     0.235    29.177
$0\u_var[31:0][26].in[1] (.names)                                                                                       1.338    30.515
$0\u_var[31:0][26].out[0] (.names)                                                                                      0.261    30.776
u_var[26].D[0] (.latch)                                                                                                 1.338    32.114
data arrival time                                                                                                                32.114

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[26].clk[0] (.latch)                                                                                               1.338     1.338
clock uncertainty                                                                                                       0.000     1.338
cell setup time                                                                                                        -0.066     1.272
data required time                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                1.272
data arrival time                                                                                                               -32.114
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -30.842


#Path 6
Startpoint: u_var[0].Q[0] (.latch clocked by clk)
Endpoint  : u_var[27].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[0].clk[0] (.latch)                                                                                                1.338     1.338
u_var[0].Q[0] (.latch) [clock-to-output]                                                                                0.124     1.462
temp[0].A[35] (mult_36)                                                                                                 1.338     2.800
temp[0].Y[71] (mult_36)                                                                                                 1.523     4.323
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[35] (mult_36)                                                          1.338     5.660
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[71] (mult_36)                                                          1.523     7.183
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[35] (mult_36)                       1.338     8.521
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[71] (mult_36)                       1.523    10.044
$abc$2660$new_n689_.in[0] (.names)                                                                                      1.338    11.382
$abc$2660$new_n689_.out[0] (.names)                                                                                     0.261    11.643
$abc$2660$new_n703_.in[5] (.names)                                                                                      1.338    12.981
$abc$2660$new_n703_.out[0] (.names)                                                                                     0.261    13.242
$abc$2660$new_n712_.in[3] (.names)                                                                                      1.338    14.579
$abc$2660$new_n712_.out[0] (.names)                                                                                     0.261    14.840
$abc$2660$new_n727_.in[5] (.names)                                                                                      1.338    16.178
$abc$2660$new_n727_.out[0] (.names)                                                                                     0.261    16.439
$abc$2660$new_n741_.in[3] (.names)                                                                                      1.338    17.777
$abc$2660$new_n741_.out[0] (.names)                                                                                     0.261    18.038
$abc$2660$new_n757_.in[5] (.names)                                                                                      1.338    19.376
$abc$2660$new_n757_.out[0] (.names)                                                                                     0.261    19.637
$abc$2660$new_n772_.in[0] (.names)                                                                                      1.338    20.974
$abc$2660$new_n772_.out[0] (.names)                                                                                     0.261    21.235
$abc$2660$new_n784_.in[5] (.names)                                                                                      1.338    22.573
$abc$2660$new_n784_.out[0] (.names)                                                                                     0.261    22.834
$abc$2660$new_n802_.in[3] (.names)                                                                                      1.338    24.172
$abc$2660$new_n802_.out[0] (.names)                                                                                     0.261    24.433
$abc$2660$new_n817_.in[5] (.names)                                                                                      1.338    25.771
$abc$2660$new_n817_.out[0] (.names)                                                                                     0.261    26.032
$abc$2660$new_n822_.in[4] (.names)                                                                                      1.338    27.370
$abc$2660$new_n822_.out[0] (.names)                                                                                     0.235    27.605
$abc$2660$new_n821_.in[0] (.names)                                                                                      1.338    28.942
$abc$2660$new_n821_.out[0] (.names)                                                                                     0.235    29.177
$0\u_var[31:0][27].in[3] (.names)                                                                                       1.338    30.515
$0\u_var[31:0][27].out[0] (.names)                                                                                      0.235    30.750
u_var[27].D[0] (.latch)                                                                                                 1.338    32.088
data arrival time                                                                                                                32.088

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[27].clk[0] (.latch)                                                                                               1.338     1.338
clock uncertainty                                                                                                       0.000     1.338
cell setup time                                                                                                        -0.066     1.272
data required time                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                1.272
data arrival time                                                                                                               -32.088
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -30.816


#Path 7
Startpoint: u_var[0].Q[0] (.latch clocked by clk)
Endpoint  : u_var[25].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[0].clk[0] (.latch)                                                                                                1.338     1.338
u_var[0].Q[0] (.latch) [clock-to-output]                                                                                0.124     1.462
temp[0].A[35] (mult_36)                                                                                                 1.338     2.800
temp[0].Y[71] (mult_36)                                                                                                 1.523     4.323
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[35] (mult_36)                                                          1.338     5.660
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[71] (mult_36)                                                          1.523     7.183
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[35] (mult_36)                       1.338     8.521
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[71] (mult_36)                       1.523    10.044
$abc$2660$new_n689_.in[0] (.names)                                                                                      1.338    11.382
$abc$2660$new_n689_.out[0] (.names)                                                                                     0.261    11.643
$abc$2660$new_n703_.in[5] (.names)                                                                                      1.338    12.981
$abc$2660$new_n703_.out[0] (.names)                                                                                     0.261    13.242
$abc$2660$new_n712_.in[3] (.names)                                                                                      1.338    14.579
$abc$2660$new_n712_.out[0] (.names)                                                                                     0.261    14.840
$abc$2660$new_n727_.in[5] (.names)                                                                                      1.338    16.178
$abc$2660$new_n727_.out[0] (.names)                                                                                     0.261    16.439
$abc$2660$new_n741_.in[3] (.names)                                                                                      1.338    17.777
$abc$2660$new_n741_.out[0] (.names)                                                                                     0.261    18.038
$abc$2660$new_n757_.in[5] (.names)                                                                                      1.338    19.376
$abc$2660$new_n757_.out[0] (.names)                                                                                     0.261    19.637
$abc$2660$new_n772_.in[0] (.names)                                                                                      1.338    20.974
$abc$2660$new_n772_.out[0] (.names)                                                                                     0.261    21.235
$abc$2660$new_n784_.in[5] (.names)                                                                                      1.338    22.573
$abc$2660$new_n784_.out[0] (.names)                                                                                     0.261    22.834
$abc$2660$new_n797_.in[5] (.names)                                                                                      1.338    24.172
$abc$2660$new_n797_.out[0] (.names)                                                                                     0.261    24.433
$abc$2660$new_n800_.in[1] (.names)                                                                                      1.338    25.771
$abc$2660$new_n800_.out[0] (.names)                                                                                     0.261    26.032
$abc$2660$new_n809_.in[2] (.names)                                                                                      1.338    27.370
$abc$2660$new_n809_.out[0] (.names)                                                                                     0.235    27.605
$abc$2660$new_n808_.in[1] (.names)                                                                                      1.338    28.942
$abc$2660$new_n808_.out[0] (.names)                                                                                     0.195    29.137
$0\u_var[31:0][25].in[4] (.names)                                                                                       1.338    30.475
$0\u_var[31:0][25].out[0] (.names)                                                                                      0.261    30.736
u_var[25].D[0] (.latch)                                                                                                 1.338    32.074
data arrival time                                                                                                                32.074

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[25].clk[0] (.latch)                                                                                               1.338     1.338
clock uncertainty                                                                                                       0.000     1.338
cell setup time                                                                                                        -0.066     1.272
data required time                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                1.272
data arrival time                                                                                                               -32.074
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -30.802


#Path 8
Startpoint: u_var[0].Q[0] (.latch clocked by clk)
Endpoint  : u_var[22].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[0].clk[0] (.latch)                                                                                                1.338     1.338
u_var[0].Q[0] (.latch) [clock-to-output]                                                                                0.124     1.462
temp[0].A[35] (mult_36)                                                                                                 1.338     2.800
temp[0].Y[71] (mult_36)                                                                                                 1.523     4.323
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[35] (mult_36)                                                          1.338     5.660
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[71] (mult_36)                                                          1.523     7.183
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[35] (mult_36)                       1.338     8.521
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[71] (mult_36)                       1.523    10.044
$abc$2660$new_n689_.in[0] (.names)                                                                                      1.338    11.382
$abc$2660$new_n689_.out[0] (.names)                                                                                     0.261    11.643
$abc$2660$new_n703_.in[5] (.names)                                                                                      1.338    12.981
$abc$2660$new_n703_.out[0] (.names)                                                                                     0.261    13.242
$abc$2660$new_n712_.in[3] (.names)                                                                                      1.338    14.579
$abc$2660$new_n712_.out[0] (.names)                                                                                     0.261    14.840
$abc$2660$new_n727_.in[5] (.names)                                                                                      1.338    16.178
$abc$2660$new_n727_.out[0] (.names)                                                                                     0.261    16.439
$abc$2660$new_n741_.in[3] (.names)                                                                                      1.338    17.777
$abc$2660$new_n741_.out[0] (.names)                                                                                     0.261    18.038
$abc$2660$new_n757_.in[5] (.names)                                                                                      1.338    19.376
$abc$2660$new_n757_.out[0] (.names)                                                                                     0.261    19.637
$abc$2660$new_n765_.in[5] (.names)                                                                                      1.338    20.974
$abc$2660$new_n765_.out[0] (.names)                                                                                     0.261    21.235
$abc$2660$new_n764_.in[0] (.names)                                                                                      1.338    22.573
$abc$2660$new_n764_.out[0] (.names)                                                                                     0.261    22.834
$abc$2660$new_n781_.in[4] (.names)                                                                                      1.338    24.172
$abc$2660$new_n781_.out[0] (.names)                                                                                     0.261    24.433
$abc$2660$new_n788_.in[1] (.names)                                                                                      1.338    25.771
$abc$2660$new_n788_.out[0] (.names)                                                                                     0.195    25.966
$abc$2660$new_n795_.in[1] (.names)                                                                                      1.338    27.304
$abc$2660$new_n795_.out[0] (.names)                                                                                     0.195    27.499
$abc$2660$new_n794_.in[2] (.names)                                                                                      1.338    28.836
$abc$2660$new_n794_.out[0] (.names)                                                                                     0.195    29.031
$0\u_var[31:0][22].in[4] (.names)                                                                                       1.338    30.369
$0\u_var[31:0][22].out[0] (.names)                                                                                      0.261    30.630
u_var[22].D[0] (.latch)                                                                                                 1.338    31.968
data arrival time                                                                                                                31.968

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[22].clk[0] (.latch)                                                                                               1.338     1.338
clock uncertainty                                                                                                       0.000     1.338
cell setup time                                                                                                        -0.066     1.272
data required time                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                1.272
data arrival time                                                                                                               -31.968
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -30.696


#Path 9
Startpoint: u_var[0].Q[0] (.latch clocked by clk)
Endpoint  : u_var[24].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[0].clk[0] (.latch)                                                                                                1.338     1.338
u_var[0].Q[0] (.latch) [clock-to-output]                                                                                0.124     1.462
temp[0].A[35] (mult_36)                                                                                                 1.338     2.800
temp[0].Y[71] (mult_36)                                                                                                 1.523     4.323
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[35] (mult_36)                                                          1.338     5.660
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[71] (mult_36)                                                          1.523     7.183
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[35] (mult_36)                       1.338     8.521
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[71] (mult_36)                       1.523    10.044
$abc$2660$new_n689_.in[0] (.names)                                                                                      1.338    11.382
$abc$2660$new_n689_.out[0] (.names)                                                                                     0.261    11.643
$abc$2660$new_n703_.in[5] (.names)                                                                                      1.338    12.981
$abc$2660$new_n703_.out[0] (.names)                                                                                     0.261    13.242
$abc$2660$new_n712_.in[3] (.names)                                                                                      1.338    14.579
$abc$2660$new_n712_.out[0] (.names)                                                                                     0.261    14.840
$abc$2660$new_n727_.in[5] (.names)                                                                                      1.338    16.178
$abc$2660$new_n727_.out[0] (.names)                                                                                     0.261    16.439
$abc$2660$new_n741_.in[3] (.names)                                                                                      1.338    17.777
$abc$2660$new_n741_.out[0] (.names)                                                                                     0.261    18.038
$abc$2660$new_n757_.in[5] (.names)                                                                                      1.338    19.376
$abc$2660$new_n757_.out[0] (.names)                                                                                     0.261    19.637
$abc$2660$new_n772_.in[0] (.names)                                                                                      1.338    20.974
$abc$2660$new_n772_.out[0] (.names)                                                                                     0.261    21.235
$abc$2660$new_n784_.in[5] (.names)                                                                                      1.338    22.573
$abc$2660$new_n784_.out[0] (.names)                                                                                     0.261    22.834
$abc$2660$new_n797_.in[5] (.names)                                                                                      1.338    24.172
$abc$2660$new_n797_.out[0] (.names)                                                                                     0.261    24.433
$abc$2660$new_n800_.in[1] (.names)                                                                                      1.338    25.771
$abc$2660$new_n800_.out[0] (.names)                                                                                     0.261    26.032
$abc$2660$new_n805_.in[4] (.names)                                                                                      1.338    27.370
$abc$2660$new_n805_.out[0] (.names)                                                                                     0.235    27.605
$0\u_var[31:0][24].in[4] (.names)                                                                                       1.338    28.942
$0\u_var[31:0][24].out[0] (.names)                                                                                      0.261    29.203
u_var[24].D[0] (.latch)                                                                                                 1.338    30.541
data arrival time                                                                                                                30.541

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[24].clk[0] (.latch)                                                                                               1.338     1.338
clock uncertainty                                                                                                       0.000     1.338
cell setup time                                                                                                        -0.066     1.272
data required time                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                1.272
data arrival time                                                                                                               -30.541
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -29.269


#Path 10
Startpoint: u_var[0].Q[0] (.latch clocked by clk)
Endpoint  : u_var[23].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[0].clk[0] (.latch)                                                                                                1.338     1.338
u_var[0].Q[0] (.latch) [clock-to-output]                                                                                0.124     1.462
temp[0].A[35] (mult_36)                                                                                                 1.338     2.800
temp[0].Y[71] (mult_36)                                                                                                 1.523     4.323
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[35] (mult_36)                                                          1.338     5.660
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[71] (mult_36)                                                          1.523     7.183
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[35] (mult_36)                       1.338     8.521
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[71] (mult_36)                       1.523    10.044
$abc$2660$new_n689_.in[0] (.names)                                                                                      1.338    11.382
$abc$2660$new_n689_.out[0] (.names)                                                                                     0.261    11.643
$abc$2660$new_n703_.in[5] (.names)                                                                                      1.338    12.981
$abc$2660$new_n703_.out[0] (.names)                                                                                     0.261    13.242
$abc$2660$new_n712_.in[3] (.names)                                                                                      1.338    14.579
$abc$2660$new_n712_.out[0] (.names)                                                                                     0.261    14.840
$abc$2660$new_n727_.in[5] (.names)                                                                                      1.338    16.178
$abc$2660$new_n727_.out[0] (.names)                                                                                     0.261    16.439
$abc$2660$new_n741_.in[3] (.names)                                                                                      1.338    17.777
$abc$2660$new_n741_.out[0] (.names)                                                                                     0.261    18.038
$abc$2660$new_n757_.in[5] (.names)                                                                                      1.338    19.376
$abc$2660$new_n757_.out[0] (.names)                                                                                     0.261    19.637
$abc$2660$new_n772_.in[0] (.names)                                                                                      1.338    20.974
$abc$2660$new_n772_.out[0] (.names)                                                                                     0.261    21.235
$abc$2660$new_n784_.in[5] (.names)                                                                                      1.338    22.573
$abc$2660$new_n784_.out[0] (.names)                                                                                     0.261    22.834
$abc$2660$new_n797_.in[5] (.names)                                                                                      1.338    24.172
$abc$2660$new_n797_.out[0] (.names)                                                                                     0.261    24.433
$abc$2660$new_n800_.in[1] (.names)                                                                                      1.338    25.771
$abc$2660$new_n800_.out[0] (.names)                                                                                     0.261    26.032
$abc$2660$new_n799_.in[0] (.names)                                                                                      1.338    27.370
$abc$2660$new_n799_.out[0] (.names)                                                                                     0.195    27.565
$0\u_var[31:0][23].in[4] (.names)                                                                                       1.338    28.902
$0\u_var[31:0][23].out[0] (.names)                                                                                      0.261    29.163
u_var[23].D[0] (.latch)                                                                                                 1.338    30.501
data arrival time                                                                                                                30.501

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[23].clk[0] (.latch)                                                                                               1.338     1.338
clock uncertainty                                                                                                       0.000     1.338
cell setup time                                                                                                        -0.066     1.272
data required time                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                1.272
data arrival time                                                                                                               -30.501
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -29.229


#Path 11
Startpoint: u_var[0].Q[0] (.latch clocked by clk)
Endpoint  : y_var[30].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u_var[0].clk[0] (.latch)                                         1.338     1.338
u_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
temp[0].A[35] (mult_36)                                          1.338     2.800
temp[0].Y[71] (mult_36)                                          1.523     4.323
$abc$2660$new_n856_.in[1] (.names)                               1.338     5.660
$abc$2660$new_n856_.out[0] (.names)                              0.261     5.921
$abc$2660$new_n861_.in[4] (.names)                               1.338     7.259
$abc$2660$new_n861_.out[0] (.names)                              0.235     7.494
$abc$2660$new_n866_.in[4] (.names)                               1.338     8.832
$abc$2660$new_n866_.out[0] (.names)                              0.235     9.067
$abc$2660$new_n871_.in[4] (.names)                               1.338    10.405
$abc$2660$new_n871_.out[0] (.names)                              0.235    10.640
$abc$2660$new_n876_.in[4] (.names)                               1.338    11.977
$abc$2660$new_n876_.out[0] (.names)                              0.235    12.212
$abc$2660$new_n881_.in[4] (.names)                               1.338    13.550
$abc$2660$new_n881_.out[0] (.names)                              0.235    13.785
$abc$2660$new_n886_.in[4] (.names)                               1.338    15.123
$abc$2660$new_n886_.out[0] (.names)                              0.235    15.358
$abc$2660$new_n894_.in[5] (.names)                               1.338    16.696
$abc$2660$new_n894_.out[0] (.names)                              0.261    16.957
$abc$2660$new_n902_.in[3] (.names)                               1.338    18.294
$abc$2660$new_n902_.out[0] (.names)                              0.261    18.555
$abc$2660$new_n911_.in[5] (.names)                               1.338    19.893
$abc$2660$new_n911_.out[0] (.names)                              0.261    20.154
$abc$2660$new_n918_.in[0] (.names)                               1.338    21.492
$abc$2660$new_n918_.out[0] (.names)                              0.261    21.753
$abc$2660$new_n924_.in[4] (.names)                               1.338    23.091
$abc$2660$new_n924_.out[0] (.names)                              0.235    23.326
$abc$2660$new_n932_.in[5] (.names)                               1.338    24.664
$abc$2660$new_n932_.out[0] (.names)                              0.261    24.925
$abc$2660$new_n931_.in[4] (.names)                               1.338    26.262
$abc$2660$new_n931_.out[0] (.names)                              0.235    26.497
$0\y_var[31:0][30].in[1] (.names)                                1.338    27.835
$0\y_var[31:0][30].out[0] (.names)                               0.261    28.096
y_var[30].D[0] (.latch)                                          1.338    29.434
data arrival time                                                         29.434

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
y_var[30].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -29.434
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -28.162


#Path 12
Startpoint: u_var[0].Q[0] (.latch clocked by clk)
Endpoint  : y_var[29].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u_var[0].clk[0] (.latch)                                         1.338     1.338
u_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
temp[0].A[35] (mult_36)                                          1.338     2.800
temp[0].Y[71] (mult_36)                                          1.523     4.323
$abc$2660$new_n856_.in[1] (.names)                               1.338     5.660
$abc$2660$new_n856_.out[0] (.names)                              0.261     5.921
$abc$2660$new_n861_.in[4] (.names)                               1.338     7.259
$abc$2660$new_n861_.out[0] (.names)                              0.235     7.494
$abc$2660$new_n866_.in[4] (.names)                               1.338     8.832
$abc$2660$new_n866_.out[0] (.names)                              0.235     9.067
$abc$2660$new_n871_.in[4] (.names)                               1.338    10.405
$abc$2660$new_n871_.out[0] (.names)                              0.235    10.640
$abc$2660$new_n876_.in[4] (.names)                               1.338    11.977
$abc$2660$new_n876_.out[0] (.names)                              0.235    12.212
$abc$2660$new_n881_.in[4] (.names)                               1.338    13.550
$abc$2660$new_n881_.out[0] (.names)                              0.235    13.785
$abc$2660$new_n886_.in[4] (.names)                               1.338    15.123
$abc$2660$new_n886_.out[0] (.names)                              0.235    15.358
$abc$2660$new_n894_.in[5] (.names)                               1.338    16.696
$abc$2660$new_n894_.out[0] (.names)                              0.261    16.957
$abc$2660$new_n902_.in[3] (.names)                               1.338    18.294
$abc$2660$new_n902_.out[0] (.names)                              0.261    18.555
$abc$2660$new_n911_.in[5] (.names)                               1.338    19.893
$abc$2660$new_n911_.out[0] (.names)                              0.261    20.154
$abc$2660$new_n918_.in[0] (.names)                               1.338    21.492
$abc$2660$new_n918_.out[0] (.names)                              0.261    21.753
$abc$2660$new_n924_.in[4] (.names)                               1.338    23.091
$abc$2660$new_n924_.out[0] (.names)                              0.235    23.326
$abc$2660$new_n926_.in[4] (.names)                               1.338    24.664
$abc$2660$new_n926_.out[0] (.names)                              0.235    24.899
$abc$2660$new_n928_.in[3] (.names)                               1.338    26.236
$abc$2660$new_n928_.out[0] (.names)                              0.261    26.497
$0\y_var[31:0][29].in[1] (.names)                                1.338    27.835
$0\y_var[31:0][29].out[0] (.names)                               0.261    28.096
y_var[29].D[0] (.latch)                                          1.338    29.434
data arrival time                                                         29.434

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
y_var[29].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -29.434
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -28.162


#Path 13
Startpoint: u_var[0].Q[0] (.latch clocked by clk)
Endpoint  : y_var[31].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u_var[0].clk[0] (.latch)                                         1.338     1.338
u_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
temp[0].A[35] (mult_36)                                          1.338     2.800
temp[0].Y[71] (mult_36)                                          1.523     4.323
$abc$2660$new_n856_.in[1] (.names)                               1.338     5.660
$abc$2660$new_n856_.out[0] (.names)                              0.261     5.921
$abc$2660$new_n861_.in[4] (.names)                               1.338     7.259
$abc$2660$new_n861_.out[0] (.names)                              0.235     7.494
$abc$2660$new_n866_.in[4] (.names)                               1.338     8.832
$abc$2660$new_n866_.out[0] (.names)                              0.235     9.067
$abc$2660$new_n871_.in[4] (.names)                               1.338    10.405
$abc$2660$new_n871_.out[0] (.names)                              0.235    10.640
$abc$2660$new_n876_.in[4] (.names)                               1.338    11.977
$abc$2660$new_n876_.out[0] (.names)                              0.235    12.212
$abc$2660$new_n881_.in[4] (.names)                               1.338    13.550
$abc$2660$new_n881_.out[0] (.names)                              0.235    13.785
$abc$2660$new_n886_.in[4] (.names)                               1.338    15.123
$abc$2660$new_n886_.out[0] (.names)                              0.235    15.358
$abc$2660$new_n894_.in[5] (.names)                               1.338    16.696
$abc$2660$new_n894_.out[0] (.names)                              0.261    16.957
$abc$2660$new_n902_.in[3] (.names)                               1.338    18.294
$abc$2660$new_n902_.out[0] (.names)                              0.261    18.555
$abc$2660$new_n911_.in[5] (.names)                               1.338    19.893
$abc$2660$new_n911_.out[0] (.names)                              0.261    20.154
$abc$2660$new_n918_.in[0] (.names)                               1.338    21.492
$abc$2660$new_n918_.out[0] (.names)                              0.261    21.753
$abc$2660$new_n924_.in[4] (.names)                               1.338    23.091
$abc$2660$new_n924_.out[0] (.names)                              0.235    23.326
$abc$2660$new_n932_.in[5] (.names)                               1.338    24.664
$abc$2660$new_n932_.out[0] (.names)                              0.261    24.925
$abc$2660$new_n936_.in[5] (.names)                               1.338    26.262
$abc$2660$new_n936_.out[0] (.names)                              0.261    26.523
$0\y_var[31:0][31].in[3] (.names)                                1.338    27.861
$0\y_var[31:0][31].out[0] (.names)                               0.235    28.096
y_var[31].D[0] (.latch)                                          1.338    29.434
data arrival time                                                         29.434

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
y_var[31].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -29.434
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -28.162


#Path 14
Startpoint: u_var[0].Q[0] (.latch clocked by clk)
Endpoint  : u_var[21].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[0].clk[0] (.latch)                                                                                                1.338     1.338
u_var[0].Q[0] (.latch) [clock-to-output]                                                                                0.124     1.462
temp[0].A[35] (mult_36)                                                                                                 1.338     2.800
temp[0].Y[71] (mult_36)                                                                                                 1.523     4.323
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[35] (mult_36)                                                          1.338     5.660
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[71] (mult_36)                                                          1.523     7.183
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[35] (mult_36)                       1.338     8.521
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[71] (mult_36)                       1.523    10.044
$abc$2660$new_n689_.in[0] (.names)                                                                                      1.338    11.382
$abc$2660$new_n689_.out[0] (.names)                                                                                     0.261    11.643
$abc$2660$new_n703_.in[5] (.names)                                                                                      1.338    12.981
$abc$2660$new_n703_.out[0] (.names)                                                                                     0.261    13.242
$abc$2660$new_n712_.in[3] (.names)                                                                                      1.338    14.579
$abc$2660$new_n712_.out[0] (.names)                                                                                     0.261    14.840
$abc$2660$new_n727_.in[5] (.names)                                                                                      1.338    16.178
$abc$2660$new_n727_.out[0] (.names)                                                                                     0.261    16.439
$abc$2660$new_n741_.in[3] (.names)                                                                                      1.338    17.777
$abc$2660$new_n741_.out[0] (.names)                                                                                     0.261    18.038
$abc$2660$new_n757_.in[5] (.names)                                                                                      1.338    19.376
$abc$2660$new_n757_.out[0] (.names)                                                                                     0.261    19.637
$abc$2660$new_n765_.in[5] (.names)                                                                                      1.338    20.974
$abc$2660$new_n765_.out[0] (.names)                                                                                     0.261    21.235
$abc$2660$new_n764_.in[0] (.names)                                                                                      1.338    22.573
$abc$2660$new_n764_.out[0] (.names)                                                                                     0.261    22.834
$abc$2660$new_n781_.in[4] (.names)                                                                                      1.338    24.172
$abc$2660$new_n781_.out[0] (.names)                                                                                     0.261    24.433
$abc$2660$new_n1121_.in[3] (.names)                                                                                     1.338    25.771
$abc$2660$new_n1121_.out[0] (.names)                                                                                    0.235    26.006
$0\u_var[31:0][21].in[5] (.names)                                                                                       1.338    27.344
$0\u_var[31:0][21].out[0] (.names)                                                                                      0.261    27.605
u_var[21].D[0] (.latch)                                                                                                 1.338    28.942
data arrival time                                                                                                                28.942

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[21].clk[0] (.latch)                                                                                               1.338     1.338
clock uncertainty                                                                                                       0.000     1.338
cell setup time                                                                                                        -0.066     1.272
data required time                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                1.272
data arrival time                                                                                                               -28.942
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -27.671


#Path 15
Startpoint: u_var[0].Q[0] (.latch clocked by clk)
Endpoint  : u_var[20].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[0].clk[0] (.latch)                                                                                                1.338     1.338
u_var[0].Q[0] (.latch) [clock-to-output]                                                                                0.124     1.462
temp[0].A[35] (mult_36)                                                                                                 1.338     2.800
temp[0].Y[71] (mult_36)                                                                                                 1.523     4.323
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[35] (mult_36)                                                          1.338     5.660
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[71] (mult_36)                                                          1.523     7.183
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[35] (mult_36)                       1.338     8.521
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[71] (mult_36)                       1.523    10.044
$abc$2660$new_n689_.in[0] (.names)                                                                                      1.338    11.382
$abc$2660$new_n689_.out[0] (.names)                                                                                     0.261    11.643
$abc$2660$new_n703_.in[5] (.names)                                                                                      1.338    12.981
$abc$2660$new_n703_.out[0] (.names)                                                                                     0.261    13.242
$abc$2660$new_n712_.in[3] (.names)                                                                                      1.338    14.579
$abc$2660$new_n712_.out[0] (.names)                                                                                     0.261    14.840
$abc$2660$new_n727_.in[5] (.names)                                                                                      1.338    16.178
$abc$2660$new_n727_.out[0] (.names)                                                                                     0.261    16.439
$abc$2660$new_n741_.in[3] (.names)                                                                                      1.338    17.777
$abc$2660$new_n741_.out[0] (.names)                                                                                     0.261    18.038
$abc$2660$new_n757_.in[5] (.names)                                                                                      1.338    19.376
$abc$2660$new_n757_.out[0] (.names)                                                                                     0.261    19.637
$abc$2660$new_n765_.in[5] (.names)                                                                                      1.338    20.974
$abc$2660$new_n765_.out[0] (.names)                                                                                     0.261    21.235
$abc$2660$new_n764_.in[0] (.names)                                                                                      1.338    22.573
$abc$2660$new_n764_.out[0] (.names)                                                                                     0.261    22.834
$abc$2660$new_n781_.in[4] (.names)                                                                                      1.338    24.172
$abc$2660$new_n781_.out[0] (.names)                                                                                     0.261    24.433
$abc$2660$new_n780_.in[1] (.names)                                                                                      1.338    25.771
$abc$2660$new_n780_.out[0] (.names)                                                                                     0.195    25.966
$0\u_var[31:0][20].in[4] (.names)                                                                                       1.338    27.304
$0\u_var[31:0][20].out[0] (.names)                                                                                      0.261    27.565
u_var[20].D[0] (.latch)                                                                                                 1.338    28.902
data arrival time                                                                                                                28.902

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[20].clk[0] (.latch)                                                                                               1.338     1.338
clock uncertainty                                                                                                       0.000     1.338
cell setup time                                                                                                        -0.066     1.272
data required time                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                1.272
data arrival time                                                                                                               -28.902
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -27.631


#Path 16
Startpoint: u_var[0].Q[0] (.latch clocked by clk)
Endpoint  : u_var[19].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[0].clk[0] (.latch)                                                                                                1.338     1.338
u_var[0].Q[0] (.latch) [clock-to-output]                                                                                0.124     1.462
temp[0].A[35] (mult_36)                                                                                                 1.338     2.800
temp[0].Y[71] (mult_36)                                                                                                 1.523     4.323
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[35] (mult_36)                                                          1.338     5.660
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[71] (mult_36)                                                          1.523     7.183
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[35] (mult_36)                       1.338     8.521
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[71] (mult_36)                       1.523    10.044
$abc$2660$new_n689_.in[0] (.names)                                                                                      1.338    11.382
$abc$2660$new_n689_.out[0] (.names)                                                                                     0.261    11.643
$abc$2660$new_n703_.in[5] (.names)                                                                                      1.338    12.981
$abc$2660$new_n703_.out[0] (.names)                                                                                     0.261    13.242
$abc$2660$new_n712_.in[3] (.names)                                                                                      1.338    14.579
$abc$2660$new_n712_.out[0] (.names)                                                                                     0.261    14.840
$abc$2660$new_n727_.in[5] (.names)                                                                                      1.338    16.178
$abc$2660$new_n727_.out[0] (.names)                                                                                     0.261    16.439
$abc$2660$new_n741_.in[3] (.names)                                                                                      1.338    17.777
$abc$2660$new_n741_.out[0] (.names)                                                                                     0.261    18.038
$abc$2660$new_n757_.in[5] (.names)                                                                                      1.338    19.376
$abc$2660$new_n757_.out[0] (.names)                                                                                     0.261    19.637
$abc$2660$new_n765_.in[5] (.names)                                                                                      1.338    20.974
$abc$2660$new_n765_.out[0] (.names)                                                                                     0.261    21.235
$abc$2660$new_n764_.in[0] (.names)                                                                                      1.338    22.573
$abc$2660$new_n764_.out[0] (.names)                                                                                     0.261    22.834
$abc$2660$new_n769_.in[1] (.names)                                                                                      1.338    24.172
$abc$2660$new_n769_.out[0] (.names)                                                                                     0.195    24.367
$abc$2660$new_n1119_.in[4] (.names)                                                                                     1.338    25.705
$abc$2660$new_n1119_.out[0] (.names)                                                                                    0.261    25.966
$0\u_var[31:0][19].in[4] (.names)                                                                                       1.338    27.304
$0\u_var[31:0][19].out[0] (.names)                                                                                      0.261    27.565
u_var[19].D[0] (.latch)                                                                                                 1.338    28.902
data arrival time                                                                                                                28.902

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[19].clk[0] (.latch)                                                                                               1.338     1.338
clock uncertainty                                                                                                       0.000     1.338
cell setup time                                                                                                        -0.066     1.272
data required time                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                1.272
data arrival time                                                                                                               -28.902
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -27.631


#Path 17
Startpoint: u_var[0].Q[0] (.latch clocked by clk)
Endpoint  : y_var[28].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u_var[0].clk[0] (.latch)                                         1.338     1.338
u_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
temp[0].A[35] (mult_36)                                          1.338     2.800
temp[0].Y[71] (mult_36)                                          1.523     4.323
$abc$2660$new_n856_.in[1] (.names)                               1.338     5.660
$abc$2660$new_n856_.out[0] (.names)                              0.261     5.921
$abc$2660$new_n861_.in[4] (.names)                               1.338     7.259
$abc$2660$new_n861_.out[0] (.names)                              0.235     7.494
$abc$2660$new_n866_.in[4] (.names)                               1.338     8.832
$abc$2660$new_n866_.out[0] (.names)                              0.235     9.067
$abc$2660$new_n871_.in[4] (.names)                               1.338    10.405
$abc$2660$new_n871_.out[0] (.names)                              0.235    10.640
$abc$2660$new_n876_.in[4] (.names)                               1.338    11.977
$abc$2660$new_n876_.out[0] (.names)                              0.235    12.212
$abc$2660$new_n881_.in[4] (.names)                               1.338    13.550
$abc$2660$new_n881_.out[0] (.names)                              0.235    13.785
$abc$2660$new_n886_.in[4] (.names)                               1.338    15.123
$abc$2660$new_n886_.out[0] (.names)                              0.235    15.358
$abc$2660$new_n894_.in[5] (.names)                               1.338    16.696
$abc$2660$new_n894_.out[0] (.names)                              0.261    16.957
$abc$2660$new_n902_.in[3] (.names)                               1.338    18.294
$abc$2660$new_n902_.out[0] (.names)                              0.261    18.555
$abc$2660$new_n911_.in[5] (.names)                               1.338    19.893
$abc$2660$new_n911_.out[0] (.names)                              0.261    20.154
$abc$2660$new_n918_.in[0] (.names)                               1.338    21.492
$abc$2660$new_n918_.out[0] (.names)                              0.261    21.753
$abc$2660$new_n924_.in[4] (.names)                               1.338    23.091
$abc$2660$new_n924_.out[0] (.names)                              0.235    23.326
$abc$2660$new_n926_.in[4] (.names)                               1.338    24.664
$abc$2660$new_n926_.out[0] (.names)                              0.235    24.899
$0\y_var[31:0][28].in[4] (.names)                                1.338    26.236
$0\y_var[31:0][28].out[0] (.names)                               0.261    26.497
y_var[28].D[0] (.latch)                                          1.338    27.835
data arrival time                                                         27.835

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
y_var[28].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -27.835
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -26.563


#Path 18
Startpoint: u_var[0].Q[0] (.latch clocked by clk)
Endpoint  : y_var[27].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u_var[0].clk[0] (.latch)                                         1.338     1.338
u_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
temp[0].A[35] (mult_36)                                          1.338     2.800
temp[0].Y[71] (mult_36)                                          1.523     4.323
$abc$2660$new_n856_.in[1] (.names)                               1.338     5.660
$abc$2660$new_n856_.out[0] (.names)                              0.261     5.921
$abc$2660$new_n861_.in[4] (.names)                               1.338     7.259
$abc$2660$new_n861_.out[0] (.names)                              0.235     7.494
$abc$2660$new_n866_.in[4] (.names)                               1.338     8.832
$abc$2660$new_n866_.out[0] (.names)                              0.235     9.067
$abc$2660$new_n871_.in[4] (.names)                               1.338    10.405
$abc$2660$new_n871_.out[0] (.names)                              0.235    10.640
$abc$2660$new_n876_.in[4] (.names)                               1.338    11.977
$abc$2660$new_n876_.out[0] (.names)                              0.235    12.212
$abc$2660$new_n881_.in[4] (.names)                               1.338    13.550
$abc$2660$new_n881_.out[0] (.names)                              0.235    13.785
$abc$2660$new_n886_.in[4] (.names)                               1.338    15.123
$abc$2660$new_n886_.out[0] (.names)                              0.235    15.358
$abc$2660$new_n894_.in[5] (.names)                               1.338    16.696
$abc$2660$new_n894_.out[0] (.names)                              0.261    16.957
$abc$2660$new_n902_.in[3] (.names)                               1.338    18.294
$abc$2660$new_n902_.out[0] (.names)                              0.261    18.555
$abc$2660$new_n911_.in[5] (.names)                               1.338    19.893
$abc$2660$new_n911_.out[0] (.names)                              0.261    20.154
$abc$2660$new_n918_.in[0] (.names)                               1.338    21.492
$abc$2660$new_n918_.out[0] (.names)                              0.261    21.753
$abc$2660$new_n924_.in[4] (.names)                               1.338    23.091
$abc$2660$new_n924_.out[0] (.names)                              0.235    23.326
$abc$2660$new_n923_.in[2] (.names)                               1.338    24.664
$abc$2660$new_n923_.out[0] (.names)                              0.195    24.859
$0\y_var[31:0][27].in[4] (.names)                                1.338    26.196
$0\y_var[31:0][27].out[0] (.names)                               0.261    26.457
y_var[27].D[0] (.latch)                                          1.338    27.795
data arrival time                                                         27.795

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
y_var[27].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -27.795
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -26.523


#Path 19
Startpoint: u_var[0].Q[0] (.latch clocked by clk)
Endpoint  : u_var[18].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[0].clk[0] (.latch)                                                                                                1.338     1.338
u_var[0].Q[0] (.latch) [clock-to-output]                                                                                0.124     1.462
temp[0].A[35] (mult_36)                                                                                                 1.338     2.800
temp[0].Y[71] (mult_36)                                                                                                 1.523     4.323
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[35] (mult_36)                                                          1.338     5.660
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[71] (mult_36)                                                          1.523     7.183
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[35] (mult_36)                       1.338     8.521
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[71] (mult_36)                       1.523    10.044
$abc$2660$new_n689_.in[0] (.names)                                                                                      1.338    11.382
$abc$2660$new_n689_.out[0] (.names)                                                                                     0.261    11.643
$abc$2660$new_n703_.in[5] (.names)                                                                                      1.338    12.981
$abc$2660$new_n703_.out[0] (.names)                                                                                     0.261    13.242
$abc$2660$new_n712_.in[3] (.names)                                                                                      1.338    14.579
$abc$2660$new_n712_.out[0] (.names)                                                                                     0.261    14.840
$abc$2660$new_n727_.in[5] (.names)                                                                                      1.338    16.178
$abc$2660$new_n727_.out[0] (.names)                                                                                     0.261    16.439
$abc$2660$new_n741_.in[3] (.names)                                                                                      1.338    17.777
$abc$2660$new_n741_.out[0] (.names)                                                                                     0.261    18.038
$abc$2660$new_n757_.in[5] (.names)                                                                                      1.338    19.376
$abc$2660$new_n757_.out[0] (.names)                                                                                     0.261    19.637
$abc$2660$new_n765_.in[5] (.names)                                                                                      1.338    20.974
$abc$2660$new_n765_.out[0] (.names)                                                                                     0.261    21.235
$abc$2660$new_n764_.in[0] (.names)                                                                                      1.338    22.573
$abc$2660$new_n764_.out[0] (.names)                                                                                     0.261    22.834
$abc$2660$new_n769_.in[1] (.names)                                                                                      1.338    24.172
$abc$2660$new_n769_.out[0] (.names)                                                                                     0.195    24.367
$0\u_var[31:0][18].in[3] (.names)                                                                                       1.338    25.705
$0\u_var[31:0][18].out[0] (.names)                                                                                      0.235    25.940
u_var[18].D[0] (.latch)                                                                                                 1.338    27.278
data arrival time                                                                                                                27.278

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[18].clk[0] (.latch)                                                                                               1.338     1.338
clock uncertainty                                                                                                       0.000     1.338
cell setup time                                                                                                        -0.066     1.272
data required time                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                1.272
data arrival time                                                                                                               -27.278
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -26.006


#Path 20
Startpoint: u_var[0].Q[0] (.latch clocked by clk)
Endpoint  : u_var[17].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[0].clk[0] (.latch)                                                                                                1.338     1.338
u_var[0].Q[0] (.latch) [clock-to-output]                                                                                0.124     1.462
temp[0].A[35] (mult_36)                                                                                                 1.338     2.800
temp[0].Y[71] (mult_36)                                                                                                 1.523     4.323
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[35] (mult_36)                                                          1.338     5.660
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[71] (mult_36)                                                          1.523     7.183
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[35] (mult_36)                       1.338     8.521
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[71] (mult_36)                       1.523    10.044
$abc$2660$new_n689_.in[0] (.names)                                                                                      1.338    11.382
$abc$2660$new_n689_.out[0] (.names)                                                                                     0.261    11.643
$abc$2660$new_n703_.in[5] (.names)                                                                                      1.338    12.981
$abc$2660$new_n703_.out[0] (.names)                                                                                     0.261    13.242
$abc$2660$new_n712_.in[3] (.names)                                                                                      1.338    14.579
$abc$2660$new_n712_.out[0] (.names)                                                                                     0.261    14.840
$abc$2660$new_n727_.in[5] (.names)                                                                                      1.338    16.178
$abc$2660$new_n727_.out[0] (.names)                                                                                     0.261    16.439
$abc$2660$new_n734_.in[5] (.names)                                                                                      1.338    17.777
$abc$2660$new_n734_.out[0] (.names)                                                                                     0.261    18.038
$abc$2660$new_n733_.in[0] (.names)                                                                                      1.338    19.376
$abc$2660$new_n733_.out[0] (.names)                                                                                     0.261    19.637
$abc$2660$new_n750_.in[4] (.names)                                                                                      1.338    20.974
$abc$2660$new_n750_.out[0] (.names)                                                                                     0.261    21.235
$abc$2660$new_n755_.in[2] (.names)                                                                                      1.338    22.573
$abc$2660$new_n755_.out[0] (.names)                                                                                     0.195    22.768
$abc$2660$new_n762_.in[1] (.names)                                                                                      1.338    24.106
$abc$2660$new_n762_.out[0] (.names)                                                                                     0.195    24.301
$0\u_var[31:0][17].in[3] (.names)                                                                                       1.338    25.639
$0\u_var[31:0][17].out[0] (.names)                                                                                      0.235    25.874
u_var[17].D[0] (.latch)                                                                                                 1.338    27.212
data arrival time                                                                                                                27.212

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[17].clk[0] (.latch)                                                                                               1.338     1.338
clock uncertainty                                                                                                       0.000     1.338
cell setup time                                                                                                        -0.066     1.272
data required time                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                1.272
data arrival time                                                                                                               -27.212
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -25.940


#Path 21
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : x_var[30].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n944_.in[0] (.names)                               1.338     2.800
$abc$2660$new_n944_.out[0] (.names)                              0.261     3.061
$abc$2660$new_n949_.in[4] (.names)                               1.338     4.398
$abc$2660$new_n949_.out[0] (.names)                              0.235     4.633
$abc$2660$new_n954_.in[4] (.names)                               1.338     5.971
$abc$2660$new_n954_.out[0] (.names)                              0.235     6.206
$abc$2660$new_n959_.in[4] (.names)                               1.338     7.544
$abc$2660$new_n959_.out[0] (.names)                              0.235     7.779
$abc$2660$new_n964_.in[4] (.names)                               1.338     9.117
$abc$2660$new_n964_.out[0] (.names)                              0.235     9.352
$abc$2660$new_n969_.in[4] (.names)                               1.338    10.689
$abc$2660$new_n969_.out[0] (.names)                              0.235    10.924
$abc$2660$new_n974_.in[4] (.names)                               1.338    12.262
$abc$2660$new_n974_.out[0] (.names)                              0.235    12.497
$abc$2660$new_n982_.in[5] (.names)                               1.338    13.835
$abc$2660$new_n982_.out[0] (.names)                              0.261    14.096
$abc$2660$new_n990_.in[3] (.names)                               1.338    15.434
$abc$2660$new_n990_.out[0] (.names)                              0.261    15.695
$abc$2660$new_n999_.in[5] (.names)                               1.338    17.032
$abc$2660$new_n999_.out[0] (.names)                              0.261    17.293
$abc$2660$new_n1006_.in[0] (.names)                              1.338    18.631
$abc$2660$new_n1006_.out[0] (.names)                             0.261    18.892
$abc$2660$new_n1011_.in[4] (.names)                              1.338    20.230
$abc$2660$new_n1011_.out[0] (.names)                             0.235    20.465
$abc$2660$new_n1016_.in[4] (.names)                              1.338    21.803
$abc$2660$new_n1016_.out[0] (.names)                             0.235    22.038
$abc$2660$new_n1019_.in[5] (.names)                              1.338    23.376
$abc$2660$new_n1019_.out[0] (.names)                             0.261    23.637
$0\x_var[31:0][30].in[1] (.names)                                1.338    24.974
$0\x_var[31:0][30].out[0] (.names)                               0.261    25.235
x_var[30].D[0] (.latch)                                          1.338    26.573
data arrival time                                                         26.573

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[30].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -26.573
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -25.301


#Path 22
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : x_var[31].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n944_.in[0] (.names)                               1.338     2.800
$abc$2660$new_n944_.out[0] (.names)                              0.261     3.061
$abc$2660$new_n949_.in[4] (.names)                               1.338     4.398
$abc$2660$new_n949_.out[0] (.names)                              0.235     4.633
$abc$2660$new_n954_.in[4] (.names)                               1.338     5.971
$abc$2660$new_n954_.out[0] (.names)                              0.235     6.206
$abc$2660$new_n959_.in[4] (.names)                               1.338     7.544
$abc$2660$new_n959_.out[0] (.names)                              0.235     7.779
$abc$2660$new_n964_.in[4] (.names)                               1.338     9.117
$abc$2660$new_n964_.out[0] (.names)                              0.235     9.352
$abc$2660$new_n969_.in[4] (.names)                               1.338    10.689
$abc$2660$new_n969_.out[0] (.names)                              0.235    10.924
$abc$2660$new_n974_.in[4] (.names)                               1.338    12.262
$abc$2660$new_n974_.out[0] (.names)                              0.235    12.497
$abc$2660$new_n982_.in[5] (.names)                               1.338    13.835
$abc$2660$new_n982_.out[0] (.names)                              0.261    14.096
$abc$2660$new_n990_.in[3] (.names)                               1.338    15.434
$abc$2660$new_n990_.out[0] (.names)                              0.261    15.695
$abc$2660$new_n999_.in[5] (.names)                               1.338    17.032
$abc$2660$new_n999_.out[0] (.names)                              0.261    17.293
$abc$2660$new_n1006_.in[0] (.names)                              1.338    18.631
$abc$2660$new_n1006_.out[0] (.names)                             0.261    18.892
$abc$2660$new_n1011_.in[4] (.names)                              1.338    20.230
$abc$2660$new_n1011_.out[0] (.names)                             0.235    20.465
$abc$2660$new_n1016_.in[4] (.names)                              1.338    21.803
$abc$2660$new_n1016_.out[0] (.names)                             0.235    22.038
$abc$2660$new_n1021_.in[4] (.names)                              1.338    23.376
$abc$2660$new_n1021_.out[0] (.names)                             0.235    23.611
$0\x_var[31:0][31].in[3] (.names)                                1.338    24.948
$0\x_var[31:0][31].out[0] (.names)                               0.261    25.209
x_var[31].D[0] (.latch)                                          1.338    26.547
data arrival time                                                         26.547

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[31].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -26.547
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -25.275


#Path 23
Startpoint: u_var[0].Q[0] (.latch clocked by clk)
Endpoint  : y_var[26].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u_var[0].clk[0] (.latch)                                         1.338     1.338
u_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
temp[0].A[35] (mult_36)                                          1.338     2.800
temp[0].Y[71] (mult_36)                                          1.523     4.323
$abc$2660$new_n856_.in[1] (.names)                               1.338     5.660
$abc$2660$new_n856_.out[0] (.names)                              0.261     5.921
$abc$2660$new_n861_.in[4] (.names)                               1.338     7.259
$abc$2660$new_n861_.out[0] (.names)                              0.235     7.494
$abc$2660$new_n866_.in[4] (.names)                               1.338     8.832
$abc$2660$new_n866_.out[0] (.names)                              0.235     9.067
$abc$2660$new_n871_.in[4] (.names)                               1.338    10.405
$abc$2660$new_n871_.out[0] (.names)                              0.235    10.640
$abc$2660$new_n876_.in[4] (.names)                               1.338    11.977
$abc$2660$new_n876_.out[0] (.names)                              0.235    12.212
$abc$2660$new_n881_.in[4] (.names)                               1.338    13.550
$abc$2660$new_n881_.out[0] (.names)                              0.235    13.785
$abc$2660$new_n886_.in[4] (.names)                               1.338    15.123
$abc$2660$new_n886_.out[0] (.names)                              0.235    15.358
$abc$2660$new_n894_.in[5] (.names)                               1.338    16.696
$abc$2660$new_n894_.out[0] (.names)                              0.261    16.957
$abc$2660$new_n902_.in[3] (.names)                               1.338    18.294
$abc$2660$new_n902_.out[0] (.names)                              0.261    18.555
$abc$2660$new_n911_.in[5] (.names)                               1.338    19.893
$abc$2660$new_n911_.out[0] (.names)                              0.261    20.154
$abc$2660$new_n918_.in[0] (.names)                               1.338    21.492
$abc$2660$new_n918_.out[0] (.names)                              0.261    21.753
$abc$2660$new_n920_.in[2] (.names)                               1.338    23.091
$abc$2660$new_n920_.out[0] (.names)                              0.195    23.286
$0\y_var[31:0][26].in[4] (.names)                                1.338    24.624
$0\y_var[31:0][26].out[0] (.names)                               0.261    24.885
y_var[26].D[0] (.latch)                                          1.338    26.222
data arrival time                                                         26.222

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
y_var[26].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -26.222
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -24.951


#Path 24
Startpoint: u_var[0].Q[0] (.latch clocked by clk)
Endpoint  : y_var[25].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u_var[0].clk[0] (.latch)                                         1.338     1.338
u_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
temp[0].A[35] (mult_36)                                          1.338     2.800
temp[0].Y[71] (mult_36)                                          1.523     4.323
$abc$2660$new_n856_.in[1] (.names)                               1.338     5.660
$abc$2660$new_n856_.out[0] (.names)                              0.261     5.921
$abc$2660$new_n861_.in[4] (.names)                               1.338     7.259
$abc$2660$new_n861_.out[0] (.names)                              0.235     7.494
$abc$2660$new_n866_.in[4] (.names)                               1.338     8.832
$abc$2660$new_n866_.out[0] (.names)                              0.235     9.067
$abc$2660$new_n871_.in[4] (.names)                               1.338    10.405
$abc$2660$new_n871_.out[0] (.names)                              0.235    10.640
$abc$2660$new_n876_.in[4] (.names)                               1.338    11.977
$abc$2660$new_n876_.out[0] (.names)                              0.235    12.212
$abc$2660$new_n881_.in[4] (.names)                               1.338    13.550
$abc$2660$new_n881_.out[0] (.names)                              0.235    13.785
$abc$2660$new_n886_.in[4] (.names)                               1.338    15.123
$abc$2660$new_n886_.out[0] (.names)                              0.235    15.358
$abc$2660$new_n894_.in[5] (.names)                               1.338    16.696
$abc$2660$new_n894_.out[0] (.names)                              0.261    16.957
$abc$2660$new_n902_.in[3] (.names)                               1.338    18.294
$abc$2660$new_n902_.out[0] (.names)                              0.261    18.555
$abc$2660$new_n911_.in[5] (.names)                               1.338    19.893
$abc$2660$new_n911_.out[0] (.names)                              0.261    20.154
$abc$2660$new_n918_.in[0] (.names)                               1.338    21.492
$abc$2660$new_n918_.out[0] (.names)                              0.261    21.753
$abc$2660$new_n917_.in[2] (.names)                               1.338    23.091
$abc$2660$new_n917_.out[0] (.names)                              0.195    23.286
$0\y_var[31:0][25].in[4] (.names)                                1.338    24.624
$0\y_var[31:0][25].out[0] (.names)                               0.261    24.885
y_var[25].D[0] (.latch)                                          1.338    26.222
data arrival time                                                         26.222

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
y_var[25].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -26.222
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -24.951


#Path 25
Startpoint: u_var[0].Q[0] (.latch clocked by clk)
Endpoint  : y_var[24].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u_var[0].clk[0] (.latch)                                         1.338     1.338
u_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
temp[0].A[35] (mult_36)                                          1.338     2.800
temp[0].Y[71] (mult_36)                                          1.523     4.323
$abc$2660$new_n856_.in[1] (.names)                               1.338     5.660
$abc$2660$new_n856_.out[0] (.names)                              0.261     5.921
$abc$2660$new_n861_.in[4] (.names)                               1.338     7.259
$abc$2660$new_n861_.out[0] (.names)                              0.235     7.494
$abc$2660$new_n866_.in[4] (.names)                               1.338     8.832
$abc$2660$new_n866_.out[0] (.names)                              0.235     9.067
$abc$2660$new_n871_.in[4] (.names)                               1.338    10.405
$abc$2660$new_n871_.out[0] (.names)                              0.235    10.640
$abc$2660$new_n876_.in[4] (.names)                               1.338    11.977
$abc$2660$new_n876_.out[0] (.names)                              0.235    12.212
$abc$2660$new_n881_.in[4] (.names)                               1.338    13.550
$abc$2660$new_n881_.out[0] (.names)                              0.235    13.785
$abc$2660$new_n886_.in[4] (.names)                               1.338    15.123
$abc$2660$new_n886_.out[0] (.names)                              0.235    15.358
$abc$2660$new_n894_.in[5] (.names)                               1.338    16.696
$abc$2660$new_n894_.out[0] (.names)                              0.261    16.957
$abc$2660$new_n902_.in[3] (.names)                               1.338    18.294
$abc$2660$new_n902_.out[0] (.names)                              0.261    18.555
$abc$2660$new_n911_.in[5] (.names)                               1.338    19.893
$abc$2660$new_n911_.out[0] (.names)                              0.261    20.154
$abc$2660$new_n910_.in[1] (.names)                               1.338    21.492
$abc$2660$new_n910_.out[0] (.names)                              0.195    21.687
$abc$2660$new_n915_.in[4] (.names)                               1.338    23.025
$abc$2660$new_n915_.out[0] (.names)                              0.235    23.260
$0\y_var[31:0][24].in[4] (.names)                                1.338    24.598
$0\y_var[31:0][24].out[0] (.names)                               0.261    24.859
y_var[24].D[0] (.latch)                                          1.338    26.196
data arrival time                                                         26.196

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
y_var[24].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -26.196
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -24.925


#Path 26
Startpoint: u_var[0].Q[0] (.latch clocked by clk)
Endpoint  : y_var[23].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u_var[0].clk[0] (.latch)                                         1.338     1.338
u_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
temp[0].A[35] (mult_36)                                          1.338     2.800
temp[0].Y[71] (mult_36)                                          1.523     4.323
$abc$2660$new_n856_.in[1] (.names)                               1.338     5.660
$abc$2660$new_n856_.out[0] (.names)                              0.261     5.921
$abc$2660$new_n861_.in[4] (.names)                               1.338     7.259
$abc$2660$new_n861_.out[0] (.names)                              0.235     7.494
$abc$2660$new_n866_.in[4] (.names)                               1.338     8.832
$abc$2660$new_n866_.out[0] (.names)                              0.235     9.067
$abc$2660$new_n871_.in[4] (.names)                               1.338    10.405
$abc$2660$new_n871_.out[0] (.names)                              0.235    10.640
$abc$2660$new_n876_.in[4] (.names)                               1.338    11.977
$abc$2660$new_n876_.out[0] (.names)                              0.235    12.212
$abc$2660$new_n881_.in[4] (.names)                               1.338    13.550
$abc$2660$new_n881_.out[0] (.names)                              0.235    13.785
$abc$2660$new_n886_.in[4] (.names)                               1.338    15.123
$abc$2660$new_n886_.out[0] (.names)                              0.235    15.358
$abc$2660$new_n894_.in[5] (.names)                               1.338    16.696
$abc$2660$new_n894_.out[0] (.names)                              0.261    16.957
$abc$2660$new_n902_.in[3] (.names)                               1.338    18.294
$abc$2660$new_n902_.out[0] (.names)                              0.261    18.555
$abc$2660$new_n911_.in[5] (.names)                               1.338    19.893
$abc$2660$new_n911_.out[0] (.names)                              0.261    20.154
$abc$2660$new_n910_.in[1] (.names)                               1.338    21.492
$abc$2660$new_n910_.out[0] (.names)                              0.195    21.687
$abc$2660$new_n909_.in[3] (.names)                               1.338    23.025
$abc$2660$new_n909_.out[0] (.names)                              0.261    23.286
$0\y_var[31:0][23].in[1] (.names)                                1.338    24.624
$0\y_var[31:0][23].out[0] (.names)                               0.195    24.819
y_var[23].D[0] (.latch)                                          1.338    26.156
data arrival time                                                         26.156

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
y_var[23].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -26.156
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -24.885


#Path 27
Startpoint: u_var[0].Q[0] (.latch clocked by clk)
Endpoint  : u_var[15].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[0].clk[0] (.latch)                                                                                                1.338     1.338
u_var[0].Q[0] (.latch) [clock-to-output]                                                                                0.124     1.462
temp[0].A[35] (mult_36)                                                                                                 1.338     2.800
temp[0].Y[71] (mult_36)                                                                                                 1.523     4.323
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[35] (mult_36)                                                          1.338     5.660
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[71] (mult_36)                                                          1.523     7.183
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[35] (mult_36)                       1.338     8.521
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[71] (mult_36)                       1.523    10.044
$abc$2660$new_n689_.in[0] (.names)                                                                                      1.338    11.382
$abc$2660$new_n689_.out[0] (.names)                                                                                     0.261    11.643
$abc$2660$new_n703_.in[5] (.names)                                                                                      1.338    12.981
$abc$2660$new_n703_.out[0] (.names)                                                                                     0.261    13.242
$abc$2660$new_n712_.in[3] (.names)                                                                                      1.338    14.579
$abc$2660$new_n712_.out[0] (.names)                                                                                     0.261    14.840
$abc$2660$new_n727_.in[5] (.names)                                                                                      1.338    16.178
$abc$2660$new_n727_.out[0] (.names)                                                                                     0.261    16.439
$abc$2660$new_n734_.in[5] (.names)                                                                                      1.338    17.777
$abc$2660$new_n734_.out[0] (.names)                                                                                     0.261    18.038
$abc$2660$new_n733_.in[0] (.names)                                                                                      1.338    19.376
$abc$2660$new_n733_.out[0] (.names)                                                                                     0.261    19.637
$abc$2660$new_n750_.in[4] (.names)                                                                                      1.338    20.974
$abc$2660$new_n750_.out[0] (.names)                                                                                     0.261    21.235
$abc$2660$new_n749_.in[2] (.names)                                                                                      1.338    22.573
$abc$2660$new_n749_.out[0] (.names)                                                                                     0.195    22.768
$0\u_var[31:0][15].in[4] (.names)                                                                                       1.338    24.106
$0\u_var[31:0][15].out[0] (.names)                                                                                      0.261    24.367
u_var[15].D[0] (.latch)                                                                                                 1.338    25.705
data arrival time                                                                                                                25.705

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[15].clk[0] (.latch)                                                                                               1.338     1.338
clock uncertainty                                                                                                       0.000     1.338
cell setup time                                                                                                        -0.066     1.272
data required time                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                1.272
data arrival time                                                                                                               -25.705
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -24.433


#Path 28
Startpoint: u_var[0].Q[0] (.latch clocked by clk)
Endpoint  : u_var[16].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[0].clk[0] (.latch)                                                                                                1.338     1.338
u_var[0].Q[0] (.latch) [clock-to-output]                                                                                0.124     1.462
temp[0].A[35] (mult_36)                                                                                                 1.338     2.800
temp[0].Y[71] (mult_36)                                                                                                 1.523     4.323
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[35] (mult_36)                                                          1.338     5.660
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[71] (mult_36)                                                          1.523     7.183
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[35] (mult_36)                       1.338     8.521
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[71] (mult_36)                       1.523    10.044
$abc$2660$new_n689_.in[0] (.names)                                                                                      1.338    11.382
$abc$2660$new_n689_.out[0] (.names)                                                                                     0.261    11.643
$abc$2660$new_n703_.in[5] (.names)                                                                                      1.338    12.981
$abc$2660$new_n703_.out[0] (.names)                                                                                     0.261    13.242
$abc$2660$new_n712_.in[3] (.names)                                                                                      1.338    14.579
$abc$2660$new_n712_.out[0] (.names)                                                                                     0.261    14.840
$abc$2660$new_n727_.in[5] (.names)                                                                                      1.338    16.178
$abc$2660$new_n727_.out[0] (.names)                                                                                     0.261    16.439
$abc$2660$new_n734_.in[5] (.names)                                                                                      1.338    17.777
$abc$2660$new_n734_.out[0] (.names)                                                                                     0.261    18.038
$abc$2660$new_n733_.in[0] (.names)                                                                                      1.338    19.376
$abc$2660$new_n733_.out[0] (.names)                                                                                     0.261    19.637
$abc$2660$new_n750_.in[4] (.names)                                                                                      1.338    20.974
$abc$2660$new_n750_.out[0] (.names)                                                                                     0.261    21.235
$abc$2660$new_n755_.in[2] (.names)                                                                                      1.338    22.573
$abc$2660$new_n755_.out[0] (.names)                                                                                     0.195    22.768
$0\u_var[31:0][16].in[3] (.names)                                                                                       1.338    24.106
$0\u_var[31:0][16].out[0] (.names)                                                                                      0.235    24.341
u_var[16].D[0] (.latch)                                                                                                 1.338    25.679
data arrival time                                                                                                                25.679

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[16].clk[0] (.latch)                                                                                               1.338     1.338
clock uncertainty                                                                                                       0.000     1.338
cell setup time                                                                                                        -0.066     1.272
data required time                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                1.272
data arrival time                                                                                                               -25.679
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -24.407


#Path 29
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : x_var[29].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n944_.in[0] (.names)                               1.338     2.800
$abc$2660$new_n944_.out[0] (.names)                              0.261     3.061
$abc$2660$new_n949_.in[4] (.names)                               1.338     4.398
$abc$2660$new_n949_.out[0] (.names)                              0.235     4.633
$abc$2660$new_n954_.in[4] (.names)                               1.338     5.971
$abc$2660$new_n954_.out[0] (.names)                              0.235     6.206
$abc$2660$new_n959_.in[4] (.names)                               1.338     7.544
$abc$2660$new_n959_.out[0] (.names)                              0.235     7.779
$abc$2660$new_n964_.in[4] (.names)                               1.338     9.117
$abc$2660$new_n964_.out[0] (.names)                              0.235     9.352
$abc$2660$new_n969_.in[4] (.names)                               1.338    10.689
$abc$2660$new_n969_.out[0] (.names)                              0.235    10.924
$abc$2660$new_n974_.in[4] (.names)                               1.338    12.262
$abc$2660$new_n974_.out[0] (.names)                              0.235    12.497
$abc$2660$new_n982_.in[5] (.names)                               1.338    13.835
$abc$2660$new_n982_.out[0] (.names)                              0.261    14.096
$abc$2660$new_n990_.in[3] (.names)                               1.338    15.434
$abc$2660$new_n990_.out[0] (.names)                              0.261    15.695
$abc$2660$new_n999_.in[5] (.names)                               1.338    17.032
$abc$2660$new_n999_.out[0] (.names)                              0.261    17.293
$abc$2660$new_n1006_.in[0] (.names)                              1.338    18.631
$abc$2660$new_n1006_.out[0] (.names)                             0.261    18.892
$abc$2660$new_n1011_.in[4] (.names)                              1.338    20.230
$abc$2660$new_n1011_.out[0] (.names)                             0.235    20.465
$abc$2660$new_n1016_.in[4] (.names)                              1.338    21.803
$abc$2660$new_n1016_.out[0] (.names)                             0.235    22.038
$0\x_var[31:0][29].in[4] (.names)                                1.338    23.376
$0\x_var[31:0][29].out[0] (.names)                               0.261    23.637
x_var[29].D[0] (.latch)                                          1.338    24.974
data arrival time                                                         24.974

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[29].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -24.974
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.703


#Path 30
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : x_var[28].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n944_.in[0] (.names)                               1.338     2.800
$abc$2660$new_n944_.out[0] (.names)                              0.261     3.061
$abc$2660$new_n949_.in[4] (.names)                               1.338     4.398
$abc$2660$new_n949_.out[0] (.names)                              0.235     4.633
$abc$2660$new_n954_.in[4] (.names)                               1.338     5.971
$abc$2660$new_n954_.out[0] (.names)                              0.235     6.206
$abc$2660$new_n959_.in[4] (.names)                               1.338     7.544
$abc$2660$new_n959_.out[0] (.names)                              0.235     7.779
$abc$2660$new_n964_.in[4] (.names)                               1.338     9.117
$abc$2660$new_n964_.out[0] (.names)                              0.235     9.352
$abc$2660$new_n969_.in[4] (.names)                               1.338    10.689
$abc$2660$new_n969_.out[0] (.names)                              0.235    10.924
$abc$2660$new_n974_.in[4] (.names)                               1.338    12.262
$abc$2660$new_n974_.out[0] (.names)                              0.235    12.497
$abc$2660$new_n982_.in[5] (.names)                               1.338    13.835
$abc$2660$new_n982_.out[0] (.names)                              0.261    14.096
$abc$2660$new_n990_.in[3] (.names)                               1.338    15.434
$abc$2660$new_n990_.out[0] (.names)                              0.261    15.695
$abc$2660$new_n999_.in[5] (.names)                               1.338    17.032
$abc$2660$new_n999_.out[0] (.names)                              0.261    17.293
$abc$2660$new_n1006_.in[0] (.names)                              1.338    18.631
$abc$2660$new_n1006_.out[0] (.names)                             0.261    18.892
$abc$2660$new_n1011_.in[4] (.names)                              1.338    20.230
$abc$2660$new_n1011_.out[0] (.names)                             0.235    20.465
$abc$2660$new_n1014_.in[4] (.names)                              1.338    21.803
$abc$2660$new_n1014_.out[0] (.names)                             0.235    22.038
$0\x_var[31:0][28].in[4] (.names)                                1.338    23.376
$0\x_var[31:0][28].out[0] (.names)                               0.261    23.637
x_var[28].D[0] (.latch)                                          1.338    24.974
data arrival time                                                         24.974

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[28].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -24.974
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.703


#Path 31
Startpoint: u_var[0].Q[0] (.latch clocked by clk)
Endpoint  : y_var[22].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u_var[0].clk[0] (.latch)                                         1.338     1.338
u_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
temp[0].A[35] (mult_36)                                          1.338     2.800
temp[0].Y[71] (mult_36)                                          1.523     4.323
$abc$2660$new_n856_.in[1] (.names)                               1.338     5.660
$abc$2660$new_n856_.out[0] (.names)                              0.261     5.921
$abc$2660$new_n861_.in[4] (.names)                               1.338     7.259
$abc$2660$new_n861_.out[0] (.names)                              0.235     7.494
$abc$2660$new_n866_.in[4] (.names)                               1.338     8.832
$abc$2660$new_n866_.out[0] (.names)                              0.235     9.067
$abc$2660$new_n871_.in[4] (.names)                               1.338    10.405
$abc$2660$new_n871_.out[0] (.names)                              0.235    10.640
$abc$2660$new_n876_.in[4] (.names)                               1.338    11.977
$abc$2660$new_n876_.out[0] (.names)                              0.235    12.212
$abc$2660$new_n881_.in[4] (.names)                               1.338    13.550
$abc$2660$new_n881_.out[0] (.names)                              0.235    13.785
$abc$2660$new_n886_.in[4] (.names)                               1.338    15.123
$abc$2660$new_n886_.out[0] (.names)                              0.235    15.358
$abc$2660$new_n894_.in[5] (.names)                               1.338    16.696
$abc$2660$new_n894_.out[0] (.names)                              0.261    16.957
$abc$2660$new_n902_.in[3] (.names)                               1.338    18.294
$abc$2660$new_n902_.out[0] (.names)                              0.261    18.555
$abc$2660$new_n904_.in[2] (.names)                               1.338    19.893
$abc$2660$new_n904_.out[0] (.names)                              0.195    20.088
$abc$2660$new_n907_.in[4] (.names)                               1.338    21.426
$abc$2660$new_n907_.out[0] (.names)                              0.235    21.661
$0\y_var[31:0][22].in[4] (.names)                                1.338    22.999
$0\y_var[31:0][22].out[0] (.names)                               0.261    23.260
y_var[22].D[0] (.latch)                                          1.338    24.598
data arrival time                                                         24.598

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
y_var[22].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -24.598
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.326


#Path 32
Startpoint: u_var[0].Q[0] (.latch clocked by clk)
Endpoint  : u_var[14].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[0].clk[0] (.latch)                                                                                                1.338     1.338
u_var[0].Q[0] (.latch) [clock-to-output]                                                                                0.124     1.462
temp[0].A[35] (mult_36)                                                                                                 1.338     2.800
temp[0].Y[71] (mult_36)                                                                                                 1.523     4.323
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[35] (mult_36)                                                          1.338     5.660
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[71] (mult_36)                                                          1.523     7.183
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[35] (mult_36)                       1.338     8.521
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[71] (mult_36)                       1.523    10.044
$abc$2660$new_n689_.in[0] (.names)                                                                                      1.338    11.382
$abc$2660$new_n689_.out[0] (.names)                                                                                     0.261    11.643
$abc$2660$new_n703_.in[5] (.names)                                                                                      1.338    12.981
$abc$2660$new_n703_.out[0] (.names)                                                                                     0.261    13.242
$abc$2660$new_n712_.in[3] (.names)                                                                                      1.338    14.579
$abc$2660$new_n712_.out[0] (.names)                                                                                     0.261    14.840
$abc$2660$new_n727_.in[5] (.names)                                                                                      1.338    16.178
$abc$2660$new_n727_.out[0] (.names)                                                                                     0.261    16.439
$abc$2660$new_n734_.in[5] (.names)                                                                                      1.338    17.777
$abc$2660$new_n734_.out[0] (.names)                                                                                     0.261    18.038
$abc$2660$new_n733_.in[0] (.names)                                                                                      1.338    19.376
$abc$2660$new_n733_.out[0] (.names)                                                                                     0.261    19.637
$abc$2660$new_n745_.in[3] (.names)                                                                                      1.338    20.974
$abc$2660$new_n745_.out[0] (.names)                                                                                     0.195    21.169
$0\u_var[31:0][14].in[4] (.names)                                                                                       1.338    22.507
$0\u_var[31:0][14].out[0] (.names)                                                                                      0.261    22.768
u_var[14].D[0] (.latch)                                                                                                 1.338    24.106
data arrival time                                                                                                                24.106

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[14].clk[0] (.latch)                                                                                               1.338     1.338
clock uncertainty                                                                                                       0.000     1.338
cell setup time                                                                                                        -0.066     1.272
data required time                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                1.272
data arrival time                                                                                                               -24.106
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -22.834


#Path 33
Startpoint: u_var[0].Q[0] (.latch clocked by clk)
Endpoint  : u_var[13].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[0].clk[0] (.latch)                                                                                                1.338     1.338
u_var[0].Q[0] (.latch) [clock-to-output]                                                                                0.124     1.462
temp[0].A[35] (mult_36)                                                                                                 1.338     2.800
temp[0].Y[71] (mult_36)                                                                                                 1.523     4.323
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[35] (mult_36)                                                          1.338     5.660
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[71] (mult_36)                                                          1.523     7.183
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[35] (mult_36)                       1.338     8.521
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[71] (mult_36)                       1.523    10.044
$abc$2660$new_n689_.in[0] (.names)                                                                                      1.338    11.382
$abc$2660$new_n689_.out[0] (.names)                                                                                     0.261    11.643
$abc$2660$new_n703_.in[5] (.names)                                                                                      1.338    12.981
$abc$2660$new_n703_.out[0] (.names)                                                                                     0.261    13.242
$abc$2660$new_n712_.in[3] (.names)                                                                                      1.338    14.579
$abc$2660$new_n712_.out[0] (.names)                                                                                     0.261    14.840
$abc$2660$new_n727_.in[5] (.names)                                                                                      1.338    16.178
$abc$2660$new_n727_.out[0] (.names)                                                                                     0.261    16.439
$abc$2660$new_n734_.in[5] (.names)                                                                                      1.338    17.777
$abc$2660$new_n734_.out[0] (.names)                                                                                     0.261    18.038
$abc$2660$new_n733_.in[0] (.names)                                                                                      1.338    19.376
$abc$2660$new_n733_.out[0] (.names)                                                                                     0.261    19.637
$abc$2660$new_n737_.in[1] (.names)                                                                                      1.338    20.974
$abc$2660$new_n737_.out[0] (.names)                                                                                     0.195    21.169
$0\u_var[31:0][13].in[4] (.names)                                                                                       1.338    22.507
$0\u_var[31:0][13].out[0] (.names)                                                                                      0.261    22.768
u_var[13].D[0] (.latch)                                                                                                 1.338    24.106
data arrival time                                                                                                                24.106

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[13].clk[0] (.latch)                                                                                               1.338     1.338
clock uncertainty                                                                                                       0.000     1.338
cell setup time                                                                                                        -0.066     1.272
data required time                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                1.272
data arrival time                                                                                                               -24.106
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -22.834


#Path 34
Startpoint: u_var[0].Q[0] (.latch clocked by clk)
Endpoint  : u_var[11].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[0].clk[0] (.latch)                                                                                                1.338     1.338
u_var[0].Q[0] (.latch) [clock-to-output]                                                                                0.124     1.462
temp[0].A[35] (mult_36)                                                                                                 1.338     2.800
temp[0].Y[71] (mult_36)                                                                                                 1.523     4.323
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[35] (mult_36)                                                          1.338     5.660
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[71] (mult_36)                                                          1.523     7.183
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[35] (mult_36)                       1.338     8.521
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[71] (mult_36)                       1.523    10.044
$abc$2660$new_n689_.in[0] (.names)                                                                                      1.338    11.382
$abc$2660$new_n689_.out[0] (.names)                                                                                     0.261    11.643
$abc$2660$new_n703_.in[5] (.names)                                                                                      1.338    12.981
$abc$2660$new_n703_.out[0] (.names)                                                                                     0.261    13.242
$abc$2660$new_n712_.in[3] (.names)                                                                                      1.338    14.579
$abc$2660$new_n712_.out[0] (.names)                                                                                     0.261    14.840
$abc$2660$new_n717_.in[4] (.names)                                                                                      1.338    16.178
$abc$2660$new_n717_.out[0] (.names)                                                                                     0.235    16.413
$abc$2660$new_n720_.in[2] (.names)                                                                                      1.338    17.751
$abc$2660$new_n720_.out[0] (.names)                                                                                     0.235    17.986
$abc$2660$new_n725_.in[2] (.names)                                                                                      1.338    19.324
$abc$2660$new_n725_.out[0] (.names)                                                                                     0.195    19.519
$abc$2660$new_n724_.in[3] (.names)                                                                                      1.338    20.856
$abc$2660$new_n724_.out[0] (.names)                                                                                     0.261    21.117
$0\u_var[31:0][11].in[1] (.names)                                                                                       1.338    22.455
$0\u_var[31:0][11].out[0] (.names)                                                                                      0.195    22.650
u_var[11].D[0] (.latch)                                                                                                 1.338    23.988
data arrival time                                                                                                                23.988

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[11].clk[0] (.latch)                                                                                               1.338     1.338
clock uncertainty                                                                                                       0.000     1.338
cell setup time                                                                                                        -0.066     1.272
data required time                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                1.272
data arrival time                                                                                                               -23.988
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -22.716


#Path 35
Startpoint: u_var[0].Q[0] (.latch clocked by clk)
Endpoint  : u_var[12].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[0].clk[0] (.latch)                                                                                                1.338     1.338
u_var[0].Q[0] (.latch) [clock-to-output]                                                                                0.124     1.462
temp[0].A[35] (mult_36)                                                                                                 1.338     2.800
temp[0].Y[71] (mult_36)                                                                                                 1.523     4.323
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[35] (mult_36)                                                          1.338     5.660
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[71] (mult_36)                                                          1.523     7.183
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[35] (mult_36)                       1.338     8.521
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[71] (mult_36)                       1.523    10.044
$abc$2660$new_n689_.in[0] (.names)                                                                                      1.338    11.382
$abc$2660$new_n689_.out[0] (.names)                                                                                     0.261    11.643
$abc$2660$new_n703_.in[5] (.names)                                                                                      1.338    12.981
$abc$2660$new_n703_.out[0] (.names)                                                                                     0.261    13.242
$abc$2660$new_n712_.in[3] (.names)                                                                                      1.338    14.579
$abc$2660$new_n712_.out[0] (.names)                                                                                     0.261    14.840
$abc$2660$new_n717_.in[4] (.names)                                                                                      1.338    16.178
$abc$2660$new_n717_.out[0] (.names)                                                                                     0.235    16.413
$abc$2660$new_n720_.in[2] (.names)                                                                                      1.338    17.751
$abc$2660$new_n720_.out[0] (.names)                                                                                     0.235    17.986
$abc$2660$new_n725_.in[2] (.names)                                                                                      1.338    19.324
$abc$2660$new_n725_.out[0] (.names)                                                                                     0.195    19.519
$abc$2660$new_n731_.in[1] (.names)                                                                                      1.338    20.856
$abc$2660$new_n731_.out[0] (.names)                                                                                     0.195    21.051
$0\u_var[31:0][12].in[3] (.names)                                                                                       1.338    22.389
$0\u_var[31:0][12].out[0] (.names)                                                                                      0.235    22.624
u_var[12].D[0] (.latch)                                                                                                 1.338    23.962
data arrival time                                                                                                                23.962

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[12].clk[0] (.latch)                                                                                               1.338     1.338
clock uncertainty                                                                                                       0.000     1.338
cell setup time                                                                                                        -0.066     1.272
data required time                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                1.272
data arrival time                                                                                                               -23.962
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -22.690


#Path 36
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : x_var[27].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n944_.in[0] (.names)                               1.338     2.800
$abc$2660$new_n944_.out[0] (.names)                              0.261     3.061
$abc$2660$new_n949_.in[4] (.names)                               1.338     4.398
$abc$2660$new_n949_.out[0] (.names)                              0.235     4.633
$abc$2660$new_n954_.in[4] (.names)                               1.338     5.971
$abc$2660$new_n954_.out[0] (.names)                              0.235     6.206
$abc$2660$new_n959_.in[4] (.names)                               1.338     7.544
$abc$2660$new_n959_.out[0] (.names)                              0.235     7.779
$abc$2660$new_n964_.in[4] (.names)                               1.338     9.117
$abc$2660$new_n964_.out[0] (.names)                              0.235     9.352
$abc$2660$new_n969_.in[4] (.names)                               1.338    10.689
$abc$2660$new_n969_.out[0] (.names)                              0.235    10.924
$abc$2660$new_n974_.in[4] (.names)                               1.338    12.262
$abc$2660$new_n974_.out[0] (.names)                              0.235    12.497
$abc$2660$new_n982_.in[5] (.names)                               1.338    13.835
$abc$2660$new_n982_.out[0] (.names)                              0.261    14.096
$abc$2660$new_n990_.in[3] (.names)                               1.338    15.434
$abc$2660$new_n990_.out[0] (.names)                              0.261    15.695
$abc$2660$new_n999_.in[5] (.names)                               1.338    17.032
$abc$2660$new_n999_.out[0] (.names)                              0.261    17.293
$abc$2660$new_n1006_.in[0] (.names)                              1.338    18.631
$abc$2660$new_n1006_.out[0] (.names)                             0.261    18.892
$abc$2660$new_n1011_.in[4] (.names)                              1.338    20.230
$abc$2660$new_n1011_.out[0] (.names)                             0.235    20.465
$0\x_var[31:0][27].in[4] (.names)                                1.338    21.803
$0\x_var[31:0][27].out[0] (.names)                               0.261    22.064
x_var[27].D[0] (.latch)                                          1.338    23.402
data arrival time                                                         23.402

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[27].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -23.402
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.130


#Path 37
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : x_var[26].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n944_.in[0] (.names)                               1.338     2.800
$abc$2660$new_n944_.out[0] (.names)                              0.261     3.061
$abc$2660$new_n949_.in[4] (.names)                               1.338     4.398
$abc$2660$new_n949_.out[0] (.names)                              0.235     4.633
$abc$2660$new_n954_.in[4] (.names)                               1.338     5.971
$abc$2660$new_n954_.out[0] (.names)                              0.235     6.206
$abc$2660$new_n959_.in[4] (.names)                               1.338     7.544
$abc$2660$new_n959_.out[0] (.names)                              0.235     7.779
$abc$2660$new_n964_.in[4] (.names)                               1.338     9.117
$abc$2660$new_n964_.out[0] (.names)                              0.235     9.352
$abc$2660$new_n969_.in[4] (.names)                               1.338    10.689
$abc$2660$new_n969_.out[0] (.names)                              0.235    10.924
$abc$2660$new_n974_.in[4] (.names)                               1.338    12.262
$abc$2660$new_n974_.out[0] (.names)                              0.235    12.497
$abc$2660$new_n982_.in[5] (.names)                               1.338    13.835
$abc$2660$new_n982_.out[0] (.names)                              0.261    14.096
$abc$2660$new_n990_.in[3] (.names)                               1.338    15.434
$abc$2660$new_n990_.out[0] (.names)                              0.261    15.695
$abc$2660$new_n999_.in[5] (.names)                               1.338    17.032
$abc$2660$new_n999_.out[0] (.names)                              0.261    17.293
$abc$2660$new_n1006_.in[0] (.names)                              1.338    18.631
$abc$2660$new_n1006_.out[0] (.names)                             0.261    18.892
$abc$2660$new_n1008_.in[2] (.names)                              1.338    20.230
$abc$2660$new_n1008_.out[0] (.names)                             0.195    20.425
$0\x_var[31:0][26].in[4] (.names)                                1.338    21.763
$0\x_var[31:0][26].out[0] (.names)                               0.261    22.024
x_var[26].D[0] (.latch)                                          1.338    23.362
data arrival time                                                         23.362

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[26].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -23.362
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.090


#Path 38
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : x_var[25].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n944_.in[0] (.names)                               1.338     2.800
$abc$2660$new_n944_.out[0] (.names)                              0.261     3.061
$abc$2660$new_n949_.in[4] (.names)                               1.338     4.398
$abc$2660$new_n949_.out[0] (.names)                              0.235     4.633
$abc$2660$new_n954_.in[4] (.names)                               1.338     5.971
$abc$2660$new_n954_.out[0] (.names)                              0.235     6.206
$abc$2660$new_n959_.in[4] (.names)                               1.338     7.544
$abc$2660$new_n959_.out[0] (.names)                              0.235     7.779
$abc$2660$new_n964_.in[4] (.names)                               1.338     9.117
$abc$2660$new_n964_.out[0] (.names)                              0.235     9.352
$abc$2660$new_n969_.in[4] (.names)                               1.338    10.689
$abc$2660$new_n969_.out[0] (.names)                              0.235    10.924
$abc$2660$new_n974_.in[4] (.names)                               1.338    12.262
$abc$2660$new_n974_.out[0] (.names)                              0.235    12.497
$abc$2660$new_n982_.in[5] (.names)                               1.338    13.835
$abc$2660$new_n982_.out[0] (.names)                              0.261    14.096
$abc$2660$new_n990_.in[3] (.names)                               1.338    15.434
$abc$2660$new_n990_.out[0] (.names)                              0.261    15.695
$abc$2660$new_n999_.in[5] (.names)                               1.338    17.032
$abc$2660$new_n999_.out[0] (.names)                              0.261    17.293
$abc$2660$new_n1006_.in[0] (.names)                              1.338    18.631
$abc$2660$new_n1006_.out[0] (.names)                             0.261    18.892
$abc$2660$new_n1005_.in[2] (.names)                              1.338    20.230
$abc$2660$new_n1005_.out[0] (.names)                             0.195    20.425
$0\x_var[31:0][25].in[4] (.names)                                1.338    21.763
$0\x_var[31:0][25].out[0] (.names)                               0.261    22.024
x_var[25].D[0] (.latch)                                          1.338    23.362
data arrival time                                                         23.362

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[25].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -23.362
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.090


#Path 39
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : x_var[24].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n944_.in[0] (.names)                               1.338     2.800
$abc$2660$new_n944_.out[0] (.names)                              0.261     3.061
$abc$2660$new_n949_.in[4] (.names)                               1.338     4.398
$abc$2660$new_n949_.out[0] (.names)                              0.235     4.633
$abc$2660$new_n954_.in[4] (.names)                               1.338     5.971
$abc$2660$new_n954_.out[0] (.names)                              0.235     6.206
$abc$2660$new_n959_.in[4] (.names)                               1.338     7.544
$abc$2660$new_n959_.out[0] (.names)                              0.235     7.779
$abc$2660$new_n964_.in[4] (.names)                               1.338     9.117
$abc$2660$new_n964_.out[0] (.names)                              0.235     9.352
$abc$2660$new_n969_.in[4] (.names)                               1.338    10.689
$abc$2660$new_n969_.out[0] (.names)                              0.235    10.924
$abc$2660$new_n974_.in[4] (.names)                               1.338    12.262
$abc$2660$new_n974_.out[0] (.names)                              0.235    12.497
$abc$2660$new_n982_.in[5] (.names)                               1.338    13.835
$abc$2660$new_n982_.out[0] (.names)                              0.261    14.096
$abc$2660$new_n990_.in[3] (.names)                               1.338    15.434
$abc$2660$new_n990_.out[0] (.names)                              0.261    15.695
$abc$2660$new_n999_.in[5] (.names)                               1.338    17.032
$abc$2660$new_n999_.out[0] (.names)                              0.261    17.293
$abc$2660$new_n998_.in[1] (.names)                               1.338    18.631
$abc$2660$new_n998_.out[0] (.names)                              0.195    18.826
$abc$2660$new_n1003_.in[4] (.names)                              1.338    20.164
$abc$2660$new_n1003_.out[0] (.names)                             0.235    20.399
$0\x_var[31:0][24].in[4] (.names)                                1.338    21.737
$0\x_var[31:0][24].out[0] (.names)                               0.261    21.998
x_var[24].D[0] (.latch)                                          1.338    23.336
data arrival time                                                         23.336

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[24].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -23.336
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.064


#Path 40
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : x_var[23].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n944_.in[0] (.names)                               1.338     2.800
$abc$2660$new_n944_.out[0] (.names)                              0.261     3.061
$abc$2660$new_n949_.in[4] (.names)                               1.338     4.398
$abc$2660$new_n949_.out[0] (.names)                              0.235     4.633
$abc$2660$new_n954_.in[4] (.names)                               1.338     5.971
$abc$2660$new_n954_.out[0] (.names)                              0.235     6.206
$abc$2660$new_n959_.in[4] (.names)                               1.338     7.544
$abc$2660$new_n959_.out[0] (.names)                              0.235     7.779
$abc$2660$new_n964_.in[4] (.names)                               1.338     9.117
$abc$2660$new_n964_.out[0] (.names)                              0.235     9.352
$abc$2660$new_n969_.in[4] (.names)                               1.338    10.689
$abc$2660$new_n969_.out[0] (.names)                              0.235    10.924
$abc$2660$new_n974_.in[4] (.names)                               1.338    12.262
$abc$2660$new_n974_.out[0] (.names)                              0.235    12.497
$abc$2660$new_n982_.in[5] (.names)                               1.338    13.835
$abc$2660$new_n982_.out[0] (.names)                              0.261    14.096
$abc$2660$new_n990_.in[3] (.names)                               1.338    15.434
$abc$2660$new_n990_.out[0] (.names)                              0.261    15.695
$abc$2660$new_n999_.in[5] (.names)                               1.338    17.032
$abc$2660$new_n999_.out[0] (.names)                              0.261    17.293
$abc$2660$new_n998_.in[1] (.names)                               1.338    18.631
$abc$2660$new_n998_.out[0] (.names)                              0.195    18.826
$abc$2660$new_n997_.in[3] (.names)                               1.338    20.164
$abc$2660$new_n997_.out[0] (.names)                              0.261    20.425
$0\x_var[31:0][23].in[1] (.names)                                1.338    21.763
$0\x_var[31:0][23].out[0] (.names)                               0.195    21.958
x_var[23].D[0] (.latch)                                          1.338    23.296
data arrival time                                                         23.296

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[23].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -23.296
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.024


#Path 41
Startpoint: u_var[0].Q[0] (.latch clocked by clk)
Endpoint  : y_var[21].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u_var[0].clk[0] (.latch)                                         1.338     1.338
u_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
temp[0].A[35] (mult_36)                                          1.338     2.800
temp[0].Y[71] (mult_36)                                          1.523     4.323
$abc$2660$new_n856_.in[1] (.names)                               1.338     5.660
$abc$2660$new_n856_.out[0] (.names)                              0.261     5.921
$abc$2660$new_n861_.in[4] (.names)                               1.338     7.259
$abc$2660$new_n861_.out[0] (.names)                              0.235     7.494
$abc$2660$new_n866_.in[4] (.names)                               1.338     8.832
$abc$2660$new_n866_.out[0] (.names)                              0.235     9.067
$abc$2660$new_n871_.in[4] (.names)                               1.338    10.405
$abc$2660$new_n871_.out[0] (.names)                              0.235    10.640
$abc$2660$new_n876_.in[4] (.names)                               1.338    11.977
$abc$2660$new_n876_.out[0] (.names)                              0.235    12.212
$abc$2660$new_n881_.in[4] (.names)                               1.338    13.550
$abc$2660$new_n881_.out[0] (.names)                              0.235    13.785
$abc$2660$new_n886_.in[4] (.names)                               1.338    15.123
$abc$2660$new_n886_.out[0] (.names)                              0.235    15.358
$abc$2660$new_n894_.in[5] (.names)                               1.338    16.696
$abc$2660$new_n894_.out[0] (.names)                              0.261    16.957
$abc$2660$new_n902_.in[3] (.names)                               1.338    18.294
$abc$2660$new_n902_.out[0] (.names)                              0.261    18.555
$abc$2660$new_n904_.in[2] (.names)                               1.338    19.893
$abc$2660$new_n904_.out[0] (.names)                              0.195    20.088
$0\y_var[31:0][21].in[4] (.names)                                1.338    21.426
$0\y_var[31:0][21].out[0] (.names)                               0.261    21.687
y_var[21].D[0] (.latch)                                          1.338    23.025
data arrival time                                                         23.025

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
y_var[21].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -23.025
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.753


#Path 42
Startpoint: u_var[0].Q[0] (.latch clocked by clk)
Endpoint  : y_var[20].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u_var[0].clk[0] (.latch)                                         1.338     1.338
u_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
temp[0].A[35] (mult_36)                                          1.338     2.800
temp[0].Y[71] (mult_36)                                          1.523     4.323
$abc$2660$new_n856_.in[1] (.names)                               1.338     5.660
$abc$2660$new_n856_.out[0] (.names)                              0.261     5.921
$abc$2660$new_n861_.in[4] (.names)                               1.338     7.259
$abc$2660$new_n861_.out[0] (.names)                              0.235     7.494
$abc$2660$new_n866_.in[4] (.names)                               1.338     8.832
$abc$2660$new_n866_.out[0] (.names)                              0.235     9.067
$abc$2660$new_n871_.in[4] (.names)                               1.338    10.405
$abc$2660$new_n871_.out[0] (.names)                              0.235    10.640
$abc$2660$new_n876_.in[4] (.names)                               1.338    11.977
$abc$2660$new_n876_.out[0] (.names)                              0.235    12.212
$abc$2660$new_n881_.in[4] (.names)                               1.338    13.550
$abc$2660$new_n881_.out[0] (.names)                              0.235    13.785
$abc$2660$new_n886_.in[4] (.names)                               1.338    15.123
$abc$2660$new_n886_.out[0] (.names)                              0.235    15.358
$abc$2660$new_n894_.in[5] (.names)                               1.338    16.696
$abc$2660$new_n894_.out[0] (.names)                              0.261    16.957
$abc$2660$new_n902_.in[3] (.names)                               1.338    18.294
$abc$2660$new_n902_.out[0] (.names)                              0.261    18.555
$abc$2660$new_n901_.in[2] (.names)                               1.338    19.893
$abc$2660$new_n901_.out[0] (.names)                              0.195    20.088
$0\y_var[31:0][20].in[4] (.names)                                1.338    21.426
$0\y_var[31:0][20].out[0] (.names)                               0.261    21.687
y_var[20].D[0] (.latch)                                          1.338    23.025
data arrival time                                                         23.025

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
y_var[20].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -23.025
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.753


#Path 43
Startpoint: u_var[0].Q[0] (.latch clocked by clk)
Endpoint  : y_var[19].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u_var[0].clk[0] (.latch)                                         1.338     1.338
u_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
temp[0].A[35] (mult_36)                                          1.338     2.800
temp[0].Y[71] (mult_36)                                          1.523     4.323
$abc$2660$new_n856_.in[1] (.names)                               1.338     5.660
$abc$2660$new_n856_.out[0] (.names)                              0.261     5.921
$abc$2660$new_n861_.in[4] (.names)                               1.338     7.259
$abc$2660$new_n861_.out[0] (.names)                              0.235     7.494
$abc$2660$new_n866_.in[4] (.names)                               1.338     8.832
$abc$2660$new_n866_.out[0] (.names)                              0.235     9.067
$abc$2660$new_n871_.in[4] (.names)                               1.338    10.405
$abc$2660$new_n871_.out[0] (.names)                              0.235    10.640
$abc$2660$new_n876_.in[4] (.names)                               1.338    11.977
$abc$2660$new_n876_.out[0] (.names)                              0.235    12.212
$abc$2660$new_n881_.in[4] (.names)                               1.338    13.550
$abc$2660$new_n881_.out[0] (.names)                              0.235    13.785
$abc$2660$new_n886_.in[4] (.names)                               1.338    15.123
$abc$2660$new_n886_.out[0] (.names)                              0.235    15.358
$abc$2660$new_n894_.in[5] (.names)                               1.338    16.696
$abc$2660$new_n894_.out[0] (.names)                              0.261    16.957
$abc$2660$new_n899_.in[1] (.names)                               1.338    18.294
$abc$2660$new_n899_.out[0] (.names)                              0.195    18.489
$abc$2660$new_n898_.in[3] (.names)                               1.338    19.827
$abc$2660$new_n898_.out[0] (.names)                              0.261    20.088
$0\y_var[31:0][19].in[1] (.names)                                1.338    21.426
$0\y_var[31:0][19].out[0] (.names)                               0.195    21.621
y_var[19].D[0] (.latch)                                          1.338    22.959
data arrival time                                                         22.959

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
y_var[19].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -22.959
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.687


#Path 44
Startpoint: u_var[0].Q[0] (.latch clocked by clk)
Endpoint  : u_var[10].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[0].clk[0] (.latch)                                                                                                1.338     1.338
u_var[0].Q[0] (.latch) [clock-to-output]                                                                                0.124     1.462
temp[0].A[35] (mult_36)                                                                                                 1.338     2.800
temp[0].Y[71] (mult_36)                                                                                                 1.523     4.323
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[35] (mult_36)                                                          1.338     5.660
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[71] (mult_36)                                                          1.523     7.183
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[35] (mult_36)                       1.338     8.521
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[71] (mult_36)                       1.523    10.044
$abc$2660$new_n689_.in[0] (.names)                                                                                      1.338    11.382
$abc$2660$new_n689_.out[0] (.names)                                                                                     0.261    11.643
$abc$2660$new_n703_.in[5] (.names)                                                                                      1.338    12.981
$abc$2660$new_n703_.out[0] (.names)                                                                                     0.261    13.242
$abc$2660$new_n712_.in[3] (.names)                                                                                      1.338    14.579
$abc$2660$new_n712_.out[0] (.names)                                                                                     0.261    14.840
$abc$2660$new_n717_.in[4] (.names)                                                                                      1.338    16.178
$abc$2660$new_n717_.out[0] (.names)                                                                                     0.235    16.413
$abc$2660$new_n720_.in[2] (.names)                                                                                      1.338    17.751
$abc$2660$new_n720_.out[0] (.names)                                                                                     0.235    17.986
$abc$2660$new_n719_.in[2] (.names)                                                                                      1.338    19.324
$abc$2660$new_n719_.out[0] (.names)                                                                                     0.195    19.519
$0\u_var[31:0][10].in[4] (.names)                                                                                       1.338    20.856
$0\u_var[31:0][10].out[0] (.names)                                                                                      0.261    21.117
u_var[10].D[0] (.latch)                                                                                                 1.338    22.455
data arrival time                                                                                                                22.455

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[10].clk[0] (.latch)                                                                                               1.338     1.338
clock uncertainty                                                                                                       0.000     1.338
cell setup time                                                                                                        -0.066     1.272
data required time                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                1.272
data arrival time                                                                                                               -22.455
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -21.183


#Path 45
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : x_var[22].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n944_.in[0] (.names)                               1.338     2.800
$abc$2660$new_n944_.out[0] (.names)                              0.261     3.061
$abc$2660$new_n949_.in[4] (.names)                               1.338     4.398
$abc$2660$new_n949_.out[0] (.names)                              0.235     4.633
$abc$2660$new_n954_.in[4] (.names)                               1.338     5.971
$abc$2660$new_n954_.out[0] (.names)                              0.235     6.206
$abc$2660$new_n959_.in[4] (.names)                               1.338     7.544
$abc$2660$new_n959_.out[0] (.names)                              0.235     7.779
$abc$2660$new_n964_.in[4] (.names)                               1.338     9.117
$abc$2660$new_n964_.out[0] (.names)                              0.235     9.352
$abc$2660$new_n969_.in[4] (.names)                               1.338    10.689
$abc$2660$new_n969_.out[0] (.names)                              0.235    10.924
$abc$2660$new_n974_.in[4] (.names)                               1.338    12.262
$abc$2660$new_n974_.out[0] (.names)                              0.235    12.497
$abc$2660$new_n982_.in[5] (.names)                               1.338    13.835
$abc$2660$new_n982_.out[0] (.names)                              0.261    14.096
$abc$2660$new_n990_.in[3] (.names)                               1.338    15.434
$abc$2660$new_n990_.out[0] (.names)                              0.261    15.695
$abc$2660$new_n993_.in[2] (.names)                               1.338    17.032
$abc$2660$new_n993_.out[0] (.names)                              0.195    17.227
$abc$2660$new_n995_.in[4] (.names)                               1.338    18.565
$abc$2660$new_n995_.out[0] (.names)                              0.235    18.800
$0\x_var[31:0][22].in[4] (.names)                                1.338    20.138
$0\x_var[31:0][22].out[0] (.names)                               0.261    20.399
x_var[22].D[0] (.latch)                                          1.338    21.737
data arrival time                                                         21.737

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[22].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.737
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.465


#Path 46
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : y_var[6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.195     2.995
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.332
$abc$2660$new_n654_.out[0] (.names)                              0.235     4.567
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.905
$abc$2660$new_n653_.out[0] (.names)                              0.235     6.140
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.478
$abc$2660$new_n652_.out[0] (.names)                              0.235     7.713
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.051
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.312
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.649
$abc$2660$new_n650_.out[0] (.names)                              0.235    10.884
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.222
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.483
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.821
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.082
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.420
$abc$2660$new_n647_.out[0] (.names)                              0.235    15.655
$abc$2660$new_n687_.in[1] (.names)                               1.338    16.992
$abc$2660$new_n687_.out[0] (.names)                              0.195    17.187
$abc$2660$new_n863_.in[0] (.names)                               1.338    18.525
$abc$2660$new_n863_.out[0] (.names)                              0.261    18.786
$0\y_var[31:0][6].in[1] (.names)                                 1.338    20.124
$0\y_var[31:0][6].out[0] (.names)                                0.261    20.385
y_var[6].D[0] (.latch)                                           1.338    21.723
data arrival time                                                         21.723

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
y_var[6].clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.723
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.451


#Path 47
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : x_var[6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.195     2.995
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.332
$abc$2660$new_n654_.out[0] (.names)                              0.235     4.567
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.905
$abc$2660$new_n653_.out[0] (.names)                              0.235     6.140
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.478
$abc$2660$new_n652_.out[0] (.names)                              0.235     7.713
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.051
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.312
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.649
$abc$2660$new_n650_.out[0] (.names)                              0.235    10.884
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.222
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.483
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.821
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.082
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.420
$abc$2660$new_n647_.out[0] (.names)                              0.235    15.655
$abc$2660$new_n687_.in[1] (.names)                               1.338    16.992
$abc$2660$new_n687_.out[0] (.names)                              0.195    17.187
$abc$2660$new_n951_.in[0] (.names)                               1.338    18.525
$abc$2660$new_n951_.out[0] (.names)                              0.261    18.786
$0\x_var[31:0][6].in[1] (.names)                                 1.338    20.124
$0\x_var[31:0][6].out[0] (.names)                                0.261    20.385
x_var[6].D[0] (.latch)                                           1.338    21.723
data arrival time                                                         21.723

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[6].clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.723
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.451


#Path 48
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : y_var[18].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.195     2.995
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.332
$abc$2660$new_n654_.out[0] (.names)                              0.235     4.567
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.905
$abc$2660$new_n653_.out[0] (.names)                              0.235     6.140
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.478
$abc$2660$new_n652_.out[0] (.names)                              0.235     7.713
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.051
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.312
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.649
$abc$2660$new_n650_.out[0] (.names)                              0.235    10.884
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.222
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.483
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.821
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.082
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.420
$abc$2660$new_n647_.out[0] (.names)                              0.235    15.655
$abc$2660$new_n687_.in[1] (.names)                               1.338    16.992
$abc$2660$new_n687_.out[0] (.names)                              0.195    17.187
$abc$2660$new_n893_.in[0] (.names)                               1.338    18.525
$abc$2660$new_n893_.out[0] (.names)                              0.235    18.760
$0\y_var[31:0][18].in[1] (.names)                                1.338    20.098
$0\y_var[31:0][18].out[0] (.names)                               0.261    20.359
y_var[18].D[0] (.latch)                                          1.338    21.697
data arrival time                                                         21.697

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
y_var[18].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.697
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.425


#Path 49
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : x_var[21].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n944_.in[0] (.names)                               1.338     2.800
$abc$2660$new_n944_.out[0] (.names)                              0.261     3.061
$abc$2660$new_n949_.in[4] (.names)                               1.338     4.398
$abc$2660$new_n949_.out[0] (.names)                              0.235     4.633
$abc$2660$new_n954_.in[4] (.names)                               1.338     5.971
$abc$2660$new_n954_.out[0] (.names)                              0.235     6.206
$abc$2660$new_n959_.in[4] (.names)                               1.338     7.544
$abc$2660$new_n959_.out[0] (.names)                              0.235     7.779
$abc$2660$new_n964_.in[4] (.names)                               1.338     9.117
$abc$2660$new_n964_.out[0] (.names)                              0.235     9.352
$abc$2660$new_n969_.in[4] (.names)                               1.338    10.689
$abc$2660$new_n969_.out[0] (.names)                              0.235    10.924
$abc$2660$new_n974_.in[4] (.names)                               1.338    12.262
$abc$2660$new_n974_.out[0] (.names)                              0.235    12.497
$abc$2660$new_n982_.in[5] (.names)                               1.338    13.835
$abc$2660$new_n982_.out[0] (.names)                              0.261    14.096
$abc$2660$new_n990_.in[3] (.names)                               1.338    15.434
$abc$2660$new_n990_.out[0] (.names)                              0.261    15.695
$abc$2660$new_n993_.in[2] (.names)                               1.338    17.032
$abc$2660$new_n993_.out[0] (.names)                              0.195    17.227
$abc$2660$new_n992_.in[3] (.names)                               1.338    18.565
$abc$2660$new_n992_.out[0] (.names)                              0.261    18.826
$0\x_var[31:0][21].in[1] (.names)                                1.338    20.164
$0\x_var[31:0][21].out[0] (.names)                               0.195    20.359
x_var[21].D[0] (.latch)                                          1.338    21.697
data arrival time                                                         21.697

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[21].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.697
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.425


#Path 50
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : x_var[18].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.195     2.995
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.332
$abc$2660$new_n654_.out[0] (.names)                              0.235     4.567
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.905
$abc$2660$new_n653_.out[0] (.names)                              0.235     6.140
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.478
$abc$2660$new_n652_.out[0] (.names)                              0.235     7.713
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.051
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.312
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.649
$abc$2660$new_n650_.out[0] (.names)                              0.235    10.884
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.222
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.483
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.821
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.082
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.420
$abc$2660$new_n647_.out[0] (.names)                              0.235    15.655
$abc$2660$new_n687_.in[1] (.names)                               1.338    16.992
$abc$2660$new_n687_.out[0] (.names)                              0.195    17.187
$abc$2660$new_n981_.in[0] (.names)                               1.338    18.525
$abc$2660$new_n981_.out[0] (.names)                              0.235    18.760
$0\x_var[31:0][18].in[1] (.names)                                1.338    20.098
$0\x_var[31:0][18].out[0] (.names)                               0.261    20.359
x_var[18].D[0] (.latch)                                          1.338    21.697
data arrival time                                                         21.697

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[18].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.697
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.425


#Path 51
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : u_var[3].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.195     2.995
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.332
$abc$2660$new_n654_.out[0] (.names)                              0.235     4.567
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.905
$abc$2660$new_n653_.out[0] (.names)                              0.235     6.140
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.478
$abc$2660$new_n652_.out[0] (.names)                              0.235     7.713
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.051
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.312
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.649
$abc$2660$new_n650_.out[0] (.names)                              0.235    10.884
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.222
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.483
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.821
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.082
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.420
$abc$2660$new_n647_.out[0] (.names)                              0.235    15.655
$abc$2660$new_n687_.in[1] (.names)                               1.338    16.992
$abc$2660$new_n687_.out[0] (.names)                              0.195    17.187
$abc$2660$new_n686_.in[0] (.names)                               1.338    18.525
$abc$2660$new_n686_.out[0] (.names)                              0.235    18.760
$0\u_var[31:0][3].in[3] (.names)                                 1.338    20.098
$0\u_var[31:0][3].out[0] (.names)                                0.261    20.359
u_var[3].D[0] (.latch)                                           1.338    21.697
data arrival time                                                         21.697

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u_var[3].clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.697
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.425


#Path 52
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport[22].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.195     2.995
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.332
$abc$2660$new_n654_.out[0] (.names)                              0.235     4.567
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.905
$abc$2660$new_n653_.out[0] (.names)                              0.235     6.140
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.478
$abc$2660$new_n652_.out[0] (.names)                              0.235     7.713
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.051
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.312
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.649
$abc$2660$new_n650_.out[0] (.names)                              0.235    10.884
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.222
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.483
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.821
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.082
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.420
$abc$2660$new_n647_.out[0] (.names)                              0.235    15.655
$abc$2660$new_n646_.in[1] (.names)                               1.338    16.992
$abc$2660$new_n646_.out[0] (.names)                              0.195    17.187
$abc$2660$new_n685_.in[0] (.names)                               1.338    18.525
$abc$2660$new_n685_.out[0] (.names)                              0.195    18.720
$0\Uoutport[31:0][22].in[0] (.names)                             1.338    20.058
$0\Uoutport[31:0][22].out[0] (.names)                            0.195    20.253
Uoutport[22].D[0] (.latch)                                       1.338    21.591
data arrival time                                                         21.591

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport[22].clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.591
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.319


#Path 53
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport[26].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.195     2.995
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.332
$abc$2660$new_n654_.out[0] (.names)                              0.235     4.567
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.905
$abc$2660$new_n653_.out[0] (.names)                              0.235     6.140
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.478
$abc$2660$new_n652_.out[0] (.names)                              0.235     7.713
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.051
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.312
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.649
$abc$2660$new_n650_.out[0] (.names)                              0.235    10.884
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.222
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.483
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.821
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.082
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.420
$abc$2660$new_n647_.out[0] (.names)                              0.235    15.655
$abc$2660$new_n646_.in[1] (.names)                               1.338    16.992
$abc$2660$new_n646_.out[0] (.names)                              0.195    17.187
$abc$2660$new_n685_.in[0] (.names)                               1.338    18.525
$abc$2660$new_n685_.out[0] (.names)                              0.195    18.720
$0\Uoutport[31:0][26].in[0] (.names)                             1.338    20.058
$0\Uoutport[31:0][26].out[0] (.names)                            0.195    20.253
Uoutport[26].D[0] (.latch)                                       1.338    21.591
data arrival time                                                         21.591

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport[26].clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.591
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.319


#Path 54
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport[27].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.195     2.995
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.332
$abc$2660$new_n654_.out[0] (.names)                              0.235     4.567
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.905
$abc$2660$new_n653_.out[0] (.names)                              0.235     6.140
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.478
$abc$2660$new_n652_.out[0] (.names)                              0.235     7.713
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.051
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.312
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.649
$abc$2660$new_n650_.out[0] (.names)                              0.235    10.884
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.222
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.483
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.821
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.082
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.420
$abc$2660$new_n647_.out[0] (.names)                              0.235    15.655
$abc$2660$new_n646_.in[1] (.names)                               1.338    16.992
$abc$2660$new_n646_.out[0] (.names)                              0.195    17.187
$abc$2660$new_n685_.in[0] (.names)                               1.338    18.525
$abc$2660$new_n685_.out[0] (.names)                              0.195    18.720
$0\Uoutport[31:0][27].in[0] (.names)                             1.338    20.058
$0\Uoutport[31:0][27].out[0] (.names)                            0.195    20.253
Uoutport[27].D[0] (.latch)                                       1.338    21.591
data arrival time                                                         21.591

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport[27].clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.591
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.319


#Path 55
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport[28].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.195     2.995
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.332
$abc$2660$new_n654_.out[0] (.names)                              0.235     4.567
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.905
$abc$2660$new_n653_.out[0] (.names)                              0.235     6.140
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.478
$abc$2660$new_n652_.out[0] (.names)                              0.235     7.713
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.051
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.312
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.649
$abc$2660$new_n650_.out[0] (.names)                              0.235    10.884
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.222
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.483
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.821
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.082
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.420
$abc$2660$new_n647_.out[0] (.names)                              0.235    15.655
$abc$2660$new_n646_.in[1] (.names)                               1.338    16.992
$abc$2660$new_n646_.out[0] (.names)                              0.195    17.187
$abc$2660$new_n685_.in[0] (.names)                               1.338    18.525
$abc$2660$new_n685_.out[0] (.names)                              0.195    18.720
$0\Uoutport[31:0][28].in[0] (.names)                             1.338    20.058
$0\Uoutport[31:0][28].out[0] (.names)                            0.195    20.253
Uoutport[28].D[0] (.latch)                                       1.338    21.591
data arrival time                                                         21.591

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport[28].clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.591
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.319


#Path 56
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport[29].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.195     2.995
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.332
$abc$2660$new_n654_.out[0] (.names)                              0.235     4.567
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.905
$abc$2660$new_n653_.out[0] (.names)                              0.235     6.140
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.478
$abc$2660$new_n652_.out[0] (.names)                              0.235     7.713
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.051
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.312
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.649
$abc$2660$new_n650_.out[0] (.names)                              0.235    10.884
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.222
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.483
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.821
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.082
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.420
$abc$2660$new_n647_.out[0] (.names)                              0.235    15.655
$abc$2660$new_n646_.in[1] (.names)                               1.338    16.992
$abc$2660$new_n646_.out[0] (.names)                              0.195    17.187
$abc$2660$new_n685_.in[0] (.names)                               1.338    18.525
$abc$2660$new_n685_.out[0] (.names)                              0.195    18.720
$0\Uoutport[31:0][29].in[0] (.names)                             1.338    20.058
$0\Uoutport[31:0][29].out[0] (.names)                            0.195    20.253
Uoutport[29].D[0] (.latch)                                       1.338    21.591
data arrival time                                                         21.591

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport[29].clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.591
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.319


#Path 57
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport[30].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.195     2.995
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.332
$abc$2660$new_n654_.out[0] (.names)                              0.235     4.567
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.905
$abc$2660$new_n653_.out[0] (.names)                              0.235     6.140
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.478
$abc$2660$new_n652_.out[0] (.names)                              0.235     7.713
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.051
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.312
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.649
$abc$2660$new_n650_.out[0] (.names)                              0.235    10.884
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.222
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.483
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.821
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.082
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.420
$abc$2660$new_n647_.out[0] (.names)                              0.235    15.655
$abc$2660$new_n646_.in[1] (.names)                               1.338    16.992
$abc$2660$new_n646_.out[0] (.names)                              0.195    17.187
$abc$2660$new_n685_.in[0] (.names)                               1.338    18.525
$abc$2660$new_n685_.out[0] (.names)                              0.195    18.720
$0\Uoutport[31:0][30].in[0] (.names)                             1.338    20.058
$0\Uoutport[31:0][30].out[0] (.names)                            0.195    20.253
Uoutport[30].D[0] (.latch)                                       1.338    21.591
data arrival time                                                         21.591

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport[30].clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.591
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.319


#Path 58
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport[25].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.195     2.995
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.332
$abc$2660$new_n654_.out[0] (.names)                              0.235     4.567
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.905
$abc$2660$new_n653_.out[0] (.names)                              0.235     6.140
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.478
$abc$2660$new_n652_.out[0] (.names)                              0.235     7.713
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.051
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.312
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.649
$abc$2660$new_n650_.out[0] (.names)                              0.235    10.884
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.222
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.483
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.821
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.082
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.420
$abc$2660$new_n647_.out[0] (.names)                              0.235    15.655
$abc$2660$new_n646_.in[1] (.names)                               1.338    16.992
$abc$2660$new_n646_.out[0] (.names)                              0.195    17.187
$abc$2660$new_n685_.in[0] (.names)                               1.338    18.525
$abc$2660$new_n685_.out[0] (.names)                              0.195    18.720
$0\Uoutport[31:0][25].in[0] (.names)                             1.338    20.058
$0\Uoutport[31:0][25].out[0] (.names)                            0.195    20.253
Uoutport[25].D[0] (.latch)                                       1.338    21.591
data arrival time                                                         21.591

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport[25].clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.591
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.319


#Path 59
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport[24].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.195     2.995
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.332
$abc$2660$new_n654_.out[0] (.names)                              0.235     4.567
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.905
$abc$2660$new_n653_.out[0] (.names)                              0.235     6.140
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.478
$abc$2660$new_n652_.out[0] (.names)                              0.235     7.713
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.051
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.312
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.649
$abc$2660$new_n650_.out[0] (.names)                              0.235    10.884
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.222
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.483
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.821
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.082
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.420
$abc$2660$new_n647_.out[0] (.names)                              0.235    15.655
$abc$2660$new_n646_.in[1] (.names)                               1.338    16.992
$abc$2660$new_n646_.out[0] (.names)                              0.195    17.187
$abc$2660$new_n685_.in[0] (.names)                               1.338    18.525
$abc$2660$new_n685_.out[0] (.names)                              0.195    18.720
$0\Uoutport[31:0][24].in[0] (.names)                             1.338    20.058
$0\Uoutport[31:0][24].out[0] (.names)                            0.195    20.253
Uoutport[24].D[0] (.latch)                                       1.338    21.591
data arrival time                                                         21.591

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport[24].clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.591
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.319


#Path 60
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport[31].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.195     2.995
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.332
$abc$2660$new_n654_.out[0] (.names)                              0.235     4.567
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.905
$abc$2660$new_n653_.out[0] (.names)                              0.235     6.140
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.478
$abc$2660$new_n652_.out[0] (.names)                              0.235     7.713
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.051
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.312
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.649
$abc$2660$new_n650_.out[0] (.names)                              0.235    10.884
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.222
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.483
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.821
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.082
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.420
$abc$2660$new_n647_.out[0] (.names)                              0.235    15.655
$abc$2660$new_n646_.in[1] (.names)                               1.338    16.992
$abc$2660$new_n646_.out[0] (.names)                              0.195    17.187
$abc$2660$new_n685_.in[0] (.names)                               1.338    18.525
$abc$2660$new_n685_.out[0] (.names)                              0.195    18.720
$0\Uoutport[31:0][31].in[0] (.names)                             1.338    20.058
$0\Uoutport[31:0][31].out[0] (.names)                            0.195    20.253
Uoutport[31].D[0] (.latch)                                       1.338    21.591
data arrival time                                                         21.591

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport[31].clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.591
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.319


#Path 61
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : Youtport[0].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.195     2.995
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.332
$abc$2660$new_n654_.out[0] (.names)                              0.235     4.567
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.905
$abc$2660$new_n653_.out[0] (.names)                              0.235     6.140
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.478
$abc$2660$new_n652_.out[0] (.names)                              0.235     7.713
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.051
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.312
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.649
$abc$2660$new_n650_.out[0] (.names)                              0.235    10.884
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.222
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.483
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.821
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.082
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.420
$abc$2660$new_n647_.out[0] (.names)                              0.235    15.655
$abc$2660$new_n646_.in[1] (.names)                               1.338    16.992
$abc$2660$new_n646_.out[0] (.names)                              0.195    17.187
$abc$2660$new_n685_.in[0] (.names)                               1.338    18.525
$abc$2660$new_n685_.out[0] (.names)                              0.195    18.720
$0\Youtport[31:0][0].in[0] (.names)                              1.338    20.058
$0\Youtport[31:0][0].out[0] (.names)                             0.195    20.253
Youtport[0].D[0] (.latch)                                        1.338    21.591
data arrival time                                                         21.591

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Youtport[0].clk[0] (.latch)                                      1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.591
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.319


#Path 62
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : Youtport[1].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.195     2.995
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.332
$abc$2660$new_n654_.out[0] (.names)                              0.235     4.567
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.905
$abc$2660$new_n653_.out[0] (.names)                              0.235     6.140
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.478
$abc$2660$new_n652_.out[0] (.names)                              0.235     7.713
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.051
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.312
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.649
$abc$2660$new_n650_.out[0] (.names)                              0.235    10.884
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.222
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.483
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.821
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.082
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.420
$abc$2660$new_n647_.out[0] (.names)                              0.235    15.655
$abc$2660$new_n646_.in[1] (.names)                               1.338    16.992
$abc$2660$new_n646_.out[0] (.names)                              0.195    17.187
$abc$2660$new_n685_.in[0] (.names)                               1.338    18.525
$abc$2660$new_n685_.out[0] (.names)                              0.195    18.720
$0\Youtport[31:0][1].in[0] (.names)                              1.338    20.058
$0\Youtport[31:0][1].out[0] (.names)                             0.195    20.253
Youtport[1].D[0] (.latch)                                        1.338    21.591
data arrival time                                                         21.591

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Youtport[1].clk[0] (.latch)                                      1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.591
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.319


#Path 63
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : Youtport[2].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.195     2.995
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.332
$abc$2660$new_n654_.out[0] (.names)                              0.235     4.567
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.905
$abc$2660$new_n653_.out[0] (.names)                              0.235     6.140
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.478
$abc$2660$new_n652_.out[0] (.names)                              0.235     7.713
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.051
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.312
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.649
$abc$2660$new_n650_.out[0] (.names)                              0.235    10.884
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.222
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.483
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.821
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.082
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.420
$abc$2660$new_n647_.out[0] (.names)                              0.235    15.655
$abc$2660$new_n646_.in[1] (.names)                               1.338    16.992
$abc$2660$new_n646_.out[0] (.names)                              0.195    17.187
$abc$2660$new_n685_.in[0] (.names)                               1.338    18.525
$abc$2660$new_n685_.out[0] (.names)                              0.195    18.720
$0\Youtport[31:0][2].in[0] (.names)                              1.338    20.058
$0\Youtport[31:0][2].out[0] (.names)                             0.195    20.253
Youtport[2].D[0] (.latch)                                        1.338    21.591
data arrival time                                                         21.591

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Youtport[2].clk[0] (.latch)                                      1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.591
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.319


#Path 64
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : Youtport[3].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.195     2.995
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.332
$abc$2660$new_n654_.out[0] (.names)                              0.235     4.567
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.905
$abc$2660$new_n653_.out[0] (.names)                              0.235     6.140
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.478
$abc$2660$new_n652_.out[0] (.names)                              0.235     7.713
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.051
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.312
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.649
$abc$2660$new_n650_.out[0] (.names)                              0.235    10.884
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.222
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.483
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.821
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.082
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.420
$abc$2660$new_n647_.out[0] (.names)                              0.235    15.655
$abc$2660$new_n646_.in[1] (.names)                               1.338    16.992
$abc$2660$new_n646_.out[0] (.names)                              0.195    17.187
$abc$2660$new_n685_.in[0] (.names)                               1.338    18.525
$abc$2660$new_n685_.out[0] (.names)                              0.195    18.720
$0\Youtport[31:0][3].in[0] (.names)                              1.338    20.058
$0\Youtport[31:0][3].out[0] (.names)                             0.195    20.253
Youtport[3].D[0] (.latch)                                        1.338    21.591
data arrival time                                                         21.591

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Youtport[3].clk[0] (.latch)                                      1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.591
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.319


#Path 65
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport[9].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.195     2.995
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.332
$abc$2660$new_n654_.out[0] (.names)                              0.235     4.567
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.905
$abc$2660$new_n653_.out[0] (.names)                              0.235     6.140
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.478
$abc$2660$new_n652_.out[0] (.names)                              0.235     7.713
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.051
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.312
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.649
$abc$2660$new_n650_.out[0] (.names)                              0.235    10.884
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.222
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.483
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.821
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.082
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.420
$abc$2660$new_n647_.out[0] (.names)                              0.235    15.655
$abc$2660$new_n646_.in[1] (.names)                               1.338    16.992
$abc$2660$new_n646_.out[0] (.names)                              0.195    17.187
$abc$2660$new_n685_.in[0] (.names)                               1.338    18.525
$abc$2660$new_n685_.out[0] (.names)                              0.195    18.720
$0\Uoutport[31:0][9].in[0] (.names)                              1.338    20.058
$0\Uoutport[31:0][9].out[0] (.names)                             0.195    20.253
Uoutport[9].D[0] (.latch)                                        1.338    21.591
data arrival time                                                         21.591

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport[9].clk[0] (.latch)                                      1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.591
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.319


#Path 66
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport[17].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.195     2.995
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.332
$abc$2660$new_n654_.out[0] (.names)                              0.235     4.567
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.905
$abc$2660$new_n653_.out[0] (.names)                              0.235     6.140
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.478
$abc$2660$new_n652_.out[0] (.names)                              0.235     7.713
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.051
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.312
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.649
$abc$2660$new_n650_.out[0] (.names)                              0.235    10.884
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.222
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.483
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.821
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.082
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.420
$abc$2660$new_n647_.out[0] (.names)                              0.235    15.655
$abc$2660$new_n646_.in[1] (.names)                               1.338    16.992
$abc$2660$new_n646_.out[0] (.names)                              0.195    17.187
$abc$2660$new_n685_.in[0] (.names)                               1.338    18.525
$abc$2660$new_n685_.out[0] (.names)                              0.195    18.720
$0\Xoutport[31:0][17].in[0] (.names)                             1.338    20.058
$0\Xoutport[31:0][17].out[0] (.names)                            0.195    20.253
Xoutport[17].D[0] (.latch)                                       1.338    21.591
data arrival time                                                         21.591

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Xoutport[17].clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.591
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.319


#Path 67
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport[16].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.195     2.995
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.332
$abc$2660$new_n654_.out[0] (.names)                              0.235     4.567
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.905
$abc$2660$new_n653_.out[0] (.names)                              0.235     6.140
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.478
$abc$2660$new_n652_.out[0] (.names)                              0.235     7.713
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.051
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.312
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.649
$abc$2660$new_n650_.out[0] (.names)                              0.235    10.884
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.222
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.483
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.821
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.082
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.420
$abc$2660$new_n647_.out[0] (.names)                              0.235    15.655
$abc$2660$new_n646_.in[1] (.names)                               1.338    16.992
$abc$2660$new_n646_.out[0] (.names)                              0.195    17.187
$abc$2660$new_n685_.in[0] (.names)                               1.338    18.525
$abc$2660$new_n685_.out[0] (.names)                              0.195    18.720
$0\Xoutport[31:0][16].in[0] (.names)                             1.338    20.058
$0\Xoutport[31:0][16].out[0] (.names)                            0.195    20.253
Xoutport[16].D[0] (.latch)                                       1.338    21.591
data arrival time                                                         21.591

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Xoutport[16].clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.591
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.319


#Path 68
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport[15].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.195     2.995
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.332
$abc$2660$new_n654_.out[0] (.names)                              0.235     4.567
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.905
$abc$2660$new_n653_.out[0] (.names)                              0.235     6.140
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.478
$abc$2660$new_n652_.out[0] (.names)                              0.235     7.713
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.051
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.312
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.649
$abc$2660$new_n650_.out[0] (.names)                              0.235    10.884
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.222
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.483
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.821
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.082
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.420
$abc$2660$new_n647_.out[0] (.names)                              0.235    15.655
$abc$2660$new_n646_.in[1] (.names)                               1.338    16.992
$abc$2660$new_n646_.out[0] (.names)                              0.195    17.187
$abc$2660$new_n685_.in[0] (.names)                               1.338    18.525
$abc$2660$new_n685_.out[0] (.names)                              0.195    18.720
$0\Xoutport[31:0][15].in[0] (.names)                             1.338    20.058
$0\Xoutport[31:0][15].out[0] (.names)                            0.195    20.253
Xoutport[15].D[0] (.latch)                                       1.338    21.591
data arrival time                                                         21.591

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Xoutport[15].clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.591
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.319


#Path 69
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport[14].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.195     2.995
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.332
$abc$2660$new_n654_.out[0] (.names)                              0.235     4.567
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.905
$abc$2660$new_n653_.out[0] (.names)                              0.235     6.140
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.478
$abc$2660$new_n652_.out[0] (.names)                              0.235     7.713
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.051
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.312
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.649
$abc$2660$new_n650_.out[0] (.names)                              0.235    10.884
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.222
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.483
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.821
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.082
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.420
$abc$2660$new_n647_.out[0] (.names)                              0.235    15.655
$abc$2660$new_n646_.in[1] (.names)                               1.338    16.992
$abc$2660$new_n646_.out[0] (.names)                              0.195    17.187
$abc$2660$new_n685_.in[0] (.names)                               1.338    18.525
$abc$2660$new_n685_.out[0] (.names)                              0.195    18.720
$0\Xoutport[31:0][14].in[0] (.names)                             1.338    20.058
$0\Xoutport[31:0][14].out[0] (.names)                            0.195    20.253
Xoutport[14].D[0] (.latch)                                       1.338    21.591
data arrival time                                                         21.591

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Xoutport[14].clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.591
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.319


#Path 70
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport[0].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.195     2.995
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.332
$abc$2660$new_n654_.out[0] (.names)                              0.235     4.567
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.905
$abc$2660$new_n653_.out[0] (.names)                              0.235     6.140
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.478
$abc$2660$new_n652_.out[0] (.names)                              0.235     7.713
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.051
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.312
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.649
$abc$2660$new_n650_.out[0] (.names)                              0.235    10.884
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.222
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.483
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.821
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.082
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.420
$abc$2660$new_n647_.out[0] (.names)                              0.235    15.655
$abc$2660$new_n646_.in[1] (.names)                               1.338    16.992
$abc$2660$new_n646_.out[0] (.names)                              0.195    17.187
$abc$2660$new_n685_.in[0] (.names)                               1.338    18.525
$abc$2660$new_n685_.out[0] (.names)                              0.195    18.720
$0\Uoutport[31:0][0].in[0] (.names)                              1.338    20.058
$0\Uoutport[31:0][0].out[0] (.names)                             0.195    20.253
Uoutport[0].D[0] (.latch)                                        1.338    21.591
data arrival time                                                         21.591

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport[0].clk[0] (.latch)                                      1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.591
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.319


#Path 71
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport[1].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.195     2.995
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.332
$abc$2660$new_n654_.out[0] (.names)                              0.235     4.567
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.905
$abc$2660$new_n653_.out[0] (.names)                              0.235     6.140
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.478
$abc$2660$new_n652_.out[0] (.names)                              0.235     7.713
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.051
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.312
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.649
$abc$2660$new_n650_.out[0] (.names)                              0.235    10.884
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.222
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.483
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.821
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.082
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.420
$abc$2660$new_n647_.out[0] (.names)                              0.235    15.655
$abc$2660$new_n646_.in[1] (.names)                               1.338    16.992
$abc$2660$new_n646_.out[0] (.names)                              0.195    17.187
$abc$2660$new_n685_.in[0] (.names)                               1.338    18.525
$abc$2660$new_n685_.out[0] (.names)                              0.195    18.720
$0\Uoutport[31:0][1].in[0] (.names)                              1.338    20.058
$0\Uoutport[31:0][1].out[0] (.names)                             0.195    20.253
Uoutport[1].D[0] (.latch)                                        1.338    21.591
data arrival time                                                         21.591

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport[1].clk[0] (.latch)                                      1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.591
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.319


#Path 72
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport[2].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.195     2.995
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.332
$abc$2660$new_n654_.out[0] (.names)                              0.235     4.567
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.905
$abc$2660$new_n653_.out[0] (.names)                              0.235     6.140
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.478
$abc$2660$new_n652_.out[0] (.names)                              0.235     7.713
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.051
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.312
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.649
$abc$2660$new_n650_.out[0] (.names)                              0.235    10.884
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.222
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.483
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.821
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.082
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.420
$abc$2660$new_n647_.out[0] (.names)                              0.235    15.655
$abc$2660$new_n646_.in[1] (.names)                               1.338    16.992
$abc$2660$new_n646_.out[0] (.names)                              0.195    17.187
$abc$2660$new_n685_.in[0] (.names)                               1.338    18.525
$abc$2660$new_n685_.out[0] (.names)                              0.195    18.720
$0\Uoutport[31:0][2].in[0] (.names)                              1.338    20.058
$0\Uoutport[31:0][2].out[0] (.names)                             0.195    20.253
Uoutport[2].D[0] (.latch)                                        1.338    21.591
data arrival time                                                         21.591

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport[2].clk[0] (.latch)                                      1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.591
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.319


#Path 73
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport[3].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.195     2.995
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.332
$abc$2660$new_n654_.out[0] (.names)                              0.235     4.567
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.905
$abc$2660$new_n653_.out[0] (.names)                              0.235     6.140
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.478
$abc$2660$new_n652_.out[0] (.names)                              0.235     7.713
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.051
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.312
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.649
$abc$2660$new_n650_.out[0] (.names)                              0.235    10.884
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.222
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.483
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.821
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.082
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.420
$abc$2660$new_n647_.out[0] (.names)                              0.235    15.655
$abc$2660$new_n646_.in[1] (.names)                               1.338    16.992
$abc$2660$new_n646_.out[0] (.names)                              0.195    17.187
$abc$2660$new_n685_.in[0] (.names)                               1.338    18.525
$abc$2660$new_n685_.out[0] (.names)                              0.195    18.720
$0\Uoutport[31:0][3].in[0] (.names)                              1.338    20.058
$0\Uoutport[31:0][3].out[0] (.names)                             0.195    20.253
Uoutport[3].D[0] (.latch)                                        1.338    21.591
data arrival time                                                         21.591

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport[3].clk[0] (.latch)                                      1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.591
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.319


#Path 74
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport[4].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.195     2.995
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.332
$abc$2660$new_n654_.out[0] (.names)                              0.235     4.567
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.905
$abc$2660$new_n653_.out[0] (.names)                              0.235     6.140
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.478
$abc$2660$new_n652_.out[0] (.names)                              0.235     7.713
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.051
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.312
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.649
$abc$2660$new_n650_.out[0] (.names)                              0.235    10.884
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.222
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.483
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.821
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.082
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.420
$abc$2660$new_n647_.out[0] (.names)                              0.235    15.655
$abc$2660$new_n646_.in[1] (.names)                               1.338    16.992
$abc$2660$new_n646_.out[0] (.names)                              0.195    17.187
$abc$2660$new_n685_.in[0] (.names)                               1.338    18.525
$abc$2660$new_n685_.out[0] (.names)                              0.195    18.720
$0\Uoutport[31:0][4].in[0] (.names)                              1.338    20.058
$0\Uoutport[31:0][4].out[0] (.names)                             0.195    20.253
Uoutport[4].D[0] (.latch)                                        1.338    21.591
data arrival time                                                         21.591

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport[4].clk[0] (.latch)                                      1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.591
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.319


#Path 75
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport[5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.195     2.995
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.332
$abc$2660$new_n654_.out[0] (.names)                              0.235     4.567
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.905
$abc$2660$new_n653_.out[0] (.names)                              0.235     6.140
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.478
$abc$2660$new_n652_.out[0] (.names)                              0.235     7.713
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.051
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.312
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.649
$abc$2660$new_n650_.out[0] (.names)                              0.235    10.884
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.222
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.483
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.821
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.082
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.420
$abc$2660$new_n647_.out[0] (.names)                              0.235    15.655
$abc$2660$new_n646_.in[1] (.names)                               1.338    16.992
$abc$2660$new_n646_.out[0] (.names)                              0.195    17.187
$abc$2660$new_n685_.in[0] (.names)                               1.338    18.525
$abc$2660$new_n685_.out[0] (.names)                              0.195    18.720
$0\Uoutport[31:0][5].in[0] (.names)                              1.338    20.058
$0\Uoutport[31:0][5].out[0] (.names)                             0.195    20.253
Uoutport[5].D[0] (.latch)                                        1.338    21.591
data arrival time                                                         21.591

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport[5].clk[0] (.latch)                                      1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.591
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.319


#Path 76
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport[6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.195     2.995
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.332
$abc$2660$new_n654_.out[0] (.names)                              0.235     4.567
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.905
$abc$2660$new_n653_.out[0] (.names)                              0.235     6.140
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.478
$abc$2660$new_n652_.out[0] (.names)                              0.235     7.713
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.051
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.312
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.649
$abc$2660$new_n650_.out[0] (.names)                              0.235    10.884
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.222
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.483
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.821
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.082
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.420
$abc$2660$new_n647_.out[0] (.names)                              0.235    15.655
$abc$2660$new_n646_.in[1] (.names)                               1.338    16.992
$abc$2660$new_n646_.out[0] (.names)                              0.195    17.187
$abc$2660$new_n685_.in[0] (.names)                               1.338    18.525
$abc$2660$new_n685_.out[0] (.names)                              0.195    18.720
$0\Uoutport[31:0][6].in[0] (.names)                              1.338    20.058
$0\Uoutport[31:0][6].out[0] (.names)                             0.195    20.253
Uoutport[6].D[0] (.latch)                                        1.338    21.591
data arrival time                                                         21.591

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport[6].clk[0] (.latch)                                      1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.591
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.319


#Path 77
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport[7].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.195     2.995
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.332
$abc$2660$new_n654_.out[0] (.names)                              0.235     4.567
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.905
$abc$2660$new_n653_.out[0] (.names)                              0.235     6.140
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.478
$abc$2660$new_n652_.out[0] (.names)                              0.235     7.713
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.051
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.312
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.649
$abc$2660$new_n650_.out[0] (.names)                              0.235    10.884
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.222
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.483
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.821
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.082
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.420
$abc$2660$new_n647_.out[0] (.names)                              0.235    15.655
$abc$2660$new_n646_.in[1] (.names)                               1.338    16.992
$abc$2660$new_n646_.out[0] (.names)                              0.195    17.187
$abc$2660$new_n685_.in[0] (.names)                               1.338    18.525
$abc$2660$new_n685_.out[0] (.names)                              0.195    18.720
$0\Uoutport[31:0][7].in[0] (.names)                              1.338    20.058
$0\Uoutport[31:0][7].out[0] (.names)                             0.195    20.253
Uoutport[7].D[0] (.latch)                                        1.338    21.591
data arrival time                                                         21.591

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport[7].clk[0] (.latch)                                      1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.591
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.319


#Path 78
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport[8].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.195     2.995
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.332
$abc$2660$new_n654_.out[0] (.names)                              0.235     4.567
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.905
$abc$2660$new_n653_.out[0] (.names)                              0.235     6.140
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.478
$abc$2660$new_n652_.out[0] (.names)                              0.235     7.713
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.051
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.312
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.649
$abc$2660$new_n650_.out[0] (.names)                              0.235    10.884
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.222
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.483
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.821
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.082
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.420
$abc$2660$new_n647_.out[0] (.names)                              0.235    15.655
$abc$2660$new_n646_.in[1] (.names)                               1.338    16.992
$abc$2660$new_n646_.out[0] (.names)                              0.195    17.187
$abc$2660$new_n685_.in[0] (.names)                               1.338    18.525
$abc$2660$new_n685_.out[0] (.names)                              0.195    18.720
$0\Uoutport[31:0][8].in[0] (.names)                              1.338    20.058
$0\Uoutport[31:0][8].out[0] (.names)                             0.195    20.253
Uoutport[8].D[0] (.latch)                                        1.338    21.591
data arrival time                                                         21.591

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport[8].clk[0] (.latch)                                      1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.591
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.319


#Path 79
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport[23].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.195     2.995
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.332
$abc$2660$new_n654_.out[0] (.names)                              0.235     4.567
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.905
$abc$2660$new_n653_.out[0] (.names)                              0.235     6.140
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.478
$abc$2660$new_n652_.out[0] (.names)                              0.235     7.713
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.051
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.312
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.649
$abc$2660$new_n650_.out[0] (.names)                              0.235    10.884
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.222
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.483
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.821
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.082
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.420
$abc$2660$new_n647_.out[0] (.names)                              0.235    15.655
$abc$2660$new_n646_.in[1] (.names)                               1.338    16.992
$abc$2660$new_n646_.out[0] (.names)                              0.195    17.187
$abc$2660$new_n685_.in[0] (.names)                               1.338    18.525
$abc$2660$new_n685_.out[0] (.names)                              0.195    18.720
$0\Uoutport[31:0][23].in[0] (.names)                             1.338    20.058
$0\Uoutport[31:0][23].out[0] (.names)                            0.195    20.253
Uoutport[23].D[0] (.latch)                                       1.338    21.591
data arrival time                                                         21.591

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport[23].clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.591
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.319


#Path 80
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport[10].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.195     2.995
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.332
$abc$2660$new_n654_.out[0] (.names)                              0.235     4.567
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.905
$abc$2660$new_n653_.out[0] (.names)                              0.235     6.140
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.478
$abc$2660$new_n652_.out[0] (.names)                              0.235     7.713
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.051
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.312
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.649
$abc$2660$new_n650_.out[0] (.names)                              0.235    10.884
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.222
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.483
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.821
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.082
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.420
$abc$2660$new_n647_.out[0] (.names)                              0.235    15.655
$abc$2660$new_n646_.in[1] (.names)                               1.338    16.992
$abc$2660$new_n646_.out[0] (.names)                              0.195    17.187
$abc$2660$new_n685_.in[0] (.names)                               1.338    18.525
$abc$2660$new_n685_.out[0] (.names)                              0.195    18.720
$0\Uoutport[31:0][10].in[0] (.names)                             1.338    20.058
$0\Uoutport[31:0][10].out[0] (.names)                            0.195    20.253
Uoutport[10].D[0] (.latch)                                       1.338    21.591
data arrival time                                                         21.591

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport[10].clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.591
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.319


#Path 81
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport[11].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.195     2.995
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.332
$abc$2660$new_n654_.out[0] (.names)                              0.235     4.567
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.905
$abc$2660$new_n653_.out[0] (.names)                              0.235     6.140
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.478
$abc$2660$new_n652_.out[0] (.names)                              0.235     7.713
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.051
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.312
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.649
$abc$2660$new_n650_.out[0] (.names)                              0.235    10.884
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.222
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.483
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.821
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.082
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.420
$abc$2660$new_n647_.out[0] (.names)                              0.235    15.655
$abc$2660$new_n646_.in[1] (.names)                               1.338    16.992
$abc$2660$new_n646_.out[0] (.names)                              0.195    17.187
$abc$2660$new_n685_.in[0] (.names)                               1.338    18.525
$abc$2660$new_n685_.out[0] (.names)                              0.195    18.720
$0\Uoutport[31:0][11].in[0] (.names)                             1.338    20.058
$0\Uoutport[31:0][11].out[0] (.names)                            0.195    20.253
Uoutport[11].D[0] (.latch)                                       1.338    21.591
data arrival time                                                         21.591

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport[11].clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.591
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.319


#Path 82
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport[12].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.195     2.995
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.332
$abc$2660$new_n654_.out[0] (.names)                              0.235     4.567
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.905
$abc$2660$new_n653_.out[0] (.names)                              0.235     6.140
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.478
$abc$2660$new_n652_.out[0] (.names)                              0.235     7.713
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.051
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.312
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.649
$abc$2660$new_n650_.out[0] (.names)                              0.235    10.884
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.222
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.483
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.821
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.082
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.420
$abc$2660$new_n647_.out[0] (.names)                              0.235    15.655
$abc$2660$new_n646_.in[1] (.names)                               1.338    16.992
$abc$2660$new_n646_.out[0] (.names)                              0.195    17.187
$abc$2660$new_n685_.in[0] (.names)                               1.338    18.525
$abc$2660$new_n685_.out[0] (.names)                              0.195    18.720
$0\Uoutport[31:0][12].in[0] (.names)                             1.338    20.058
$0\Uoutport[31:0][12].out[0] (.names)                            0.195    20.253
Uoutport[12].D[0] (.latch)                                       1.338    21.591
data arrival time                                                         21.591

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport[12].clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.591
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.319


#Path 83
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport[13].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.195     2.995
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.332
$abc$2660$new_n654_.out[0] (.names)                              0.235     4.567
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.905
$abc$2660$new_n653_.out[0] (.names)                              0.235     6.140
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.478
$abc$2660$new_n652_.out[0] (.names)                              0.235     7.713
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.051
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.312
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.649
$abc$2660$new_n650_.out[0] (.names)                              0.235    10.884
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.222
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.483
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.821
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.082
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.420
$abc$2660$new_n647_.out[0] (.names)                              0.235    15.655
$abc$2660$new_n646_.in[1] (.names)                               1.338    16.992
$abc$2660$new_n646_.out[0] (.names)                              0.195    17.187
$abc$2660$new_n685_.in[0] (.names)                               1.338    18.525
$abc$2660$new_n685_.out[0] (.names)                              0.195    18.720
$0\Uoutport[31:0][13].in[0] (.names)                             1.338    20.058
$0\Uoutport[31:0][13].out[0] (.names)                            0.195    20.253
Uoutport[13].D[0] (.latch)                                       1.338    21.591
data arrival time                                                         21.591

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport[13].clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.591
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.319


#Path 84
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport[14].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.195     2.995
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.332
$abc$2660$new_n654_.out[0] (.names)                              0.235     4.567
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.905
$abc$2660$new_n653_.out[0] (.names)                              0.235     6.140
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.478
$abc$2660$new_n652_.out[0] (.names)                              0.235     7.713
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.051
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.312
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.649
$abc$2660$new_n650_.out[0] (.names)                              0.235    10.884
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.222
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.483
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.821
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.082
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.420
$abc$2660$new_n647_.out[0] (.names)                              0.235    15.655
$abc$2660$new_n646_.in[1] (.names)                               1.338    16.992
$abc$2660$new_n646_.out[0] (.names)                              0.195    17.187
$abc$2660$new_n685_.in[0] (.names)                               1.338    18.525
$abc$2660$new_n685_.out[0] (.names)                              0.195    18.720
$0\Uoutport[31:0][14].in[0] (.names)                             1.338    20.058
$0\Uoutport[31:0][14].out[0] (.names)                            0.195    20.253
Uoutport[14].D[0] (.latch)                                       1.338    21.591
data arrival time                                                         21.591

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport[14].clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.591
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.319


#Path 85
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport[15].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.195     2.995
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.332
$abc$2660$new_n654_.out[0] (.names)                              0.235     4.567
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.905
$abc$2660$new_n653_.out[0] (.names)                              0.235     6.140
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.478
$abc$2660$new_n652_.out[0] (.names)                              0.235     7.713
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.051
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.312
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.649
$abc$2660$new_n650_.out[0] (.names)                              0.235    10.884
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.222
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.483
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.821
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.082
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.420
$abc$2660$new_n647_.out[0] (.names)                              0.235    15.655
$abc$2660$new_n646_.in[1] (.names)                               1.338    16.992
$abc$2660$new_n646_.out[0] (.names)                              0.195    17.187
$abc$2660$new_n685_.in[0] (.names)                               1.338    18.525
$abc$2660$new_n685_.out[0] (.names)                              0.195    18.720
$0\Uoutport[31:0][15].in[0] (.names)                             1.338    20.058
$0\Uoutport[31:0][15].out[0] (.names)                            0.195    20.253
Uoutport[15].D[0] (.latch)                                       1.338    21.591
data arrival time                                                         21.591

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport[15].clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.591
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.319


#Path 86
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport[16].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.195     2.995
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.332
$abc$2660$new_n654_.out[0] (.names)                              0.235     4.567
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.905
$abc$2660$new_n653_.out[0] (.names)                              0.235     6.140
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.478
$abc$2660$new_n652_.out[0] (.names)                              0.235     7.713
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.051
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.312
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.649
$abc$2660$new_n650_.out[0] (.names)                              0.235    10.884
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.222
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.483
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.821
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.082
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.420
$abc$2660$new_n647_.out[0] (.names)                              0.235    15.655
$abc$2660$new_n646_.in[1] (.names)                               1.338    16.992
$abc$2660$new_n646_.out[0] (.names)                              0.195    17.187
$abc$2660$new_n685_.in[0] (.names)                               1.338    18.525
$abc$2660$new_n685_.out[0] (.names)                              0.195    18.720
$0\Uoutport[31:0][16].in[0] (.names)                             1.338    20.058
$0\Uoutport[31:0][16].out[0] (.names)                            0.195    20.253
Uoutport[16].D[0] (.latch)                                       1.338    21.591
data arrival time                                                         21.591

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport[16].clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.591
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.319


#Path 87
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport[17].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.195     2.995
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.332
$abc$2660$new_n654_.out[0] (.names)                              0.235     4.567
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.905
$abc$2660$new_n653_.out[0] (.names)                              0.235     6.140
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.478
$abc$2660$new_n652_.out[0] (.names)                              0.235     7.713
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.051
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.312
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.649
$abc$2660$new_n650_.out[0] (.names)                              0.235    10.884
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.222
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.483
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.821
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.082
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.420
$abc$2660$new_n647_.out[0] (.names)                              0.235    15.655
$abc$2660$new_n646_.in[1] (.names)                               1.338    16.992
$abc$2660$new_n646_.out[0] (.names)                              0.195    17.187
$abc$2660$new_n685_.in[0] (.names)                               1.338    18.525
$abc$2660$new_n685_.out[0] (.names)                              0.195    18.720
$0\Uoutport[31:0][17].in[0] (.names)                             1.338    20.058
$0\Uoutport[31:0][17].out[0] (.names)                            0.195    20.253
Uoutport[17].D[0] (.latch)                                       1.338    21.591
data arrival time                                                         21.591

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport[17].clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.591
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.319


#Path 88
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport[18].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.195     2.995
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.332
$abc$2660$new_n654_.out[0] (.names)                              0.235     4.567
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.905
$abc$2660$new_n653_.out[0] (.names)                              0.235     6.140
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.478
$abc$2660$new_n652_.out[0] (.names)                              0.235     7.713
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.051
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.312
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.649
$abc$2660$new_n650_.out[0] (.names)                              0.235    10.884
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.222
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.483
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.821
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.082
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.420
$abc$2660$new_n647_.out[0] (.names)                              0.235    15.655
$abc$2660$new_n646_.in[1] (.names)                               1.338    16.992
$abc$2660$new_n646_.out[0] (.names)                              0.195    17.187
$abc$2660$new_n685_.in[0] (.names)                               1.338    18.525
$abc$2660$new_n685_.out[0] (.names)                              0.195    18.720
$0\Uoutport[31:0][18].in[0] (.names)                             1.338    20.058
$0\Uoutport[31:0][18].out[0] (.names)                            0.195    20.253
Uoutport[18].D[0] (.latch)                                       1.338    21.591
data arrival time                                                         21.591

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport[18].clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.591
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.319


#Path 89
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport[19].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.195     2.995
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.332
$abc$2660$new_n654_.out[0] (.names)                              0.235     4.567
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.905
$abc$2660$new_n653_.out[0] (.names)                              0.235     6.140
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.478
$abc$2660$new_n652_.out[0] (.names)                              0.235     7.713
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.051
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.312
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.649
$abc$2660$new_n650_.out[0] (.names)                              0.235    10.884
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.222
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.483
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.821
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.082
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.420
$abc$2660$new_n647_.out[0] (.names)                              0.235    15.655
$abc$2660$new_n646_.in[1] (.names)                               1.338    16.992
$abc$2660$new_n646_.out[0] (.names)                              0.195    17.187
$abc$2660$new_n685_.in[0] (.names)                               1.338    18.525
$abc$2660$new_n685_.out[0] (.names)                              0.195    18.720
$0\Uoutport[31:0][19].in[0] (.names)                             1.338    20.058
$0\Uoutport[31:0][19].out[0] (.names)                            0.195    20.253
Uoutport[19].D[0] (.latch)                                       1.338    21.591
data arrival time                                                         21.591

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport[19].clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.591
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.319


#Path 90
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport[20].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.195     2.995
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.332
$abc$2660$new_n654_.out[0] (.names)                              0.235     4.567
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.905
$abc$2660$new_n653_.out[0] (.names)                              0.235     6.140
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.478
$abc$2660$new_n652_.out[0] (.names)                              0.235     7.713
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.051
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.312
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.649
$abc$2660$new_n650_.out[0] (.names)                              0.235    10.884
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.222
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.483
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.821
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.082
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.420
$abc$2660$new_n647_.out[0] (.names)                              0.235    15.655
$abc$2660$new_n646_.in[1] (.names)                               1.338    16.992
$abc$2660$new_n646_.out[0] (.names)                              0.195    17.187
$abc$2660$new_n685_.in[0] (.names)                               1.338    18.525
$abc$2660$new_n685_.out[0] (.names)                              0.195    18.720
$0\Uoutport[31:0][20].in[0] (.names)                             1.338    20.058
$0\Uoutport[31:0][20].out[0] (.names)                            0.195    20.253
Uoutport[20].D[0] (.latch)                                       1.338    21.591
data arrival time                                                         21.591

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport[20].clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.591
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.319


#Path 91
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport[21].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.195     2.995
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.332
$abc$2660$new_n654_.out[0] (.names)                              0.235     4.567
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.905
$abc$2660$new_n653_.out[0] (.names)                              0.235     6.140
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.478
$abc$2660$new_n652_.out[0] (.names)                              0.235     7.713
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.051
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.312
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.649
$abc$2660$new_n650_.out[0] (.names)                              0.235    10.884
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.222
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.483
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.821
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.082
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.420
$abc$2660$new_n647_.out[0] (.names)                              0.235    15.655
$abc$2660$new_n646_.in[1] (.names)                               1.338    16.992
$abc$2660$new_n646_.out[0] (.names)                              0.195    17.187
$abc$2660$new_n685_.in[0] (.names)                               1.338    18.525
$abc$2660$new_n685_.out[0] (.names)                              0.195    18.720
$0\Uoutport[31:0][21].in[0] (.names)                             1.338    20.058
$0\Uoutport[31:0][21].out[0] (.names)                            0.195    20.253
Uoutport[21].D[0] (.latch)                                       1.338    21.591
data arrival time                                                         21.591

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport[21].clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.591
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.319


#Path 92
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : Youtport[11].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.195     2.995
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.332
$abc$2660$new_n654_.out[0] (.names)                              0.235     4.567
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.905
$abc$2660$new_n653_.out[0] (.names)                              0.235     6.140
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.478
$abc$2660$new_n652_.out[0] (.names)                              0.235     7.713
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.051
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.312
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.649
$abc$2660$new_n650_.out[0] (.names)                              0.235    10.884
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.222
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.483
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.821
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.082
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.420
$abc$2660$new_n647_.out[0] (.names)                              0.235    15.655
$abc$2660$new_n646_.in[1] (.names)                               1.338    16.992
$abc$2660$new_n646_.out[0] (.names)                              0.195    17.187
$abc$2660$new_n685_.in[0] (.names)                               1.338    18.525
$abc$2660$new_n685_.out[0] (.names)                              0.195    18.720
$0\Youtport[31:0][11].in[0] (.names)                             1.338    20.058
$0\Youtport[31:0][11].out[0] (.names)                            0.195    20.253
Youtport[11].D[0] (.latch)                                       1.338    21.591
data arrival time                                                         21.591

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Youtport[11].clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.591
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.319


#Path 93
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport[3].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.195     2.995
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.332
$abc$2660$new_n654_.out[0] (.names)                              0.235     4.567
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.905
$abc$2660$new_n653_.out[0] (.names)                              0.235     6.140
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.478
$abc$2660$new_n652_.out[0] (.names)                              0.235     7.713
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.051
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.312
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.649
$abc$2660$new_n650_.out[0] (.names)                              0.235    10.884
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.222
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.483
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.821
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.082
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.420
$abc$2660$new_n647_.out[0] (.names)                              0.235    15.655
$abc$2660$new_n646_.in[1] (.names)                               1.338    16.992
$abc$2660$new_n646_.out[0] (.names)                              0.195    17.187
$abc$2660$new_n685_.in[0] (.names)                               1.338    18.525
$abc$2660$new_n685_.out[0] (.names)                              0.195    18.720
$0\Xoutport[31:0][3].in[0] (.names)                              1.338    20.058
$0\Xoutport[31:0][3].out[0] (.names)                             0.195    20.253
Xoutport[3].D[0] (.latch)                                        1.338    21.591
data arrival time                                                         21.591

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Xoutport[3].clk[0] (.latch)                                      1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.591
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.319


#Path 94
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : Youtport[25].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.195     2.995
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.332
$abc$2660$new_n654_.out[0] (.names)                              0.235     4.567
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.905
$abc$2660$new_n653_.out[0] (.names)                              0.235     6.140
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.478
$abc$2660$new_n652_.out[0] (.names)                              0.235     7.713
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.051
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.312
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.649
$abc$2660$new_n650_.out[0] (.names)                              0.235    10.884
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.222
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.483
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.821
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.082
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.420
$abc$2660$new_n647_.out[0] (.names)                              0.235    15.655
$abc$2660$new_n646_.in[1] (.names)                               1.338    16.992
$abc$2660$new_n646_.out[0] (.names)                              0.195    17.187
$abc$2660$new_n685_.in[0] (.names)                               1.338    18.525
$abc$2660$new_n685_.out[0] (.names)                              0.195    18.720
$0\Youtport[31:0][25].in[0] (.names)                             1.338    20.058
$0\Youtport[31:0][25].out[0] (.names)                            0.195    20.253
Youtport[25].D[0] (.latch)                                       1.338    21.591
data arrival time                                                         21.591

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Youtport[25].clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.591
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.319


#Path 95
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : Youtport[26].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.195     2.995
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.332
$abc$2660$new_n654_.out[0] (.names)                              0.235     4.567
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.905
$abc$2660$new_n653_.out[0] (.names)                              0.235     6.140
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.478
$abc$2660$new_n652_.out[0] (.names)                              0.235     7.713
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.051
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.312
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.649
$abc$2660$new_n650_.out[0] (.names)                              0.235    10.884
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.222
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.483
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.821
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.082
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.420
$abc$2660$new_n647_.out[0] (.names)                              0.235    15.655
$abc$2660$new_n646_.in[1] (.names)                               1.338    16.992
$abc$2660$new_n646_.out[0] (.names)                              0.195    17.187
$abc$2660$new_n685_.in[0] (.names)                               1.338    18.525
$abc$2660$new_n685_.out[0] (.names)                              0.195    18.720
$0\Youtport[31:0][26].in[0] (.names)                             1.338    20.058
$0\Youtport[31:0][26].out[0] (.names)                            0.195    20.253
Youtport[26].D[0] (.latch)                                       1.338    21.591
data arrival time                                                         21.591

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Youtport[26].clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.591
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.319


#Path 96
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : Youtport[27].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.195     2.995
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.332
$abc$2660$new_n654_.out[0] (.names)                              0.235     4.567
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.905
$abc$2660$new_n653_.out[0] (.names)                              0.235     6.140
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.478
$abc$2660$new_n652_.out[0] (.names)                              0.235     7.713
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.051
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.312
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.649
$abc$2660$new_n650_.out[0] (.names)                              0.235    10.884
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.222
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.483
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.821
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.082
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.420
$abc$2660$new_n647_.out[0] (.names)                              0.235    15.655
$abc$2660$new_n646_.in[1] (.names)                               1.338    16.992
$abc$2660$new_n646_.out[0] (.names)                              0.195    17.187
$abc$2660$new_n685_.in[0] (.names)                               1.338    18.525
$abc$2660$new_n685_.out[0] (.names)                              0.195    18.720
$0\Youtport[31:0][27].in[0] (.names)                             1.338    20.058
$0\Youtport[31:0][27].out[0] (.names)                            0.195    20.253
Youtport[27].D[0] (.latch)                                       1.338    21.591
data arrival time                                                         21.591

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Youtport[27].clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.591
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.319


#Path 97
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : Youtport[28].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.195     2.995
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.332
$abc$2660$new_n654_.out[0] (.names)                              0.235     4.567
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.905
$abc$2660$new_n653_.out[0] (.names)                              0.235     6.140
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.478
$abc$2660$new_n652_.out[0] (.names)                              0.235     7.713
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.051
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.312
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.649
$abc$2660$new_n650_.out[0] (.names)                              0.235    10.884
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.222
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.483
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.821
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.082
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.420
$abc$2660$new_n647_.out[0] (.names)                              0.235    15.655
$abc$2660$new_n646_.in[1] (.names)                               1.338    16.992
$abc$2660$new_n646_.out[0] (.names)                              0.195    17.187
$abc$2660$new_n685_.in[0] (.names)                               1.338    18.525
$abc$2660$new_n685_.out[0] (.names)                              0.195    18.720
$0\Youtport[31:0][28].in[0] (.names)                             1.338    20.058
$0\Youtport[31:0][28].out[0] (.names)                            0.195    20.253
Youtport[28].D[0] (.latch)                                       1.338    21.591
data arrival time                                                         21.591

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Youtport[28].clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.591
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.319


#Path 98
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : Youtport[29].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.195     2.995
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.332
$abc$2660$new_n654_.out[0] (.names)                              0.235     4.567
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.905
$abc$2660$new_n653_.out[0] (.names)                              0.235     6.140
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.478
$abc$2660$new_n652_.out[0] (.names)                              0.235     7.713
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.051
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.312
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.649
$abc$2660$new_n650_.out[0] (.names)                              0.235    10.884
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.222
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.483
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.821
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.082
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.420
$abc$2660$new_n647_.out[0] (.names)                              0.235    15.655
$abc$2660$new_n646_.in[1] (.names)                               1.338    16.992
$abc$2660$new_n646_.out[0] (.names)                              0.195    17.187
$abc$2660$new_n685_.in[0] (.names)                               1.338    18.525
$abc$2660$new_n685_.out[0] (.names)                              0.195    18.720
$0\Youtport[31:0][29].in[0] (.names)                             1.338    20.058
$0\Youtport[31:0][29].out[0] (.names)                            0.195    20.253
Youtport[29].D[0] (.latch)                                       1.338    21.591
data arrival time                                                         21.591

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Youtport[29].clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.591
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.319


#Path 99
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : Youtport[30].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.195     2.995
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.332
$abc$2660$new_n654_.out[0] (.names)                              0.235     4.567
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.905
$abc$2660$new_n653_.out[0] (.names)                              0.235     6.140
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.478
$abc$2660$new_n652_.out[0] (.names)                              0.235     7.713
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.051
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.312
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.649
$abc$2660$new_n650_.out[0] (.names)                              0.235    10.884
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.222
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.483
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.821
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.082
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.420
$abc$2660$new_n647_.out[0] (.names)                              0.235    15.655
$abc$2660$new_n646_.in[1] (.names)                               1.338    16.992
$abc$2660$new_n646_.out[0] (.names)                              0.195    17.187
$abc$2660$new_n685_.in[0] (.names)                               1.338    18.525
$abc$2660$new_n685_.out[0] (.names)                              0.195    18.720
$0\Youtport[31:0][30].in[0] (.names)                             1.338    20.058
$0\Youtport[31:0][30].out[0] (.names)                            0.195    20.253
Youtport[30].D[0] (.latch)                                       1.338    21.591
data arrival time                                                         21.591

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Youtport[30].clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.591
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.319


#Path 100
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : Youtport[31].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.195     2.995
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.332
$abc$2660$new_n654_.out[0] (.names)                              0.235     4.567
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.905
$abc$2660$new_n653_.out[0] (.names)                              0.235     6.140
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.478
$abc$2660$new_n652_.out[0] (.names)                              0.235     7.713
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.051
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.312
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.649
$abc$2660$new_n650_.out[0] (.names)                              0.235    10.884
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.222
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.483
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.821
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.082
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.420
$abc$2660$new_n647_.out[0] (.names)                              0.235    15.655
$abc$2660$new_n646_.in[1] (.names)                               1.338    16.992
$abc$2660$new_n646_.out[0] (.names)                              0.195    17.187
$abc$2660$new_n685_.in[0] (.names)                               1.338    18.525
$abc$2660$new_n685_.out[0] (.names)                              0.195    18.720
$0\Youtport[31:0][31].in[0] (.names)                             1.338    20.058
$0\Youtport[31:0][31].out[0] (.names)                            0.195    20.253
Youtport[31].D[0] (.latch)                                       1.338    21.591
data arrival time                                                         21.591

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Youtport[31].clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.591
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.319


#End of timing report
