=====
SETUP
1.534
16.428
17.963
u_z80/u_cz80/ir_5_s0
6.375
6.607
u_z80/u_cz80/n1130_s2
9.287
9.842
u_z80/n279_s19
10.657
11.028
u_z80/n279_s14
11.032
11.602
u_z80/n279_s7
11.604
12.121
u_z80/n279_s4
12.368
12.739
u_z80/d_Z_0_s
14.138
14.655
w_sdram_d_0_s0
15.879
16.428
u_sdram/ff_wdata_0_s0
16.428
=====
SETUP
1.693
16.270
17.963
u_z80/u_cz80/ir_5_s0
6.375
6.607
u_z80/u_cz80/n1130_s2
9.287
9.842
u_z80/n279_s19
10.657
11.028
u_z80/n279_s14
11.032
11.602
u_z80/n279_s7
11.604
12.121
u_z80/n279_s4
12.368
12.739
u_z80/d_Z_2_s
13.989
14.442
w_sdram_d_2_s0
15.700
16.270
u_sdram/ff_wdata_2_s0
16.270
=====
SETUP
1.753
16.209
17.963
u_z80/u_cz80/ir_5_s0
6.375
6.607
u_z80/u_cz80/n1130_s2
9.287
9.842
u_z80/n279_s19
10.657
11.028
u_z80/n279_s14
11.032
11.602
u_z80/n279_s7
11.604
12.121
u_z80/n279_s4
12.368
12.739
u_z80/d_Z_1_s
13.988
14.441
w_sdram_d_1_s0
15.747
16.209
u_sdram/ff_wdata_1_s0
16.209
=====
SETUP
1.778
16.185
17.963
u_z80/u_cz80/ir_5_s0
6.375
6.607
u_z80/u_cz80/n1130_s2
9.287
9.842
u_z80/n279_s19
10.657
11.028
u_z80/n279_s14
11.032
11.602
u_z80/n279_s7
11.604
12.121
u_z80/n279_s4
12.368
12.739
u_z80/d_Z_6_s
14.138
14.509
w_sdram_d_6_s0
15.615
16.185
u_sdram/ff_wdata_6_s0
16.185
=====
SETUP
1.782
16.180
17.963
u_z80/u_cz80/ir_5_s0
6.375
6.607
u_z80/u_cz80/n1130_s2
9.287
9.842
u_z80/n279_s19
10.657
11.028
u_z80/n279_s14
11.032
11.602
u_z80/n279_s7
11.604
12.121
u_z80/n279_s4
12.368
12.739
u_z80/d_Z_5_s
14.138
14.509
w_sdram_d_5_s0
15.610
16.180
u_sdram/ff_wdata_5_s0
16.180
=====
SETUP
1.792
16.170
17.963
u_z80/u_cz80/ir_5_s0
6.375
6.607
u_z80/u_cz80/n1130_s2
9.287
9.842
u_z80/n279_s19
10.657
11.028
u_z80/n279_s14
11.032
11.602
u_z80/n279_s7
11.604
12.121
u_z80/n279_s4
12.368
12.739
u_z80/d_Z_4_s
13.983
14.500
w_sdram_d_4_s0
15.600
16.170
u_sdram/ff_wdata_4_s0
16.170
=====
SETUP
1.854
16.108
17.963
u_z80/u_cz80/ir_5_s0
6.375
6.607
u_z80/u_cz80/n1130_s2
9.287
9.842
u_z80/n279_s19
10.657
11.028
u_z80/n279_s14
11.032
11.602
u_z80/n279_s7
11.604
12.121
u_z80/n279_s4
12.368
12.739
u_z80/d_Z_3_s
13.989
14.442
w_sdram_d_3_s0
15.538
16.108
u_sdram/ff_wdata_3_s0
16.108
=====
SETUP
1.949
16.014
17.963
u_z80/u_cz80/ff_a_14_s0
6.375
6.607
w_sdram_address_21_s9
8.027
8.489
w_sdram_address_21_s4
8.491
8.944
w_sdram_address_15_s7
9.718
10.288
u_sdram/n1341_s10
10.291
10.808
u_sdram/n1341_s6
11.735
12.252
u_sdram/n1341_s2
12.693
13.146
u_sdram/n1341_s1
13.836
14.298
u_sdram/n1341_s0
14.475
15.024
u_sdram/ff_address_1_s0
16.014
=====
SETUP
2.128
15.834
17.963
u_z80/u_cz80/ir_5_s0
6.375
6.607
u_z80/u_cz80/n1130_s2
9.287
9.842
u_z80/n279_s19
10.657
11.028
u_z80/n279_s14
11.032
11.602
u_z80/n279_s7
11.604
12.121
u_z80/n279_s4
12.368
12.739
u_z80/d_Z_5_s
14.138
14.509
u_ppi/u_ppi_0/ff_port_c_5_s0
15.834
=====
SETUP
2.128
15.834
17.963
u_z80/u_cz80/ir_5_s0
6.375
6.607
u_z80/u_cz80/n1130_s2
9.287
9.842
u_z80/n279_s19
10.657
11.028
u_z80/n279_s14
11.032
11.602
u_z80/n279_s7
11.604
12.121
u_z80/n279_s4
12.368
12.739
u_z80/d_Z_5_s
14.138
14.509
u_ppi/u_ppi_0/ff_port_a_5_s0
15.834
=====
SETUP
2.164
15.798
17.963
u_z80/u_cz80/ff_a_14_s0
6.375
6.607
w_sdram_address_21_s9
8.027
8.489
w_sdram_address_21_s4
8.491
8.944
w_sdram_address_15_s7
9.718
10.288
u_sdram/n1341_s10
10.291
10.808
u_sdram/n1341_s6
11.735
12.252
u_sdram/n1341_s2
12.693
13.146
u_sdram/n1341_s1
13.836
14.298
u_sdram/n1341_s0
14.475
15.024
u_sdram/ff_address_3_s0
15.798
=====
SETUP
2.170
15.793
17.963
u_z80/u_cz80/ff_a_14_s0
6.375
6.607
w_sdram_address_21_s9
8.027
8.489
w_sdram_address_21_s4
8.491
8.944
w_sdram_address_15_s7
9.718
10.288
u_sdram/n1341_s10
10.291
10.808
u_sdram/n1341_s6
11.735
12.252
u_sdram/n1341_s2
12.693
13.146
u_sdram/n1341_s1
13.836
14.298
u_sdram/n1341_s0
14.475
15.024
u_sdram/ff_address_7_s0
15.793
=====
SETUP
2.170
15.792
17.963
u_z80/u_cz80/ir_5_s0
6.375
6.607
u_z80/u_cz80/n1130_s2
9.287
9.842
u_z80/n279_s19
10.657
11.028
u_z80/n279_s14
11.032
11.602
u_z80/n279_s7
11.604
12.121
u_z80/n279_s4
12.368
12.739
u_z80/d_Z_7_s
13.519
14.074
u_ppi/u_ppi_0/ff_port_a_7_s0
15.792
=====
SETUP
2.170
15.792
17.963
u_z80/u_cz80/ir_5_s0
6.375
6.607
u_z80/u_cz80/n1130_s2
9.287
9.842
u_z80/n279_s19
10.657
11.028
u_z80/n279_s14
11.032
11.602
u_z80/n279_s7
11.604
12.121
u_z80/n279_s4
12.368
12.739
u_z80/d_Z_7_s
13.519
14.074
u_ppi/u_ppi_0/ff_port_c_7_s0
15.792
=====
SETUP
2.179
15.783
17.963
u_z80/u_cz80/ir_5_s0
6.375
6.607
u_z80/u_cz80/n1130_s2
9.287
9.842
u_z80/n279_s19
10.657
11.028
u_z80/n279_s14
11.032
11.602
u_z80/n279_s7
11.604
12.121
u_z80/n279_s4
12.368
12.739
u_z80/d_Z_7_s
13.519
14.074
w_sdram_d_7_s0
15.234
15.783
u_sdram/ff_wdata_7_s0
15.783
=====
SETUP
2.196
15.766
17.963
u_z80/u_cz80/ff_a_14_s0
6.375
6.607
w_sdram_address_21_s9
8.027
8.489
w_sdram_address_21_s4
8.491
8.944
w_sdram_address_15_s7
9.718
10.288
u_sdram/n1341_s10
10.291
10.808
u_sdram/n1341_s6
11.735
12.252
u_sdram/n1341_s2
12.693
13.146
u_sdram/n1341_s1
13.836
14.298
u_sdram/n1341_s0
14.475
15.024
u_sdram/ff_address_8_s0
15.766
=====
SETUP
2.205
15.758
17.963
u_z80/u_cz80/ff_a_14_s0
6.375
6.607
w_sdram_address_21_s9
8.027
8.489
w_sdram_address_21_s4
8.491
8.944
w_sdram_address_15_s7
9.718
10.288
u_sdram/n1341_s10
10.291
10.808
u_sdram/n1341_s6
11.735
12.252
u_sdram/n1341_s2
12.693
13.146
u_sdram/n1341_s1
13.836
14.298
u_sdram/n1341_s0
14.475
15.024
u_sdram/ff_address_16_s0
15.758
=====
SETUP
1.972
16.012
17.985
u_z80/u_cz80/ir_5_s0
6.375
6.607
u_z80/u_cz80/n1130_s2
9.287
9.842
u_z80/n279_s19
10.657
11.028
u_z80/n279_s14
11.032
11.602
u_z80/n279_s7
11.604
12.121
u_z80/n279_s4
12.368
12.739
u_z80/d_Z_2_s
13.989
14.442
u_z80/ff_dinst_2_s0
16.012
=====
SETUP
1.977
16.007
17.985
u_z80/u_cz80/ir_5_s0
6.375
6.607
u_z80/u_cz80/n1130_s2
9.287
9.842
u_z80/n279_s19
10.657
11.028
u_z80/n279_s14
11.032
11.602
u_z80/n279_s7
11.604
12.121
u_z80/n279_s4
12.368
12.739
u_z80/d_Z_0_s
14.138
14.655
u_z80/ff_dinst_0_s0
16.007
=====
SETUP
2.005
15.979
17.985
u_z80/u_cz80/ir_5_s0
6.375
6.607
u_z80/u_cz80/n1130_s2
9.287
9.842
u_z80/n279_s19
10.657
11.028
u_z80/n279_s14
11.032
11.602
u_z80/n279_s7
11.604
12.121
u_z80/n279_s4
12.368
12.739
u_z80/d_Z_0_s
14.138
14.655
u_z80/ff_di_reg_0_s0
15.979
=====
SETUP
2.120
15.864
17.985
u_z80/u_cz80/ir_5_s0
6.375
6.607
u_z80/u_cz80/n1130_s2
9.287
9.842
u_z80/n279_s19
10.657
11.028
u_z80/n279_s14
11.032
11.602
u_z80/n279_s7
11.604
12.121
u_z80/n279_s4
12.368
12.739
u_z80/d_Z_6_s
14.138
14.509
u_z80/ff_dinst_6_s0
15.864
=====
SETUP
2.128
15.857
17.985
u_z80/u_cz80/ir_5_s0
6.375
6.607
u_z80/u_cz80/n1130_s2
9.287
9.842
u_z80/n279_s19
10.657
11.028
u_z80/n279_s14
11.032
11.602
u_z80/n279_s7
11.604
12.121
u_z80/n279_s4
12.368
12.739
u_z80/d_Z_4_s
13.983
14.500
u_z80/ff_dinst_4_s0
15.857
=====
SETUP
2.144
15.840
17.985
u_z80/u_cz80/ir_5_s0
6.375
6.607
u_z80/u_cz80/n1130_s2
9.287
9.842
u_z80/n279_s19
10.657
11.028
u_z80/n279_s14
11.032
11.602
u_z80/n279_s7
11.604
12.121
u_z80/n279_s4
12.368
12.739
u_z80/d_Z_4_s
13.983
14.500
u_z80/ff_di_reg_4_s0
15.840
=====
SETUP
2.196
15.789
17.985
u_z80/u_cz80/ir_5_s0
6.375
6.607
u_z80/u_cz80/n1130_s2
9.287
9.842
u_z80/n279_s19
10.657
11.028
u_z80/n279_s14
11.032
11.602
u_z80/n279_s7
11.604
12.121
u_z80/n279_s4
12.368
12.739
u_z80/d_Z_1_s
13.988
14.441
u_z80/ff_dinst_1_s0
15.789
=====
SETUP
2.204
15.780
17.985
u_z80/u_cz80/ir_5_s0
6.375
6.607
u_z80/u_cz80/n1130_s2
9.287
9.842
u_z80/n279_s19
10.657
11.028
u_z80/n279_s14
11.032
11.602
u_z80/n279_s7
11.604
12.121
u_z80/n279_s4
12.368
12.739
u_z80/d_Z_3_s
13.989
14.442
u_z80/ff_dinst_3_s0
15.780
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_7_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_6_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_5_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_4_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_3_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_2_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_1_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_odd/ff_we_s0
5.615
5.816
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_we_s0
5.615
5.816
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_we_s0
5.615
5.816
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_we_s0
5.615
5.816
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
5.816
=====
HOLD
0.077
5.941
5.864
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_3_s0
5.615
5.816
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s
5.941
=====
HOLD
0.199
6.063
5.864
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_4_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.063
=====
HOLD
0.203
6.067
5.864
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_13_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s
6.067
=====
HOLD
0.203
6.067
5.864
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_2_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s
6.067
=====
HOLD
0.215
6.078
5.864
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_8_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s
6.078
=====
HOLD
0.215
6.078
5.864
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_7_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s
6.078
=====
HOLD
0.215
6.078
5.864
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_8_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.078
=====
HOLD
0.215
6.078
5.864
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_7_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.078
=====
HOLD
0.215
6.078
5.864
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_12_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s
6.078
=====
HOLD
0.215
6.078
5.864
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_9_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s
6.078
=====
HOLD
0.215
6.078
5.864
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_4_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s
6.078
=====
HOLD
0.215
6.078
5.864
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_9_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.078
=====
HOLD
0.215
6.078
5.864
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_5_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.078
