{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1568496936254 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1568496936255 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 14 17:35:36 2019 " "Processing started: Sat Sep 14 17:35:36 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1568496936255 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568496936255 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CSCE611_lab_comet -c CSCE611_lab_comet " "Command: quartus_map --read_settings_files=on --write_settings_files=off CSCE611_lab_comet -c CSCE611_lab_comet" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568496936255 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1568496936471 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1568496936471 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 CSCE611_lab_comet.sv(19) " "Verilog HDL Declaration information at CSCE611_lab_comet.sv(19): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "CSCE611_lab_comet.sv" "" { Text "/acct/mandapam/csce611/Lab 1/lab_comet/CSCE611_lab_comet.sv" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568496944620 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 CSCE611_lab_comet.sv(20) " "Verilog HDL Declaration information at CSCE611_lab_comet.sv(20): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "CSCE611_lab_comet.sv" "" { Text "/acct/mandapam/csce611/Lab 1/lab_comet/CSCE611_lab_comet.sv" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568496944620 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 CSCE611_lab_comet.sv(21) " "Verilog HDL Declaration information at CSCE611_lab_comet.sv(21): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "CSCE611_lab_comet.sv" "" { Text "/acct/mandapam/csce611/Lab 1/lab_comet/CSCE611_lab_comet.sv" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568496944621 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 CSCE611_lab_comet.sv(22) " "Verilog HDL Declaration information at CSCE611_lab_comet.sv(22): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "CSCE611_lab_comet.sv" "" { Text "/acct/mandapam/csce611/Lab 1/lab_comet/CSCE611_lab_comet.sv" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568496944621 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 CSCE611_lab_comet.sv(23) " "Verilog HDL Declaration information at CSCE611_lab_comet.sv(23): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "CSCE611_lab_comet.sv" "" { Text "/acct/mandapam/csce611/Lab 1/lab_comet/CSCE611_lab_comet.sv" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568496944621 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX6 hex6 CSCE611_lab_comet.sv(24) " "Verilog HDL Declaration information at CSCE611_lab_comet.sv(24): object \"HEX6\" differs only in case from object \"hex6\" in the same scope" {  } { { "CSCE611_lab_comet.sv" "" { Text "/acct/mandapam/csce611/Lab 1/lab_comet/CSCE611_lab_comet.sv" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568496944621 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX7 hex7 CSCE611_lab_comet.sv(26) " "Verilog HDL Declaration information at CSCE611_lab_comet.sv(26): object \"HEX7\" differs only in case from object \"hex7\" in the same scope" {  } { { "CSCE611_lab_comet.sv" "" { Text "/acct/mandapam/csce611/Lab 1/lab_comet/CSCE611_lab_comet.sv" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568496944621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CSCE611_lab_comet.sv 1 1 " "Found 1 design units, including 1 entities, in source file CSCE611_lab_comet.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CSCE611_lab_comet " "Found entity 1: CSCE611_lab_comet" {  } { { "CSCE611_lab_comet.sv" "" { Text "/acct/mandapam/csce611/Lab 1/lab_comet/CSCE611_lab_comet.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568496944624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568496944624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hexdriver " "Found entity 1: hexdriver" {  } { { "hexdriver.sv" "" { Text "/acct/mandapam/csce611/Lab 1/lab_comet/hexdriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568496944626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568496944626 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CSCE611_lab_comet " "Elaborating entity \"CSCE611_lab_comet\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1568496944822 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "26 24 CSCE611_lab_comet.sv(52) " "Verilog HDL assignment warning at CSCE611_lab_comet.sv(52): truncated value with size 26 to match size of target (24)" {  } { { "CSCE611_lab_comet.sv" "" { Text "/acct/mandapam/csce611/Lab 1/lab_comet/CSCE611_lab_comet.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1568496944823 "|CSCE611_lab_comet"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 CSCE611_lab_comet.sv(63) " "Verilog HDL assignment warning at CSCE611_lab_comet.sv(63): truncated value with size 32 to match size of target (24)" {  } { { "CSCE611_lab_comet.sv" "" { Text "/acct/mandapam/csce611/Lab 1/lab_comet/CSCE611_lab_comet.sv" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1568496944823 "|CSCE611_lab_comet"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "CSCE611_lab_comet.sv(89) " "Verilog HDL Case Statement information at CSCE611_lab_comet.sv(89): all case item expressions in this case statement are onehot" {  } { { "CSCE611_lab_comet.sv" "" { Text "/acct/mandapam/csce611/Lab 1/lab_comet/CSCE611_lab_comet.sv" 89 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1568496944824 "|CSCE611_lab_comet"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexdriver hexdriver:hex1 " "Elaborating entity \"hexdriver\" for hierarchy \"hexdriver:hex1\"" {  } { { "CSCE611_lab_comet.sv" "hex1" { Text "/acct/mandapam/csce611/Lab 1/lab_comet/CSCE611_lab_comet.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568496944844 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "CSCE611_lab_comet.sv" "" { Text "/acct/mandapam/csce611/Lab 1/lab_comet/CSCE611_lab_comet.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1568496945300 "|CSCE611_lab_comet|LEDG[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1568496945300 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1568496945369 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1568496945820 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568496945820 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "CSCE611_lab_comet.sv" "" { Text "/acct/mandapam/csce611/Lab 1/lab_comet/CSCE611_lab_comet.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1568496945890 "|CSCE611_lab_comet|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "CSCE611_lab_comet.sv" "" { Text "/acct/mandapam/csce611/Lab 1/lab_comet/CSCE611_lab_comet.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1568496945890 "|CSCE611_lab_comet|CLOCK3_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1568496945890 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "220 " "Implemented 220 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1568496945890 ""} { "Info" "ICUT_CUT_TM_OPINS" "83 " "Implemented 83 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1568496945890 ""} { "Info" "ICUT_CUT_TM_LCELLS" "134 " "Implemented 134 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1568496945890 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1568496945890 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "995 " "Peak virtual memory: 995 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1568496945906 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 14 17:35:45 2019 " "Processing ended: Sat Sep 14 17:35:45 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1568496945906 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1568496945906 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1568496945906 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1568496945906 ""}
