MIG: 14:12:13 : Running customizer.xit
MIG: 14:12:13 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 14:12:13 : Writing IN file for 'lab1_template_mig_7series_0_0'...compDirPath: /ece/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /fs/student/mgdaily/.Xil/Vivado-31584-csil-18.cs.ucsb.edu/coregen/lab1_template_mig_7series_0_0
MIG: 14:12:13 : synp_flow:  -- synthesis_mode: Other
MIG: 14:12:14 : outputDirectory: /fs/student/mgdaily/.Xil/Vivado-31584-csil-18.cs.ucsb.edu/coregen/lab1_template_mig_7series_0_0/_tmp/
MIG: 14:12:14 : vivado_mode: xpg_bd
MIG: 14:12:14 :  locked false  
MIG: 14:12:14 : HDL Language: Verilog
MIG: 14:12:14 : compInfo: false
MIG: 14:12:14 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 14:12:14 : xilinx_path: /ece/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 14:12:14 : I am in catch area
MIG: 14:12:14 : Running /ece/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /fs/student/mgdaily/.Xil/Vivado-31584-csil-18.cs.ucsb.edu/coregen/lab1_template_mig_7series_0_0/xil_txt.in -cg_exc_out /fs/student/mgdaily/.Xil/Vivado-31584-csil-18.cs.ucsb.edu/coregen/lab1_template_mig_7series_0_0/xil_txt.out ... 
MIG: 14:15:22 : Prasad before: xmlPropertyPrj -- .prj
MIG: 14:15:22 : Prasad After: xmlPropertyPrj -- mig_a.prj
MIG: 14:15:22 : XML_INPUT_FILE: /fs/student/mgdaily/.Xil/Vivado-31584-csil-18.cs.ucsb.edu/coregen/lab1_template_mig_7series_0_0/mig_a.prj
MIG: 14:15:22 : Component_Name: lab1_template_mig_7series_0_0
MIG: 14:15:22 : Moving lab1_template_mig_7series_0_0.veo ...
MIG: 14:15:22 : Moving lab1_template_mig_7series_0_0_xmdf.tcl ...
MIG: 14:15:22 : Moving lab1_template_mig_7series_0_0 ...
MIG: 14:15:22 : Sending back 0
MIG: 14:15:34 : xml_input_file: mig_a.prj
MIG: 14:15:35 : Absolute path of xml_input_file: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/mig_a.prj
MIG: 14:15:35 : xml_input_file: mig_a.prj
MIG: 14:15:35 : Absolute path of xml_input_file: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/mig_a.prj
MIG: 14:15:35 : In updateAllModelParams
MIG: 14:15:35 : IGN:     <ModuleName>lab1_template_mig_7series_0_0</ModuleName> <==>     <ModuleName>lab1_template_mig_7series_0_0</ModuleName> 
MIG: 14:15:35 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 14:15:35 : XGUI hdlLanguage: Verilog
MIG: 14:15:35 : xgui vivado_mode: xpg_bd
MIG: 14:15:35 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 14:15:35 : Reading /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/lab1_template_mig_7series_0_0/user_design/rtl/lab1_template_mig_7series_0_0_mig.v ...
MIG: 14:15:36 : 1
MIG: 14:15:36 : Inside fn mem: DDR2
MIG: 14:15:36 : QDRII+ Inside fn ui: 81000000
MIG: 14:15:36 : cntrl:  memtype: DDR2
MIG: 14:15:36 : 1200
MIG: 14:15:36 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 14:15:36 : DDR2
MIG: 14:15:36 : 1
MIG: 14:15:36 : 81000000
MIG: 14:15:36 : 
MIG: 14:15:36 :  polarity_value: 1
MIG: 14:15:36 : 
MIG: 14:15:36 : 
MIG: 14:15:36 : cntrl:  memtype: DDR2
MIG: 14:15:36 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 14:15:36 : TRUE
MIG: 14:15:36 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 14:15:36 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "FALSE"
MIG: 14:15:36 : 
MIG: 14:15:36 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> FALSE
MIG: 14:15:36 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 14:15:36 : 
MIG: 14:15:36 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 14:15:36 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 14:15:36 : 
MIG: 14:15:36 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 14:15:36 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 14:15:36 : 
MIG: 14:15:36 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 14:15:36 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 12.000
MIG: 14:15:36 : possibleMaxVcoVal:: 1200 ---- paramName: MMCM_CLKOUT0_DIVIDE
MIG: 14:15:36 : 100000000
MIG: 14:15:37 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 100000000
MIG: 14:15:37 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 1
MIG: 14:15:37 : possibleMaxVcoVal:: 1200 ---- paramName: MMCM_CLKOUT1_DIVIDE
MIG: 14:15:37 : 1200000000
MIG: 14:15:37 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 1200000000
MIG: 14:15:37 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 14:15:37 : possibleMaxVcoVal:: 1200 ---- paramName: MMCM_CLKOUT2_DIVIDE
MIG: 14:15:37 : 1200000000
MIG: 14:15:37 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 1200000000
MIG: 14:15:37 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 14:15:37 : possibleMaxVcoVal:: 1200 ---- paramName: MMCM_CLKOUT3_DIVIDE
MIG: 14:15:37 : 1200000000
MIG: 14:15:37 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 1200000000
MIG: 14:15:37 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 14:15:37 : possibleMaxVcoVal:: 1200 ---- paramName: MMCM_CLKOUT4_DIVIDE
MIG: 14:15:37 : 1200000000
MIG: 14:15:37 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 1200000000
MIG: 14:15:37 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 14:15:37 : 
MIG: 14:15:37 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 14:15:37 : 
MIG: 14:15:37 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 14:15:37 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 14:15:37 : 
MIG: 14:15:37 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 14:15:37 : 
MIG: 14:15:37 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 14:15:37 : 
MIG: 14:15:37 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 14:15:37 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 14:15:37 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 14:15:37 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 14:15:37 : 2
MIG: 14:15:37 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 14:15:37 : 16
MIG: 14:15:37 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 14:15:38 : 2
MIG: 14:15:38 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 14:15:38 : 
MIG: 14:15:38 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 14:15:38 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 14:15:38 : 
MIG: 14:15:38 :  Valid Param: ECC ==> OFF
MIG: 14:15:38 : 16
MIG: 14:15:38 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 14:15:38 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 14:15:38 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 14:15:38 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 14:15:38 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 14:15:38 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 14:15:38 : 
MIG: 14:15:38 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 14:15:38 : 13
MIG: 14:15:38 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 14:15:38 : 27
MIG: 14:15:38 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 14:15:38 : 
MIG: 14:15:38 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 14:15:38 : 
MIG: 14:15:38 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 14:15:38 : 
MIG: 14:15:38 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 14:15:38 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 14:15:38 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 14:15:38 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 14:15:38 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 14:15:38 :  Invalid Param: DDR2_AL ==> "0"
MIG: 14:15:38 :  Invalid Param: DDR2_nAL ==> 0
MIG: 14:15:38 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 14:15:38 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 14:15:38 :  Invalid Param: DDR2_CL ==> 5
MIG: 14:15:38 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 14:15:38 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 14:15:38 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 14:15:38 : 
MIG: 14:15:38 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 14:15:38 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 14:15:38 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 14:15:38 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 14:15:38 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 14:15:38 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 14:15:39 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 14:15:39 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 14:15:39 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 14:15:39 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 14:15:39 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 14:15:39 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 14:15:39 :  Invalid Param: DDR2_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 14:15:39 :  Invalid Param: DDR2_MMCM_CLKOUT1_EN ==> "FALSE"
MIG: 14:15:39 :  Invalid Param: DDR2_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 14:15:39 :  Invalid Param: DDR2_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 14:15:39 :  Invalid Param: DDR2_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 14:15:39 :  Invalid Param: DDR2_MMCM_CLKOUT0_DIVIDE ==> 12.000
MIG: 14:15:39 :  Invalid Param: DDR2_MMCM_CLKOUT1_DIVIDE ==> 1
MIG: 14:15:39 :  Invalid Param: DDR2_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 14:15:39 :  Invalid Param: DDR2_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 14:15:39 :  Invalid Param: DDR2_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 14:15:39 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 14:15:39 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 14:15:39 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 14:15:39 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 14:15:39 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 14:15:39 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 14:15:39 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 14:15:39 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 14:15:39 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 14:15:39 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 14:15:39 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 14:15:39 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 14:15:39 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 14:15:39 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 14:15:39 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 14:15:39 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 14:15:39 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 14:15:39 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 14:15:39 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 14:15:39 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 14:15:39 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 14:15:39 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 14:15:39 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 14:15:39 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 14:15:39 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 14:15:39 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 14:15:40 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 14:15:40 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 14:15:40 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 14:15:40 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 14:15:40 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 14:15:40 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 14:15:40 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 14:15:40 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 14:15:40 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 14:15:40 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 14:15:40 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 14:15:40 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 14:15:40 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 14:15:40 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 14:15:40 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 14:15:40 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 14:15:40 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:15:40 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:15:40 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:15:40 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:15:40 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:15:40 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:15:40 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:15:40 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:15:40 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:15:40 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:15:40 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:15:40 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:15:40 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:15:40 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:15:40 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:15:40 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:15:40 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 14:15:40 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 14:15:40 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 14:15:40 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 14:15:40 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 14:15:40 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 14:15:40 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 14:15:40 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 14:15:40 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 14:15:40 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 14:15:40 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 14:15:40 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 14:15:40 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 14:15:40 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 14:15:40 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 14:15:40 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 14:15:40 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "LAB1_TEMPLATE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 14:15:40 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "SINGLE_ENDED"
MIG: 14:15:40 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 14:15:40 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 14:15:40 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 14:15:41 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 14:15:41 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 14:15:41 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 14:15:41 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 14:15:41 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 14:15:41 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 14:15:41 : 4
MIG: 14:15:41 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 14:15:41 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 14:15:41 : TRUE
MIG: 14:15:41 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 14:15:41 : 2
MIG: 14:15:41 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 14:15:41 : 134217728
MIG: 14:15:41 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 14:15:41 : 
MIG: 14:15:41 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 14:15:41 : 64
MIG: 14:15:41 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 14:15:41 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 14:15:41 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 14:15:41 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 14:15:41 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 14:15:41 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 14:15:41 : 
MIG: 14:15:41 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 14:15:41 : 
MIG: 14:15:41 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 14:15:41 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 14:15:41 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 14:15:42 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 14:15:42 : 
MIG: 14:15:42 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 14:15:42 : 
MIG: 14:15:42 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 14:15:42 : SINGLE
MIG: 14:15:42 : NONE
MIG: 14:15:42 : 
MIG: 14:15:42 : Same Interface
MIG: 14:16:06 : Running customizer.xit
MIG: 14:16:06 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 14:16:06 : Writing IN file for 'lab1_template_mig_7series_0_0'...compDirPath: /ece/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /fs/student/mgdaily/.Xil/Vivado-31584-csil-18.cs.ucsb.edu/coregen/lab1_template_mig_7series_0_0
MIG: 14:16:06 : synp_flow:  -- synthesis_mode: Other
MIG: 14:16:06 : outputDirectory: /fs/student/mgdaily/.Xil/Vivado-31584-csil-18.cs.ucsb.edu/coregen/lab1_template_mig_7series_0_0/_tmp/
MIG: 14:16:06 : vivado_mode: xpg_bd
MIG: 14:16:06 :  locked false  
MIG: 14:16:06 : HDL Language: Verilog
MIG: 14:16:06 : compInfo: false
MIG: 14:16:06 : Vivado Options xc7a100t csg324 -1
MIG: 14:16:06 : 1: xc7a100t 2: csg324 3: -1
MIG: 14:16:06 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 14:16:06 : xilinx_path: /ece/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 14:16:06 : I am in catch area
MIG: 14:16:06 : Running /ece/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /fs/student/mgdaily/.Xil/Vivado-31584-csil-18.cs.ucsb.edu/coregen/lab1_template_mig_7series_0_0/xil_txt.in -cg_exc_out /fs/student/mgdaily/.Xil/Vivado-31584-csil-18.cs.ucsb.edu/coregen/lab1_template_mig_7series_0_0/xil_txt.out ... 
MIG: 14:19:27 : Prasad before: xmlPropertyPrj -- mig_a.prj
MIG: 14:19:27 : Prasad After: xmlPropertyPrj -- mig_b.prj
MIG: 14:19:27 : XML_INPUT_FILE: /fs/student/mgdaily/.Xil/Vivado-31584-csil-18.cs.ucsb.edu/coregen/lab1_template_mig_7series_0_0/mig_b.prj
MIG: 14:19:27 : Component_Name: lab1_template_mig_7series_0_0
MIG: 14:19:27 : Moving lab1_template_mig_7series_0_0.veo ...
MIG: 14:19:27 : Moving lab1_template_mig_7series_0_0_xmdf.tcl ...
MIG: 14:19:27 : Moving lab1_template_mig_7series_0_0 ...
MIG: 14:19:28 : Sending back 0
MIG: 14:19:38 : xml_input_file: mig_b.prj
MIG: 14:19:38 : Absolute path of xml_input_file: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/mig_b.prj
MIG: 14:19:38 : xml_input_file: mig_b.prj
MIG: 14:19:38 : Absolute path of xml_input_file: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/mig_b.prj
MIG: 14:19:38 : In updateAllModelParams
MIG: 14:19:38 : IGN:     <ModuleName>lab1_template_mig_7series_0_0</ModuleName> <==>     <ModuleName>lab1_template_mig_7series_0_0</ModuleName> 
MIG: 14:19:38 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 14:19:38 : XGUI hdlLanguage: Verilog
MIG: 14:19:38 : xgui vivado_mode: xpg_bd
MIG: 14:19:38 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 14:19:38 : Reading /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/lab1_template_mig_7series_0_0/user_design/rtl/lab1_template_mig_7series_0_0_mig.v ...
MIG: 14:19:39 : 
MIG: 14:19:39 : Inside fn mem: DDR2
MIG: 14:19:39 : QDRII+ Inside fn ui: 81000000
MIG: 14:19:39 : cntrl:  memtype: DDR2
MIG: 14:19:39 : 
MIG: 14:19:39 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 14:19:39 : 
MIG: 14:19:39 : 
MIG: 14:19:39 : 
MIG: 14:19:39 : 
MIG: 14:19:39 :  polarity_value: 1
MIG: 14:19:39 : 
MIG: 14:19:39 : 
MIG: 14:19:40 : cntrl:  memtype: DDR2
MIG: 14:19:40 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 14:19:40 : 
MIG: 14:19:40 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 14:19:40 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "FALSE"
MIG: 14:19:40 : 
MIG: 14:19:40 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> FALSE
MIG: 14:19:40 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 14:19:40 : 
MIG: 14:19:40 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 14:19:40 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 14:19:40 : 
MIG: 14:19:40 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 14:19:40 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 14:19:40 : 
MIG: 14:19:40 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 14:19:40 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 12.000
MIG: 14:19:40 : possibleMaxVcoVal:: 1200 ---- paramName: MMCM_CLKOUT0_DIVIDE
MIG: 14:19:40 : 
MIG: 14:19:40 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 100000000
MIG: 14:19:40 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 1
MIG: 14:19:40 : possibleMaxVcoVal:: 1200 ---- paramName: MMCM_CLKOUT1_DIVIDE
MIG: 14:19:40 : 
MIG: 14:19:40 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 1200000000
MIG: 14:19:40 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 14:19:40 : possibleMaxVcoVal:: 1200 ---- paramName: MMCM_CLKOUT2_DIVIDE
MIG: 14:19:40 : 
MIG: 14:19:40 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 1200000000
MIG: 14:19:40 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 14:19:40 : possibleMaxVcoVal:: 1200 ---- paramName: MMCM_CLKOUT3_DIVIDE
MIG: 14:19:40 : 
MIG: 14:19:40 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 1200000000
MIG: 14:19:40 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 14:19:40 : possibleMaxVcoVal:: 1200 ---- paramName: MMCM_CLKOUT4_DIVIDE
MIG: 14:19:40 : 
MIG: 14:19:40 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 1200000000
MIG: 14:19:40 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 14:19:40 : 
MIG: 14:19:40 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 14:19:40 : 
MIG: 14:19:40 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 14:19:40 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 14:19:40 : 
MIG: 14:19:40 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 14:19:40 : 
MIG: 14:19:40 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 14:19:40 : 
MIG: 14:19:40 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 14:19:40 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 14:19:41 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 14:19:41 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 14:19:41 : 
MIG: 14:19:41 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 14:19:41 : 
MIG: 14:19:41 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 14:19:41 : 
MIG: 14:19:41 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 14:19:41 : 
MIG: 14:19:41 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 14:19:41 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 14:19:41 : 
MIG: 14:19:41 :  Valid Param: ECC ==> OFF
MIG: 14:19:41 : 
MIG: 14:19:41 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 14:19:41 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 14:19:41 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 14:19:41 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 14:19:41 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 14:19:41 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 14:19:41 : 
MIG: 14:19:41 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 14:19:41 : 
MIG: 14:19:41 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 14:19:41 : 
MIG: 14:19:41 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 14:19:41 : 
MIG: 14:19:41 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 14:19:41 : 
MIG: 14:19:41 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 14:19:41 : 
MIG: 14:19:41 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 14:19:41 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 14:19:41 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 14:19:41 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 14:19:41 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 14:19:41 :  Invalid Param: DDR2_AL ==> "0"
MIG: 14:19:41 :  Invalid Param: DDR2_nAL ==> 0
MIG: 14:19:41 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 14:19:41 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 14:19:41 :  Invalid Param: DDR2_CL ==> 5
MIG: 14:19:41 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 14:19:41 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 14:19:41 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 14:19:41 : 
MIG: 14:19:41 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 14:19:41 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 14:19:41 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 14:19:41 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 14:19:41 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 14:19:41 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 14:19:41 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 14:19:41 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 14:19:41 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 14:19:41 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 14:19:41 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 14:19:41 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 14:19:41 :  Invalid Param: DDR2_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 14:19:42 :  Invalid Param: DDR2_MMCM_CLKOUT1_EN ==> "FALSE"
MIG: 14:19:42 :  Invalid Param: DDR2_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 14:19:42 :  Invalid Param: DDR2_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 14:19:42 :  Invalid Param: DDR2_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 14:19:42 :  Invalid Param: DDR2_MMCM_CLKOUT0_DIVIDE ==> 12.000
MIG: 14:19:42 :  Invalid Param: DDR2_MMCM_CLKOUT1_DIVIDE ==> 1
MIG: 14:19:42 :  Invalid Param: DDR2_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 14:19:42 :  Invalid Param: DDR2_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 14:19:42 :  Invalid Param: DDR2_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 14:19:42 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 14:19:42 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 14:19:42 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 14:19:42 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 14:19:42 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 14:19:42 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 14:19:42 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 14:19:42 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 14:19:42 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 14:19:42 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 14:19:42 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 14:19:42 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 14:19:42 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 14:19:42 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 14:19:42 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 14:19:42 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 14:19:42 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 14:19:42 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 14:19:42 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 14:19:42 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 14:19:42 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 14:19:42 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 14:19:42 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 14:19:42 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 14:19:42 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 14:19:42 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 14:19:42 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 14:19:42 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 14:19:42 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 14:19:42 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 14:19:42 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 14:19:42 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 14:19:42 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 14:19:42 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 14:19:42 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 14:19:42 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 14:19:42 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 14:19:42 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 14:19:42 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 14:19:42 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 14:19:42 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 14:19:42 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 14:19:42 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:19:42 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:19:42 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:19:42 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:19:42 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:19:42 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:19:42 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:19:42 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:19:42 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:19:42 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:19:42 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:19:42 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:19:42 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:19:42 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:19:42 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:19:42 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:19:42 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 14:19:42 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 14:19:42 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 14:19:42 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 14:19:42 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 14:19:42 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 14:19:42 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 14:19:42 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 14:19:42 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 14:19:42 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 14:19:42 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 14:19:42 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 14:19:42 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 14:19:42 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 14:19:42 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 14:19:42 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 14:19:42 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "LAB1_TEMPLATE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 14:19:43 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "SINGLE_ENDED"
MIG: 14:19:43 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 14:19:43 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 14:19:43 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 14:19:43 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 14:19:43 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 14:19:43 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 14:19:43 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 14:19:43 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 14:19:43 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 14:19:43 : 
MIG: 14:19:43 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 14:19:43 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 14:19:43 : 
MIG: 14:19:43 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 14:19:43 : 
MIG: 14:19:43 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 14:19:43 : 
MIG: 14:19:43 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 14:19:43 : 
MIG: 14:19:43 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 14:19:43 : 
MIG: 14:19:43 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 14:19:43 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 14:19:43 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 14:19:43 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 14:19:43 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 14:19:43 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 14:19:43 : 
MIG: 14:19:43 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 14:19:43 : 
MIG: 14:19:43 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 14:19:43 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 14:19:43 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 14:19:43 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 14:19:43 : 
MIG: 14:19:43 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 14:19:43 : 
MIG: 14:19:43 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 14:19:43 : 
MIG: 14:19:43 : 
MIG: 14:19:43 : 
MIG: 14:19:44 : Same Interface
MIG: 15:00:40 : xml_input_file: mig_b.prj
MIG: 15:00:40 : Absolute path of xml_input_file: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/mig_b.prj
MIG: 15:00:41 : xml_input_file: mig_b.prj
MIG: 15:00:41 : Absolute path of xml_input_file: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/mig_b.prj
MIG: 14:01:25 : xml_input_file: mig_b.prj
MIG: 14:01:25 : Absolute path of xml_input_file: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/mig_b.prj
MIG: 14:01:25 : xml_input_file: mig_b.prj
MIG: 14:01:25 : Absolute path of xml_input_file: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/mig_b.prj
MIG: 14:24:55 : xml_input_file: mig_b.prj
MIG: 14:24:55 : Absolute path of xml_input_file: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/mig_b.prj
MIG: 14:24:55 : xml_input_file: mig_b.prj
MIG: 14:24:55 : Absolute path of xml_input_file: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/mig_b.prj
MIG: 11:52:52 : xml_input_file: mig_b.prj
MIG: 11:52:53 : Absolute path of xml_input_file: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/mig_b.prj
MIG: 11:52:53 : xml_input_file: mig_b.prj
MIG: 11:52:53 : Absolute path of xml_input_file: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/mig_b.prj
MIG: 12:12:26 : Running synthesis.xit
MIG: 12:12:26 : IGN:     <ModuleName>lab1_template_mig_7series_0_0</ModuleName> <==>     <ModuleName>lab1_template_mig_7series_0_0</ModuleName> 
MIG: 12:12:26 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 12:12:26 : ERR:             <C0_S_AXI_SUPPORTS_NARROW_BURST>0</C0_S_AXI_SUPPORTS_NARROW_BURST> <==>             <C0_S_AXI_SUPPORTS_NARROW_BURST>1</C0_S_AXI_SUPPORTS_NARROW_BURST> 
MIG: 12:12:26 : ################# RUNNING MIG BATCH ###################
MIG: 12:12:26 : Writing IN file for 'lab1_template_mig_7series_0_0'...compDirPath: /ece/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0
MIG: 12:12:26 : synp_flow:  -- synthesis_mode: Other
MIG: 12:12:26 : outputDirectory: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/_tmp/
MIG: 12:12:26 : vivado_mode: xpg_bd
MIG: 12:12:26 : isPortInterface: 0
MIG: 12:12:26 : isPortInterface: 0
MIG: 12:12:26 : isPortInterface: 0
MIG: 12:12:26 : isPortInterface: 0
MIG: 12:12:26 : isPortInterface: 0
MIG: 12:12:26 : isPortInterface: 0
MIG: 12:12:26 : isPortInterface: 0
MIG: 12:12:26 : isPortInterface: 0
MIG: 12:12:26 : isPortInterface: 0
MIG: 12:12:26 : isPortInterface: 0
MIG: 12:12:26 : isPortInterface: 0
MIG: 12:12:26 : isPortInterface: 0
MIG: 12:12:26 : isPortInterface: 0
MIG: 12:12:26 : isPortInterface: 0
MIG: 12:12:26 : isPortInterface: 0
MIG: 12:12:26 : isPortInterface: 0
MIG: 12:12:26 : isPortInterface: 0
MIG: 12:12:26 : isPortInterface: 0
MIG: 12:12:26 : isPortInterface: 0
MIG: 12:12:26 : isPortInterface: 0
MIG: 12:12:26 : isPortInterface: 0
MIG: 12:12:26 : isPortInterface: 0
MIG: 12:12:26 : isPortInterface: 0
MIG: 12:12:26 : isPortInterface: 0
MIG: 12:12:26 : isPortInterface: 0
MIG: 12:12:26 : isPortInterface: 0
MIG: 12:12:26 : isPortInterface: 0
MIG: 12:12:26 : isPortInterface: 0
MIG: 12:12:26 : isPortInterface: 0
MIG: 12:12:26 : isPortInterface: 0
MIG: 12:12:26 : isPortInterface: 0
MIG: 12:12:26 : isPortInterface: 0
MIG: 12:12:26 : isPortInterface: 0
MIG: 12:12:26 : isPortInterface: 0
MIG: 12:12:26 : isPortInterface: 0
MIG: 12:12:26 : isPortInterface: 0
MIG: 12:12:26 : isPortInterface: 0
MIG: 12:12:26 : isPortInterface: 0
MIG: 12:12:26 : isPortInterface: 0
MIG: 12:12:26 : isPortInterface: 0
MIG: 12:12:26 : isPortInterface: 0
MIG: 12:12:26 : isPortInterface: 0
MIG: 12:12:26 : isPortInterface: 0
MIG: 12:12:26 : isPortInterface: 0
MIG: 12:12:26 : isPortInterface: 0
MIG: 12:12:26 : isPortInterface: 0
MIG: 12:12:26 : isPortInterface: 0
MIG: 12:12:26 : isPortInterface: 0
MIG: 12:12:26 : isPortInterface: 0
MIG: 12:12:26 : isPortInterface: 0
MIG: 12:12:26 : isPortInterface: 0
MIG: 12:12:26 : isPortInterface: 0
MIG: 12:12:26 : isPortInterface: 0
MIG: 12:12:26 : isPortInterface: 0
MIG: 12:12:26 : isPortInterface: 0
MIG: 12:12:26 : isPortInterface: 0
MIG: 12:12:26 : isPortInterface: 0
MIG: 12:12:26 : isPortInterface: 0
MIG: 12:12:26 : isPortInterface: 0
MIG: 12:12:26 : isPortInterface: 0
MIG: 12:12:26 : isPortInterface: 0
MIG: 12:12:26 : isPortInterface: 0
MIG: 12:12:26 : isPortInterface: 0
MIG: 12:12:26 : isPortInterface: 0
MIG: 12:12:26 : isPortInterface: 0
MIG: 12:12:26 : isPortInterface: 0
MIG: 12:12:26 : isPortInterface: 0
MIG: 12:12:26 : isPortInterface: 0
MIG: 12:12:26 : isPortInterface: 0
MIG: 12:12:26 : isPortInterface: 0
MIG: 12:12:26 : isPortInterface: 0
MIG: 12:12:26 : isPortInterface: 0
MIG: 12:12:26 : isPortInterface: 0
MIG: 12:12:26 : isPortInterface: 0
MIG: 12:12:26 : isPortInterface: 0
MIG: 12:12:26 : isPortInterface: 0
MIG: 12:12:26 : isPortInterface: 0
MIG: 12:12:26 : isPortInterface: 0
MIG: 12:12:26 : isPortInterface: 0
MIG: 12:12:26 : isPortInterface: 0
MIG: 12:12:26 : isPortInterface: 0
MIG: 12:12:26 : isPortInterface: 0
MIG: 12:12:26 : isPortInterface: 0
MIG: 12:12:26 : isPortInterface: 0
MIG: 12:12:26 : isPortInterface: 0
MIG: 12:12:26 : isPortInterface: 0
MIG: 12:12:26 : isPortInterface: 0
MIG: 12:12:26 : isPortInterface: 0
MIG: 12:12:26 : isPortInterface: 0
MIG: 12:12:26 : isPortInterface: 0
MIG: 12:12:26 : isPortInterface: 0
MIG: 12:12:26 : isPortInterface: 0
MIG: 12:12:26 : isPortInterface: 0
MIG: 12:12:26 : isPortInterface: 0
MIG: 12:12:26 : isPortInterface: 0
MIG: 12:12:26 : isPortInterface: 0
MIG: 12:12:26 : isPortInterface: 0
MIG: 12:12:26 : isPortInterface: 0
MIG: 12:12:26 : isPortInterface: 0
MIG: 12:12:26 : isPortInterface: 0
MIG: 12:12:26 : isPortInterface: 0
MIG: 12:12:26 : isPortInterface: 0
MIG: 12:12:27 : isPortInterface: 0
MIG: 12:12:27 : isPortInterface: 0
MIG: 12:12:27 : isPortInterface: 0
MIG: 12:12:27 : isPortInterface: 0
MIG: 12:12:27 : isPortInterface: 0
MIG: 12:12:27 : isPortInterface: 0
MIG: 12:12:27 : isPortInterface: 0
MIG: 12:12:27 : isPortInterface: 0
MIG: 12:12:27 : isPortInterface: 0
MIG: 12:12:27 : isPortInterface: 0
MIG: 12:12:27 : isPortInterface: 0
MIG: 12:12:27 : isPortInterface: 0
MIG: 12:12:27 : isPortInterface: 0
MIG: 12:12:27 : isPortInterface: 0
MIG: 12:12:27 : isPortInterface: 0
MIG: 12:12:27 : isPortInterface: 0
MIG: 12:12:27 : isPortInterface: 0
MIG: 12:12:27 : isPortInterface: 0
MIG: 12:12:27 : isPortInterface: 1
MIG: 12:12:27 : isPortInterface: 0
MIG: 12:12:27 : isPortInterface: 0
MIG: 12:12:27 : isPortInterface: 0
MIG: 12:12:27 : isPortInterface: 0
MIG: 12:12:27 : isPortInterface: 0
MIG: 12:12:27 : isPortInterface: 0
MIG: 12:12:27 : isPortInterface: 0
MIG: 12:12:27 : isPortInterface: 0
MIG: 12:12:27 : isPortInterface: 0
MIG: 12:12:27 : isPortInterface: 0
MIG: 12:12:27 :  locked false  
MIG: 12:12:27 : HDL Language: Verilog
MIG: 12:12:27 : compInfo: false
MIG: 12:12:27 : Vivado Options xc7a100t csg324 -1
MIG: 12:12:27 : 1: xc7a100t 2: csg324 3: -1
MIG: 12:12:27 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 12:12:27 : xilinx_path: /ece/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 12:12:27 : I am in catch area
MIG: 12:12:27 : Running /ece/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/xil_txt.in -cg_exc_out /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/xil_txt.out ... 
MIG: 12:12:39 : XML_INPUT_FILE: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/mig_b.prj
MIG: 12:12:39 : Component_Name: lab1_template_mig_7series_0_0
MIG: 12:12:39 : Moving lab1_template_mig_7series_0_0.veo ...
MIG: 12:12:39 : Moving lab1_template_mig_7series_0_0_xmdf.tcl ...
MIG: 12:12:39 : Moving lab1_template_mig_7series_0_0 ...
MIG: 12:12:39 : Running vlog_synth_rpr.xit
MIG: 12:12:39 : IGN:     <ModuleName>lab1_template_mig_7series_0_0</ModuleName> <==>     <ModuleName>lab1_template_mig_7series_0_0</ModuleName> 
MIG: 12:12:39 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 12:12:39 : ERR:             <Pin PADName="E3(MRCC_P)" Bank="35" name="sys_clk_i" /> <==>             <Pin PADName="E3" Bank="35" name="sys_clk_i" /> 
MIG: 12:12:39 : ################# RUNNING MIG BATCH ###################
MIG: 12:12:39 : Writing IN file for 'lab1_template_mig_7series_0_0'...compDirPath: /ece/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0
MIG: 12:12:39 : synp_flow:  -- synthesis_mode: Other
MIG: 12:12:39 : outputDirectory: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/_tmp/
MIG: 12:12:39 : vivado_mode: xpg_bd
MIG: 12:12:39 : isPortInterface: 0
MIG: 12:12:39 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 1
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 : isPortInterface: 0
MIG: 12:12:40 :  locked false  
MIG: 12:12:40 : HDL Language: Verilog
MIG: 12:12:40 : compInfo: false
MIG: 12:12:40 : Vivado Options xc7a100t csg324 -1
MIG: 12:12:40 : 1: xc7a100t 2: csg324 3: -1
MIG: 12:12:40 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 12:12:40 : xilinx_path: /ece/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 12:12:40 : I am in catch area
MIG: 12:12:40 : Running /ece/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/xil_txt.in -cg_exc_out /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/xil_txt.out ... 
MIG: 12:12:48 : XML_INPUT_FILE: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/mig_b.prj
MIG: 12:12:48 : Component_Name: lab1_template_mig_7series_0_0
MIG: 12:12:48 : Moving lab1_template_mig_7series_0_0.veo ...
MIG: 12:12:48 : Moving lab1_template_mig_7series_0_0_xmdf.tcl ...
MIG: 12:12:48 : Moving lab1_template_mig_7series_0_0 ...
MIG: 12:12:48 : Running simulation.xit
MIG: 12:12:48 : IGN:     <ModuleName>lab1_template_mig_7series_0_0</ModuleName> <==>     <ModuleName>lab1_template_mig_7series_0_0</ModuleName> 
MIG: 12:12:48 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 12:12:48 : ERR:             <Pin PADName="E3(MRCC_P)" Bank="35" name="sys_clk_i" /> <==>             <Pin PADName="E3" Bank="35" name="sys_clk_i" /> 
MIG: 12:12:48 : ################# RUNNING MIG BATCH ###################
MIG: 12:12:48 : Writing IN file for 'lab1_template_mig_7series_0_0'...compDirPath: /ece/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0
MIG: 12:12:48 : synp_flow:  -- synthesis_mode: Other
MIG: 12:12:48 : outputDirectory: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/_tmp/
MIG: 12:12:48 : vivado_mode: xpg_bd
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 1
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 : isPortInterface: 0
MIG: 12:12:48 :  locked false  
MIG: 12:12:48 : HDL Language: Verilog
MIG: 12:12:48 : compInfo: false
MIG: 12:12:48 : Vivado Options xc7a100t csg324 -1
MIG: 12:12:48 : 1: xc7a100t 2: csg324 3: -1
MIG: 12:12:48 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 12:12:48 : xilinx_path: /ece/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 12:12:48 : I am in catch area
MIG: 12:12:48 : Running /ece/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/xil_txt.in -cg_exc_out /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/xil_txt.out ... 
MIG: 12:12:56 : XML_INPUT_FILE: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/mig_b.prj
MIG: 12:12:56 : Component_Name: lab1_template_mig_7series_0_0
MIG: 12:12:56 : Moving lab1_template_mig_7series_0_0.veo ...
MIG: 12:12:56 : Moving lab1_template_mig_7series_0_0_xmdf.tcl ...
MIG: 12:12:56 : Moving lab1_template_mig_7series_0_0 ...
MIG: 12:12:56 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 12:12:56 : IGN:     <ModuleName>lab1_template_mig_7series_0_0</ModuleName> <==>     <ModuleName>lab1_template_mig_7series_0_0</ModuleName> 
MIG: 12:12:56 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 12:12:56 : ERR:             <Pin PADName="E3(MRCC_P)" Bank="35" name="sys_clk_i" /> <==>             <Pin PADName="E3" Bank="35" name="sys_clk_i" /> 
MIG: 12:12:56 : ################# RUNNING MIG BATCH ###################
MIG: 12:12:56 : Writing IN file for 'lab1_template_mig_7series_0_0'...compDirPath: /ece/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0
MIG: 12:12:56 : synp_flow:  -- synthesis_mode: Other
MIG: 12:12:56 : outputDirectory: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/_tmp/
MIG: 12:12:56 : vivado_mode: xpg_bd
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 1
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 : isPortInterface: 0
MIG: 12:12:57 :  locked false  
MIG: 12:12:57 : HDL Language: Verilog
MIG: 12:12:57 : compInfo: false
MIG: 12:12:57 : Vivado Options xc7a100t csg324 -1
MIG: 12:12:57 : 1: xc7a100t 2: csg324 3: -1
MIG: 12:12:57 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 12:12:57 : xilinx_path: /ece/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 12:12:57 : I am in catch area
MIG: 12:12:57 : Running /ece/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/xil_txt.in -cg_exc_out /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/xil_txt.out ... 
MIG: 12:13:05 : XML_INPUT_FILE: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/mig_b.prj
MIG: 12:13:05 : Component_Name: lab1_template_mig_7series_0_0
MIG: 12:13:05 : Moving lab1_template_mig_7series_0_0.veo ...
MIG: 12:13:05 : Moving lab1_template_mig_7series_0_0_xmdf.tcl ...
MIG: 12:13:05 : Moving lab1_template_mig_7series_0_0 ...
MIG: 12:13:05 : Running implementation.xit
MIG: 12:13:05 : IGN:     <ModuleName>lab1_template_mig_7series_0_0</ModuleName> <==>     <ModuleName>lab1_template_mig_7series_0_0</ModuleName> 
MIG: 12:13:05 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 12:13:05 : ERR:             <Pin PADName="E3(MRCC_P)" Bank="35" name="sys_clk_i" /> <==>             <Pin PADName="E3" Bank="35" name="sys_clk_i" /> 
MIG: 12:13:05 : ################# RUNNING MIG BATCH ###################
MIG: 12:13:05 : Writing IN file for 'lab1_template_mig_7series_0_0'...compDirPath: /ece/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0
MIG: 12:13:05 : synp_flow:  -- synthesis_mode: Other
MIG: 12:13:05 : outputDirectory: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/_tmp/
MIG: 12:13:05 : vivado_mode: xpg_bd
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 1
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 : isPortInterface: 0
MIG: 12:13:05 :  locked false  
MIG: 12:13:05 : HDL Language: Verilog
MIG: 12:13:05 : compInfo: false
MIG: 12:13:05 : Vivado Options xc7a100t csg324 -1
MIG: 12:13:05 : 1: xc7a100t 2: csg324 3: -1
MIG: 12:13:05 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 12:13:05 : xilinx_path: /ece/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 12:13:05 : I am in catch area
MIG: 12:13:05 : Running /ece/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/xil_txt.in -cg_exc_out /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/xil_txt.out ... 
MIG: 12:13:13 : XML_INPUT_FILE: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/mig_b.prj
MIG: 12:13:13 : Component_Name: lab1_template_mig_7series_0_0
MIG: 12:13:13 : Moving lab1_template_mig_7series_0_0.veo ...
MIG: 12:13:13 : Moving lab1_template_mig_7series_0_0_xmdf.tcl ...
MIG: 12:13:13 : Moving lab1_template_mig_7series_0_0 ...
MIG: 13:12:09 : Running customizer.xit
MIG: 13:12:09 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 13:12:09 : Writing IN file for 'lab1_template_mig_7series_0_0'...compDirPath: /ece/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /fs/student/mgdaily/.Xil/Vivado-7907-linux12.engr.ucsb.edu/coregen/lab1_template_mig_7series_0_0
MIG: 13:12:09 : synp_flow:  -- synthesis_mode: Other
MIG: 13:12:09 : outputDirectory: /fs/student/mgdaily/.Xil/Vivado-7907-linux12.engr.ucsb.edu/coregen/lab1_template_mig_7series_0_0/_tmp/
MIG: 13:12:09 : vivado_mode: xpg_bd
MIG: 13:12:09 :  locked false  
MIG: 13:12:09 : HDL Language: Verilog
MIG: 13:12:09 : compInfo: false
MIG: 13:12:09 : Vivado Options xc7a100t csg324 -1
MIG: 13:12:09 : 1: xc7a100t 2: csg324 3: -1
MIG: 13:12:09 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 13:12:09 : xilinx_path: /ece/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 13:12:09 : I am in catch area
MIG: 13:12:09 : Running /ece/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /fs/student/mgdaily/.Xil/Vivado-7907-linux12.engr.ucsb.edu/coregen/lab1_template_mig_7series_0_0/xil_txt.in -cg_exc_out /fs/student/mgdaily/.Xil/Vivado-7907-linux12.engr.ucsb.edu/coregen/lab1_template_mig_7series_0_0/xil_txt.out ... 
MIG: 13:14:53 : Prasad before: xmlPropertyPrj -- mig_b.prj
MIG: 13:14:53 : Prasad After: xmlPropertyPrj -- mig_a.prj
MIG: 13:14:53 : XML_INPUT_FILE: /fs/student/mgdaily/.Xil/Vivado-7907-linux12.engr.ucsb.edu/coregen/lab1_template_mig_7series_0_0/mig_a.prj
MIG: 13:14:53 : Component_Name: lab1_template_mig_7series_0_0
MIG: 13:14:53 : Moving lab1_template_mig_7series_0_0.veo ...
MIG: 13:14:53 : Moving lab1_template_mig_7series_0_0_xmdf.tcl ...
MIG: 13:14:53 : Moving lab1_template_mig_7series_0_0 ...
MIG: 13:14:53 : Sending back 0
MIG: 13:14:55 : xml_input_file: mig_a.prj
MIG: 13:14:55 : Absolute path of xml_input_file: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/mig_a.prj
MIG: 13:14:55 : xml_input_file: mig_a.prj
MIG: 13:14:55 : Absolute path of xml_input_file: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/mig_a.prj
MIG: 13:14:55 : In updateAllModelParams
MIG: 13:14:55 : IGN:     <ModuleName>lab1_template_mig_7series_0_0</ModuleName> <==>     <ModuleName>lab1_template_mig_7series_0_0</ModuleName> 
MIG: 13:14:55 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 13:14:55 : XGUI hdlLanguage: Verilog
MIG: 13:14:55 : xgui vivado_mode: xpg_bd
MIG: 13:14:55 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 13:14:55 : Reading /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/lab1_template_mig_7series_0_0/user_design/rtl/lab1_template_mig_7series_0_0_mig.v ...
MIG: 13:14:56 : 
MIG: 13:14:56 : Inside fn mem: DDR2
MIG: 13:14:56 : QDRII+ Inside fn ui: 81000000
MIG: 13:14:56 : cntrl:  memtype: DDR2
MIG: 13:14:56 : 
MIG: 13:14:56 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 13:14:56 : 
MIG: 13:14:56 : 
MIG: 13:14:56 : 
MIG: 13:14:56 : 
MIG: 13:14:56 :  polarity_value: 1
MIG: 13:14:56 : 
MIG: 13:14:56 : 
MIG: 13:14:56 : cntrl:  memtype: DDR2
MIG: 13:14:56 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 13:14:56 : 
MIG: 13:14:56 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 13:14:56 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "FALSE"
MIG: 13:14:56 : 
MIG: 13:14:56 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> FALSE
MIG: 13:14:56 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 13:14:56 : 
MIG: 13:14:56 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 13:14:56 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 13:14:56 : 
MIG: 13:14:56 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 13:14:56 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 13:14:56 : 
MIG: 13:14:56 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 13:14:56 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 12.000
MIG: 13:14:56 : possibleMaxVcoVal:: 1200 ---- paramName: MMCM_CLKOUT0_DIVIDE
MIG: 13:14:56 : 
MIG: 13:14:56 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 100000000
MIG: 13:14:56 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 1
MIG: 13:14:56 : possibleMaxVcoVal:: 1200 ---- paramName: MMCM_CLKOUT1_DIVIDE
MIG: 13:14:56 : 
MIG: 13:14:56 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 1200000000
MIG: 13:14:56 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 13:14:56 : possibleMaxVcoVal:: 1200 ---- paramName: MMCM_CLKOUT2_DIVIDE
MIG: 13:14:56 : 
MIG: 13:14:56 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 1200000000
MIG: 13:14:56 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 13:14:56 : possibleMaxVcoVal:: 1200 ---- paramName: MMCM_CLKOUT3_DIVIDE
MIG: 13:14:56 : 
MIG: 13:14:56 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 1200000000
MIG: 13:14:56 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 13:14:56 : possibleMaxVcoVal:: 1200 ---- paramName: MMCM_CLKOUT4_DIVIDE
MIG: 13:14:56 : 
MIG: 13:14:56 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 1200000000
MIG: 13:14:56 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 13:14:56 : 
MIG: 13:14:56 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 13:14:56 : 
MIG: 13:14:56 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 13:14:56 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 13:14:56 : 
MIG: 13:14:56 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 13:14:56 : 
MIG: 13:14:56 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 13:14:56 : 
MIG: 13:14:56 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 13:14:56 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 13:14:56 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 13:14:56 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 13:14:56 : 
MIG: 13:14:56 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 13:14:56 : 
MIG: 13:14:56 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 13:14:56 : 
MIG: 13:14:56 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 13:14:56 : 
MIG: 13:14:56 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 13:14:56 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 13:14:56 : 
MIG: 13:14:56 :  Valid Param: ECC ==> OFF
MIG: 13:14:56 : 
MIG: 13:14:56 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 13:14:56 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 13:14:56 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 13:14:56 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 13:14:56 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 13:14:56 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 13:14:56 : 
MIG: 13:14:56 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 13:14:56 : 
MIG: 13:14:56 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 13:14:56 : 
MIG: 13:14:56 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 13:14:56 : 
MIG: 13:14:56 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 13:14:56 : 
MIG: 13:14:56 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 13:14:56 : 
MIG: 13:14:56 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 13:14:56 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 13:14:56 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 13:14:56 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 13:14:56 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 13:14:56 :  Invalid Param: DDR2_AL ==> "0"
MIG: 13:14:56 :  Invalid Param: DDR2_nAL ==> 0
MIG: 13:14:56 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 13:14:56 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 13:14:56 :  Invalid Param: DDR2_CL ==> 5
MIG: 13:14:56 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 13:14:56 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 13:14:56 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 13:14:56 : 
MIG: 13:14:56 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 13:14:56 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 13:14:56 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 13:14:56 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 13:14:56 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 13:14:56 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 13:14:56 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 13:14:56 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 13:14:56 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 13:14:56 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 13:14:56 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 13:14:56 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 13:14:56 :  Invalid Param: DDR2_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 13:14:56 :  Invalid Param: DDR2_MMCM_CLKOUT1_EN ==> "FALSE"
MIG: 13:14:56 :  Invalid Param: DDR2_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 13:14:56 :  Invalid Param: DDR2_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 13:14:56 :  Invalid Param: DDR2_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 13:14:56 :  Invalid Param: DDR2_MMCM_CLKOUT0_DIVIDE ==> 12.000
MIG: 13:14:56 :  Invalid Param: DDR2_MMCM_CLKOUT1_DIVIDE ==> 1
MIG: 13:14:56 :  Invalid Param: DDR2_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 13:14:56 :  Invalid Param: DDR2_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 13:14:56 :  Invalid Param: DDR2_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 13:14:56 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 13:14:56 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 13:14:56 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 13:14:56 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 13:14:56 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 13:14:56 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 13:14:56 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 13:14:56 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 13:14:56 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 13:14:56 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 13:14:56 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 13:14:56 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 13:14:56 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 13:14:56 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 13:14:56 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 13:14:56 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 13:14:56 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 13:14:56 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 13:14:56 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 13:14:56 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 13:14:56 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 13:14:56 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 13:14:56 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 13:14:56 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 13:14:56 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 13:14:56 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 13:14:56 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 13:14:56 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 13:14:56 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 13:14:56 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 13:14:56 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 13:14:56 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 13:14:56 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 13:14:56 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 13:14:56 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 13:14:56 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 13:14:56 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 13:14:56 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 13:14:56 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 13:14:56 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 13:14:56 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 13:14:56 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 13:14:56 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:14:56 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:14:56 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:14:56 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:14:56 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:14:56 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:14:56 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:14:56 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:14:56 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:14:56 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:14:56 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:14:56 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:14:56 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:14:56 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:14:56 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:14:56 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:14:56 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 13:14:56 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 13:14:56 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 13:14:56 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 13:14:56 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 13:14:56 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 13:14:56 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 13:14:56 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 13:14:56 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 13:14:56 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 13:14:56 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 13:14:56 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 13:14:56 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 13:14:56 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 13:14:56 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 13:14:56 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 13:14:56 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "LAB1_TEMPLATE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 13:14:56 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "SINGLE_ENDED"
MIG: 13:14:56 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 13:14:56 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 13:14:56 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 13:14:56 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 13:14:56 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 13:14:56 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 13:14:56 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 13:14:56 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 13:14:56 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 13:14:56 : 
MIG: 13:14:56 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 13:14:56 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 13:14:56 : 
MIG: 13:14:56 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 13:14:56 : 
MIG: 13:14:56 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 13:14:56 : 
MIG: 13:14:56 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 13:14:56 : 
MIG: 13:14:56 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 13:14:56 : 
MIG: 13:14:56 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 13:14:56 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 13:14:56 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 13:14:56 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 13:14:56 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 13:14:56 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 13:14:56 : 
MIG: 13:14:56 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 13:14:56 : 
MIG: 13:14:56 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 13:14:56 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 13:14:56 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 13:14:56 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 13:14:56 : 
MIG: 13:14:56 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 13:14:56 : 
MIG: 13:14:56 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 13:14:56 : 
MIG: 13:14:56 : 
MIG: 13:14:56 : 
MIG: 13:14:56 : Same Interface
MIG: 13:15:03 : Running customizer.xit
MIG: 13:15:03 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 13:15:03 : Writing IN file for 'lab1_template_mig_7series_0_0'...compDirPath: /ece/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /fs/student/mgdaily/.Xil/Vivado-7907-linux12.engr.ucsb.edu/coregen/lab1_template_mig_7series_0_0
MIG: 13:15:03 : synp_flow:  -- synthesis_mode: Other
MIG: 13:15:03 : outputDirectory: /fs/student/mgdaily/.Xil/Vivado-7907-linux12.engr.ucsb.edu/coregen/lab1_template_mig_7series_0_0/_tmp/
MIG: 13:15:03 : vivado_mode: xpg_bd
MIG: 13:15:03 :  locked false  
MIG: 13:15:03 : HDL Language: Verilog
MIG: 13:15:03 : compInfo: false
MIG: 13:15:03 : Vivado Options xc7a100t csg324 -1
MIG: 13:15:03 : 1: xc7a100t 2: csg324 3: -1
MIG: 13:15:03 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 13:15:03 : xilinx_path: /ece/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 13:15:03 : I am in catch area
MIG: 13:15:03 : Running /ece/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /fs/student/mgdaily/.Xil/Vivado-7907-linux12.engr.ucsb.edu/coregen/lab1_template_mig_7series_0_0/xil_txt.in -cg_exc_out /fs/student/mgdaily/.Xil/Vivado-7907-linux12.engr.ucsb.edu/coregen/lab1_template_mig_7series_0_0/xil_txt.out ... 
MIG: 13:18:05 : Prasad before: xmlPropertyPrj -- mig_a.prj
MIG: 13:18:05 : Prasad After: xmlPropertyPrj -- mig_b.prj
MIG: 13:18:06 : XML_INPUT_FILE: /fs/student/mgdaily/.Xil/Vivado-7907-linux12.engr.ucsb.edu/coregen/lab1_template_mig_7series_0_0/mig_b.prj
MIG: 13:18:06 : Component_Name: lab1_template_mig_7series_0_0
MIG: 13:18:06 : Moving lab1_template_mig_7series_0_0.veo ...
MIG: 13:18:06 : Moving lab1_template_mig_7series_0_0_xmdf.tcl ...
MIG: 13:18:06 : Moving lab1_template_mig_7series_0_0 ...
MIG: 13:18:06 : Sending back 0
MIG: 13:18:07 : xml_input_file: mig_b.prj
MIG: 13:18:07 : Absolute path of xml_input_file: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/mig_b.prj
MIG: 13:18:07 : xml_input_file: mig_b.prj
MIG: 13:18:07 : Absolute path of xml_input_file: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/mig_b.prj
MIG: 13:18:07 : In updateAllModelParams
MIG: 13:18:07 : IGN:     <ModuleName>lab1_template_mig_7series_0_0</ModuleName> <==>     <ModuleName>lab1_template_mig_7series_0_0</ModuleName> 
MIG: 13:18:07 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 13:18:07 : XGUI hdlLanguage: Verilog
MIG: 13:18:07 : xgui vivado_mode: xpg_bd
MIG: 13:18:07 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 13:18:07 : Reading /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/lab1_template_mig_7series_0_0/user_design/rtl/lab1_template_mig_7series_0_0_mig.v ...
MIG: 13:18:08 : 
MIG: 13:18:08 : Inside fn mem: DDR2
MIG: 13:18:08 : QDRII+ Inside fn ui: 81000000
MIG: 13:18:08 : cntrl:  memtype: DDR2
MIG: 13:18:08 : 
MIG: 13:18:08 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 13:18:08 : 
MIG: 13:18:08 : 
MIG: 13:18:08 : 
MIG: 13:18:08 : 
MIG: 13:18:08 :  polarity_value: 1
MIG: 13:18:08 : 
MIG: 13:18:08 : 
MIG: 13:18:08 : cntrl:  memtype: DDR2
MIG: 13:18:08 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 13:18:08 : 
MIG: 13:18:08 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 13:18:08 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "FALSE"
MIG: 13:18:08 : 
MIG: 13:18:08 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> FALSE
MIG: 13:18:08 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 13:18:08 : 
MIG: 13:18:08 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 13:18:08 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 13:18:08 : 
MIG: 13:18:08 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 13:18:08 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 13:18:08 : 
MIG: 13:18:08 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 13:18:08 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 6.000
MIG: 13:18:08 : possibleMaxVcoVal:: 1200 ---- paramName: MMCM_CLKOUT0_DIVIDE
MIG: 13:18:08 : 200000000
MIG: 13:18:08 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 200000000
MIG: 13:18:08 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 1
MIG: 13:18:08 : possibleMaxVcoVal:: 1200 ---- paramName: MMCM_CLKOUT1_DIVIDE
MIG: 13:18:08 : 
MIG: 13:18:08 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 1200000000
MIG: 13:18:08 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 13:18:08 : possibleMaxVcoVal:: 1200 ---- paramName: MMCM_CLKOUT2_DIVIDE
MIG: 13:18:08 : 
MIG: 13:18:08 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 1200000000
MIG: 13:18:08 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 13:18:08 : possibleMaxVcoVal:: 1200 ---- paramName: MMCM_CLKOUT3_DIVIDE
MIG: 13:18:08 : 
MIG: 13:18:08 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 1200000000
MIG: 13:18:08 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 13:18:08 : possibleMaxVcoVal:: 1200 ---- paramName: MMCM_CLKOUT4_DIVIDE
MIG: 13:18:08 : 
MIG: 13:18:08 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 1200000000
MIG: 13:18:08 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 13:18:08 : 
MIG: 13:18:08 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 13:18:08 : 
MIG: 13:18:08 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 13:18:08 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 13:18:08 : 
MIG: 13:18:08 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 13:18:08 : 
MIG: 13:18:08 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 13:18:08 : 
MIG: 13:18:08 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 13:18:08 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 13:18:08 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 13:18:08 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 13:18:08 : 
MIG: 13:18:08 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 13:18:08 : 
MIG: 13:18:08 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 13:18:08 : 
MIG: 13:18:08 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 13:18:08 : 
MIG: 13:18:08 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 13:18:08 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 13:18:08 : 
MIG: 13:18:08 :  Valid Param: ECC ==> OFF
MIG: 13:18:08 : 
MIG: 13:18:08 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 13:18:08 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 13:18:08 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 13:18:08 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 13:18:08 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 13:18:08 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 13:18:08 : 
MIG: 13:18:08 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 13:18:08 : 
MIG: 13:18:08 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 13:18:08 : 
MIG: 13:18:08 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 13:18:08 : 
MIG: 13:18:08 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 13:18:08 : 
MIG: 13:18:08 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 13:18:08 : 
MIG: 13:18:08 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 13:18:08 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 13:18:08 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 13:18:08 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 13:18:08 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 13:18:08 :  Invalid Param: DDR2_AL ==> "0"
MIG: 13:18:08 :  Invalid Param: DDR2_nAL ==> 0
MIG: 13:18:08 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 13:18:08 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 13:18:08 :  Invalid Param: DDR2_CL ==> 5
MIG: 13:18:08 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 13:18:08 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 13:18:08 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 13:18:08 : 
MIG: 13:18:08 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 13:18:08 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 13:18:08 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 13:18:08 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 13:18:08 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 13:18:08 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 13:18:08 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 13:18:08 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 13:18:08 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 13:18:08 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 13:18:08 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 13:18:08 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 13:18:08 :  Invalid Param: DDR2_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 13:18:08 :  Invalid Param: DDR2_MMCM_CLKOUT1_EN ==> "FALSE"
MIG: 13:18:08 :  Invalid Param: DDR2_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 13:18:08 :  Invalid Param: DDR2_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 13:18:08 :  Invalid Param: DDR2_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 13:18:08 :  Invalid Param: DDR2_MMCM_CLKOUT0_DIVIDE ==> 6.000
MIG: 13:18:08 :  Invalid Param: DDR2_MMCM_CLKOUT1_DIVIDE ==> 1
MIG: 13:18:08 :  Invalid Param: DDR2_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 13:18:08 :  Invalid Param: DDR2_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 13:18:08 :  Invalid Param: DDR2_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 13:18:08 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 13:18:08 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 13:18:08 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 13:18:08 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 13:18:08 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 13:18:08 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 13:18:08 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 13:18:08 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 13:18:08 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 13:18:08 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 13:18:08 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 13:18:08 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 13:18:08 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 13:18:08 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 13:18:08 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 13:18:08 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 13:18:08 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 13:18:08 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 13:18:08 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 13:18:08 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 13:18:08 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 13:18:08 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 13:18:08 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 13:18:08 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 13:18:08 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 13:18:08 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 13:18:08 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 13:18:08 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 13:18:08 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 13:18:08 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 13:18:08 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 13:18:08 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 13:18:08 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 13:18:08 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 13:18:08 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 13:18:08 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 13:18:08 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 13:18:08 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 13:18:08 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 13:18:08 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 13:18:08 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 13:18:08 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 13:18:08 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:18:08 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:18:08 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:18:08 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:18:08 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:18:08 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:18:08 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:18:08 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:18:08 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:18:08 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:18:08 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:18:08 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:18:08 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:18:08 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:18:08 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:18:08 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:18:08 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 13:18:08 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 13:18:08 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 13:18:08 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 13:18:08 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 13:18:08 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 13:18:08 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 13:18:08 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 13:18:08 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 13:18:08 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 13:18:08 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 13:18:08 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 13:18:08 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 13:18:08 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 13:18:08 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 13:18:08 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 13:18:09 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "LAB1_TEMPLATE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 13:18:09 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "SINGLE_ENDED"
MIG: 13:18:09 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 13:18:09 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 13:18:09 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 13:18:09 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 13:18:09 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 13:18:09 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 13:18:09 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 13:18:09 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 13:18:09 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 13:18:09 : 
MIG: 13:18:09 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 13:18:09 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 13:18:09 : 
MIG: 13:18:09 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 13:18:09 : 
MIG: 13:18:09 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 13:18:09 : 
MIG: 13:18:09 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 13:18:09 : 
MIG: 13:18:09 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 13:18:09 : 
MIG: 13:18:09 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 13:18:09 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 13:18:09 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 13:18:09 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 13:18:09 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 13:18:09 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 13:18:09 : 
MIG: 13:18:09 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 13:18:09 : 
MIG: 13:18:09 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 13:18:09 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 13:18:09 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 13:18:09 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 13:18:09 : 
MIG: 13:18:09 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 13:18:09 : 
MIG: 13:18:09 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 13:18:09 : 
MIG: 13:18:09 : 
MIG: 13:18:09 : 
MIG: 13:18:09 : Same Interface
MIG: 13:18:34 : Running synthesis.xit
MIG: 13:18:34 : ################# RUNNING MIG BATCH ###################
MIG: 13:18:34 : Writing IN file for 'lab1_template_mig_7series_0_0'...compDirPath: /ece/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0
MIG: 13:18:34 : synp_flow:  -- synthesis_mode: Other
MIG: 13:18:34 : outputDirectory: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/_tmp/
MIG: 13:18:34 : vivado_mode: xpg_bd
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 1
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 : isPortInterface: 0
MIG: 13:18:34 :  locked false  
MIG: 13:18:34 : HDL Language: Verilog
MIG: 13:18:34 : compInfo: false
MIG: 13:18:34 : Vivado Options xc7a100t csg324 -1
MIG: 13:18:34 : 1: xc7a100t 2: csg324 3: -1
MIG: 13:18:34 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 13:18:34 : xilinx_path: /ece/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 13:18:34 : I am in catch area
MIG: 13:18:34 : Running /ece/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/xil_txt.in -cg_exc_out /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/xil_txt.out ... 
MIG: 13:18:42 : XML_INPUT_FILE: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/mig_b.prj
MIG: 13:18:42 : Component_Name: lab1_template_mig_7series_0_0
MIG: 13:18:42 : Moving lab1_template_mig_7series_0_0.veo ...
MIG: 13:18:42 : Moving lab1_template_mig_7series_0_0_xmdf.tcl ...
MIG: 13:18:42 : Moving lab1_template_mig_7series_0_0 ...
MIG: 13:18:42 : Running vlog_synth_rpr.xit
MIG: 13:18:42 : IGN:     <ModuleName>lab1_template_mig_7series_0_0</ModuleName> <==>     <ModuleName>lab1_template_mig_7series_0_0</ModuleName> 
MIG: 13:18:42 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 13:18:42 : ERR:             <Pin PADName="E3(MRCC_P)" Bank="35" name="sys_clk_i" /> <==>             <Pin PADName="E3" Bank="35" name="sys_clk_i" /> 
MIG: 13:18:42 : ################# RUNNING MIG BATCH ###################
MIG: 13:18:42 : Writing IN file for 'lab1_template_mig_7series_0_0'...compDirPath: /ece/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0
MIG: 13:18:42 : synp_flow:  -- synthesis_mode: Other
MIG: 13:18:42 : outputDirectory: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/_tmp/
MIG: 13:18:42 : vivado_mode: xpg_bd
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 1
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 : isPortInterface: 0
MIG: 13:18:42 :  locked false  
MIG: 13:18:42 : HDL Language: Verilog
MIG: 13:18:42 : compInfo: false
MIG: 13:18:42 : Vivado Options xc7a100t csg324 -1
MIG: 13:18:42 : 1: xc7a100t 2: csg324 3: -1
MIG: 13:18:42 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 13:18:42 : xilinx_path: /ece/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 13:18:42 : I am in catch area
MIG: 13:18:42 : Running /ece/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/xil_txt.in -cg_exc_out /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/xil_txt.out ... 
MIG: 13:18:50 : XML_INPUT_FILE: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/mig_b.prj
MIG: 13:18:50 : Component_Name: lab1_template_mig_7series_0_0
MIG: 13:18:50 : Moving lab1_template_mig_7series_0_0.veo ...
MIG: 13:18:50 : Moving lab1_template_mig_7series_0_0_xmdf.tcl ...
MIG: 13:18:50 : Moving lab1_template_mig_7series_0_0 ...
MIG: 13:18:50 : Running simulation.xit
MIG: 13:18:50 : ################# RUNNING MIG BATCH ###################
MIG: 13:18:50 : Writing IN file for 'lab1_template_mig_7series_0_0'...compDirPath: /ece/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0
MIG: 13:18:50 : synp_flow:  -- synthesis_mode: Other
MIG: 13:18:51 : outputDirectory: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/_tmp/
MIG: 13:18:51 : vivado_mode: xpg_bd
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 1
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 : isPortInterface: 0
MIG: 13:18:51 :  locked false  
MIG: 13:18:51 : HDL Language: Verilog
MIG: 13:18:51 : compInfo: false
MIG: 13:18:51 : Vivado Options xc7a100t csg324 -1
MIG: 13:18:51 : 1: xc7a100t 2: csg324 3: -1
MIG: 13:18:51 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 13:18:51 : xilinx_path: /ece/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 13:18:51 : I am in catch area
MIG: 13:18:51 : Running /ece/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/xil_txt.in -cg_exc_out /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/xil_txt.out ... 
MIG: 13:18:59 : XML_INPUT_FILE: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/mig_b.prj
MIG: 13:18:59 : Component_Name: lab1_template_mig_7series_0_0
MIG: 13:18:59 : Moving lab1_template_mig_7series_0_0.veo ...
MIG: 13:18:59 : Moving lab1_template_mig_7series_0_0_xmdf.tcl ...
MIG: 13:18:59 : Moving lab1_template_mig_7series_0_0 ...
MIG: 13:18:59 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 13:18:59 : IGN:     <ModuleName>lab1_template_mig_7series_0_0</ModuleName> <==>     <ModuleName>lab1_template_mig_7series_0_0</ModuleName> 
MIG: 13:18:59 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 13:18:59 : ERR:             <Pin PADName="E3(MRCC_P)" Bank="35" name="sys_clk_i" /> <==>             <Pin PADName="E3" Bank="35" name="sys_clk_i" /> 
MIG: 13:18:59 : ################# RUNNING MIG BATCH ###################
MIG: 13:18:59 : Writing IN file for 'lab1_template_mig_7series_0_0'...compDirPath: /ece/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0
MIG: 13:18:59 : synp_flow:  -- synthesis_mode: Other
MIG: 13:18:59 : outputDirectory: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/_tmp/
MIG: 13:18:59 : vivado_mode: xpg_bd
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 1
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 : isPortInterface: 0
MIG: 13:18:59 :  locked false  
MIG: 13:18:59 : HDL Language: Verilog
MIG: 13:18:59 : compInfo: false
MIG: 13:18:59 : Vivado Options xc7a100t csg324 -1
MIG: 13:18:59 : 1: xc7a100t 2: csg324 3: -1
MIG: 13:18:59 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 13:18:59 : xilinx_path: /ece/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 13:18:59 : I am in catch area
MIG: 13:18:59 : Running /ece/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/xil_txt.in -cg_exc_out /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/xil_txt.out ... 
MIG: 13:19:07 : XML_INPUT_FILE: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/mig_b.prj
MIG: 13:19:07 : Component_Name: lab1_template_mig_7series_0_0
MIG: 13:19:07 : Moving lab1_template_mig_7series_0_0.veo ...
MIG: 13:19:07 : Moving lab1_template_mig_7series_0_0_xmdf.tcl ...
MIG: 13:19:07 : Moving lab1_template_mig_7series_0_0 ...
MIG: 13:23:15 : Running synthesis.xit
MIG: 13:23:15 : ################# RUNNING MIG BATCH ###################
MIG: 13:23:15 : Writing IN file for 'lab1_template_mig_7series_0_0'...compDirPath: /ece/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0
MIG: 13:23:15 : synp_flow:  -- synthesis_mode: Other
MIG: 13:23:15 : outputDirectory: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/_tmp/
MIG: 13:23:15 : vivado_mode: xpg_bd
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 1
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 : isPortInterface: 0
MIG: 13:23:15 :  locked false  
MIG: 13:23:15 : HDL Language: Verilog
MIG: 13:23:15 : compInfo: false
MIG: 13:23:15 : Vivado Options xc7a100t csg324 -1
MIG: 13:23:15 : 1: xc7a100t 2: csg324 3: -1
MIG: 13:23:15 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 13:23:15 : xilinx_path: /ece/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 13:23:15 : I am in catch area
MIG: 13:23:15 : Running /ece/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/xil_txt.in -cg_exc_out /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/xil_txt.out ... 
MIG: 13:23:23 : XML_INPUT_FILE: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/mig_b.prj
MIG: 13:23:23 : Component_Name: lab1_template_mig_7series_0_0
MIG: 13:23:23 : Moving lab1_template_mig_7series_0_0.veo ...
MIG: 13:23:23 : Moving lab1_template_mig_7series_0_0_xmdf.tcl ...
MIG: 13:23:23 : Moving lab1_template_mig_7series_0_0 ...
MIG: 13:23:23 : Running vlog_synth_rpr.xit
MIG: 13:23:23 : IGN:     <ModuleName>lab1_template_mig_7series_0_0</ModuleName> <==>     <ModuleName>lab1_template_mig_7series_0_0</ModuleName> 
MIG: 13:23:23 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 13:23:23 : ERR:             <Pin PADName="E3(MRCC_P)" Bank="35" name="sys_clk_i" /> <==>             <Pin PADName="E3" Bank="35" name="sys_clk_i" /> 
MIG: 13:23:23 : ################# RUNNING MIG BATCH ###################
MIG: 13:23:23 : Writing IN file for 'lab1_template_mig_7series_0_0'...compDirPath: /ece/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0
MIG: 13:23:23 : synp_flow:  -- synthesis_mode: Other
MIG: 13:23:23 : outputDirectory: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/_tmp/
MIG: 13:23:23 : vivado_mode: xpg_bd
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 1
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 : isPortInterface: 0
MIG: 13:23:23 :  locked false  
MIG: 13:23:23 : HDL Language: Verilog
MIG: 13:23:23 : compInfo: false
MIG: 13:23:23 : Vivado Options xc7a100t csg324 -1
MIG: 13:23:23 : 1: xc7a100t 2: csg324 3: -1
MIG: 13:23:23 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 13:23:23 : xilinx_path: /ece/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 13:23:23 : I am in catch area
MIG: 13:23:23 : Running /ece/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/xil_txt.in -cg_exc_out /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/xil_txt.out ... 
MIG: 13:23:31 : XML_INPUT_FILE: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/mig_b.prj
MIG: 13:23:31 : Component_Name: lab1_template_mig_7series_0_0
MIG: 13:23:31 : Moving lab1_template_mig_7series_0_0.veo ...
MIG: 13:23:31 : Moving lab1_template_mig_7series_0_0_xmdf.tcl ...
MIG: 13:23:31 : Moving lab1_template_mig_7series_0_0 ...
MIG: 13:23:31 : Running simulation.xit
MIG: 13:23:31 : ################# RUNNING MIG BATCH ###################
MIG: 13:23:31 : Writing IN file for 'lab1_template_mig_7series_0_0'...compDirPath: /ece/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0
MIG: 13:23:31 : synp_flow:  -- synthesis_mode: Other
MIG: 13:23:31 : outputDirectory: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/_tmp/
MIG: 13:23:31 : vivado_mode: xpg_bd
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 1
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:31 : isPortInterface: 0
MIG: 13:23:32 : isPortInterface: 0
MIG: 13:23:32 : isPortInterface: 0
MIG: 13:23:32 : isPortInterface: 0
MIG: 13:23:32 : isPortInterface: 0
MIG: 13:23:32 : isPortInterface: 0
MIG: 13:23:32 :  locked false  
MIG: 13:23:32 : HDL Language: Verilog
MIG: 13:23:32 : compInfo: false
MIG: 13:23:32 : Vivado Options xc7a100t csg324 -1
MIG: 13:23:32 : 1: xc7a100t 2: csg324 3: -1
MIG: 13:23:32 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 13:23:32 : xilinx_path: /ece/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 13:23:32 : I am in catch area
MIG: 13:23:32 : Running /ece/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/xil_txt.in -cg_exc_out /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/xil_txt.out ... 
MIG: 13:23:40 : XML_INPUT_FILE: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/mig_b.prj
MIG: 13:23:40 : Component_Name: lab1_template_mig_7series_0_0
MIG: 13:23:40 : Moving lab1_template_mig_7series_0_0.veo ...
MIG: 13:23:40 : Moving lab1_template_mig_7series_0_0_xmdf.tcl ...
MIG: 13:23:40 : Moving lab1_template_mig_7series_0_0 ...
MIG: 13:23:40 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 13:23:40 : IGN:     <ModuleName>lab1_template_mig_7series_0_0</ModuleName> <==>     <ModuleName>lab1_template_mig_7series_0_0</ModuleName> 
MIG: 13:23:40 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 13:23:40 : ERR:             <Pin PADName="E3(MRCC_P)" Bank="35" name="sys_clk_i" /> <==>             <Pin PADName="E3" Bank="35" name="sys_clk_i" /> 
MIG: 13:23:40 : ################# RUNNING MIG BATCH ###################
MIG: 13:23:40 : Writing IN file for 'lab1_template_mig_7series_0_0'...compDirPath: /ece/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0
MIG: 13:23:40 : synp_flow:  -- synthesis_mode: Other
MIG: 13:23:40 : outputDirectory: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/_tmp/
MIG: 13:23:40 : vivado_mode: xpg_bd
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 1
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 : isPortInterface: 0
MIG: 13:23:40 :  locked false  
MIG: 13:23:40 : HDL Language: Verilog
MIG: 13:23:40 : compInfo: false
MIG: 13:23:40 : Vivado Options xc7a100t csg324 -1
MIG: 13:23:40 : 1: xc7a100t 2: csg324 3: -1
MIG: 13:23:40 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 13:23:40 : xilinx_path: /ece/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 13:23:40 : I am in catch area
MIG: 13:23:40 : Running /ece/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/xil_txt.in -cg_exc_out /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/xil_txt.out ... 
MIG: 13:23:48 : XML_INPUT_FILE: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/mig_b.prj
MIG: 13:23:48 : Component_Name: lab1_template_mig_7series_0_0
MIG: 13:23:48 : Moving lab1_template_mig_7series_0_0.veo ...
MIG: 13:23:49 : Moving lab1_template_mig_7series_0_0_xmdf.tcl ...
MIG: 13:23:49 : Moving lab1_template_mig_7series_0_0 ...
MIG: 13:23:49 : Running implementation.xit
MIG: 13:23:49 : IGN:     <ModuleName>lab1_template_mig_7series_0_0</ModuleName> <==>     <ModuleName>lab1_template_mig_7series_0_0</ModuleName> 
MIG: 13:23:49 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 13:23:49 : ERR:             <Pin PADName="E3(MRCC_P)" Bank="35" name="sys_clk_i" /> <==>             <Pin PADName="E3" Bank="35" name="sys_clk_i" /> 
MIG: 13:23:49 : ################# RUNNING MIG BATCH ###################
MIG: 13:23:49 : Writing IN file for 'lab1_template_mig_7series_0_0'...compDirPath: /ece/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0
MIG: 13:23:49 : synp_flow:  -- synthesis_mode: Other
MIG: 13:23:49 : outputDirectory: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/_tmp/
MIG: 13:23:49 : vivado_mode: xpg_bd
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 1
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 : isPortInterface: 0
MIG: 13:23:49 :  locked false  
MIG: 13:23:49 : HDL Language: Verilog
MIG: 13:23:49 : compInfo: false
MIG: 13:23:49 : Vivado Options xc7a100t csg324 -1
MIG: 13:23:49 : 1: xc7a100t 2: csg324 3: -1
MIG: 13:23:49 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 13:23:49 : xilinx_path: /ece/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 13:23:49 : I am in catch area
MIG: 13:23:49 : Running /ece/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/xil_txt.in -cg_exc_out /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/xil_txt.out ... 
MIG: 13:23:57 : XML_INPUT_FILE: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/mig_b.prj
MIG: 13:23:57 : Component_Name: lab1_template_mig_7series_0_0
MIG: 13:23:57 : Moving lab1_template_mig_7series_0_0.veo ...
MIG: 13:23:57 : Moving lab1_template_mig_7series_0_0_xmdf.tcl ...
MIG: 13:23:57 : Moving lab1_template_mig_7series_0_0 ...
MIG: 13:57:50 : Running synthesis.xit
MIG: 13:57:51 : ################# RUNNING MIG BATCH ###################
MIG: 13:57:51 : Writing IN file for 'lab1_template_mig_7series_0_0'...compDirPath: /ece/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0
MIG: 13:57:51 : synp_flow:  -- synthesis_mode: Other
MIG: 13:57:51 : outputDirectory: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/_tmp/
MIG: 13:57:51 : vivado_mode: xpg_bd
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 1
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 : isPortInterface: 0
MIG: 13:57:51 :  locked false  
MIG: 13:57:51 : HDL Language: Verilog
MIG: 13:57:51 : compInfo: false
MIG: 13:57:51 : Vivado Options xc7a100t csg324 -1
MIG: 13:57:51 : 1: xc7a100t 2: csg324 3: -1
MIG: 13:57:51 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 13:57:51 : xilinx_path: /ece/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 13:57:51 : I am in catch area
MIG: 13:57:51 : Running /ece/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/xil_txt.in -cg_exc_out /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/xil_txt.out ... 
MIG: 13:58:03 : XML_INPUT_FILE: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/mig_b.prj
MIG: 13:58:03 : Component_Name: lab1_template_mig_7series_0_0
MIG: 13:58:03 : Moving lab1_template_mig_7series_0_0.veo ...
MIG: 13:58:03 : Moving lab1_template_mig_7series_0_0_xmdf.tcl ...
MIG: 13:58:03 : Moving lab1_template_mig_7series_0_0 ...
MIG: 13:58:04 : Running vlog_synth_rpr.xit
MIG: 13:58:04 : IGN:     <ModuleName>lab1_template_mig_7series_0_0</ModuleName> <==>     <ModuleName>lab1_template_mig_7series_0_0</ModuleName> 
MIG: 13:58:04 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 13:58:04 : ERR:             <Pin PADName="E3(MRCC_P)" Bank="35" name="sys_clk_i" /> <==>             <Pin PADName="E3" Bank="35" name="sys_clk_i" /> 
MIG: 13:58:04 : ################# RUNNING MIG BATCH ###################
MIG: 13:58:04 : Writing IN file for 'lab1_template_mig_7series_0_0'...compDirPath: /ece/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0
MIG: 13:58:04 : synp_flow:  -- synthesis_mode: Other
MIG: 13:58:04 : outputDirectory: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/_tmp/
MIG: 13:58:04 : vivado_mode: xpg_bd
MIG: 13:58:04 : isPortInterface: 0
MIG: 13:58:04 : isPortInterface: 0
MIG: 13:58:04 : isPortInterface: 0
MIG: 13:58:04 : isPortInterface: 0
MIG: 13:58:04 : isPortInterface: 0
MIG: 13:58:04 : isPortInterface: 0
MIG: 13:58:04 : isPortInterface: 0
MIG: 13:58:04 : isPortInterface: 0
MIG: 13:58:04 : isPortInterface: 0
MIG: 13:58:04 : isPortInterface: 0
MIG: 13:58:05 : isPortInterface: 0
MIG: 13:58:05 : isPortInterface: 0
MIG: 13:58:05 : isPortInterface: 0
MIG: 13:58:05 : isPortInterface: 0
MIG: 13:58:05 : isPortInterface: 0
MIG: 13:58:05 : isPortInterface: 0
MIG: 13:58:05 : isPortInterface: 0
MIG: 13:58:05 : isPortInterface: 0
MIG: 13:58:05 : isPortInterface: 0
MIG: 13:58:05 : isPortInterface: 0
MIG: 13:58:05 : isPortInterface: 0
MIG: 13:58:05 : isPortInterface: 0
MIG: 13:58:05 : isPortInterface: 0
MIG: 13:58:05 : isPortInterface: 0
MIG: 13:58:05 : isPortInterface: 0
MIG: 13:58:05 : isPortInterface: 0
MIG: 13:58:05 : isPortInterface: 0
MIG: 13:58:05 : isPortInterface: 0
MIG: 13:58:05 : isPortInterface: 0
MIG: 13:58:05 : isPortInterface: 0
MIG: 13:58:05 : isPortInterface: 0
MIG: 13:58:05 : isPortInterface: 0
MIG: 13:58:05 : isPortInterface: 0
MIG: 13:58:05 : isPortInterface: 0
MIG: 13:58:05 : isPortInterface: 0
MIG: 13:58:05 : isPortInterface: 0
MIG: 13:58:05 : isPortInterface: 0
MIG: 13:58:05 : isPortInterface: 0
MIG: 13:58:05 : isPortInterface: 0
MIG: 13:58:05 : isPortInterface: 0
MIG: 13:58:05 : isPortInterface: 0
MIG: 13:58:05 : isPortInterface: 0
MIG: 13:58:05 : isPortInterface: 0
MIG: 13:58:05 : isPortInterface: 0
MIG: 13:58:05 : isPortInterface: 0
MIG: 13:58:05 : isPortInterface: 0
MIG: 13:58:05 : isPortInterface: 0
MIG: 13:58:05 : isPortInterface: 0
MIG: 13:58:05 : isPortInterface: 0
MIG: 13:58:05 : isPortInterface: 0
MIG: 13:58:05 : isPortInterface: 0
MIG: 13:58:05 : isPortInterface: 0
MIG: 13:58:05 : isPortInterface: 0
MIG: 13:58:05 : isPortInterface: 0
MIG: 13:58:05 : isPortInterface: 0
MIG: 13:58:05 : isPortInterface: 0
MIG: 13:58:05 : isPortInterface: 0
MIG: 13:58:05 : isPortInterface: 0
MIG: 13:58:05 : isPortInterface: 0
MIG: 13:58:05 : isPortInterface: 0
MIG: 13:58:05 : isPortInterface: 0
MIG: 13:58:05 : isPortInterface: 0
MIG: 13:58:05 : isPortInterface: 0
MIG: 13:58:05 : isPortInterface: 0
MIG: 13:58:05 : isPortInterface: 0
MIG: 13:58:05 : isPortInterface: 0
MIG: 13:58:05 : isPortInterface: 0
MIG: 13:58:05 : isPortInterface: 0
MIG: 13:58:05 : isPortInterface: 0
MIG: 13:58:05 : isPortInterface: 0
MIG: 13:58:05 : isPortInterface: 0
MIG: 13:58:05 : isPortInterface: 0
MIG: 13:58:05 : isPortInterface: 0
MIG: 13:58:05 : isPortInterface: 0
MIG: 13:58:05 : isPortInterface: 0
MIG: 13:58:05 : isPortInterface: 0
MIG: 13:58:05 : isPortInterface: 0
MIG: 13:58:05 : isPortInterface: 0
MIG: 13:58:05 : isPortInterface: 0
MIG: 13:58:05 : isPortInterface: 0
MIG: 13:58:05 : isPortInterface: 0
MIG: 13:58:05 : isPortInterface: 0
MIG: 13:58:05 : isPortInterface: 0
MIG: 13:58:05 : isPortInterface: 0
MIG: 13:58:05 : isPortInterface: 0
MIG: 13:58:05 : isPortInterface: 0
MIG: 13:58:05 : isPortInterface: 0
MIG: 13:58:05 : isPortInterface: 0
MIG: 13:58:05 : isPortInterface: 0
MIG: 13:58:05 : isPortInterface: 0
MIG: 13:58:05 : isPortInterface: 0
MIG: 13:58:05 : isPortInterface: 0
MIG: 13:58:05 : isPortInterface: 0
MIG: 13:58:05 : isPortInterface: 0
MIG: 13:58:05 : isPortInterface: 0
MIG: 13:58:05 : isPortInterface: 0
MIG: 13:58:05 : isPortInterface: 0
MIG: 13:58:05 : isPortInterface: 0
MIG: 13:58:05 : isPortInterface: 0
MIG: 13:58:05 : isPortInterface: 0
MIG: 13:58:05 : isPortInterface: 0
MIG: 13:58:05 : isPortInterface: 0
MIG: 13:58:05 : isPortInterface: 0
MIG: 13:58:05 : isPortInterface: 0
MIG: 13:58:05 : isPortInterface: 0
MIG: 13:58:05 : isPortInterface: 0
MIG: 13:58:05 : isPortInterface: 0
MIG: 13:58:05 : isPortInterface: 0
MIG: 13:58:05 : isPortInterface: 0
MIG: 13:58:05 : isPortInterface: 0
MIG: 13:58:05 : isPortInterface: 0
MIG: 13:58:05 : isPortInterface: 0
MIG: 13:58:06 : isPortInterface: 0
MIG: 13:58:06 : isPortInterface: 0
MIG: 13:58:06 : isPortInterface: 0
MIG: 13:58:06 : isPortInterface: 0
MIG: 13:58:06 : isPortInterface: 0
MIG: 13:58:06 : isPortInterface: 0
MIG: 13:58:06 : isPortInterface: 0
MIG: 13:58:06 : isPortInterface: 0
MIG: 13:58:06 : isPortInterface: 1
MIG: 13:58:06 : isPortInterface: 0
MIG: 13:58:06 : isPortInterface: 0
MIG: 13:58:06 : isPortInterface: 0
MIG: 13:58:06 : isPortInterface: 0
MIG: 13:58:06 : isPortInterface: 0
MIG: 13:58:06 : isPortInterface: 0
MIG: 13:58:06 : isPortInterface: 0
MIG: 13:58:06 : isPortInterface: 0
MIG: 13:58:06 : isPortInterface: 0
MIG: 13:58:06 : isPortInterface: 0
MIG: 13:58:06 :  locked false  
MIG: 13:58:06 : HDL Language: Verilog
MIG: 13:58:06 : compInfo: false
MIG: 13:58:06 : Vivado Options xc7a100t csg324 -1
MIG: 13:58:06 : 1: xc7a100t 2: csg324 3: -1
MIG: 13:58:06 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 13:58:06 : xilinx_path: /ece/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 13:58:06 : I am in catch area
MIG: 13:58:06 : Running /ece/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/xil_txt.in -cg_exc_out /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/xil_txt.out ... 
MIG: 13:58:15 : XML_INPUT_FILE: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/mig_b.prj
MIG: 13:58:15 : Component_Name: lab1_template_mig_7series_0_0
MIG: 13:58:15 : Moving lab1_template_mig_7series_0_0.veo ...
MIG: 13:58:15 : Moving lab1_template_mig_7series_0_0_xmdf.tcl ...
MIG: 13:58:15 : Moving lab1_template_mig_7series_0_0 ...
MIG: 13:58:16 : Running simulation.xit
MIG: 13:58:16 : ################# RUNNING MIG BATCH ###################
MIG: 13:58:16 : Writing IN file for 'lab1_template_mig_7series_0_0'...compDirPath: /ece/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0
MIG: 13:58:16 : synp_flow:  -- synthesis_mode: Other
MIG: 13:58:16 : outputDirectory: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/_tmp/
MIG: 13:58:16 : vivado_mode: xpg_bd
MIG: 13:58:16 : isPortInterface: 0
MIG: 13:58:16 : isPortInterface: 0
MIG: 13:58:16 : isPortInterface: 0
MIG: 13:58:16 : isPortInterface: 0
MIG: 13:58:16 : isPortInterface: 0
MIG: 13:58:16 : isPortInterface: 0
MIG: 13:58:16 : isPortInterface: 0
MIG: 13:58:16 : isPortInterface: 0
MIG: 13:58:16 : isPortInterface: 0
MIG: 13:58:16 : isPortInterface: 0
MIG: 13:58:16 : isPortInterface: 0
MIG: 13:58:16 : isPortInterface: 0
MIG: 13:58:16 : isPortInterface: 0
MIG: 13:58:16 : isPortInterface: 0
MIG: 13:58:16 : isPortInterface: 0
MIG: 13:58:16 : isPortInterface: 0
MIG: 13:58:16 : isPortInterface: 0
MIG: 13:58:16 : isPortInterface: 0
MIG: 13:58:16 : isPortInterface: 0
MIG: 13:58:16 : isPortInterface: 0
MIG: 13:58:16 : isPortInterface: 0
MIG: 13:58:16 : isPortInterface: 0
MIG: 13:58:16 : isPortInterface: 0
MIG: 13:58:16 : isPortInterface: 0
MIG: 13:58:16 : isPortInterface: 0
MIG: 13:58:16 : isPortInterface: 0
MIG: 13:58:16 : isPortInterface: 0
MIG: 13:58:16 : isPortInterface: 0
MIG: 13:58:16 : isPortInterface: 0
MIG: 13:58:16 : isPortInterface: 0
MIG: 13:58:16 : isPortInterface: 0
MIG: 13:58:16 : isPortInterface: 0
MIG: 13:58:16 : isPortInterface: 0
MIG: 13:58:16 : isPortInterface: 0
MIG: 13:58:16 : isPortInterface: 0
MIG: 13:58:16 : isPortInterface: 0
MIG: 13:58:16 : isPortInterface: 0
MIG: 13:58:17 : isPortInterface: 0
MIG: 13:58:17 : isPortInterface: 0
MIG: 13:58:17 : isPortInterface: 0
MIG: 13:58:17 : isPortInterface: 0
MIG: 13:58:17 : isPortInterface: 0
MIG: 13:58:17 : isPortInterface: 0
MIG: 13:58:17 : isPortInterface: 0
MIG: 13:58:17 : isPortInterface: 0
MIG: 13:58:17 : isPortInterface: 0
MIG: 13:58:17 : isPortInterface: 0
MIG: 13:58:17 : isPortInterface: 0
MIG: 13:58:17 : isPortInterface: 0
MIG: 13:58:17 : isPortInterface: 0
MIG: 13:58:17 : isPortInterface: 0
MIG: 13:58:17 : isPortInterface: 0
MIG: 13:58:17 : isPortInterface: 0
MIG: 13:58:17 : isPortInterface: 0
MIG: 13:58:17 : isPortInterface: 0
MIG: 13:58:17 : isPortInterface: 0
MIG: 13:58:17 : isPortInterface: 0
MIG: 13:58:17 : isPortInterface: 0
MIG: 13:58:17 : isPortInterface: 0
MIG: 13:58:17 : isPortInterface: 0
MIG: 13:58:17 : isPortInterface: 0
MIG: 13:58:17 : isPortInterface: 0
MIG: 13:58:17 : isPortInterface: 0
MIG: 13:58:17 : isPortInterface: 0
MIG: 13:58:17 : isPortInterface: 0
MIG: 13:58:17 : isPortInterface: 0
MIG: 13:58:17 : isPortInterface: 0
MIG: 13:58:17 : isPortInterface: 0
MIG: 13:58:17 : isPortInterface: 0
MIG: 13:58:17 : isPortInterface: 0
MIG: 13:58:17 : isPortInterface: 0
MIG: 13:58:17 : isPortInterface: 0
MIG: 13:58:17 : isPortInterface: 0
MIG: 13:58:17 : isPortInterface: 0
MIG: 13:58:17 : isPortInterface: 0
MIG: 13:58:17 : isPortInterface: 0
MIG: 13:58:17 : isPortInterface: 0
MIG: 13:58:17 : isPortInterface: 0
MIG: 13:58:17 : isPortInterface: 0
MIG: 13:58:17 : isPortInterface: 0
MIG: 13:58:17 : isPortInterface: 0
MIG: 13:58:17 : isPortInterface: 0
MIG: 13:58:17 : isPortInterface: 0
MIG: 13:58:17 : isPortInterface: 0
MIG: 13:58:17 : isPortInterface: 0
MIG: 13:58:17 : isPortInterface: 0
MIG: 13:58:17 : isPortInterface: 0
MIG: 13:58:17 : isPortInterface: 0
MIG: 13:58:17 : isPortInterface: 0
MIG: 13:58:17 : isPortInterface: 0
MIG: 13:58:17 : isPortInterface: 0
MIG: 13:58:17 : isPortInterface: 0
MIG: 13:58:17 : isPortInterface: 0
MIG: 13:58:17 : isPortInterface: 0
MIG: 13:58:17 : isPortInterface: 0
MIG: 13:58:17 : isPortInterface: 0
MIG: 13:58:17 : isPortInterface: 0
MIG: 13:58:17 : isPortInterface: 0
MIG: 13:58:17 : isPortInterface: 0
MIG: 13:58:17 : isPortInterface: 0
MIG: 13:58:17 : isPortInterface: 0
MIG: 13:58:17 : isPortInterface: 0
MIG: 13:58:17 : isPortInterface: 0
MIG: 13:58:17 : isPortInterface: 0
MIG: 13:58:17 : isPortInterface: 0
MIG: 13:58:17 : isPortInterface: 0
MIG: 13:58:17 : isPortInterface: 0
MIG: 13:58:17 : isPortInterface: 0
MIG: 13:58:17 : isPortInterface: 0
MIG: 13:58:17 : isPortInterface: 0
MIG: 13:58:18 : isPortInterface: 0
MIG: 13:58:18 : isPortInterface: 0
MIG: 13:58:18 : isPortInterface: 0
MIG: 13:58:18 : isPortInterface: 0
MIG: 13:58:18 : isPortInterface: 0
MIG: 13:58:18 : isPortInterface: 0
MIG: 13:58:18 : isPortInterface: 0
MIG: 13:58:18 : isPortInterface: 0
MIG: 13:58:18 : isPortInterface: 0
MIG: 13:58:18 : isPortInterface: 0
MIG: 13:58:18 : isPortInterface: 1
MIG: 13:58:18 : isPortInterface: 0
MIG: 13:58:18 : isPortInterface: 0
MIG: 13:58:18 : isPortInterface: 0
MIG: 13:58:18 : isPortInterface: 0
MIG: 13:58:18 : isPortInterface: 0
MIG: 13:58:18 : isPortInterface: 0
MIG: 13:58:18 : isPortInterface: 0
MIG: 13:58:18 : isPortInterface: 0
MIG: 13:58:18 : isPortInterface: 0
MIG: 13:58:18 : isPortInterface: 0
MIG: 13:58:18 :  locked false  
MIG: 13:58:18 : HDL Language: Verilog
MIG: 13:58:18 : compInfo: false
MIG: 13:58:18 : Vivado Options xc7a100t csg324 -1
MIG: 13:58:18 : 1: xc7a100t 2: csg324 3: -1
MIG: 13:58:18 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 13:58:18 : xilinx_path: /ece/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 13:58:18 : I am in catch area
MIG: 13:58:18 : Running /ece/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/xil_txt.in -cg_exc_out /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/xil_txt.out ... 
MIG: 13:58:30 : XML_INPUT_FILE: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/mig_b.prj
MIG: 13:58:30 : Component_Name: lab1_template_mig_7series_0_0
MIG: 13:58:30 : Moving lab1_template_mig_7series_0_0.veo ...
MIG: 13:58:30 : Moving lab1_template_mig_7series_0_0_xmdf.tcl ...
MIG: 13:58:30 : Moving lab1_template_mig_7series_0_0 ...
MIG: 13:58:32 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 13:58:32 : IGN:     <ModuleName>lab1_template_mig_7series_0_0</ModuleName> <==>     <ModuleName>lab1_template_mig_7series_0_0</ModuleName> 
MIG: 13:58:32 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 13:58:32 : ERR:             <Pin PADName="E3(MRCC_P)" Bank="35" name="sys_clk_i" /> <==>             <Pin PADName="E3" Bank="35" name="sys_clk_i" /> 
MIG: 13:58:32 : ################# RUNNING MIG BATCH ###################
MIG: 13:58:32 : Writing IN file for 'lab1_template_mig_7series_0_0'...compDirPath: /ece/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0
MIG: 13:58:32 : synp_flow:  -- synthesis_mode: Other
MIG: 13:58:32 : outputDirectory: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/_tmp/
MIG: 13:58:32 : vivado_mode: xpg_bd
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:32 : isPortInterface: 0
MIG: 13:58:33 : isPortInterface: 0
MIG: 13:58:33 : isPortInterface: 0
MIG: 13:58:33 : isPortInterface: 0
MIG: 13:58:33 : isPortInterface: 0
MIG: 13:58:33 : isPortInterface: 0
MIG: 13:58:33 : isPortInterface: 0
MIG: 13:58:33 : isPortInterface: 0
MIG: 13:58:33 : isPortInterface: 0
MIG: 13:58:33 : isPortInterface: 0
MIG: 13:58:33 : isPortInterface: 0
MIG: 13:58:33 : isPortInterface: 1
MIG: 13:58:33 : isPortInterface: 0
MIG: 13:58:33 : isPortInterface: 0
MIG: 13:58:33 : isPortInterface: 0
MIG: 13:58:33 : isPortInterface: 0
MIG: 13:58:33 : isPortInterface: 0
MIG: 13:58:33 : isPortInterface: 0
MIG: 13:58:33 : isPortInterface: 0
MIG: 13:58:33 : isPortInterface: 0
MIG: 13:58:33 : isPortInterface: 0
MIG: 13:58:33 : isPortInterface: 0
MIG: 13:58:33 :  locked false  
MIG: 13:58:33 : HDL Language: Verilog
MIG: 13:58:33 : compInfo: false
MIG: 13:58:33 : Vivado Options xc7a100t csg324 -1
MIG: 13:58:33 : 1: xc7a100t 2: csg324 3: -1
MIG: 13:58:33 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 13:58:33 : xilinx_path: /ece/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 13:58:33 : I am in catch area
MIG: 13:58:33 : Running /ece/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/xil_txt.in -cg_exc_out /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/xil_txt.out ... 
MIG: 13:58:40 : XML_INPUT_FILE: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/mig_b.prj
MIG: 13:58:40 : Component_Name: lab1_template_mig_7series_0_0
MIG: 13:58:41 : Moving lab1_template_mig_7series_0_0.veo ...
MIG: 13:58:41 : Moving lab1_template_mig_7series_0_0_xmdf.tcl ...
MIG: 13:58:41 : Moving lab1_template_mig_7series_0_0 ...
MIG: 13:58:41 : Running implementation.xit
MIG: 13:58:41 : IGN:     <ModuleName>lab1_template_mig_7series_0_0</ModuleName> <==>     <ModuleName>lab1_template_mig_7series_0_0</ModuleName> 
MIG: 13:58:41 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 13:58:41 : ERR:             <Pin PADName="E3(MRCC_P)" Bank="35" name="sys_clk_i" /> <==>             <Pin PADName="E3" Bank="35" name="sys_clk_i" /> 
MIG: 13:58:41 : ################# RUNNING MIG BATCH ###################
MIG: 13:58:41 : Writing IN file for 'lab1_template_mig_7series_0_0'...compDirPath: /ece/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0
MIG: 13:58:41 : synp_flow:  -- synthesis_mode: Other
MIG: 13:58:41 : outputDirectory: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/_tmp/
MIG: 13:58:41 : vivado_mode: xpg_bd
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 1
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 : isPortInterface: 0
MIG: 13:58:41 :  locked false  
MIG: 13:58:41 : HDL Language: Verilog
MIG: 13:58:41 : compInfo: false
MIG: 13:58:41 : Vivado Options xc7a100t csg324 -1
MIG: 13:58:41 : 1: xc7a100t 2: csg324 3: -1
MIG: 13:58:41 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 13:58:41 : xilinx_path: /ece/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 13:58:41 : I am in catch area
MIG: 13:58:41 : Running /ece/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/xil_txt.in -cg_exc_out /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/xil_txt.out ... 
MIG: 13:58:50 : XML_INPUT_FILE: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/mig_b.prj
MIG: 13:58:50 : Component_Name: lab1_template_mig_7series_0_0
MIG: 13:58:50 : Moving lab1_template_mig_7series_0_0.veo ...
MIG: 13:58:50 : Moving lab1_template_mig_7series_0_0_xmdf.tcl ...
MIG: 13:58:50 : Moving lab1_template_mig_7series_0_0 ...
MIG: 14:34:50 : Running synthesis.xit
MIG: 14:34:50 : ################# RUNNING MIG BATCH ###################
MIG: 14:34:50 : Writing IN file for 'lab1_template_mig_7series_0_0'...compDirPath: /ece/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0
MIG: 14:34:50 : synp_flow:  -- synthesis_mode: Other
MIG: 14:34:50 : outputDirectory: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/_tmp/
MIG: 14:34:50 : vivado_mode: xpg_bd
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 1
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 : isPortInterface: 0
MIG: 14:34:50 :  locked false  
MIG: 14:34:50 : HDL Language: Verilog
MIG: 14:34:50 : compInfo: false
MIG: 14:34:50 : Vivado Options xc7a100t csg324 -1
MIG: 14:34:50 : 1: xc7a100t 2: csg324 3: -1
MIG: 14:34:50 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 14:34:50 : xilinx_path: /ece/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 14:34:50 : I am in catch area
MIG: 14:34:50 : Running /ece/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/xil_txt.in -cg_exc_out /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/xil_txt.out ... 
MIG: 14:34:59 : XML_INPUT_FILE: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/mig_b.prj
MIG: 14:34:59 : Component_Name: lab1_template_mig_7series_0_0
MIG: 14:34:59 : Moving lab1_template_mig_7series_0_0.veo ...
MIG: 14:34:59 : Moving lab1_template_mig_7series_0_0_xmdf.tcl ...
MIG: 14:34:59 : Moving lab1_template_mig_7series_0_0 ...
MIG: 14:34:59 : Running vlog_synth_rpr.xit
MIG: 14:34:59 : IGN:     <ModuleName>lab1_template_mig_7series_0_0</ModuleName> <==>     <ModuleName>lab1_template_mig_7series_0_0</ModuleName> 
MIG: 14:34:59 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 14:34:59 : ERR:             <Pin PADName="E3(MRCC_P)" Bank="35" name="sys_clk_i" /> <==>             <Pin PADName="E3" Bank="35" name="sys_clk_i" /> 
MIG: 14:34:59 : ################# RUNNING MIG BATCH ###################
MIG: 14:34:59 : Writing IN file for 'lab1_template_mig_7series_0_0'...compDirPath: /ece/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0
MIG: 14:34:59 : synp_flow:  -- synthesis_mode: Other
MIG: 14:34:59 : outputDirectory: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/_tmp/
MIG: 14:34:59 : vivado_mode: xpg_bd
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 1
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 : isPortInterface: 0
MIG: 14:34:59 :  locked false  
MIG: 14:34:59 : HDL Language: Verilog
MIG: 14:34:59 : compInfo: false
MIG: 14:34:59 : Vivado Options xc7a100t csg324 -1
MIG: 14:34:59 : 1: xc7a100t 2: csg324 3: -1
MIG: 14:34:59 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 14:34:59 : xilinx_path: /ece/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 14:34:59 : I am in catch area
MIG: 14:34:59 : Running /ece/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/xil_txt.in -cg_exc_out /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/xil_txt.out ... 
MIG: 14:35:07 : XML_INPUT_FILE: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/mig_b.prj
MIG: 14:35:07 : Component_Name: lab1_template_mig_7series_0_0
MIG: 14:35:07 : Moving lab1_template_mig_7series_0_0.veo ...
MIG: 14:35:07 : Moving lab1_template_mig_7series_0_0_xmdf.tcl ...
MIG: 14:35:07 : Moving lab1_template_mig_7series_0_0 ...
MIG: 14:35:07 : Running simulation.xit
MIG: 14:35:07 : ################# RUNNING MIG BATCH ###################
MIG: 14:35:07 : Writing IN file for 'lab1_template_mig_7series_0_0'...compDirPath: /ece/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0
MIG: 14:35:07 : synp_flow:  -- synthesis_mode: Other
MIG: 14:35:07 : outputDirectory: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/_tmp/
MIG: 14:35:07 : vivado_mode: xpg_bd
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 1
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 : isPortInterface: 0
MIG: 14:35:07 :  locked false  
MIG: 14:35:07 : HDL Language: Verilog
MIG: 14:35:07 : compInfo: false
MIG: 14:35:07 : Vivado Options xc7a100t csg324 -1
MIG: 14:35:07 : 1: xc7a100t 2: csg324 3: -1
MIG: 14:35:07 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 14:35:07 : xilinx_path: /ece/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 14:35:07 : I am in catch area
MIG: 14:35:07 : Running /ece/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/xil_txt.in -cg_exc_out /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/xil_txt.out ... 
MIG: 14:35:16 : XML_INPUT_FILE: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/mig_b.prj
MIG: 14:35:16 : Component_Name: lab1_template_mig_7series_0_0
MIG: 14:35:16 : Moving lab1_template_mig_7series_0_0.veo ...
MIG: 14:35:16 : Moving lab1_template_mig_7series_0_0_xmdf.tcl ...
MIG: 14:35:16 : Moving lab1_template_mig_7series_0_0 ...
MIG: 14:35:16 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 14:35:16 : IGN:     <ModuleName>lab1_template_mig_7series_0_0</ModuleName> <==>     <ModuleName>lab1_template_mig_7series_0_0</ModuleName> 
MIG: 14:35:16 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 14:35:16 : ERR:             <Pin PADName="E3(MRCC_P)" Bank="35" name="sys_clk_i" /> <==>             <Pin PADName="E3" Bank="35" name="sys_clk_i" /> 
MIG: 14:35:16 : ################# RUNNING MIG BATCH ###################
MIG: 14:35:16 : Writing IN file for 'lab1_template_mig_7series_0_0'...compDirPath: /ece/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0
MIG: 14:35:16 : synp_flow:  -- synthesis_mode: Other
MIG: 14:35:16 : outputDirectory: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/_tmp/
MIG: 14:35:16 : vivado_mode: xpg_bd
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 1
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 : isPortInterface: 0
MIG: 14:35:16 :  locked false  
MIG: 14:35:16 : HDL Language: Verilog
MIG: 14:35:16 : compInfo: false
MIG: 14:35:16 : Vivado Options xc7a100t csg324 -1
MIG: 14:35:16 : 1: xc7a100t 2: csg324 3: -1
MIG: 14:35:16 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 14:35:16 : xilinx_path: /ece/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 14:35:16 : I am in catch area
MIG: 14:35:16 : Running /ece/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/xil_txt.in -cg_exc_out /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/xil_txt.out ... 
MIG: 14:35:24 : XML_INPUT_FILE: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/mig_b.prj
MIG: 14:35:24 : Component_Name: lab1_template_mig_7series_0_0
MIG: 14:35:24 : Moving lab1_template_mig_7series_0_0.veo ...
MIG: 14:35:24 : Moving lab1_template_mig_7series_0_0_xmdf.tcl ...
MIG: 14:35:24 : Moving lab1_template_mig_7series_0_0 ...
MIG: 14:35:25 : Running implementation.xit
MIG: 14:35:25 : IGN:     <ModuleName>lab1_template_mig_7series_0_0</ModuleName> <==>     <ModuleName>lab1_template_mig_7series_0_0</ModuleName> 
MIG: 14:35:25 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 14:35:25 : ERR:             <Pin PADName="E3(MRCC_P)" Bank="35" name="sys_clk_i" /> <==>             <Pin PADName="E3" Bank="35" name="sys_clk_i" /> 
MIG: 14:35:25 : ################# RUNNING MIG BATCH ###################
MIG: 14:35:25 : Writing IN file for 'lab1_template_mig_7series_0_0'...compDirPath: /ece/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0
MIG: 14:35:25 : synp_flow:  -- synthesis_mode: Other
MIG: 14:35:25 : outputDirectory: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/_tmp/
MIG: 14:35:25 : vivado_mode: xpg_bd
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 1
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 : isPortInterface: 0
MIG: 14:35:25 :  locked false  
MIG: 14:35:25 : HDL Language: Verilog
MIG: 14:35:25 : compInfo: false
MIG: 14:35:25 : Vivado Options xc7a100t csg324 -1
MIG: 14:35:25 : 1: xc7a100t 2: csg324 3: -1
MIG: 14:35:25 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 14:35:25 : xilinx_path: /ece/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 14:35:25 : I am in catch area
MIG: 14:35:25 : Running /ece/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/xil_txt.in -cg_exc_out /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/xil_txt.out ... 
MIG: 14:35:33 : XML_INPUT_FILE: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/mig_b.prj
MIG: 14:35:33 : Component_Name: lab1_template_mig_7series_0_0
MIG: 14:35:33 : Moving lab1_template_mig_7series_0_0.veo ...
MIG: 14:35:33 : Moving lab1_template_mig_7series_0_0_xmdf.tcl ...
MIG: 14:35:33 : Moving lab1_template_mig_7series_0_0 ...
MIG: 15:05:18 : Running synthesis.xit
MIG: 15:05:18 : ################# RUNNING MIG BATCH ###################
MIG: 15:05:18 : Writing IN file for 'lab1_template_mig_7series_0_0'...compDirPath: /ece/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0
MIG: 15:05:18 : synp_flow:  -- synthesis_mode: Other
MIG: 15:05:18 : outputDirectory: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/_tmp/
MIG: 15:05:18 : vivado_mode: xpg_bd
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 1
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 : isPortInterface: 0
MIG: 15:05:18 :  locked false  
MIG: 15:05:18 : HDL Language: Verilog
MIG: 15:05:18 : compInfo: false
MIG: 15:05:18 : Vivado Options xc7a100t csg324 -1
MIG: 15:05:18 : 1: xc7a100t 2: csg324 3: -1
MIG: 15:05:18 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:05:18 : xilinx_path: /ece/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 15:05:18 : I am in catch area
MIG: 15:05:18 : Running /ece/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/xil_txt.in -cg_exc_out /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/xil_txt.out ... 
MIG: 15:05:29 : XML_INPUT_FILE: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/mig_b.prj
MIG: 15:05:29 : Component_Name: lab1_template_mig_7series_0_0
MIG: 15:05:29 : Moving lab1_template_mig_7series_0_0.veo ...
MIG: 15:05:29 : Moving lab1_template_mig_7series_0_0_xmdf.tcl ...
MIG: 15:05:29 : Moving lab1_template_mig_7series_0_0 ...
MIG: 15:05:29 : Running vlog_synth_rpr.xit
MIG: 15:05:29 : IGN:     <ModuleName>lab1_template_mig_7series_0_0</ModuleName> <==>     <ModuleName>lab1_template_mig_7series_0_0</ModuleName> 
MIG: 15:05:29 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 15:05:29 : ERR:             <Pin PADName="E3(MRCC_P)" Bank="35" name="sys_clk_i" /> <==>             <Pin PADName="E3" Bank="35" name="sys_clk_i" /> 
MIG: 15:05:29 : ################# RUNNING MIG BATCH ###################
MIG: 15:05:29 : Writing IN file for 'lab1_template_mig_7series_0_0'...compDirPath: /ece/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0
MIG: 15:05:29 : synp_flow:  -- synthesis_mode: Other
MIG: 15:05:29 : outputDirectory: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/_tmp/
MIG: 15:05:29 : vivado_mode: xpg_bd
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 1
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 : isPortInterface: 0
MIG: 15:05:29 :  locked false  
MIG: 15:05:29 : HDL Language: Verilog
MIG: 15:05:29 : compInfo: false
MIG: 15:05:29 : Vivado Options xc7a100t csg324 -1
MIG: 15:05:29 : 1: xc7a100t 2: csg324 3: -1
MIG: 15:05:29 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:05:29 : xilinx_path: /ece/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 15:05:29 : I am in catch area
MIG: 15:05:29 : Running /ece/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/xil_txt.in -cg_exc_out /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/xil_txt.out ... 
MIG: 15:05:37 : XML_INPUT_FILE: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/mig_b.prj
MIG: 15:05:38 : Component_Name: lab1_template_mig_7series_0_0
MIG: 15:05:38 : Moving lab1_template_mig_7series_0_0.veo ...
MIG: 15:05:38 : Moving lab1_template_mig_7series_0_0_xmdf.tcl ...
MIG: 15:05:38 : Moving lab1_template_mig_7series_0_0 ...
MIG: 15:05:38 : Running simulation.xit
MIG: 15:05:38 : ################# RUNNING MIG BATCH ###################
MIG: 15:05:38 : Writing IN file for 'lab1_template_mig_7series_0_0'...compDirPath: /ece/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0
MIG: 15:05:38 : synp_flow:  -- synthesis_mode: Other
MIG: 15:05:38 : outputDirectory: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/_tmp/
MIG: 15:05:38 : vivado_mode: xpg_bd
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 1
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 : isPortInterface: 0
MIG: 15:05:38 :  locked false  
MIG: 15:05:38 : HDL Language: Verilog
MIG: 15:05:38 : compInfo: false
MIG: 15:05:38 : Vivado Options xc7a100t csg324 -1
MIG: 15:05:38 : 1: xc7a100t 2: csg324 3: -1
MIG: 15:05:38 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:05:38 : xilinx_path: /ece/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 15:05:38 : I am in catch area
MIG: 15:05:38 : Running /ece/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/xil_txt.in -cg_exc_out /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/xil_txt.out ... 
MIG: 15:05:46 : XML_INPUT_FILE: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/mig_b.prj
MIG: 15:05:46 : Component_Name: lab1_template_mig_7series_0_0
MIG: 15:05:46 : Moving lab1_template_mig_7series_0_0.veo ...
MIG: 15:05:46 : Moving lab1_template_mig_7series_0_0_xmdf.tcl ...
MIG: 15:05:46 : Moving lab1_template_mig_7series_0_0 ...
MIG: 15:05:46 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 15:05:46 : IGN:     <ModuleName>lab1_template_mig_7series_0_0</ModuleName> <==>     <ModuleName>lab1_template_mig_7series_0_0</ModuleName> 
MIG: 15:05:46 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 15:05:46 : ERR:             <Pin PADName="E3(MRCC_P)" Bank="35" name="sys_clk_i" /> <==>             <Pin PADName="E3" Bank="35" name="sys_clk_i" /> 
MIG: 15:05:46 : ################# RUNNING MIG BATCH ###################
MIG: 15:05:46 : Writing IN file for 'lab1_template_mig_7series_0_0'...compDirPath: /ece/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0
MIG: 15:05:46 : synp_flow:  -- synthesis_mode: Other
MIG: 15:05:46 : outputDirectory: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/_tmp/
MIG: 15:05:46 : vivado_mode: xpg_bd
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 1
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 : isPortInterface: 0
MIG: 15:05:46 :  locked false  
MIG: 15:05:46 : HDL Language: Verilog
MIG: 15:05:46 : compInfo: false
MIG: 15:05:46 : Vivado Options xc7a100t csg324 -1
MIG: 15:05:46 : 1: xc7a100t 2: csg324 3: -1
MIG: 15:05:46 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:05:46 : xilinx_path: /ece/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 15:05:46 : I am in catch area
MIG: 15:05:47 : Running /ece/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/xil_txt.in -cg_exc_out /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/xil_txt.out ... 
MIG: 15:05:54 : XML_INPUT_FILE: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/mig_b.prj
MIG: 15:05:54 : Component_Name: lab1_template_mig_7series_0_0
MIG: 15:05:54 : Moving lab1_template_mig_7series_0_0.veo ...
MIG: 15:05:54 : Moving lab1_template_mig_7series_0_0_xmdf.tcl ...
MIG: 15:05:54 : Moving lab1_template_mig_7series_0_0 ...
MIG: 15:05:55 : Running implementation.xit
MIG: 15:05:55 : IGN:     <ModuleName>lab1_template_mig_7series_0_0</ModuleName> <==>     <ModuleName>lab1_template_mig_7series_0_0</ModuleName> 
MIG: 15:05:55 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 15:05:55 : ERR:             <Pin PADName="E3(MRCC_P)" Bank="35" name="sys_clk_i" /> <==>             <Pin PADName="E3" Bank="35" name="sys_clk_i" /> 
MIG: 15:05:55 : ################# RUNNING MIG BATCH ###################
MIG: 15:05:55 : Writing IN file for 'lab1_template_mig_7series_0_0'...compDirPath: /ece/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0
MIG: 15:05:55 : synp_flow:  -- synthesis_mode: Other
MIG: 15:05:55 : outputDirectory: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/_tmp/
MIG: 15:05:55 : vivado_mode: xpg_bd
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 1
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 : isPortInterface: 0
MIG: 15:05:55 :  locked false  
MIG: 15:05:55 : HDL Language: Verilog
MIG: 15:05:55 : compInfo: false
MIG: 15:05:55 : Vivado Options xc7a100t csg324 -1
MIG: 15:05:55 : 1: xc7a100t 2: csg324 3: -1
MIG: 15:05:55 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:05:55 : xilinx_path: /ece/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 15:05:55 : I am in catch area
MIG: 15:05:55 : Running /ece/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/xil_txt.in -cg_exc_out /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/xil_txt.out ... 
MIG: 15:06:03 : XML_INPUT_FILE: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/mig_b.prj
MIG: 15:06:03 : Component_Name: lab1_template_mig_7series_0_0
MIG: 15:06:03 : Moving lab1_template_mig_7series_0_0.veo ...
MIG: 15:06:03 : Moving lab1_template_mig_7series_0_0_xmdf.tcl ...
MIG: 15:06:03 : Moving lab1_template_mig_7series_0_0 ...
