{"sha": "0498a2be0d546594c9225f7ba6dc080722a79ecb", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MDQ5OGEyYmUwZDU0NjU5NGM5MjI1ZjdiYTZkYzA4MDcyMmE3OWVjYg==", "commit": {"author": {"name": "Ramana Radhakrishnan", "email": "ramana.radhakrishnan@linaro.org", "date": "2011-06-28T14:54:58Z"}, "committer": {"name": "Ramana Radhakrishnan", "email": "ramana@gcc.gnu.org", "date": "2011-06-28T14:54:58Z"}, "message": "Fix constraints. \n\n2011-06-28  Ramana Radhakrishnan  <ramana.radhakrishnan@linaro.org>\n\n       * config/arm/vfp.md (\"*divsf3_vfp\"): Replace '+' constraint modifier\n       with '=' constraint modifier.\n       (*divdf3_vfp): Likewise.\n       (\"*mulsf3_vfp\"): Likewise.\n       (\"*muldf3_vfp\"): Likewise.\n       (\"*mulsf3negsf_vfp\"): Likewise.\n       (\"*muldf3negdf_vfp\"): Likewise.\n\nFrom-SVN: r175588", "tree": {"sha": "3b8509dbf5446d9fea345a537debb0f551db80a6", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/3b8509dbf5446d9fea345a537debb0f551db80a6"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/0498a2be0d546594c9225f7ba6dc080722a79ecb", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/0498a2be0d546594c9225f7ba6dc080722a79ecb", "html_url": "https://github.com/Rust-GCC/gccrs/commit/0498a2be0d546594c9225f7ba6dc080722a79ecb", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/0498a2be0d546594c9225f7ba6dc080722a79ecb/comments", "author": null, "committer": null, "parents": [{"sha": "4a68b724cc4826a24f8c964080635338f4b94480", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/4a68b724cc4826a24f8c964080635338f4b94480", "html_url": "https://github.com/Rust-GCC/gccrs/commit/4a68b724cc4826a24f8c964080635338f4b94480"}], "stats": {"total": 23, "additions": 16, "deletions": 7}, "files": [{"sha": "23997c43a41bbad0e7645a052ff0b9442385f660", "filename": "gcc/ChangeLog", "status": "modified", "additions": 10, "deletions": 0, "changes": 10, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/0498a2be0d546594c9225f7ba6dc080722a79ecb/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/0498a2be0d546594c9225f7ba6dc080722a79ecb/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=0498a2be0d546594c9225f7ba6dc080722a79ecb", "patch": "@@ -1,3 +1,13 @@\n+2011-06-28  Ramana Radhakrishnan  <ramana.radhakrishnan@linaro.org>\n+\n+\t* config/arm/vfp.md (\"*divsf3_vfp\"): Replace '+' constraint modifier\n+\twith '=' constraint modifier.\n+\t(*divdf3_vfp): Likewise.\n+\t(\"*mulsf3_vfp\"): Likewise.\n+\t(\"*muldf3_vfp\"): Likewise.\n+\t(\"*mulsf3negsf_vfp\"): Likewise.\n+\t(\"*muldf3negdf_vfp\"): Likewise.\n+\n 2011-06-28  Nick Clifton  <nickc@redhat.com>\n \n \t* config/mn10300/mn10300.h (LINK_SPEC): Do not use linker"}, {"sha": "e2165a8cfe3eff08fe4114eef02d0cbaead71a9f", "filename": "gcc/config/arm/vfp.md", "status": "modified", "additions": 6, "deletions": 7, "changes": 13, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/0498a2be0d546594c9225f7ba6dc080722a79ecb/gcc%2Fconfig%2Farm%2Fvfp.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/0498a2be0d546594c9225f7ba6dc080722a79ecb/gcc%2Fconfig%2Farm%2Fvfp.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Fvfp.md?ref=0498a2be0d546594c9225f7ba6dc080722a79ecb", "patch": "@@ -719,7 +719,7 @@\n ;; Division insns\n \n (define_insn \"*divsf3_vfp\"\n-  [(set (match_operand:SF\t  0 \"s_register_operand\" \"+t\")\n+  [(set (match_operand:SF\t  0 \"s_register_operand\" \"=t\")\n \t(div:SF (match_operand:SF 1 \"s_register_operand\" \"t\")\n \t\t(match_operand:SF 2 \"s_register_operand\" \"t\")))]\n   \"TARGET_32BIT && TARGET_HARD_FLOAT && TARGET_VFP\"\n@@ -729,7 +729,7 @@\n )\n \n (define_insn \"*divdf3_vfp\"\n-  [(set (match_operand:DF\t  0 \"s_register_operand\" \"+w\")\n+  [(set (match_operand:DF\t  0 \"s_register_operand\" \"=w\")\n \t(div:DF (match_operand:DF 1 \"s_register_operand\" \"w\")\n \t\t(match_operand:DF 2 \"s_register_operand\" \"w\")))]\n   \"TARGET_32BIT && TARGET_HARD_FLOAT && TARGET_VFP_DOUBLE\"\n@@ -742,7 +742,7 @@\n ;; Multiplication insns\n \n (define_insn \"*mulsf3_vfp\"\n-  [(set (match_operand:SF\t   0 \"s_register_operand\" \"+t\")\n+  [(set (match_operand:SF\t   0 \"s_register_operand\" \"=t\")\n \t(mult:SF (match_operand:SF 1 \"s_register_operand\" \"t\")\n \t\t (match_operand:SF 2 \"s_register_operand\" \"t\")))]\n   \"TARGET_32BIT && TARGET_HARD_FLOAT && TARGET_VFP\"\n@@ -752,7 +752,7 @@\n )\n \n (define_insn \"*muldf3_vfp\"\n-  [(set (match_operand:DF\t   0 \"s_register_operand\" \"+w\")\n+  [(set (match_operand:DF\t   0 \"s_register_operand\" \"=w\")\n \t(mult:DF (match_operand:DF 1 \"s_register_operand\" \"w\")\n \t\t (match_operand:DF 2 \"s_register_operand\" \"w\")))]\n   \"TARGET_32BIT && TARGET_HARD_FLOAT && TARGET_VFP_DOUBLE\"\n@@ -761,9 +761,8 @@\n    (set_attr \"type\" \"fmuld\")]\n )\n \n-\n (define_insn \"*mulsf3negsf_vfp\"\n-  [(set (match_operand:SF\t\t   0 \"s_register_operand\" \"+t\")\n+  [(set (match_operand:SF\t\t   0 \"s_register_operand\" \"=t\")\n \t(mult:SF (neg:SF (match_operand:SF 1 \"s_register_operand\" \"t\"))\n \t\t (match_operand:SF\t   2 \"s_register_operand\" \"t\")))]\n   \"TARGET_32BIT && TARGET_HARD_FLOAT && TARGET_VFP\"\n@@ -773,7 +772,7 @@\n )\n \n (define_insn \"*muldf3negdf_vfp\"\n-  [(set (match_operand:DF\t\t   0 \"s_register_operand\" \"+w\")\n+  [(set (match_operand:DF\t\t   0 \"s_register_operand\" \"=w\")\n \t(mult:DF (neg:DF (match_operand:DF 1 \"s_register_operand\" \"w\"))\n \t\t (match_operand:DF\t   2 \"s_register_operand\" \"w\")))]\n   \"TARGET_32BIT && TARGET_HARD_FLOAT && TARGET_VFP_DOUBLE\""}]}