# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../mipsvga.ip_user_files/bd/Datapath/ip/Datapath_xlconstant_0_0/sim/Datapath_xlconstant_0_0.v" \
"../../../../mipsvga.ip_user_files/bd/Datapath/ip/Datapath_xlconcat_0_0/sim/Datapath_xlconcat_0_0.v" \
"../../../../mipsvga.ip_user_files/bd/Datapath/ip/Datapath_xlslice_0_0/sim/Datapath_xlslice_0_0.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
