{
  "module_name": "tegra194-clock.h",
  "hash_id": "66629fcf87208156a228278cda326140d1f6213312e0d4252fcbd5cae807a900",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/tegra194-clock.h",
  "human_readable_source": " \n \n\n#ifndef __ABI_MACH_T194_CLOCK_H\n#define __ABI_MACH_T194_CLOCK_H\n\n#define TEGRA194_CLK_ACTMON\t\t\t1\n#define TEGRA194_CLK_ADSP\t\t\t2\n#define TEGRA194_CLK_ADSPNEON\t\t\t3\n#define TEGRA194_CLK_AHUB\t\t\t4\n#define TEGRA194_CLK_APB2APE\t\t\t5\n#define TEGRA194_CLK_APE\t\t\t6\n#define TEGRA194_CLK_AUD_MCLK\t\t\t7\n#define TEGRA194_CLK_AXI_CBB\t\t\t8\n#define TEGRA194_CLK_CAN1\t\t\t9\n#define TEGRA194_CLK_CAN1_HOST\t\t\t10\n#define TEGRA194_CLK_CAN2\t\t\t11\n#define TEGRA194_CLK_CAN2_HOST\t\t\t12\n#define TEGRA194_CLK_CEC\t\t\t13\n#define TEGRA194_CLK_CLK_M\t\t\t14\n#define TEGRA194_CLK_DMIC1\t\t\t15\n#define TEGRA194_CLK_DMIC2\t\t\t16\n#define TEGRA194_CLK_DMIC3\t\t\t17\n#define TEGRA194_CLK_DMIC4\t\t\t18\n#define TEGRA194_CLK_DPAUX\t\t\t19\n#define TEGRA194_CLK_DPAUX1\t\t\t20\n#define TEGRA194_CLK_ACLK\t\t\t21\n#define TEGRA194_CLK_MSS_ENCRYPT\t\t22\n#define TEGRA194_CLK_EQOS_RX_INPUT\t\t23\n#define TEGRA194_CLK_IQC2\t\t\t24\n#define TEGRA194_CLK_AON_APB\t\t\t25\n#define TEGRA194_CLK_AON_NIC\t\t\t26\n#define TEGRA194_CLK_AON_CPU_NIC\t\t27\n#define TEGRA194_CLK_PLLA1\t\t\t28\n#define TEGRA194_CLK_DSPK1\t\t\t29\n#define TEGRA194_CLK_DSPK2\t\t\t30\n#define TEGRA194_CLK_EMC\t\t\t31\n#define TEGRA194_CLK_EQOS_AXI\t\t\t32\n#define TEGRA194_CLK_EQOS_PTP_REF\t\t33\n#define TEGRA194_CLK_EQOS_RX\t\t\t34\n#define TEGRA194_CLK_EQOS_TX\t\t\t35\n#define TEGRA194_CLK_EXTPERIPH1\t\t\t36\n#define TEGRA194_CLK_EXTPERIPH2\t\t\t37\n#define TEGRA194_CLK_EXTPERIPH3\t\t\t38\n#define TEGRA194_CLK_EXTPERIPH4\t\t\t39\n#define TEGRA194_CLK_FUSE\t\t\t40\n#define TEGRA194_CLK_GPCCLK\t\t\t41\n#define TEGRA194_CLK_GPU_PWR\t\t\t42\n#define TEGRA194_CLK_HDA\t\t\t43\n#define TEGRA194_CLK_HDA2CODEC_2X\t\t44\n#define TEGRA194_CLK_HDA2HDMICODEC\t\t45\n#define TEGRA194_CLK_HOST1X\t\t\t46\n#define TEGRA194_CLK_HSIC_TRK\t\t\t47\n#define TEGRA194_CLK_I2C1\t\t\t48\n#define TEGRA194_CLK_I2C2\t\t\t49\n#define TEGRA194_CLK_I2C3\t\t\t50\n#define TEGRA194_CLK_I2C4\t\t\t51\n#define TEGRA194_CLK_I2C6\t\t\t52\n#define TEGRA194_CLK_I2C7\t\t\t53\n#define TEGRA194_CLK_I2C8\t\t\t54\n#define TEGRA194_CLK_I2C9\t\t\t55\n#define TEGRA194_CLK_I2S1\t\t\t56\n#define TEGRA194_CLK_I2S1_SYNC_INPUT\t\t57\n#define TEGRA194_CLK_I2S2\t\t\t58\n#define TEGRA194_CLK_I2S2_SYNC_INPUT\t\t59\n#define TEGRA194_CLK_I2S3\t\t\t60\n#define TEGRA194_CLK_I2S3_SYNC_INPUT\t\t61\n#define TEGRA194_CLK_I2S4\t\t\t62\n#define TEGRA194_CLK_I2S4_SYNC_INPUT\t\t63\n#define TEGRA194_CLK_I2S5\t\t\t64\n#define TEGRA194_CLK_I2S5_SYNC_INPUT\t\t65\n#define TEGRA194_CLK_I2S6\t\t\t66\n#define TEGRA194_CLK_I2S6_SYNC_INPUT\t\t67\n#define TEGRA194_CLK_IQC1\t\t\t68\n#define TEGRA194_CLK_ISP\t\t\t69\n#define TEGRA194_CLK_KFUSE\t\t\t70\n#define TEGRA194_CLK_MAUD\t\t\t71\n#define TEGRA194_CLK_MIPI_CAL\t\t\t72\n#define TEGRA194_CLK_MPHY_CORE_PLL_FIXED\t73\n#define TEGRA194_CLK_MPHY_L0_RX_ANA\t\t74\n#define TEGRA194_CLK_MPHY_L0_RX_LS_BIT\t\t75\n#define TEGRA194_CLK_MPHY_L0_RX_SYMB\t\t76\n#define TEGRA194_CLK_MPHY_L0_TX_LS_3XBIT\t77\n#define TEGRA194_CLK_MPHY_L0_TX_SYMB\t\t78\n#define TEGRA194_CLK_MPHY_L1_RX_ANA\t\t79\n#define TEGRA194_CLK_MPHY_TX_1MHZ_REF\t\t80\n#define TEGRA194_CLK_NVCSI\t\t\t81\n#define TEGRA194_CLK_NVCSILP\t\t\t82\n#define TEGRA194_CLK_NVDEC\t\t\t83\n#define TEGRA194_CLK_NVDISPLAYHUB\t\t84\n#define TEGRA194_CLK_NVDISPLAY_DISP\t\t85\n#define TEGRA194_CLK_NVDISPLAY_P0\t\t86\n#define TEGRA194_CLK_NVDISPLAY_P1\t\t87\n#define TEGRA194_CLK_NVDISPLAY_P2\t\t88\n#define TEGRA194_CLK_NVENC\t\t\t89\n#define TEGRA194_CLK_NVJPG\t\t\t90\n#define TEGRA194_CLK_OSC\t\t\t91\n#define TEGRA194_CLK_AON_TOUCH\t\t\t92\n#define TEGRA194_CLK_PLLA\t\t\t93\n#define TEGRA194_CLK_PLLAON\t\t\t94\n#define TEGRA194_CLK_PLLD\t\t\t95\n#define TEGRA194_CLK_PLLD2\t\t\t96\n#define TEGRA194_CLK_PLLD3\t\t\t97\n#define TEGRA194_CLK_PLLDP\t\t\t98\n#define TEGRA194_CLK_PLLD4\t\t\t99\n#define TEGRA194_CLK_PLLE\t\t\t100\n#define TEGRA194_CLK_PLLP\t\t\t101\n#define TEGRA194_CLK_PLLP_OUT0\t\t\t102\n#define TEGRA194_CLK_UTMIPLL\t\t\t103\n#define TEGRA194_CLK_PLLA_OUT0\t\t\t104\n#define TEGRA194_CLK_PWM1\t\t\t105\n#define TEGRA194_CLK_PWM2\t\t\t106\n#define TEGRA194_CLK_PWM3\t\t\t107\n#define TEGRA194_CLK_PWM4\t\t\t108\n#define TEGRA194_CLK_PWM5\t\t\t109\n#define TEGRA194_CLK_PWM6\t\t\t110\n#define TEGRA194_CLK_PWM7\t\t\t111\n#define TEGRA194_CLK_PWM8\t\t\t112\n#define TEGRA194_CLK_RCE_CPU_NIC\t\t113\n#define TEGRA194_CLK_RCE_NIC\t\t\t114\n#define TEGRA194_CLK_SATA\t\t\t115\n#define TEGRA194_CLK_SATA_OOB\t\t\t116\n#define TEGRA194_CLK_AON_I2C_SLOW\t\t117\n#define TEGRA194_CLK_SCE_CPU_NIC\t\t118\n#define TEGRA194_CLK_SCE_NIC\t\t\t119\n#define TEGRA194_CLK_SDMMC1\t\t\t120\n#define TEGRA194_CLK_UPHY_PLL3\t\t\t121\n#define TEGRA194_CLK_SDMMC3\t\t\t122\n#define TEGRA194_CLK_SDMMC4\t\t\t123\n#define TEGRA194_CLK_SE\t\t\t\t124\n#define TEGRA194_CLK_SOR0_OUT\t\t\t125\n#define TEGRA194_CLK_SOR0_REF\t\t\t126\n#define TEGRA194_CLK_SOR0_PAD_CLKOUT\t\t127\n#define TEGRA194_CLK_SOR1_OUT\t\t\t128\n#define TEGRA194_CLK_SOR1_REF\t\t\t129\n#define TEGRA194_CLK_SOR1_PAD_CLKOUT\t\t130\n#define TEGRA194_CLK_SOR_SAFE\t\t\t131\n#define TEGRA194_CLK_IQC1_IN\t\t\t132\n#define TEGRA194_CLK_IQC2_IN\t\t\t133\n#define TEGRA194_CLK_DMIC5\t\t\t134\n#define TEGRA194_CLK_SPI1\t\t\t135\n#define TEGRA194_CLK_SPI2\t\t\t136\n#define TEGRA194_CLK_SPI3\t\t\t137\n#define TEGRA194_CLK_I2C_SLOW\t\t\t138\n#define TEGRA194_CLK_SYNC_DMIC1\t\t\t139\n#define TEGRA194_CLK_SYNC_DMIC2\t\t\t140\n#define TEGRA194_CLK_SYNC_DMIC3\t\t\t141\n#define TEGRA194_CLK_SYNC_DMIC4\t\t\t142\n#define TEGRA194_CLK_SYNC_DSPK1\t\t\t143\n#define TEGRA194_CLK_SYNC_DSPK2\t\t\t144\n#define TEGRA194_CLK_SYNC_I2S1\t\t\t145\n#define TEGRA194_CLK_SYNC_I2S2\t\t\t146\n#define TEGRA194_CLK_SYNC_I2S3\t\t\t147\n#define TEGRA194_CLK_SYNC_I2S4\t\t\t148\n#define TEGRA194_CLK_SYNC_I2S5\t\t\t149\n#define TEGRA194_CLK_SYNC_I2S6\t\t\t150\n#define TEGRA194_CLK_MPHY_FORCE_LS_MODE\t\t151\n#define TEGRA194_CLK_TACH\t\t\t152\n#define TEGRA194_CLK_TSEC\t\t\t153\n#define TEGRA194_CLK_TSECB\t\t\t154\n#define TEGRA194_CLK_UARTA\t\t\t155\n#define TEGRA194_CLK_UARTB\t\t\t156\n#define TEGRA194_CLK_UARTC\t\t\t157\n#define TEGRA194_CLK_UARTD\t\t\t158\n#define TEGRA194_CLK_UARTE\t\t\t159\n#define TEGRA194_CLK_UARTF\t\t\t160\n#define TEGRA194_CLK_UARTG\t\t\t161\n#define TEGRA194_CLK_UART_FST_MIPI_CAL\t\t162\n#define TEGRA194_CLK_UFSDEV_REF\t\t\t163\n#define TEGRA194_CLK_UFSHC\t\t\t164\n#define TEGRA194_CLK_USB2_TRK\t\t\t165\n#define TEGRA194_CLK_VI\t\t\t\t166\n#define TEGRA194_CLK_VIC\t\t\t167\n#define TEGRA194_CLK_PVA0_AXI\t\t\t168\n#define TEGRA194_CLK_PVA0_VPS0\t\t\t169\n#define TEGRA194_CLK_PVA0_VPS1\t\t\t170\n#define TEGRA194_CLK_PVA1_AXI\t\t\t171\n#define TEGRA194_CLK_PVA1_VPS0\t\t\t172\n#define TEGRA194_CLK_PVA1_VPS1\t\t\t173\n#define TEGRA194_CLK_DLA0_FALCON\t\t174\n#define TEGRA194_CLK_DLA0_CORE\t\t\t175\n#define TEGRA194_CLK_DLA1_FALCON\t\t176\n#define TEGRA194_CLK_DLA1_CORE\t\t\t177\n#define TEGRA194_CLK_SOR2_OUT\t\t\t178\n#define TEGRA194_CLK_SOR2_REF\t\t\t179\n#define TEGRA194_CLK_SOR2_PAD_CLKOUT\t\t180\n#define TEGRA194_CLK_SOR3_OUT\t\t\t181\n#define TEGRA194_CLK_SOR3_REF\t\t\t182\n#define TEGRA194_CLK_SOR3_PAD_CLKOUT\t\t183\n#define TEGRA194_CLK_NVDISPLAY_P3\t\t184\n#define TEGRA194_CLK_DPAUX2\t\t\t185\n#define TEGRA194_CLK_DPAUX3\t\t\t186\n#define TEGRA194_CLK_NVDEC1\t\t\t187\n#define TEGRA194_CLK_NVENC1\t\t\t188\n#define TEGRA194_CLK_SE_FREE\t\t\t189\n#define TEGRA194_CLK_UARTH\t\t\t190\n#define TEGRA194_CLK_FUSE_SERIAL\t\t191\n#define TEGRA194_CLK_QSPI0\t\t\t192\n#define TEGRA194_CLK_QSPI1\t\t\t193\n#define TEGRA194_CLK_QSPI0_PM\t\t\t194\n#define TEGRA194_CLK_QSPI1_PM\t\t\t195\n#define TEGRA194_CLK_VI_CONST\t\t\t196\n#define TEGRA194_CLK_NAFLL_BPMP\t\t\t197\n#define TEGRA194_CLK_NAFLL_SCE\t\t\t198\n#define TEGRA194_CLK_NAFLL_NVDEC\t\t199\n#define TEGRA194_CLK_NAFLL_NVJPG\t\t200\n#define TEGRA194_CLK_NAFLL_TSEC\t\t\t201\n#define TEGRA194_CLK_NAFLL_TSECB\t\t202\n#define TEGRA194_CLK_NAFLL_VI\t\t\t203\n#define TEGRA194_CLK_NAFLL_SE\t\t\t204\n#define TEGRA194_CLK_NAFLL_NVENC\t\t205\n#define TEGRA194_CLK_NAFLL_ISP\t\t\t206\n#define TEGRA194_CLK_NAFLL_VIC\t\t\t207\n#define TEGRA194_CLK_NAFLL_NVDISPLAYHUB\t\t208\n#define TEGRA194_CLK_NAFLL_AXICBB\t\t209\n#define TEGRA194_CLK_NAFLL_DLA\t\t\t210\n#define TEGRA194_CLK_NAFLL_PVA_CORE\t\t211\n#define TEGRA194_CLK_NAFLL_PVA_VPS\t\t212\n#define TEGRA194_CLK_NAFLL_CVNAS\t\t213\n#define TEGRA194_CLK_NAFLL_RCE\t\t\t214\n#define TEGRA194_CLK_NAFLL_NVENC1\t\t215\n#define TEGRA194_CLK_NAFLL_DLA_FALCON\t\t216\n#define TEGRA194_CLK_NAFLL_NVDEC1\t\t217\n#define TEGRA194_CLK_NAFLL_GPU\t\t\t218\n#define TEGRA194_CLK_SDMMC_LEGACY_TM\t\t219\n#define TEGRA194_CLK_PEX0_CORE_0\t\t220\n#define TEGRA194_CLK_PEX0_CORE_1\t\t221\n#define TEGRA194_CLK_PEX0_CORE_2\t\t222\n#define TEGRA194_CLK_PEX0_CORE_3\t\t223\n#define TEGRA194_CLK_PEX0_CORE_4\t\t224\n#define TEGRA194_CLK_PEX1_CORE_5\t\t225\n#define TEGRA194_CLK_PEX_REF1\t\t\t226\n#define TEGRA194_CLK_PEX_REF2\t\t\t227\n#define TEGRA194_CLK_CSI_A\t\t\t229\n#define TEGRA194_CLK_CSI_B\t\t\t230\n#define TEGRA194_CLK_CSI_C\t\t\t231\n#define TEGRA194_CLK_CSI_D\t\t\t232\n#define TEGRA194_CLK_CSI_E\t\t\t233\n#define TEGRA194_CLK_CSI_F\t\t\t234\n#define TEGRA194_CLK_CSI_G\t\t\t235\n#define TEGRA194_CLK_CSI_H\t\t\t236\n#define TEGRA194_CLK_PLLC4\t\t\t237\n#define TEGRA194_CLK_PLLC4_OUT\t\t\t238\n#define TEGRA194_CLK_PLLC4_OUT1\t\t\t239\n#define TEGRA194_CLK_PLLC4_OUT2\t\t\t240\n#define TEGRA194_CLK_PLLC4_MUXED\t\t241\n#define TEGRA194_CLK_PLLC4_VCO_DIV2\t\t242\n#define TEGRA194_CLK_CSI_A_PAD\t\t\t244\n#define TEGRA194_CLK_CSI_B_PAD\t\t\t245\n#define TEGRA194_CLK_CSI_C_PAD\t\t\t246\n#define TEGRA194_CLK_CSI_D_PAD\t\t\t247\n#define TEGRA194_CLK_CSI_E_PAD\t\t\t248\n#define TEGRA194_CLK_CSI_F_PAD\t\t\t249\n#define TEGRA194_CLK_CSI_G_PAD\t\t\t250\n#define TEGRA194_CLK_CSI_H_PAD\t\t\t251\n#define TEGRA194_CLK_PEX_SATA_USB_RX_BYP\t254\n#define TEGRA194_CLK_PEX_USB_PAD_PLL0_MGMT\t255\n#define TEGRA194_CLK_PEX_USB_PAD_PLL1_MGMT\t256\n#define TEGRA194_CLK_PEX_USB_PAD_PLL2_MGMT\t257\n#define TEGRA194_CLK_PEX_USB_PAD_PLL3_MGMT\t258\n#define TEGRA194_CLK_XUSB_CORE_DEV\t\t265\n#define TEGRA194_CLK_XUSB_CORE_MUX\t\t266\n#define TEGRA194_CLK_XUSB_CORE_HOST\t\t267\n#define TEGRA194_CLK_XUSB_CORE_SS\t\t268\n#define TEGRA194_CLK_XUSB_FALCON\t\t269\n#define TEGRA194_CLK_XUSB_FALCON_HOST\t\t270\n#define TEGRA194_CLK_XUSB_FALCON_SS\t\t271\n#define TEGRA194_CLK_XUSB_FS\t\t\t272\n#define TEGRA194_CLK_XUSB_FS_HOST\t\t273\n#define TEGRA194_CLK_XUSB_FS_DEV\t\t274\n#define TEGRA194_CLK_XUSB_SS\t\t\t275\n#define TEGRA194_CLK_XUSB_SS_DEV\t\t276\n#define TEGRA194_CLK_XUSB_SS_SUPERSPEED\t\t277\n#define TEGRA194_CLK_PLLDISPHUB\t\t\t278\n#define TEGRA194_CLK_PLLDISPHUB_DIV\t\t279\n#define TEGRA194_CLK_NAFLL_CLUSTER0\t\t280\n#define TEGRA194_CLK_NAFLL_CLUSTER1\t\t281\n#define TEGRA194_CLK_NAFLL_CLUSTER2\t\t282\n#define TEGRA194_CLK_NAFLL_CLUSTER3\t\t283\n#define TEGRA194_CLK_CAN1_CORE\t\t\t284\n#define TEGRA194_CLK_CAN2_CORE\t\t\t285\n#define TEGRA194_CLK_PLLA1_OUT1\t\t\t286\n#define TEGRA194_CLK_PLLREFE_VCOOUT\t\t288\n#define TEGRA194_CLK_CLK_32K\t\t\t289\n#define TEGRA194_CLK_SPDIFIN_SYNC_INPUT\t\t290\n#define TEGRA194_CLK_UTMIPLL_CLKOUT48\t\t291\n#define TEGRA194_CLK_UTMIPLL_CLKOUT480\t\t292\n#define TEGRA194_CLK_CVNAS\t\t\t293\n#define TEGRA194_CLK_PLLNVCSI\t\t\t294\n#define TEGRA194_CLK_PVA0_CPU_AXI\t\t295\n#define TEGRA194_CLK_PVA1_CPU_AXI\t\t296\n#define TEGRA194_CLK_PVA0_VPS\t\t\t297\n#define TEGRA194_CLK_PVA1_VPS\t\t\t298\n#define TEGRA194_CLK_DLA0_FALCON_MUX\t\t299\n#define TEGRA194_CLK_DLA1_FALCON_MUX\t\t300\n#define TEGRA194_CLK_DLA0_CORE_MUX\t\t301\n#define TEGRA194_CLK_DLA1_CORE_MUX\t\t302\n#define TEGRA194_CLK_UTMIPLL_HPS\t\t304\n#define TEGRA194_CLK_I2C5\t\t\t305\n#define TEGRA194_CLK_I2C10\t\t\t306\n#define TEGRA194_CLK_BPMP_CPU_NIC\t\t307\n#define TEGRA194_CLK_BPMP_APB\t\t\t308\n#define TEGRA194_CLK_TSC\t\t\t309\n#define TEGRA194_CLK_EMCSA\t\t\t310\n#define TEGRA194_CLK_EMCSB\t\t\t311\n#define TEGRA194_CLK_EMCSC\t\t\t312\n#define TEGRA194_CLK_EMCSD\t\t\t313\n#define TEGRA194_CLK_PLLC\t\t\t314\n#define TEGRA194_CLK_PLLC2\t\t\t315\n#define TEGRA194_CLK_PLLC3\t\t\t316\n#define TEGRA194_CLK_TSC_REF\t\t\t317\n#define TEGRA194_CLK_FUSE_BURN\t\t\t318\n#define TEGRA194_CLK_PEX0_CORE_0M\t\t319\n#define TEGRA194_CLK_PEX0_CORE_1M\t\t320\n#define TEGRA194_CLK_PEX0_CORE_2M\t\t321\n#define TEGRA194_CLK_PEX0_CORE_3M\t\t322\n#define TEGRA194_CLK_PEX0_CORE_4M\t\t323\n#define TEGRA194_CLK_PEX1_CORE_5M\t\t324\n#define TEGRA194_CLK_PLLE_HPS\t\t\t326\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}