# ğŸ—ï¸ RTL Design and Synthesis Workshop (Sky130)

Welcome to the **RTL Workshop** ğŸ“ â€” a hands-on journey into **Verilog RTL design, simulation, synthesis, and digital circuit optimization**.
This repository is structured into **daily modules** ğŸ—‚ï¸, with labs, code examples, and detailed explanations.

---

## ğŸ“‘ Table of Contents

1. â„¹ï¸ [About This Workshop](#about-this-workshop)
2. ğŸ¯ [Prerequisites](#prerequisites)
3. ğŸ—‚ï¸ [Workshop Structure](#workshop-structure)
4. ğŸ“œ [License](#license)
5. ğŸ™Œ [Acknowledgements](#acknowledgements)

---

## â„¹ï¸ About This Workshop

This workshop is designed for **students, hobbyists, and engineers** who want to dive into:

* ğŸ“ **Verilog RTL design and simulation**
* ğŸ–¥ï¸ Simulation & waveform analysis using **Icarus Verilog + GTKWave**
* âš™ï¸ **Logic synthesis** with **Yosys** and the **SKY130 open-source PDK**
* ğŸ”‘ Key concepts:

  * Testbenches
  * Timing libraries
  * D flip-flop coding styles
  * Optimization techniques

---

## ğŸ¯ Prerequisites

To get the most out of this workshop, you should have:

* ğŸ“˜ **Basic knowledge** of digital logic (gates, FFs, mux, etc.)
* ğŸ’» Familiarity with **Linux shell commands**
* ğŸ§ A Linux environment (or **WSL** on Windows/macOS)
* ğŸ› ï¸ Tools installed:

  * `git`
  * `iverilog`
  * `gtkwave`
  * `yosys`
  * Text editor (vim, VS Code, nano, etc.)

---

## ğŸ—‚ï¸ Workshop Structure

The workshop is split into **5 days**, each with a **dedicated folder and README**:

* ğŸ“˜ **Day 1:** Introduction to Verilog RTL Design & Synthesis
* â±ï¸ **Day 2:** Timing Libraries, Synthesis Approaches & Efficient Flip-Flop Coding
* âš¡ **Day 3:** Combinational and Sequential Optimization
* ğŸ”„ **Day 4:** Gate-Level Simulation (GLS), Blocking vs. Non-Blocking, and Synthesis-Simulation Mismatch
* ğŸ§¹ **Day 5:** Optimization in Synthesis

Each day includes:
âœ… Concept explanations
âœ… Step-by-step labs with code & screenshots
âœ… Best practices for RTL design

---

## ğŸ“œ License

This project is licensed under the **Attribution 4.0 International License**.
See the `LICENSE` file for details.
---
enshots for each dayâ€™s README?
