*.verilog linguist-detectable=true
*.HDL linguist-detectable=true
