INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "E:/Xilinx/Vivado/2018.1/msys/bin/g++.exe"
   Compiling apatb_conv2d.cpp
   Compiling conv2d.cpp_pre.cpp.tb.cpp
   Compiling conv2d_test.cpp_pre.cpp.tb.cpp
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-322] Starting VHDL simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
{
{4,3,4}
{2,4,3}
{2,3,4}
}
Test passed.

E:\vivado\conv2d\conv2d\solution4\sim\vhdl>call E:/Xilinx/Vivado/2018.1/bin/xelab xil_defaultlib.apatb_conv2d_top glbl -prj conv2d.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims --initfile "E:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s conv2d  
INFO: [XSIM 43-3496] Using init file passed via -initfile option "E:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_conv2d_top glbl -prj conv2d.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims --initfile E:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s conv2d 
Multi-threading is on. Using 6 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/vivado/conv2d/conv2d/solution4/sim/vhdl/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/vivado/conv2d/conv2d/solution4/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "E:/vivado/conv2d/conv2d/solution4/sim/vhdl/AESL_automem_a.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_automem_a
INFO: [VRFC 10-163] Analyzing VHDL file "E:/vivado/conv2d/conv2d/solution4/sim/vhdl/AESL_automem_b.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_automem_b
INFO: [VRFC 10-163] Analyzing VHDL file "E:/vivado/conv2d/conv2d/solution4/sim/vhdl/AESL_automem_res.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_automem_res
INFO: [VRFC 10-163] Analyzing VHDL file "E:/vivado/conv2d/conv2d/solution4/sim/vhdl/conv2d.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity apatb_conv2d_top
INFO: [VRFC 10-163] Analyzing VHDL file "E:/vivado/conv2d/conv2d/solution4/sim/vhdl/conv2d.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity conv2d
INFO: [VRFC 10-163] Analyzing VHDL file "E:/vivado/conv2d/conv2d/solution4/sim/vhdl/conv2d_mac_muladdbkb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity conv2d_mac_muladdbkb_DSP48_0
INFO: [VRFC 10-307] analyzing entity conv2d_mac_muladdbkb
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling module work.glbl
Compiling architecture behav of entity xil_defaultlib.conv2d_mac_muladdbkb_DSP48_0 [conv2d_mac_muladdbkb_dsp48_0_def...]
Compiling architecture arch of entity xil_defaultlib.conv2d_mac_muladdbkb [\conv2d_mac_muladdbkb(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.conv2d [conv2d_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_a [aesl_automem_a_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_b [aesl_automem_b_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_res [aesl_automem_res_default]
Compiling architecture behav of entity xil_defaultlib.apatb_conv2d_top
Built simulation snapshot conv2d

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source E:/vivado/conv2d/conv2d/solution4/sim/vhdl/xsim.dir/conv2d/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Dec 17 21:49:04 2024...

****** xsim v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source xsim.dir/conv2d/xsim_script.tcl
# xsim {conv2d} -autoloadwcfg -tclbatch {conv2d.tcl}
Vivado Simulator 2018.1
Time resolution is 1 ps
source conv2d.tcl
## run all
Note: simulation done!
Time: 3405 ns  Iteration: 1  Process: /apatb_conv2d_top/generate_sim_done_proc  File: E:/vivado/conv2d/conv2d/solution4/sim/vhdl/conv2d.autotb.vhd
Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
Time: 3405 ns  Iteration: 1  Process: /apatb_conv2d_top/generate_sim_done_proc  File: E:/vivado/conv2d/conv2d/solution4/sim/vhdl/conv2d.autotb.vhd
$finish called at time : 3405 ns
## quit
INFO: [Common 17-206] Exiting xsim at Tue Dec 17 21:49:13 2024...
{
{4,3,4}
{2,4,3}
{2,3,4}
}
Test passed.
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
