
//=======================================================
//  This code implements a two bit binary counter and
//	 a 1-4 demultiplexer used to create intermediate
//  frequencies in the radio receiver
//=======================================================


module two_bit_counter(clk, if_out);
	// Clock input should be variable frequency,
	// with a max of 200MHz for 50MHz output
	input clk;
	
	// Output is a 1-4 demultiplexed signal
	// with one output active at a time
	// and 90 degree out of phase signals
	output [3:0] if_out;

	// Binary counter, 2 bits wide
	reg [1:0] counter;
	always @(posedge clk) counter <= counter+1;

	assign if_out = counter[0];
endmodule