<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p775" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_775{left:775px;bottom:68px;letter-spacing:0.1px;}
#t2_775{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_775{left:684px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_775{left:70px;bottom:658px;letter-spacing:0.13px;}
#t5_775{left:156px;bottom:658px;letter-spacing:0.12px;word-spacing:-0.02px;}
#t6_775{left:70px;bottom:633px;letter-spacing:-0.14px;word-spacing:-0.87px;}
#t7_775{left:70px;bottom:617px;letter-spacing:-0.14px;word-spacing:-0.93px;}
#t8_775{left:70px;bottom:600px;letter-spacing:-0.16px;word-spacing:-0.39px;}
#t9_775{left:70px;bottom:298px;letter-spacing:-0.09px;}
#ta_775{left:156px;bottom:298px;letter-spacing:-0.1px;word-spacing:0.02px;}
#tb_775{left:70px;bottom:274px;letter-spacing:-0.15px;word-spacing:-0.6px;}
#tc_775{left:70px;bottom:257px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#td_775{left:70px;bottom:240px;letter-spacing:-0.13px;word-spacing:-0.91px;}
#te_775{left:70px;bottom:223px;letter-spacing:-0.15px;word-spacing:-0.81px;}
#tf_775{left:70px;bottom:206px;letter-spacing:-0.21px;word-spacing:-0.38px;}
#tg_775{left:70px;bottom:182px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#th_775{left:70px;bottom:156px;}
#ti_775{left:96px;bottom:159px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#tj_775{left:96px;bottom:142px;letter-spacing:-0.16px;}
#tk_775{left:73px;bottom:1043px;letter-spacing:-0.15px;}
#tl_775{left:197px;bottom:1050px;}
#tm_775{left:275px;bottom:1043px;letter-spacing:-0.16px;}
#tn_775{left:375px;bottom:1043px;letter-spacing:-0.13px;}
#to_775{left:733px;bottom:1043px;letter-spacing:-0.19px;}
#tp_775{left:375px;bottom:1020px;letter-spacing:-0.13px;}
#tq_775{left:733px;bottom:1020px;letter-spacing:-0.17px;}
#tr_775{left:375px;bottom:998px;letter-spacing:-0.13px;}
#ts_775{left:733px;bottom:998px;letter-spacing:-0.17px;}
#tt_775{left:375px;bottom:975px;letter-spacing:-0.13px;}
#tu_775{left:733px;bottom:975px;letter-spacing:-0.19px;}
#tv_775{left:375px;bottom:952px;letter-spacing:-0.15px;}
#tw_775{left:733px;bottom:952px;letter-spacing:-0.17px;}
#tx_775{left:375px;bottom:929px;letter-spacing:-0.15px;}
#ty_775{left:733px;bottom:929px;letter-spacing:-0.17px;}
#tz_775{left:375px;bottom:906px;letter-spacing:-0.12px;}
#t10_775{left:733px;bottom:906px;letter-spacing:-0.18px;}
#t11_775{left:73px;bottom:883px;letter-spacing:-0.14px;}
#t12_775{left:246px;bottom:890px;}
#t13_775{left:275px;bottom:883px;letter-spacing:-0.17px;}
#t14_775{left:375px;bottom:883px;letter-spacing:-0.13px;}
#t15_775{left:733px;bottom:883px;letter-spacing:-0.17px;}
#t16_775{left:375px;bottom:860px;letter-spacing:-0.14px;}
#t17_775{left:733px;bottom:860px;letter-spacing:-0.17px;}
#t18_775{left:375px;bottom:837px;letter-spacing:-0.15px;}
#t19_775{left:733px;bottom:837px;letter-spacing:-0.17px;}
#t1a_775{left:375px;bottom:814px;letter-spacing:-0.15px;}
#t1b_775{left:733px;bottom:814px;letter-spacing:-0.17px;}
#t1c_775{left:69px;bottom:785px;letter-spacing:-0.14px;}
#t1d_775{left:68px;bottom:766px;letter-spacing:-0.12px;}
#t1e_775{left:68px;bottom:746px;letter-spacing:-0.12px;}
#t1f_775{left:68px;bottom:727px;letter-spacing:-0.12px;}
#t1g_775{left:425px;bottom:727px;letter-spacing:-0.13px;word-spacing:0.03px;}
#t1h_775{left:68px;bottom:707px;letter-spacing:-0.11px;}
#t1i_775{left:211px;bottom:555px;letter-spacing:0.13px;word-spacing:0.02px;}
#t1j_775{left:307px;bottom:555px;letter-spacing:0.13px;word-spacing:-0.04px;}
#t1k_775{left:78px;bottom:533px;letter-spacing:-0.1px;}
#t1l_775{left:182px;bottom:533px;letter-spacing:-0.11px;}
#t1m_775{left:236px;bottom:533px;letter-spacing:-0.13px;}
#t1n_775{left:78px;bottom:508px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1o_775{left:78px;bottom:491px;letter-spacing:-0.13px;}
#t1p_775{left:182px;bottom:508px;letter-spacing:-0.16px;}
#t1q_775{left:236px;bottom:508px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1r_775{left:78px;bottom:467px;letter-spacing:-0.12px;}
#t1s_775{left:182px;bottom:467px;letter-spacing:-0.17px;}
#t1t_775{left:236px;bottom:467px;}
#t1u_775{left:252px;bottom:467px;letter-spacing:-0.14px;word-spacing:0.07px;}
#t1v_775{left:303px;bottom:467px;letter-spacing:-0.11px;}
#t1w_775{left:252px;bottom:452px;letter-spacing:-0.11px;}
#t1x_775{left:252px;bottom:436px;letter-spacing:-0.12px;}
#t1y_775{left:252px;bottom:421px;letter-spacing:-0.14px;}
#t1z_775{left:252px;bottom:406px;letter-spacing:-0.14px;}
#t20_775{left:252px;bottom:390px;letter-spacing:-0.14px;}
#t21_775{left:236px;bottom:375px;}
#t22_775{left:252px;bottom:375px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t23_775{left:78px;bottom:351px;letter-spacing:-0.13px;}
#t24_775{left:182px;bottom:351px;letter-spacing:-0.18px;}
#t25_775{left:236px;bottom:351px;letter-spacing:-0.12px;}
#t26_775{left:113px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t27_775{left:212px;bottom:1086px;letter-spacing:0.12px;}
#t28_775{left:73px;bottom:1066px;letter-spacing:-0.14px;word-spacing:-0.04px;}
#t29_775{left:275px;bottom:1066px;letter-spacing:-0.13px;word-spacing:0.06px;}
#t2a_775{left:375px;bottom:1066px;letter-spacing:-0.12px;}
#t2b_775{left:733px;bottom:1066px;letter-spacing:-0.15px;}

.s1_775{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_775{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_775{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_775{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_775{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s6_775{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s7_775{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.s8_775{font-size:11px;font-family:NeoSansIntel_1uk1;color:#000;}
.s9_775{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.sa_775{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts775" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg775Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg775" style="-webkit-user-select: none;"><object width="935" height="1210" data="775/775.svg" type="image/svg+xml" id="pdf775" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_775" class="t s1_775">Vol. 3B </span><span id="t2_775" class="t s1_775">20-61 </span>
<span id="t3_775" class="t s2_775">PERFORMANCE MONITORING </span>
<span id="t4_775" class="t s3_775">20.3.8.1.3 </span><span id="t5_775" class="t s3_775">Data Address Profiling </span>
<span id="t6_775" class="t s4_775">The PEBS Data address profiling on the 6th generation, 7th generation and 8th generation Intel Core processors is </span>
<span id="t7_775" class="t s4_775">largely unchanged from the prior generation. When the DataLA facility is enabled, the relevant information written </span>
<span id="t8_775" class="t s4_775">into a PEBS record affects entries at offsets 98H, A0H, and A8H, as shown in Table 20-26. </span>
<span id="t9_775" class="t s5_775">20.3.8.2 </span><span id="ta_775" class="t s5_775">Frontend Retired Facility </span>
<span id="tb_775" class="t s4_775">The Skylake Core PMU has been extended to cover common microarchitectural conditions related to the front end </span>
<span id="tc_775" class="t s4_775">pipeline in addition to providing a generic latency mechanism that can locate fetch bubbles without necessarily </span>
<span id="td_775" class="t s4_775">attributing them to a particular condition. The facility counts the events if the associated instruction reaches retire- </span>
<span id="te_775" class="t s4_775">ment (architecturally committed). Additionally, the user may opt to enable the PEBS facility to obtain precise infor- </span>
<span id="tf_775" class="t s4_775">mation on the context of the event, e.g., EventingIP. </span>
<span id="tg_775" class="t s4_775">The supported frontend microarchitectural conditions require the following interfaces: </span>
<span id="th_775" class="t s6_775">â€¢ </span><span id="ti_775" class="t s4_775">The IA32_PERFEVTSELx MSR must select the FRONTEND_RETIRED event, EventSelect = C6H and UMASK = </span>
<span id="tj_775" class="t s4_775">01H. </span>
<span id="tk_775" class="t s7_775">MEM_LOAD_RETIRED </span>
<span id="tl_775" class="t s8_775">4 </span>
<span id="tm_775" class="t s7_775">D1H </span><span id="tn_775" class="t s7_775">L1_HIT </span><span id="to_775" class="t s7_775">01H </span>
<span id="tp_775" class="t s7_775">L2_HIT </span><span id="tq_775" class="t s7_775">02H </span>
<span id="tr_775" class="t s7_775">L3_HIT </span><span id="ts_775" class="t s7_775">04H </span>
<span id="tt_775" class="t s7_775">L1_MISS </span><span id="tu_775" class="t s7_775">08H </span>
<span id="tv_775" class="t s7_775">L2_MISS </span><span id="tw_775" class="t s7_775">10H </span>
<span id="tx_775" class="t s7_775">L3_MISS </span><span id="ty_775" class="t s7_775">20H </span>
<span id="tz_775" class="t s7_775">HIT_LFB </span><span id="t10_775" class="t s7_775">40H </span>
<span id="t11_775" class="t s7_775">MEM_LOAD_L3_HIT_RETIRED </span>
<span id="t12_775" class="t s8_775">2 </span>
<span id="t13_775" class="t s7_775">D2H </span><span id="t14_775" class="t s7_775">XSNP_MISS </span><span id="t15_775" class="t s7_775">01H </span>
<span id="t16_775" class="t s7_775">XSNP_HIT </span><span id="t17_775" class="t s7_775">02H </span>
<span id="t18_775" class="t s7_775">XSNP_HITM </span><span id="t19_775" class="t s7_775">04H </span>
<span id="t1a_775" class="t s7_775">XSNP_NONE </span><span id="t1b_775" class="t s7_775">08H </span>
<span id="t1c_775" class="t s9_775">NOTES: </span>
<span id="t1d_775" class="t s7_775">1. Only available on IA32_PMC1. </span>
<span id="t1e_775" class="t s7_775">2. INST_RETIRED.ALL_CYCLES is configured with additional parameters of cmask = 10 and INV = 1 </span>
<span id="t1f_775" class="t s7_775">3. Subevents are specified using MSR_PEBS_FRONTEND, see </span><span id="t1g_775" class="t s4_775">Section 20.3.8.3 </span>
<span id="t1h_775" class="t s7_775">4. Instruction with at least one load uop experiencing the condition specified in the UMask. </span>
<span id="t1i_775" class="t s3_775">Table 20-37. </span><span id="t1j_775" class="t s3_775">Layout of Data Linear Address Information In PEBS Record </span>
<span id="t1k_775" class="t sa_775">Field </span><span id="t1l_775" class="t sa_775">Offset </span><span id="t1m_775" class="t sa_775">Description </span>
<span id="t1n_775" class="t s7_775">Data Linear </span>
<span id="t1o_775" class="t s7_775">Address </span>
<span id="t1p_775" class="t s7_775">98H </span><span id="t1q_775" class="t s7_775">The linear address of the load or the destination of the store. </span>
<span id="t1r_775" class="t s7_775">Store Status </span><span id="t1s_775" class="t s7_775">A0H </span><span id="t1t_775" class="t s7_775">â€¢ </span><span id="t1u_775" class="t sa_775">DCU Hit </span><span id="t1v_775" class="t s7_775">(Bit 0): The store hit the data cache closest to the core (L1 cache) if this bit is set, otherwise </span>
<span id="t1w_775" class="t s7_775">the store missed the data cache. This information is valid only for the following store events: </span>
<span id="t1x_775" class="t s7_775">UOPS_RETIRED.ALL (if store is tagged), </span>
<span id="t1y_775" class="t s7_775">MEM_INST_RETIRED.STLB_MISS_STORES, </span>
<span id="t1z_775" class="t s7_775">MEM_INST_RETIRED.ALL_STORES, </span>
<span id="t20_775" class="t s7_775">MEM_INST_RETIRED.SPLIT_STORES. </span>
<span id="t21_775" class="t s7_775">â€¢ </span><span id="t22_775" class="t s7_775">Other bits are zero. </span>
<span id="t23_775" class="t s7_775">Reserved </span><span id="t24_775" class="t s7_775">A8H </span><span id="t25_775" class="t s7_775">Always zero. </span>
<span id="t26_775" class="t s3_775">Table 20-36. </span><span id="t27_775" class="t s3_775">Precise Events for the Skylake, Kaby Lake, and Coffee Lake Microarchitectures (Contd.) </span>
<span id="t28_775" class="t sa_775">Event Name </span><span id="t29_775" class="t sa_775">Event Select </span><span id="t2a_775" class="t sa_775">Sub-event </span><span id="t2b_775" class="t sa_775">UMask </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
