{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606066320989 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606066320999 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 22 11:32:00 2020 " "Processing started: Sun Nov 22 11:32:00 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606066320999 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606066320999 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CircuitoCompleto -c CircuitoCompleto " "Command: quartus_map --read_settings_files=on --write_settings_files=off CircuitoCompleto -c CircuitoCompleto" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606066320999 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1606066322183 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1606066322183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica4/practica4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file practica4/practica4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Practica4-bdf_type " "Found design unit 1: Practica4-bdf_type" {  } { { "Practica4/Practica4.vhd" "" { Text "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/CircuitoCompleto/Practica4/Practica4.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606066337668 ""} { "Info" "ISGN_ENTITY_NAME" "1 Practica4 " "Found entity 1: Practica4" {  } { { "Practica4/Practica4.vhd" "" { Text "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/CircuitoCompleto/Practica4/Practica4.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606066337668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606066337668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "protoboard/practica2/mux4a1/mux4a1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file protoboard/practica2/mux4a1/mux4a1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4a1-behavior " "Found design unit 1: mux4a1-behavior" {  } { { "Protoboard/Practica2/mux4a1/mux4a1.vhd" "" { Text "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/CircuitoCompleto/Protoboard/Practica2/mux4a1/mux4a1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606066337680 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4a1 " "Found entity 1: mux4a1" {  } { { "Protoboard/Practica2/mux4a1/mux4a1.vhd" "" { Text "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/CircuitoCompleto/Protoboard/Practica2/mux4a1/mux4a1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606066337680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606066337680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "protoboard/practica2/div_freq/div_freq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file protoboard/practica2/div_freq/div_freq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_freq-Behavioral " "Found design unit 1: div_freq-Behavioral" {  } { { "Protoboard/Practica2/div_freq/div_freq.vhd" "" { Text "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/CircuitoCompleto/Protoboard/Practica2/div_freq/div_freq.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606066337692 ""} { "Info" "ISGN_ENTITY_NAME" "1 div_freq " "Found entity 1: div_freq" {  } { { "Protoboard/Practica2/div_freq/div_freq.vhd" "" { Text "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/CircuitoCompleto/Protoboard/Practica2/div_freq/div_freq.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606066337692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606066337692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "protoboard/practica2/decobcda7/decobcda7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file protoboard/practica2/decobcda7/decobcda7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoBCDa7-behavior " "Found design unit 1: decoBCDa7-behavior" {  } { { "Protoboard/Practica2/decoBCDa7/decoBCDa7.vhd" "" { Text "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/CircuitoCompleto/Protoboard/Practica2/decoBCDa7/decoBCDa7.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606066337703 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoBCDa7 " "Found entity 1: decoBCDa7" {  } { { "Protoboard/Practica2/decoBCDa7/decoBCDa7.vhd" "" { Text "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/CircuitoCompleto/Protoboard/Practica2/decoBCDa7/decoBCDa7.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606066337703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606066337703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "protoboard/practica2/deco2a4/deco2a4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file protoboard/practica2/deco2a4/deco2a4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deco2a4-behavior " "Found design unit 1: deco2a4-behavior" {  } { { "Protoboard/Practica2/deco2a4/deco2a4.vhd" "" { Text "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/CircuitoCompleto/Protoboard/Practica2/deco2a4/deco2a4.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606066337718 ""} { "Info" "ISGN_ENTITY_NAME" "1 deco2a4 " "Found entity 1: deco2a4" {  } { { "Protoboard/Practica2/deco2a4/deco2a4.vhd" "" { Text "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/CircuitoCompleto/Protoboard/Practica2/deco2a4/deco2a4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606066337718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606066337718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "protoboard/practica2/cont2/cont2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file protoboard/practica2/cont2/cont2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cont2-Behavioral " "Found design unit 1: cont2-Behavioral" {  } { { "Protoboard/Practica2/cont2/cont2.vhd" "" { Text "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/CircuitoCompleto/Protoboard/Practica2/cont2/cont2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606066337730 ""} { "Info" "ISGN_ENTITY_NAME" "1 cont2 " "Found entity 1: cont2" {  } { { "Protoboard/Practica2/cont2/cont2.vhd" "" { Text "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/CircuitoCompleto/Protoboard/Practica2/cont2/cont2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606066337730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606066337730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "protoboard/practica2/practica2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file protoboard/practica2/practica2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Practica2-bdf_type " "Found design unit 1: Practica2-bdf_type" {  } { { "Protoboard/Practica2/Practica2.vhd" "" { Text "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/CircuitoCompleto/Protoboard/Practica2/Practica2.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606066337739 ""} { "Info" "ISGN_ENTITY_NAME" "1 Practica2 " "Found entity 1: Practica2" {  } { { "Protoboard/Practica2/Practica2.vhd" "" { Text "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/CircuitoCompleto/Protoboard/Practica2/Practica2.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606066337739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606066337739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "protoboard/inversor16todownto/inversor16todownto.vhd 2 1 " "Found 2 design units, including 1 entities, in source file protoboard/inversor16todownto/inversor16todownto.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inversor16todownto-behavior " "Found design unit 1: inversor16todownto-behavior" {  } { { "Protoboard/inversor16todownto/inversor16todownto.vhd" "" { Text "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/CircuitoCompleto/Protoboard/inversor16todownto/inversor16todownto.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606066337750 ""} { "Info" "ISGN_ENTITY_NAME" "1 inversor16todownto " "Found entity 1: inversor16todownto" {  } { { "Protoboard/inversor16todownto/inversor16todownto.vhd" "" { Text "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/CircuitoCompleto/Protoboard/inversor16todownto/inversor16todownto.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606066337750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606066337750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "protoboard/inversor4downtoto/inversor4downtoto.vhd 2 1 " "Found 2 design units, including 1 entities, in source file protoboard/inversor4downtoto/inversor4downtoto.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inversor4downtoto-behavior " "Found design unit 1: inversor4downtoto-behavior" {  } { { "Protoboard/inversor4downtoto/inversor4downtoto.vhd" "" { Text "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/CircuitoCompleto/Protoboard/inversor4downtoto/inversor4downtoto.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606066337762 ""} { "Info" "ISGN_ENTITY_NAME" "1 inversor4downtoto " "Found entity 1: inversor4downtoto" {  } { { "Protoboard/inversor4downtoto/inversor4downtoto.vhd" "" { Text "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/CircuitoCompleto/Protoboard/inversor4downtoto/inversor4downtoto.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606066337762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606066337762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "protoboard/binarioabcd/binarioabcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file protoboard/binarioabcd/binarioabcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BinarioaBCD-behavior " "Found design unit 1: BinarioaBCD-behavior" {  } { { "Protoboard/BinarioaBCD/BinarioaBCD.vhd" "" { Text "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/CircuitoCompleto/Protoboard/BinarioaBCD/BinarioaBCD.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606066337772 ""} { "Info" "ISGN_ENTITY_NAME" "1 BinarioaBCD " "Found entity 1: BinarioaBCD" {  } { { "Protoboard/BinarioaBCD/BinarioaBCD.vhd" "" { Text "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/CircuitoCompleto/Protoboard/BinarioaBCD/BinarioaBCD.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606066337772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606066337772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "protoboard/protoboard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file protoboard/protoboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Protoboard-bdf_type " "Found design unit 1: Protoboard-bdf_type" {  } { { "Protoboard/Protoboard.vhd" "" { Text "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/CircuitoCompleto/Protoboard/Protoboard.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606066337782 ""} { "Info" "ISGN_ENTITY_NAME" "1 Protoboard " "Found entity 1: Protoboard" {  } { { "Protoboard/Protoboard.vhd" "" { Text "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/CircuitoCompleto/Protoboard/Protoboard.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606066337782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606066337782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica5/practica5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file practica5/practica5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Practica5-behavior " "Found design unit 1: Practica5-behavior" {  } { { "Practica5/Practica5.vhd" "" { Text "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/CircuitoCompleto/Practica5/Practica5.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606066337792 ""} { "Info" "ISGN_ENTITY_NAME" "1 Practica5 " "Found entity 1: Practica5" {  } { { "Practica5/Practica5.vhd" "" { Text "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/CircuitoCompleto/Practica5/Practica5.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606066337792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606066337792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica4/zerodetect/zerodetect.vhd 2 1 " "Found 2 design units, including 1 entities, in source file practica4/zerodetect/zerodetect.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ZeroDetect-behavior " "Found design unit 1: ZeroDetect-behavior" {  } { { "Practica4/ZeroDetect/ZeroDetect.vhd" "" { Text "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/CircuitoCompleto/Practica4/ZeroDetect/ZeroDetect.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606066337804 ""} { "Info" "ISGN_ENTITY_NAME" "1 ZeroDetect " "Found entity 1: ZeroDetect" {  } { { "Practica4/ZeroDetect/ZeroDetect.vhd" "" { Text "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/CircuitoCompleto/Practica4/ZeroDetect/ZeroDetect.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606066337804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606066337804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica4/shifter/shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file practica4/shifter/shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shifter-behavior " "Found design unit 1: Shifter-behavior" {  } { { "Practica4/Shifter/Shifter.vhd" "" { Text "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/CircuitoCompleto/Practica4/Shifter/Shifter.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606066337816 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shifter " "Found entity 1: Shifter" {  } { { "Practica4/Shifter/Shifter.vhd" "" { Text "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/CircuitoCompleto/Practica4/Shifter/Shifter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606066337816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606066337816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica4/sdivider/sdivider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file practica4/sdivider/sdivider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SDivider-behavior " "Found design unit 1: SDivider-behavior" {  } { { "Practica4/SDivider/SDivider.vhd" "" { Text "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/CircuitoCompleto/Practica4/SDivider/SDivider.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606066337829 ""} { "Info" "ISGN_ENTITY_NAME" "1 SDivider " "Found entity 1: SDivider" {  } { { "Practica4/SDivider/SDivider.vhd" "" { Text "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/CircuitoCompleto/Practica4/SDivider/SDivider.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606066337829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606066337829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica4/mux2a1/mux2a1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file practica4/mux2a1/mux2a1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2a1-behavior " "Found design unit 1: mux2a1-behavior" {  } { { "Practica4/mux2a1/mux2a1.vhd" "" { Text "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/CircuitoCompleto/Practica4/mux2a1/mux2a1.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606066337842 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2a1 " "Found entity 1: mux2a1" {  } { { "Practica4/mux2a1/mux2a1.vhd" "" { Text "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/CircuitoCompleto/Practica4/mux2a1/mux2a1.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606066337842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606066337842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica4/firstbit/firstbit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file practica4/firstbit/firstbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FirstBit-behavior " "Found design unit 1: FirstBit-behavior" {  } { { "Practica4/FirstBit/FirstBit.vhd" "" { Text "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/CircuitoCompleto/Practica4/FirstBit/FirstBit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606066337870 ""} { "Info" "ISGN_ENTITY_NAME" "1 FirstBit " "Found entity 1: FirstBit" {  } { { "Practica4/FirstBit/FirstBit.vhd" "" { Text "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/CircuitoCompleto/Practica4/FirstBit/FirstBit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606066337870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606066337870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica4/circuitologico/circuitologico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file practica4/circuitologico/circuitologico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CircuitoLogico-behavior " "Found design unit 1: CircuitoLogico-behavior" {  } { { "Practica4/CircuitoLogico/CircuitoLogico.vhd" "" { Text "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/CircuitoCompleto/Practica4/CircuitoLogico/CircuitoLogico.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606066337883 ""} { "Info" "ISGN_ENTITY_NAME" "1 CircuitoLogico " "Found entity 1: CircuitoLogico" {  } { { "Practica4/CircuitoLogico/CircuitoLogico.vhd" "" { Text "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/CircuitoCompleto/Practica4/CircuitoLogico/CircuitoLogico.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606066337883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606066337883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica4/circuitoaritmetico/circuitoaritmetico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file practica4/circuitoaritmetico/circuitoaritmetico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CircuitoAritmetico-behavior " "Found design unit 1: CircuitoAritmetico-behavior" {  } { { "Practica4/CircuitoAritmetico/CircuitoAritmetico.vhd" "" { Text "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/CircuitoCompleto/Practica4/CircuitoAritmetico/CircuitoAritmetico.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606066337895 ""} { "Info" "ISGN_ENTITY_NAME" "1 CircuitoAritmetico " "Found entity 1: CircuitoAritmetico" {  } { { "Practica4/CircuitoAritmetico/CircuitoAritmetico.vhd" "" { Text "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/CircuitoCompleto/Practica4/CircuitoAritmetico/CircuitoAritmetico.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606066337895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606066337895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuitocompleto.bdf 1 1 " "Found 1 design units, including 1 entities, in source file circuitocompleto.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CircuitoCompleto " "Found entity 1: CircuitoCompleto" {  } { { "CircuitoCompleto.bdf" "" { Schematic "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/CircuitoCompleto/CircuitoCompleto.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606066337902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606066337902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inversor16downtoto.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inversor16downtoto.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inversor16downtoto-behavior " "Found design unit 1: inversor16downtoto-behavior" {  } { { "inversor16downtoto.vhd" "" { Text "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/CircuitoCompleto/inversor16downtoto.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606066337912 ""} { "Info" "ISGN_ENTITY_NAME" "1 inversor16downtoto " "Found entity 1: inversor16downtoto" {  } { { "inversor16downtoto.vhd" "" { Text "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/CircuitoCompleto/inversor16downtoto.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606066337912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606066337912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constant_in.vhd 2 1 " "Found 2 design units, including 1 entities, in source file constant_in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 constant_in-behavior " "Found design unit 1: constant_in-behavior" {  } { { "constant_in.vhd" "" { Text "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/CircuitoCompleto/constant_in.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606066337922 ""} { "Info" "ISGN_ENTITY_NAME" "1 constant_in " "Found entity 1: constant_in" {  } { { "constant_in.vhd" "" { Text "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/CircuitoCompleto/constant_in.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606066337922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606066337922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_in.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_in-behavior " "Found design unit 1: data_in-behavior" {  } { { "data_in.vhd" "" { Text "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/CircuitoCompleto/data_in.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606066337932 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_in " "Found entity 1: data_in" {  } { { "data_in.vhd" "" { Text "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/CircuitoCompleto/data_in.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606066337932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606066337932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busdivider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file busdivider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 busDivider-behavior " "Found design unit 1: busDivider-behavior" {  } { { "busDivider.vhd" "" { Text "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/CircuitoCompleto/busDivider.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606066337942 ""} { "Info" "ISGN_ENTITY_NAME" "1 busDivider " "Found entity 1: busDivider" {  } { { "busDivider.vhd" "" { Text "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/CircuitoCompleto/busDivider.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606066337942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606066337942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "palabracontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file palabracontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PalabraControl-behavior " "Found design unit 1: PalabraControl-behavior" {  } { { "PalabraControl.vhd" "" { Text "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/CircuitoCompleto/PalabraControl.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606066337951 ""} { "Info" "ISGN_ENTITY_NAME" "1 PalabraControl " "Found entity 1: PalabraControl" {  } { { "PalabraControl.vhd" "" { Text "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/CircuitoCompleto/PalabraControl.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606066337951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606066337951 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CircuitoCompleto " "Elaborating entity \"CircuitoCompleto\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1606066338083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Protoboard Protoboard:inst6 " "Elaborating entity \"Protoboard\" for hierarchy \"Protoboard:inst6\"" {  } { { "CircuitoCompleto.bdf" "inst6" { Schematic "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/CircuitoCompleto/CircuitoCompleto.bdf" { { 400 1200 1336 736 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606066338114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inversor16todownto Protoboard:inst6\|inversor16todownto:b2v_inst " "Elaborating entity \"inversor16todownto\" for hierarchy \"Protoboard:inst6\|inversor16todownto:b2v_inst\"" {  } { { "Protoboard/Protoboard.vhd" "b2v_inst" { Text "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/CircuitoCompleto/Protoboard/Protoboard.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606066338122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BinarioaBCD Protoboard:inst6\|BinarioaBCD:b2v_inst2 " "Elaborating entity \"BinarioaBCD\" for hierarchy \"Protoboard:inst6\|BinarioaBCD:b2v_inst2\"" {  } { { "Protoboard/Protoboard.vhd" "b2v_inst2" { Text "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/CircuitoCompleto/Protoboard/Protoboard.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606066338128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inversor4downtoto Protoboard:inst6\|inversor4downtoto:b2v_inst3 " "Elaborating entity \"inversor4downtoto\" for hierarchy \"Protoboard:inst6\|inversor4downtoto:b2v_inst3\"" {  } { { "Protoboard/Protoboard.vhd" "b2v_inst3" { Text "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/CircuitoCompleto/Protoboard/Protoboard.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606066338134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Practica2 Protoboard:inst6\|Practica2:b2v_inst7 " "Elaborating entity \"Practica2\" for hierarchy \"Protoboard:inst6\|Practica2:b2v_inst7\"" {  } { { "Protoboard/Protoboard.vhd" "b2v_inst7" { Text "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/CircuitoCompleto/Protoboard/Protoboard.vhd" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606066338148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4a1 Protoboard:inst6\|Practica2:b2v_inst7\|mux4a1:b2v_inst " "Elaborating entity \"mux4a1\" for hierarchy \"Protoboard:inst6\|Practica2:b2v_inst7\|mux4a1:b2v_inst\"" {  } { { "Protoboard/Practica2/Practica2.vhd" "b2v_inst" { Text "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/CircuitoCompleto/Protoboard/Practica2/Practica2.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606066338153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoBCDa7 Protoboard:inst6\|Practica2:b2v_inst7\|decoBCDa7:b2v_inst1 " "Elaborating entity \"decoBCDa7\" for hierarchy \"Protoboard:inst6\|Practica2:b2v_inst7\|decoBCDa7:b2v_inst1\"" {  } { { "Protoboard/Practica2/Practica2.vhd" "b2v_inst1" { Text "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/CircuitoCompleto/Protoboard/Practica2/Practica2.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606066338158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont2 Protoboard:inst6\|Practica2:b2v_inst7\|cont2:b2v_inst2 " "Elaborating entity \"cont2\" for hierarchy \"Protoboard:inst6\|Practica2:b2v_inst7\|cont2:b2v_inst2\"" {  } { { "Protoboard/Practica2/Practica2.vhd" "b2v_inst2" { Text "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/CircuitoCompleto/Protoboard/Practica2/Practica2.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606066338164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_freq Protoboard:inst6\|Practica2:b2v_inst7\|div_freq:b2v_inst3 " "Elaborating entity \"div_freq\" for hierarchy \"Protoboard:inst6\|Practica2:b2v_inst7\|div_freq:b2v_inst3\"" {  } { { "Protoboard/Practica2/Practica2.vhd" "b2v_inst3" { Text "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/CircuitoCompleto/Protoboard/Practica2/Practica2.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606066338172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deco2a4 Protoboard:inst6\|Practica2:b2v_inst7\|deco2a4:b2v_inst4 " "Elaborating entity \"deco2a4\" for hierarchy \"Protoboard:inst6\|Practica2:b2v_inst7\|deco2a4:b2v_inst4\"" {  } { { "Protoboard/Practica2/Practica2.vhd" "b2v_inst4" { Text "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/CircuitoCompleto/Protoboard/Practica2/Practica2.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606066338178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "busDivider busDivider:inst10 " "Elaborating entity \"busDivider\" for hierarchy \"busDivider:inst10\"" {  } { { "CircuitoCompleto.bdf" "inst10" { Schematic "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/CircuitoCompleto/CircuitoCompleto.bdf" { { 416 1000 1152 720 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606066338188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2a1 mux2a1:inst3 " "Elaborating entity \"mux2a1\" for hierarchy \"mux2a1:inst3\"" {  } { { "CircuitoCompleto.bdf" "inst3" { Schematic "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/CircuitoCompleto/CircuitoCompleto.bdf" { { 184 736 896 296 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606066338197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PalabraControl PalabraControl:inst12 " "Elaborating entity \"PalabraControl\" for hierarchy \"PalabraControl:inst12\"" {  } { { "CircuitoCompleto.bdf" "inst12" { Schematic "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/CircuitoCompleto/CircuitoCompleto.bdf" { { -120 -208 -40 56 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606066338206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inversor16downtoto inversor16downtoto:inst9 " "Elaborating entity \"inversor16downtoto\" for hierarchy \"inversor16downtoto:inst9\"" {  } { { "CircuitoCompleto.bdf" "inst9" { Schematic "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/CircuitoCompleto/CircuitoCompleto.bdf" { { 200 488 680 280 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606066338213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Practica5 Practica5:inst " "Elaborating entity \"Practica5\" for hierarchy \"Practica5:inst\"" {  } { { "CircuitoCompleto.bdf" "inst" { Schematic "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/CircuitoCompleto/CircuitoCompleto.bdf" { { 144 72 312 384 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606066338221 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cte Practica5.vhd(34) " "Verilog HDL or VHDL warning at Practica5.vhd(34): object \"cte\" assigned a value but never read" {  } { { "Practica5/Practica5.vhd" "" { Text "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/CircuitoCompleto/Practica5/Practica5.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606066338225 "|CircuitoCompleto|Practica5:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inversor16todownto inversor16todownto:inst7 " "Elaborating entity \"inversor16todownto\" for hierarchy \"inversor16todownto:inst7\"" {  } { { "CircuitoCompleto.bdf" "inst7" { Schematic "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/CircuitoCompleto/CircuitoCompleto.bdf" { { 240 -216 -24 320 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606066338229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Practica4 Practica4:inst2 " "Elaborating entity \"Practica4\" for hierarchy \"Practica4:inst2\"" {  } { { "CircuitoCompleto.bdf" "inst2" { Schematic "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/CircuitoCompleto/CircuitoCompleto.bdf" { { 168 992 1152 280 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606066338239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDivider Practica4:inst2\|SDivider:b2v_inst " "Elaborating entity \"SDivider\" for hierarchy \"Practica4:inst2\|SDivider:b2v_inst\"" {  } { { "Practica4/Practica4.vhd" "b2v_inst" { Text "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/CircuitoCompleto/Practica4/Practica4.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606066338245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FirstBit Practica4:inst2\|FirstBit:b2v_inst1 " "Elaborating entity \"FirstBit\" for hierarchy \"Practica4:inst2\|FirstBit:b2v_inst1\"" {  } { { "Practica4/Practica4.vhd" "b2v_inst1" { Text "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/CircuitoCompleto/Practica4/Practica4.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606066338253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CircuitoAritmetico Practica4:inst2\|CircuitoAritmetico:b2v_inst2 " "Elaborating entity \"CircuitoAritmetico\" for hierarchy \"Practica4:inst2\|CircuitoAritmetico:b2v_inst2\"" {  } { { "Practica4/Practica4.vhd" "b2v_inst2" { Text "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/CircuitoCompleto/Practica4/Practica4.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606066338262 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "COUT CircuitoAritmetico.vhd(15) " "VHDL Signal Declaration warning at CircuitoAritmetico.vhd(15): used implicit default value for signal \"COUT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Practica4/CircuitoAritmetico/CircuitoAritmetico.vhd" "" { Text "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/CircuitoCompleto/Practica4/CircuitoAritmetico/CircuitoAritmetico.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1606066338264 "|CircuitoCompleto|Practica4:inst2|CircuitoAritmetico:b2v_inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CircuitoLogico Practica4:inst2\|CircuitoLogico:b2v_inst3 " "Elaborating entity \"CircuitoLogico\" for hierarchy \"Practica4:inst2\|CircuitoLogico:b2v_inst3\"" {  } { { "Practica4/Practica4.vhd" "b2v_inst3" { Text "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/CircuitoCompleto/Practica4/Practica4.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606066338270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shifter Practica4:inst2\|Shifter:b2v_inst6 " "Elaborating entity \"Shifter\" for hierarchy \"Practica4:inst2\|Shifter:b2v_inst6\"" {  } { { "Practica4/Practica4.vhd" "b2v_inst6" { Text "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/CircuitoCompleto/Practica4/Practica4.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606066338285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ZeroDetect Practica4:inst2\|ZeroDetect:b2v_inst8 " "Elaborating entity \"ZeroDetect\" for hierarchy \"Practica4:inst2\|ZeroDetect:b2v_inst8\"" {  } { { "Practica4/Practica4.vhd" "b2v_inst8" { Text "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/CircuitoCompleto/Practica4/Practica4.vhd" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606066338292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_in data_in:inst5 " "Elaborating entity \"data_in\" for hierarchy \"data_in:inst5\"" {  } { { "CircuitoCompleto.bdf" "inst5" { Schematic "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/CircuitoCompleto/CircuitoCompleto.bdf" { { 288 1016 1152 368 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606066338306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "constant_in constant_in:inst1 " "Elaborating entity \"constant_in\" for hierarchy \"constant_in:inst1\"" {  } { { "CircuitoCompleto.bdf" "inst1" { Schematic "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/CircuitoCompleto/CircuitoCompleto.bdf" { { 288 544 680 368 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606066338314 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "carry GND " "Pin \"carry\" is stuck at GND" {  } { { "CircuitoCompleto.bdf" "" { Schematic "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/CircuitoCompleto/CircuitoCompleto.bdf" { { -56 1304 1480 -40 "carry" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606066339615 "|CircuitoCompleto|carry"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1606066339615 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1606066339741 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1606066341142 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606066341142 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "814 " "Implemented 814 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1606066341330 ""} { "Info" "ICUT_CUT_TM_OPINS" "158 " "Implemented 158 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1606066341330 ""} { "Info" "ICUT_CUT_TM_LCELLS" "639 " "Implemented 639 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1606066341330 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1606066341330 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4796 " "Peak virtual memory: 4796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606066341358 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 22 11:32:21 2020 " "Processing ended: Sun Nov 22 11:32:21 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606066341358 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606066341358 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606066341358 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1606066341358 ""}
