`timescale 1 ps / 1ps
module module_0 (
    output [id_1 : id_1] id_2,
    input [id_2 : id_1] id_3,
    input [id_2 : id_1] id_4,
    input logic [id_1 : id_2[id_4 : id_3]] id_5,
    output logic id_6,
    input id_7,
    input id_8
);
  id_9 id_10 (
      .id_8(id_4),
      .id_5(id_4)
  );
  id_11 id_12 (
      .id_1(id_7),
      .id_4(id_4),
      .id_8(id_4)
  );
  id_13 id_14 (
      .id_1(1'h0),
      .id_3((id_6)),
      .id_7(id_5),
      .id_1(id_8)
  );
endmodule
