{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1644122603280 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1644122603280 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb  5 21:43:23 2022 " "Processing started: Sat Feb  5 21:43:23 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1644122603280 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644122603280 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off countdown_timer -c countdown_timer " "Command: quartus_map --read_settings_files=on --write_settings_files=off countdown_timer -c countdown_timer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644122603280 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1644122603576 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1644122603576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pb_state.sv 1 1 " "Found 1 design units, including 1 entities, in source file pb_state.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PB_state " "Found entity 1: PB_state" {  } { { "PB_state.sv" "" { Text "C:/Users/JoeyD/Documents/GitHub/FPGA-countdown-timer/PB_state.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644122608404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644122608404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sev_seg_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file sev_seg_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sev_seg_decoder " "Found entity 1: sev_seg_decoder" {  } { { "sev_seg_decoder.sv" "" { Text "C:/Users/JoeyD/Documents/GitHub/FPGA-countdown-timer/sev_seg_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644122608405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644122608405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_blinker.sv 1 1 " "Found 1 design units, including 1 entities, in source file led_blinker.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LED_blinker " "Found entity 1: LED_blinker" {  } { { "LED_blinker.sv" "" { Text "C:/Users/JoeyD/Documents/GitHub/FPGA-countdown-timer/LED_blinker.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644122608406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644122608406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_to_bcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file bin_to_bcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bin_to_bcd " "Found entity 1: bin_to_bcd" {  } { { "bin_to_bcd.sv" "" { Text "C:/Users/JoeyD/Documents/GitHub/FPGA-countdown-timer/bin_to_bcd.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644122608408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644122608408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countdown_timer.sv 1 1 " "Found 1 design units, including 1 entities, in source file countdown_timer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 countdown_timer " "Found entity 1: countdown_timer" {  } { { "countdown_timer.sv" "" { Text "C:/Users/JoeyD/Documents/GitHub/FPGA-countdown-timer/countdown_timer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644122608409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644122608409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "C:/Users/JoeyD/Documents/GitHub/FPGA-countdown-timer/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644122608411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644122608411 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1644122608433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "countdown_timer countdown_timer:timer " "Elaborating entity \"countdown_timer\" for hierarchy \"countdown_timer:timer\"" {  } { { "top.sv" "timer" { Text "C:/Users/JoeyD/Documents/GitHub/FPGA-countdown-timer/top.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644122608434 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 countdown_timer.sv(97) " "Verilog HDL assignment warning at countdown_timer.sv(97): truncated value with size 32 to match size of target (8)" {  } { { "countdown_timer.sv" "" { Text "C:/Users/JoeyD/Documents/GitHub/FPGA-countdown-timer/countdown_timer.sv" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644122608434 "|top|countdown_timer:timer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 countdown_timer.sv(111) " "Verilog HDL assignment warning at countdown_timer.sv(111): truncated value with size 32 to match size of target (8)" {  } { { "countdown_timer.sv" "" { Text "C:/Users/JoeyD/Documents/GitHub/FPGA-countdown-timer/countdown_timer.sv" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644122608434 "|top|countdown_timer:timer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 countdown_timer.sv(113) " "Verilog HDL assignment warning at countdown_timer.sv(113): truncated value with size 32 to match size of target (8)" {  } { { "countdown_timer.sv" "" { Text "C:/Users/JoeyD/Documents/GitHub/FPGA-countdown-timer/countdown_timer.sv" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644122608434 "|top|countdown_timer:timer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_to_bcd bin_to_bcd:bcd_encoder_sec " "Elaborating entity \"bin_to_bcd\" for hierarchy \"bin_to_bcd:bcd_encoder_sec\"" {  } { { "top.sv" "bcd_encoder_sec" { Text "C:/Users/JoeyD/Documents/GitHub/FPGA-countdown-timer/top.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644122608435 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 12 bin_to_bcd.sv(36) " "Verilog HDL assignment warning at bin_to_bcd.sv(36): truncated value with size 13 to match size of target (12)" {  } { { "bin_to_bcd.sv" "" { Text "C:/Users/JoeyD/Documents/GitHub/FPGA-countdown-timer/bin_to_bcd.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644122608435 "|top|bin_to_bcd:bcd_encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 bin_to_bcd.sv(40) " "Verilog HDL assignment warning at bin_to_bcd.sv(40): truncated value with size 32 to match size of target (3)" {  } { { "bin_to_bcd.sv" "" { Text "C:/Users/JoeyD/Documents/GitHub/FPGA-countdown-timer/bin_to_bcd.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644122608435 "|top|bin_to_bcd:bcd_encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin_to_bcd.sv(33) " "Verilog HDL assignment warning at bin_to_bcd.sv(33): truncated value with size 32 to match size of target (4)" {  } { { "bin_to_bcd.sv" "" { Text "C:/Users/JoeyD/Documents/GitHub/FPGA-countdown-timer/bin_to_bcd.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644122608435 "|top|bin_to_bcd:bcd_encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin_to_bcd.sv(45) " "Verilog HDL assignment warning at bin_to_bcd.sv(45): truncated value with size 32 to match size of target (4)" {  } { { "bin_to_bcd.sv" "" { Text "C:/Users/JoeyD/Documents/GitHub/FPGA-countdown-timer/bin_to_bcd.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644122608435 "|top|bin_to_bcd:bcd_encoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_blinker LED_blinker:blinker " "Elaborating entity \"LED_blinker\" for hierarchy \"LED_blinker:blinker\"" {  } { { "top.sv" "blinker" { Text "C:/Users/JoeyD/Documents/GitHub/FPGA-countdown-timer/top.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644122608436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sev_seg_decoder sev_seg_decoder:sec_0 " "Elaborating entity \"sev_seg_decoder\" for hierarchy \"sev_seg_decoder:sec_0\"" {  } { { "top.sv" "sec_0" { Text "C:/Users/JoeyD/Documents/GitHub/FPGA-countdown-timer/top.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644122608437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PB_state PB_state:read_PBs " "Elaborating entity \"PB_state\" for hierarchy \"PB_state:read_PBs\"" {  } { { "top.sv" "read_PBs" { Text "C:/Users/JoeyD/Documents/GitHub/FPGA-countdown-timer/top.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644122608444 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "top.sv" "" { Text "C:/Users/JoeyD/Documents/GitHub/FPGA-countdown-timer/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644122609198 "|top|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "top.sv" "" { Text "C:/Users/JoeyD/Documents/GitHub/FPGA-countdown-timer/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644122609198 "|top|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] GND " "Pin \"HEX2\[7\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/JoeyD/Documents/GitHub/FPGA-countdown-timer/top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644122609198 "|top|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "top.sv" "" { Text "C:/Users/JoeyD/Documents/GitHub/FPGA-countdown-timer/top.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644122609198 "|top|HEX3[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1644122609198 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1644122609234 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1644122609430 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1644122609528 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644122609528 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "top.sv" "" { Text "C:/Users/JoeyD/Documents/GitHub/FPGA-countdown-timer/top.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644122609583 "|top|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "top.sv" "" { Text "C:/Users/JoeyD/Documents/GitHub/FPGA-countdown-timer/top.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644122609583 "|top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "top.sv" "" { Text "C:/Users/JoeyD/Documents/GitHub/FPGA-countdown-timer/top.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644122609583 "|top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "top.sv" "" { Text "C:/Users/JoeyD/Documents/GitHub/FPGA-countdown-timer/top.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644122609583 "|top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "top.sv" "" { Text "C:/Users/JoeyD/Documents/GitHub/FPGA-countdown-timer/top.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644122609583 "|top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "top.sv" "" { Text "C:/Users/JoeyD/Documents/GitHub/FPGA-countdown-timer/top.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644122609583 "|top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "top.sv" "" { Text "C:/Users/JoeyD/Documents/GitHub/FPGA-countdown-timer/top.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644122609583 "|top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "top.sv" "" { Text "C:/Users/JoeyD/Documents/GitHub/FPGA-countdown-timer/top.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644122609583 "|top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "top.sv" "" { Text "C:/Users/JoeyD/Documents/GitHub/FPGA-countdown-timer/top.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644122609583 "|top|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1644122609583 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "324 " "Implemented 324 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1644122609583 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1644122609583 ""} { "Info" "ICUT_CUT_TM_LCELLS" "269 " "Implemented 269 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1644122609583 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1644122609583 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4848 " "Peak virtual memory: 4848 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1644122609636 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb  5 21:43:29 2022 " "Processing ended: Sat Feb  5 21:43:29 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1644122609636 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1644122609636 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1644122609636 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1644122609636 ""}
