<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="BAI_445_DK_8LED_2CT_STD_TNV_TTR.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="DK_8LED_2CT_STD_TNV_TTR.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="DK_8LED_2CT_STD_TNV_TTR.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="DK_8LED_2CT_STD_TNV_TTR.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="DK_8LED_2CT_STD_TNV_TTR.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="DK_8LED_2CT_STD_TNV_TTR.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="DK_8LED_2CT_STD_TNV_TTR.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="DK_8LED_2CT_STD_TNV_TTR.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="DK_8LED_2CT_STD_TNV_TTR.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="DK_8LED_2CT_STD_TNV_TTR.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="DK_8LED_2CT_STD_TNV_TTR.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DK_8LED_2CT_STD_TNV_TTR.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="DK_8LED_2CT_STD_TNV_TTR.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="DK_8LED_2CT_STD_TNV_TTR.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="DK_8LED_2CT_STD_TNV_TTR.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="DK_8LED_2CT_STD_TNV_TTR.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="DK_8LED_2CT_STD_TNV_TTR.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="DK_8LED_2CT_STD_TNV_TTR.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="DK_8LED_2CT_STD_TNV_TTR.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="DK_8LED_2CT_STD_TNV_TTR.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="DK_8LED_2CT_STD_TNV_TTR.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="DK_8LED_2CT_STD_TNV_TTR_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="DK_8LED_2CT_STD_TNV_TTR_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="DK_8LED_2CT_STD_TNV_TTR_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="DK_8LED_2CT_STD_TNV_TTR_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="DK_8LED_2CT_STD_TNV_TTR_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="DK_8LED_2CT_STD_TNV_TTR_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="DK_8LED_2CT_STD_TNV_TTR_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="DK_8LED_2CT_STD_TNV_TTR_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="DK_8LED_2CT_STD_TNV_TTR_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="DK_8LED_2CT_STD_TNV_TTR_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="DK_8LED_2CT_STD_TNV_TTR_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="DK_8LED_2CT_STD_TNV_TTR_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="DK_8LED_2CT_STD_TNV_TTR_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="DK_8LED_2CT_STD_TNV_TTR_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DK_8LED_2CT_STD_TNV_TTR_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="DK_8LED_2CT_STD_TNV_TTR_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="dk_8led_2ct_std_tnv_ttr.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="dk_8led_2ct_std_tnv_ttr.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="dk_8led_2ct_std_tnv_ttr.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1591940631" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1591940631">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1591940631" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="566801572923228702" xil_pn:start_ts="1591940631">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1591940631" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="6929031149390111214" xil_pn:start_ts="1591940631">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1591940631" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1591940631">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1591940631" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="8856435043207715680" xil_pn:start_ts="1591940631">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1591940631" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1591940631">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1591940631" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="8488172429238759928" xil_pn:start_ts="1591940631">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1591940650" xil_pn:in_ck="7909421696180553536" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-266087306115531833" xil_pn:start_ts="1591940631">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="DK_8LED_2CT_STD_TNV_TTR.lso"/>
      <outfile xil_pn:name="DK_8LED_2CT_STD_TNV_TTR.ngc"/>
      <outfile xil_pn:name="DK_8LED_2CT_STD_TNV_TTR.ngr"/>
      <outfile xil_pn:name="DK_8LED_2CT_STD_TNV_TTR.prj"/>
      <outfile xil_pn:name="DK_8LED_2CT_STD_TNV_TTR.stx"/>
      <outfile xil_pn:name="DK_8LED_2CT_STD_TNV_TTR.syr"/>
      <outfile xil_pn:name="DK_8LED_2CT_STD_TNV_TTR.xst"/>
      <outfile xil_pn:name="DK_8LED_2CT_STD_TNV_TTR_vhdl.prj"/>
      <outfile xil_pn:name="DK_8LED_2CT_STD_TNV_TTR_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1591940650" xil_pn:in_ck="-1356313894961496616" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="8195272034686254997" xil_pn:start_ts="1591940650">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1591940661" xil_pn:in_ck="5603924780733117915" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="6901375999796830233" xil_pn:start_ts="1591940650">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DK_8LED_2CT_STD_TNV_TTR.bld"/>
      <outfile xil_pn:name="DK_8LED_2CT_STD_TNV_TTR.ngd"/>
      <outfile xil_pn:name="DK_8LED_2CT_STD_TNV_TTR_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1591940680" xil_pn:in_ck="5603924780733117916" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="6093601622908603872" xil_pn:start_ts="1591940661">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="DK_8LED_2CT_STD_TNV_TTR.pcf"/>
      <outfile xil_pn:name="DK_8LED_2CT_STD_TNV_TTR_map.map"/>
      <outfile xil_pn:name="DK_8LED_2CT_STD_TNV_TTR_map.mrp"/>
      <outfile xil_pn:name="DK_8LED_2CT_STD_TNV_TTR_map.ncd"/>
      <outfile xil_pn:name="DK_8LED_2CT_STD_TNV_TTR_map.ngm"/>
      <outfile xil_pn:name="DK_8LED_2CT_STD_TNV_TTR_map.xrpt"/>
      <outfile xil_pn:name="DK_8LED_2CT_STD_TNV_TTR_summary.xml"/>
      <outfile xil_pn:name="DK_8LED_2CT_STD_TNV_TTR_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1591940701" xil_pn:in_ck="3592458546564797173" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="93661965788626211" xil_pn:start_ts="1591940680">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DK_8LED_2CT_STD_TNV_TTR.ncd"/>
      <outfile xil_pn:name="DK_8LED_2CT_STD_TNV_TTR.pad"/>
      <outfile xil_pn:name="DK_8LED_2CT_STD_TNV_TTR.par"/>
      <outfile xil_pn:name="DK_8LED_2CT_STD_TNV_TTR.ptwx"/>
      <outfile xil_pn:name="DK_8LED_2CT_STD_TNV_TTR.unroutes"/>
      <outfile xil_pn:name="DK_8LED_2CT_STD_TNV_TTR.xpi"/>
      <outfile xil_pn:name="DK_8LED_2CT_STD_TNV_TTR_pad.csv"/>
      <outfile xil_pn:name="DK_8LED_2CT_STD_TNV_TTR_pad.txt"/>
      <outfile xil_pn:name="DK_8LED_2CT_STD_TNV_TTR_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1591940721" xil_pn:in_ck="4100533739024359040" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1591940701">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DK_8LED_2CT_STD_TNV_TTR.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="dk_8led_2ct_std_tnv_ttr.bgn"/>
      <outfile xil_pn:name="dk_8led_2ct_std_tnv_ttr.bit"/>
      <outfile xil_pn:name="dk_8led_2ct_std_tnv_ttr.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1591940276" xil_pn:in_ck="-1937486757790482870" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="8482462020707587906" xil_pn:start_ts="1591940274">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1591940701" xil_pn:in_ck="5603924780733117784" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1591940694">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DK_8LED_2CT_STD_TNV_TTR.twr"/>
      <outfile xil_pn:name="DK_8LED_2CT_STD_TNV_TTR.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
