#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Mon Mar 15 22:27:27 2021
# Process ID: 19122
# Current directory: /media/soc/Volume/master-thesis/ft_cores/xdft/xdft.runs/synth_1
# Command line: vivado -log fourier_transform_v1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source fourier_transform_v1_0.tcl
# Log file: /media/soc/Volume/master-thesis/ft_cores/xdft/xdft.runs/synth_1/fourier_transform_v1_0.vds
# Journal file: /media/soc/Volume/master-thesis/ft_cores/xdft/xdft.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source fourier_transform_v1_0.tcl -notrace
Command: synth_design -top fourier_transform_v1_0 -part xczu9eg-ffvb1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2021.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19774 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1608.746 ; gain = 0.000 ; free physical = 214 ; free virtual = 23619
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fourier_transform_v1_0' [/media/soc/Volume/master-thesis/ft_cores/xdft/xdft.srcs/sources_1/imports/new/fourier_transform_v1_0.vhd:70]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'user_logic' declared at '/media/soc/Volume/master-thesis/ft_cores/xdft/xdft.srcs/sources_1/imports/new/fourier_transform_v1_0_user_logic.vhd:26' bound to instance 'user_logic_inst' of component 'user_logic' [/media/soc/Volume/master-thesis/ft_cores/xdft/xdft.srcs/sources_1/imports/new/fourier_transform_v1_0.vhd:106]
INFO: [Synth 8-638] synthesizing module 'user_logic' [/media/soc/Volume/master-thesis/ft_cores/xdft/xdft.srcs/sources_1/imports/new/fourier_transform_v1_0_user_logic.vhd:107]
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'ft_wrapper' declared at '/media/soc/Volume/master-thesis/ft_cores/xdft/xdft.srcs/sources_1/imports/src/xdft_wrapper.vhd:34' bound to instance 'ft_wrapper_0' of component 'ft_wrapper' [/media/soc/Volume/master-thesis/ft_cores/xdft/xdft.srcs/sources_1/imports/new/fourier_transform_v1_0_user_logic.vhd:413]
INFO: [Synth 8-638] synthesizing module 'ft_wrapper' [/media/soc/Volume/master-thesis/ft_cores/xdft/xdft.srcs/sources_1/imports/src/xdft_wrapper.vhd:65]
	Parameter SIZE bound to: 108 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
WARNING: [Synth 8-312] ignoring unsynthesizable construct: statements in entity [/media/soc/Volume/master-thesis/ft_cores/xdft/xdft.srcs/sources_1/imports/src/xdft_wrapper.vhd:55]
INFO: [Synth 8-3491] module 'dft_float_to_fixed18_0' declared at '/media/soc/Volume/master-thesis/ft_cores/xdft/xdft.runs/synth_1/.Xil/Vivado-19122-soc/realtime/dft_float_to_fixed18_0_stub.vhdl:5' bound to instance 'float_to_fixed18_inst' of component 'dft_float_to_fixed18_0' [/media/soc/Volume/master-thesis/ft_cores/xdft/xdft.srcs/sources_1/imports/src/xdft_wrapper.vhd:279]
INFO: [Synth 8-638] synthesizing module 'dft_float_to_fixed18_0' [/media/soc/Volume/master-thesis/ft_cores/xdft/xdft.runs/synth_1/.Xil/Vivado-19122-soc/realtime/dft_float_to_fixed18_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'dft_fixed18_to_float_0' declared at '/media/soc/Volume/master-thesis/ft_cores/xdft/xdft.runs/synth_1/.Xil/Vivado-19122-soc/realtime/dft_fixed18_to_float_0_stub.vhdl:5' bound to instance 'fixed18_to_float_inst_real' of component 'dft_fixed18_to_float_0' [/media/soc/Volume/master-thesis/ft_cores/xdft/xdft.srcs/sources_1/imports/src/xdft_wrapper.vhd:293]
INFO: [Synth 8-638] synthesizing module 'dft_fixed18_to_float_0' [/media/soc/Volume/master-thesis/ft_cores/xdft/xdft.runs/synth_1/.Xil/Vivado-19122-soc/realtime/dft_fixed18_to_float_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'dft_fixed18_to_float_0' declared at '/media/soc/Volume/master-thesis/ft_cores/xdft/xdft.runs/synth_1/.Xil/Vivado-19122-soc/realtime/dft_fixed18_to_float_0_stub.vhdl:5' bound to instance 'fixed18_to_float_inst_imag' of component 'dft_fixed18_to_float_0' [/media/soc/Volume/master-thesis/ft_cores/xdft/xdft.srcs/sources_1/imports/src/xdft_wrapper.vhd:306]
INFO: [Synth 8-3491] module 'dft_fifo_in_0' declared at '/media/soc/Volume/master-thesis/ft_cores/xdft/xdft.runs/synth_1/.Xil/Vivado-19122-soc/realtime/dft_fifo_in_0_stub.vhdl:5' bound to instance 'fifo_in_inst' of component 'dft_fifo_in_0' [/media/soc/Volume/master-thesis/ft_cores/xdft/xdft.srcs/sources_1/imports/src/xdft_wrapper.vhd:319]
INFO: [Synth 8-638] synthesizing module 'dft_fifo_in_0' [/media/soc/Volume/master-thesis/ft_cores/xdft/xdft.runs/synth_1/.Xil/Vivado-19122-soc/realtime/dft_fifo_in_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'dft_fifo_out_0' declared at '/media/soc/Volume/master-thesis/ft_cores/xdft/xdft.runs/synth_1/.Xil/Vivado-19122-soc/realtime/dft_fifo_out_0_stub.vhdl:5' bound to instance 'fifo_out_inst' of component 'dft_fifo_out_0' [/media/soc/Volume/master-thesis/ft_cores/xdft/xdft.srcs/sources_1/imports/src/xdft_wrapper.vhd:334]
INFO: [Synth 8-638] synthesizing module 'dft_fifo_out_0' [/media/soc/Volume/master-thesis/ft_cores/xdft/xdft.runs/synth_1/.Xil/Vivado-19122-soc/realtime/dft_fifo_out_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'dft_0' declared at '/media/soc/Volume/master-thesis/ft_cores/xdft/xdft.runs/synth_1/.Xil/Vivado-19122-soc/realtime/dft_0_stub.vhdl:5' bound to instance 'dft_inst' of component 'dft_0' [/media/soc/Volume/master-thesis/ft_cores/xdft/xdft.srcs/sources_1/imports/src/xdft_wrapper.vhd:349]
INFO: [Synth 8-638] synthesizing module 'dft_0' [/media/soc/Volume/master-thesis/ft_cores/xdft/xdft.runs/synth_1/.Xil/Vivado-19122-soc/realtime/dft_0_stub.vhdl:24]
INFO: [Synth 8-226] default block is never used [/media/soc/Volume/master-thesis/ft_cores/xdft/xdft.srcs/sources_1/imports/src/xdft_wrapper.vhd:559]
INFO: [Synth 8-256] done synthesizing module 'ft_wrapper' (1#1) [/media/soc/Volume/master-thesis/ft_cores/xdft/xdft.srcs/sources_1/imports/src/xdft_wrapper.vhd:65]
WARNING: [Synth 8-6014] Unused sequential element output_reg_reg was removed.  [/media/soc/Volume/master-thesis/ft_cores/xdft/xdft.srcs/sources_1/imports/new/fourier_transform_v1_0_user_logic.vhd:269]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [/media/soc/Volume/master-thesis/ft_cores/xdft/xdft.srcs/sources_1/imports/new/fourier_transform_v1_0_user_logic.vhd:272]
INFO: [Synth 8-256] done synthesizing module 'user_logic' (2#1) [/media/soc/Volume/master-thesis/ft_cores/xdft/xdft.srcs/sources_1/imports/new/fourier_transform_v1_0_user_logic.vhd:107]
INFO: [Synth 8-256] done synthesizing module 'fourier_transform_v1_0' (3#1) [/media/soc/Volume/master-thesis/ft_cores/xdft/xdft.srcs/sources_1/imports/new/fourier_transform_v1_0.vhd:70]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[63]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[62]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[61]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[60]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[59]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[58]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[57]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[56]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[55]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[54]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[53]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[52]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[51]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[50]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[49]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[48]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[47]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[46]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[45]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[44]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[43]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[42]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[41]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[40]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[39]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[38]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[37]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[36]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[35]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[34]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[33]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[32]
WARNING: [Synth 8-3331] design user_logic has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design user_logic has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design user_logic has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design user_logic has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design user_logic has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design user_logic has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1608.746 ; gain = 0.000 ; free physical = 217 ; free virtual = 23629
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1608.746 ; gain = 0.000 ; free physical = 217 ; free virtual = 23630
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1608.746 ; gain = 0.000 ; free physical = 217 ; free virtual = 23630
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/media/soc/Volume/master-thesis/ft_cores/xdft/xdft.srcs/sources_1/ip/dft_fixed18_to_float_0/dft_fixed18_to_float_0/fixed18_to_float_0_in_context.xdc] for cell 'user_logic_inst/ft_wrapper_0/fixed18_to_float_inst_real'
Finished Parsing XDC File [/media/soc/Volume/master-thesis/ft_cores/xdft/xdft.srcs/sources_1/ip/dft_fixed18_to_float_0/dft_fixed18_to_float_0/fixed18_to_float_0_in_context.xdc] for cell 'user_logic_inst/ft_wrapper_0/fixed18_to_float_inst_real'
Parsing XDC File [/media/soc/Volume/master-thesis/ft_cores/xdft/xdft.srcs/sources_1/ip/dft_fixed18_to_float_0/dft_fixed18_to_float_0/fixed18_to_float_0_in_context.xdc] for cell 'user_logic_inst/ft_wrapper_0/fixed18_to_float_inst_imag'
Finished Parsing XDC File [/media/soc/Volume/master-thesis/ft_cores/xdft/xdft.srcs/sources_1/ip/dft_fixed18_to_float_0/dft_fixed18_to_float_0/fixed18_to_float_0_in_context.xdc] for cell 'user_logic_inst/ft_wrapper_0/fixed18_to_float_inst_imag'
Parsing XDC File [/media/soc/Volume/master-thesis/ft_cores/xdft/xdft.srcs/sources_1/ip/dft_0/dft_0/dft_0_in_context.xdc] for cell 'user_logic_inst/ft_wrapper_0/dft_inst'
Finished Parsing XDC File [/media/soc/Volume/master-thesis/ft_cores/xdft/xdft.srcs/sources_1/ip/dft_0/dft_0/dft_0_in_context.xdc] for cell 'user_logic_inst/ft_wrapper_0/dft_inst'
Parsing XDC File [/media/soc/Volume/master-thesis/ft_cores/xdft/xdft.srcs/sources_1/ip/dft_fifo_out_0/dft_fifo_out_0/fifo_out_0_in_context.xdc] for cell 'user_logic_inst/ft_wrapper_0/fifo_out_inst'
Finished Parsing XDC File [/media/soc/Volume/master-thesis/ft_cores/xdft/xdft.srcs/sources_1/ip/dft_fifo_out_0/dft_fifo_out_0/fifo_out_0_in_context.xdc] for cell 'user_logic_inst/ft_wrapper_0/fifo_out_inst'
Parsing XDC File [/media/soc/Volume/master-thesis/ft_cores/xdft/xdft.srcs/sources_1/ip/dft_fifo_in_0/dft_fifo_in_0/fifo_in_0_in_context.xdc] for cell 'user_logic_inst/ft_wrapper_0/fifo_in_inst'
Finished Parsing XDC File [/media/soc/Volume/master-thesis/ft_cores/xdft/xdft.srcs/sources_1/ip/dft_fifo_in_0/dft_fifo_in_0/fifo_in_0_in_context.xdc] for cell 'user_logic_inst/ft_wrapper_0/fifo_in_inst'
Parsing XDC File [/media/soc/Volume/master-thesis/ft_cores/xdft/xdft.srcs/sources_1/ip/dft_float_to_fixed18_0/dft_float_to_fixed18_0/dft_float_to_fixed18_0_in_context.xdc] for cell 'user_logic_inst/ft_wrapper_0/float_to_fixed18_inst'
Finished Parsing XDC File [/media/soc/Volume/master-thesis/ft_cores/xdft/xdft.srcs/sources_1/ip/dft_float_to_fixed18_0/dft_float_to_fixed18_0/dft_float_to_fixed18_0_in_context.xdc] for cell 'user_logic_inst/ft_wrapper_0/float_to_fixed18_inst'
Parsing XDC File [/media/soc/Volume/master-thesis/ft_cores/xdft/xdft.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/media/soc/Volume/master-thesis/ft_cores/xdft/xdft.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2369.328 ; gain = 0.000 ; free physical = 276 ; free virtual = 22925
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:50 ; elapsed = 00:01:08 . Memory (MB): peak = 2369.328 ; gain = 760.582 ; free physical = 333 ; free virtual = 22987
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:50 ; elapsed = 00:01:08 . Memory (MB): peak = 2369.328 ; gain = 760.582 ; free physical = 332 ; free virtual = 22987
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for user_logic_inst/ft_wrapper_0/fixed18_to_float_inst_imag. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for user_logic_inst/ft_wrapper_0/fixed18_to_float_inst_real. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for user_logic_inst/ft_wrapper_0/dft_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for user_logic_inst/ft_wrapper_0/fifo_out_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for user_logic_inst/ft_wrapper_0/fifo_in_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for user_logic_inst/ft_wrapper_0/float_to_fixed18_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:01:08 . Memory (MB): peak = 2369.328 ; gain = 760.582 ; free physical = 332 ; free virtual = 22987
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'input_state_reg' in module 'ft_wrapper'
INFO: [Synth 8-802] inferred FSM for state register 'output_state_reg' in module 'ft_wrapper'
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "output_state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "input_state_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exp_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "output_state_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             output_idle |                            00001 |                              000
             shift_first |                            00010 |                              001
                   store |                            00100 |                              010
              store_last |                            01000 |                              011
             output_data |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'output_state_reg' using encoding 'one-hot' in module 'ft_wrapper'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              input_idle |                            00001 |                              000
           convert_first |                            00010 |                              001
                 convert |                            00100 |                              010
             first_frame |                            01000 |                              011
            other_frames |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'input_state_reg' using encoding 'one-hot' in module 'ft_wrapper'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:51 ; elapsed = 00:01:09 . Memory (MB): peak = 2369.328 ; gain = 760.582 ; free physical = 317 ; free virtual = 22981
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 4     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   5 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 2     
	   5 Input     24 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 2     
	   5 Input     18 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 22    
	   5 Input      1 Bit        Muxes := 16    
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ft_wrapper 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   5 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 2     
	   5 Input     24 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 2     
	   5 Input     18 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 16    
	   5 Input      1 Bit        Muxes := 16    
Module user_logic 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "output_state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[63]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[62]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[61]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[60]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[59]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[58]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[57]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[56]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[55]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[54]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[53]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[52]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[51]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[50]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[49]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[48]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[47]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[46]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[45]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[44]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[43]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[42]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[41]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[40]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[39]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[38]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[37]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[36]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[35]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[34]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[33]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[32]
WARNING: [Synth 8-3331] design user_logic has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design user_logic has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design user_logic has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design user_logic has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design user_logic has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design user_logic has unconnected port S_AXI_ARPROT[0]
INFO: [Synth 8-3886] merging instance 'user_logic_inst/ft_wrapper_0/exp_reg[4]' (FDCE) to 'user_logic_inst/ft_wrapper_0/exp_reg[7]'
INFO: [Synth 8-3886] merging instance 'user_logic_inst/ft_wrapper_0/exp_reg[5]' (FDCE) to 'user_logic_inst/ft_wrapper_0/exp_reg[7]'
INFO: [Synth 8-3886] merging instance 'user_logic_inst/ft_wrapper_0/exp_reg[6]' (FDCE) to 'user_logic_inst/ft_wrapper_0/exp_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\user_logic_inst/ft_wrapper_0/exp_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\user_logic_inst/aw_en_reg )
INFO: [Synth 8-3886] merging instance 'user_logic_inst/axi_rresp_reg[0]' (FDRE) to 'user_logic_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\user_logic_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'user_logic_inst/axi_bresp_reg[0]' (FDRE) to 'user_logic_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\user_logic_inst/axi_bresp_reg[1] )
WARNING: [Synth 8-3332] Sequential element (user_logic_inst/ft_wrapper_0/temp_real_float_reg[30]) is unused and will be removed from module fourier_transform_v1_0.
WARNING: [Synth 8-3332] Sequential element (user_logic_inst/ft_wrapper_0/temp_real_float_reg[29]) is unused and will be removed from module fourier_transform_v1_0.
WARNING: [Synth 8-3332] Sequential element (user_logic_inst/ft_wrapper_0/temp_real_float_reg[28]) is unused and will be removed from module fourier_transform_v1_0.
WARNING: [Synth 8-3332] Sequential element (user_logic_inst/ft_wrapper_0/temp_real_float_reg[27]) is unused and will be removed from module fourier_transform_v1_0.
WARNING: [Synth 8-3332] Sequential element (user_logic_inst/ft_wrapper_0/temp_real_float_reg[26]) is unused and will be removed from module fourier_transform_v1_0.
WARNING: [Synth 8-3332] Sequential element (user_logic_inst/ft_wrapper_0/temp_real_float_reg[25]) is unused and will be removed from module fourier_transform_v1_0.
WARNING: [Synth 8-3332] Sequential element (user_logic_inst/ft_wrapper_0/temp_real_float_reg[24]) is unused and will be removed from module fourier_transform_v1_0.
WARNING: [Synth 8-3332] Sequential element (user_logic_inst/ft_wrapper_0/temp_real_float_reg[23]) is unused and will be removed from module fourier_transform_v1_0.
WARNING: [Synth 8-3332] Sequential element (user_logic_inst/ft_wrapper_0/exp_reg[7]) is unused and will be removed from module fourier_transform_v1_0.
WARNING: [Synth 8-3332] Sequential element (user_logic_inst/ft_wrapper_0/temp_imag_float_reg[30]) is unused and will be removed from module fourier_transform_v1_0.
WARNING: [Synth 8-3332] Sequential element (user_logic_inst/ft_wrapper_0/temp_imag_float_reg[29]) is unused and will be removed from module fourier_transform_v1_0.
WARNING: [Synth 8-3332] Sequential element (user_logic_inst/ft_wrapper_0/temp_imag_float_reg[28]) is unused and will be removed from module fourier_transform_v1_0.
WARNING: [Synth 8-3332] Sequential element (user_logic_inst/ft_wrapper_0/temp_imag_float_reg[27]) is unused and will be removed from module fourier_transform_v1_0.
WARNING: [Synth 8-3332] Sequential element (user_logic_inst/ft_wrapper_0/temp_imag_float_reg[26]) is unused and will be removed from module fourier_transform_v1_0.
WARNING: [Synth 8-3332] Sequential element (user_logic_inst/ft_wrapper_0/temp_imag_float_reg[25]) is unused and will be removed from module fourier_transform_v1_0.
WARNING: [Synth 8-3332] Sequential element (user_logic_inst/ft_wrapper_0/temp_imag_float_reg[24]) is unused and will be removed from module fourier_transform_v1_0.
WARNING: [Synth 8-3332] Sequential element (user_logic_inst/ft_wrapper_0/temp_imag_float_reg[23]) is unused and will be removed from module fourier_transform_v1_0.
WARNING: [Synth 8-3332] Sequential element (user_logic_inst/aw_en_reg) is unused and will be removed from module fourier_transform_v1_0.
WARNING: [Synth 8-3332] Sequential element (user_logic_inst/axi_bresp_reg[1]) is unused and will be removed from module fourier_transform_v1_0.
WARNING: [Synth 8-3332] Sequential element (user_logic_inst/axi_rresp_reg[1]) is unused and will be removed from module fourier_transform_v1_0.
WARNING: [Synth 8-3332] Sequential element (user_logic_inst/input_reg_reg[63]) is unused and will be removed from module fourier_transform_v1_0.
WARNING: [Synth 8-3332] Sequential element (user_logic_inst/input_reg_reg[62]) is unused and will be removed from module fourier_transform_v1_0.
WARNING: [Synth 8-3332] Sequential element (user_logic_inst/input_reg_reg[61]) is unused and will be removed from module fourier_transform_v1_0.
WARNING: [Synth 8-3332] Sequential element (user_logic_inst/input_reg_reg[60]) is unused and will be removed from module fourier_transform_v1_0.
WARNING: [Synth 8-3332] Sequential element (user_logic_inst/input_reg_reg[59]) is unused and will be removed from module fourier_transform_v1_0.
WARNING: [Synth 8-3332] Sequential element (user_logic_inst/input_reg_reg[58]) is unused and will be removed from module fourier_transform_v1_0.
WARNING: [Synth 8-3332] Sequential element (user_logic_inst/input_reg_reg[57]) is unused and will be removed from module fourier_transform_v1_0.
WARNING: [Synth 8-3332] Sequential element (user_logic_inst/input_reg_reg[56]) is unused and will be removed from module fourier_transform_v1_0.
WARNING: [Synth 8-3332] Sequential element (user_logic_inst/input_reg_reg[55]) is unused and will be removed from module fourier_transform_v1_0.
WARNING: [Synth 8-3332] Sequential element (user_logic_inst/input_reg_reg[54]) is unused and will be removed from module fourier_transform_v1_0.
WARNING: [Synth 8-3332] Sequential element (user_logic_inst/input_reg_reg[53]) is unused and will be removed from module fourier_transform_v1_0.
WARNING: [Synth 8-3332] Sequential element (user_logic_inst/input_reg_reg[52]) is unused and will be removed from module fourier_transform_v1_0.
WARNING: [Synth 8-3332] Sequential element (user_logic_inst/input_reg_reg[51]) is unused and will be removed from module fourier_transform_v1_0.
WARNING: [Synth 8-3332] Sequential element (user_logic_inst/input_reg_reg[50]) is unused and will be removed from module fourier_transform_v1_0.
WARNING: [Synth 8-3332] Sequential element (user_logic_inst/input_reg_reg[49]) is unused and will be removed from module fourier_transform_v1_0.
WARNING: [Synth 8-3332] Sequential element (user_logic_inst/input_reg_reg[48]) is unused and will be removed from module fourier_transform_v1_0.
WARNING: [Synth 8-3332] Sequential element (user_logic_inst/input_reg_reg[47]) is unused and will be removed from module fourier_transform_v1_0.
WARNING: [Synth 8-3332] Sequential element (user_logic_inst/input_reg_reg[46]) is unused and will be removed from module fourier_transform_v1_0.
WARNING: [Synth 8-3332] Sequential element (user_logic_inst/input_reg_reg[45]) is unused and will be removed from module fourier_transform_v1_0.
WARNING: [Synth 8-3332] Sequential element (user_logic_inst/input_reg_reg[44]) is unused and will be removed from module fourier_transform_v1_0.
WARNING: [Synth 8-3332] Sequential element (user_logic_inst/input_reg_reg[43]) is unused and will be removed from module fourier_transform_v1_0.
WARNING: [Synth 8-3332] Sequential element (user_logic_inst/input_reg_reg[42]) is unused and will be removed from module fourier_transform_v1_0.
WARNING: [Synth 8-3332] Sequential element (user_logic_inst/input_reg_reg[41]) is unused and will be removed from module fourier_transform_v1_0.
WARNING: [Synth 8-3332] Sequential element (user_logic_inst/input_reg_reg[40]) is unused and will be removed from module fourier_transform_v1_0.
WARNING: [Synth 8-3332] Sequential element (user_logic_inst/input_reg_reg[39]) is unused and will be removed from module fourier_transform_v1_0.
WARNING: [Synth 8-3332] Sequential element (user_logic_inst/input_reg_reg[38]) is unused and will be removed from module fourier_transform_v1_0.
WARNING: [Synth 8-3332] Sequential element (user_logic_inst/input_reg_reg[37]) is unused and will be removed from module fourier_transform_v1_0.
WARNING: [Synth 8-3332] Sequential element (user_logic_inst/input_reg_reg[36]) is unused and will be removed from module fourier_transform_v1_0.
WARNING: [Synth 8-3332] Sequential element (user_logic_inst/input_reg_reg[35]) is unused and will be removed from module fourier_transform_v1_0.
WARNING: [Synth 8-3332] Sequential element (user_logic_inst/input_reg_reg[34]) is unused and will be removed from module fourier_transform_v1_0.
WARNING: [Synth 8-3332] Sequential element (user_logic_inst/input_reg_reg[33]) is unused and will be removed from module fourier_transform_v1_0.
WARNING: [Synth 8-3332] Sequential element (user_logic_inst/input_reg_reg[32]) is unused and will be removed from module fourier_transform_v1_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:01:12 . Memory (MB): peak = 2369.328 ; gain = 760.582 ; free physical = 283 ; free virtual = 22963
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:44 ; elapsed = 00:02:36 . Memory (MB): peak = 2819.586 ; gain = 1210.840 ; free physical = 113 ; free virtual = 22210
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:44 ; elapsed = 00:02:36 . Memory (MB): peak = 2820.586 ; gain = 1211.840 ; free physical = 113 ; free virtual = 22210
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:45 ; elapsed = 00:02:36 . Memory (MB): peak = 2841.625 ; gain = 1232.879 ; free physical = 124 ; free virtual = 22208
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:46 ; elapsed = 00:02:37 . Memory (MB): peak = 2841.625 ; gain = 1232.879 ; free physical = 123 ; free virtual = 22210
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:46 ; elapsed = 00:02:37 . Memory (MB): peak = 2841.625 ; gain = 1232.879 ; free physical = 123 ; free virtual = 22210
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:46 ; elapsed = 00:02:38 . Memory (MB): peak = 2841.625 ; gain = 1232.879 ; free physical = 123 ; free virtual = 22210
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:46 ; elapsed = 00:02:38 . Memory (MB): peak = 2841.625 ; gain = 1232.879 ; free physical = 123 ; free virtual = 22210
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:46 ; elapsed = 00:02:38 . Memory (MB): peak = 2841.625 ; gain = 1232.879 ; free physical = 122 ; free virtual = 22210
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:46 ; elapsed = 00:02:38 . Memory (MB): peak = 2841.625 ; gain = 1232.879 ; free physical = 122 ; free virtual = 22210
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------+----------+
|      |BlackBox name          |Instances |
+------+-----------------------+----------+
|1     |dft_float_to_fixed18_0 |         1|
|2     |dft_fixed18_to_float_0 |         2|
|3     |dft_fifo_in_0          |         1|
|4     |dft_fifo_out_0         |         1|
|5     |dft_0                  |         1|
+------+-----------------------+----------+

Report Cell Usage: 
+------+------------------------------+------+
|      |Cell                          |Count |
+------+------------------------------+------+
|1     |dft_0_bbox_6                  |     1|
|2     |dft_fifo_in_0_bbox_4          |     1|
|3     |dft_fifo_out_0_bbox_5         |     1|
|4     |dft_fixed18_to_float_0_bbox_2 |     1|
|5     |dft_fixed18_to_float_0_bbox_3 |     1|
|6     |dft_float_to_fixed18_0_bbox_1 |     1|
|7     |BUFG                          |     1|
|8     |CARRY8                        |     2|
|9     |LUT1                          |     2|
|10    |LUT2                          |    80|
|11    |LUT3                          |    13|
|12    |LUT4                          |    49|
|13    |LUT5                          |    67|
|14    |LUT6                          |   110|
|15    |FDCE                          |   105|
|16    |FDPE                          |     2|
|17    |FDRE                          |   103|
|18    |FDSE                          |     1|
|19    |IBUF                          |    49|
|20    |OBUF                          |    73|
+------+------------------------------+------+

Report Instance Areas: 
+------+------------------+-----------+------+
|      |Instance          |Module     |Cells |
+------+------------------+-----------+------+
|1     |top               |           |   882|
|2     |  user_logic_inst |user_logic |   759|
|3     |    ft_wrapper_0  |ft_wrapper |   579|
+------+------------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:46 ; elapsed = 00:02:38 . Memory (MB): peak = 2841.625 ; gain = 1232.879 ; free physical = 121 ; free virtual = 22210
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 90 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:21 ; elapsed = 00:01:57 . Memory (MB): peak = 2841.625 ; gain = 472.297 ; free physical = 157 ; free virtual = 22247
Synthesis Optimization Complete : Time (s): cpu = 00:01:46 ; elapsed = 00:02:38 . Memory (MB): peak = 2841.633 ; gain = 1232.879 ; free physical = 146 ; free virtual = 22247
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 52 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 50 instances were transformed.
  BUFG => BUFGCE: 1 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 49 instances

INFO: [Common 17-83] Releasing license: Synthesis
54 Infos, 131 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:50 ; elapsed = 00:02:42 . Memory (MB): peak = 2862.625 ; gain = 1308.043 ; free physical = 191 ; free virtual = 22242
INFO: [Common 17-1381] The checkpoint '/media/soc/Volume/master-thesis/ft_cores/xdft/xdft.runs/synth_1/fourier_transform_v1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fourier_transform_v1_0_utilization_synth.rpt -pb fourier_transform_v1_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2886.637 ; gain = 0.000 ; free physical = 148 ; free virtual = 22235
INFO: [Common 17-206] Exiting Vivado at Mon Mar 15 22:31:35 2021...
