ENOMEM	,	V_25
NV_50	,	V_104
NV03_PFIFO_RAMHT	,	V_62
ctxs	,	V_75
NV04_PFIFO_CACHE1_DATA	,	F_33
nouveau_irq_unregister	,	F_40
"PFIFO_DMA_PUSHER - Ch %d Get 0x%02x%08x "	,	L_12
ctxp	,	V_78
NV03_PFIFO_CACHE1_PUSH1	,	V_47
NV04_PFIFO_CACHE1_PULL0	,	V_5
NV03_PFIFO_CACHE1_PUSH0	,	V_50
NV40_PFIFO_CACHE1_METHOD	,	F_34
NV_PFIFO_INTR_CACHE_ERROR	,	V_9
dev_priv	,	V_15
NV04_PFIFO_CACHE1_DMA_PUSH	,	V_49
nouveau_gpuobj	,	V_71
NV_PFIFO_CACHE1_DMA_FETCH_TRIG_128_BYTES	,	V_35
drm_device	,	V_1
dev	,	V_2
subc	,	V_85
enable	,	V_3
ho_put	,	V_106
nv04_fifo_init	,	F_21
lock	,	V_88
id	,	V_28
state	,	V_92
NV_PFIFO_INTR_SEMAPHORE	,	V_109
engctx	,	V_23
NV04_PFIFO_CACHE1_PULL0_HASH_FAILED	,	V_7
NV_40	,	V_99
likely	,	F_25
unlikely	,	F_26
init	,	V_116
"PFIFO_INTR 0x%08x - Ch %d\n"	,	L_17
ctx	,	V_72
bits	,	V_52
destroy	,	V_115
nv_wr32	,	F_6
NV_PMC_ENABLE_PFIFO	,	V_59
fctx	,	V_20
push	,	V_103
ramfc	,	V_30
NV04_PFIFO_CACHE1_METHOD	,	F_32
NVOBJ_FLAG_ZERO_FREE	,	V_32
context_switch_lock	,	V_39
nv04_fifo_create	,	F_42
nv_wait	,	F_3
PAGE_SIZE	,	V_29
nv04_fifo_context_new	,	F_7
GFP_KERNEL	,	V_24
NV_PFIFO_CACHE1_DMA_FETCH_SIZE_128_BYTES	,	V_36
rm	,	V_73
dma_put	,	V_102
nouveau_software_class	,	F_29
"Put 0x%02x%08x IbGet 0x%08x IbPut 0x%08x "	,	L_13
status	,	V_94
nouveau_fifo_priv	,	V_81
NV04_PFIFO_CACHE1_ENGINE	,	V_91
rv	,	V_76
kfree	,	F_41
flags	,	V_21
"PFIFO still angry after %d spins, halt\n"	,	L_18
out	,	V_89
NV03_PFIFO_INTR_EN_0	,	V_68
NV03_PFIFO_RAMRO	,	V_65
get	,	V_97
ib_put	,	V_108
sem	,	V_110
NV10_PFIFO_CACHE1_SEMAPHORE	,	V_111
NV_PFIFO_INTR_DMA_PUSHER	,	V_100
"PFIFO_CACHE_ERROR - Ch %d/%d "	,	L_10
NV04_PFIFO_CACHE1_HASH	,	V_10
NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_8	,	V_38
ramfc_desc	,	V_43
c	,	V_44
nv04_fifo_priv	,	V_17
pfifo	,	V_82
"Mthd 0x%04x Data 0x%08x\n"	,	L_11
cnt	,	V_96
regp	,	V_54
i	,	V_57
uint32_t	,	T_2
regs	,	V_53
cm	,	V_74
card_type	,	V_98
chid	,	V_45
nv_dma_state_err	,	F_30
pull	,	V_4
nouveau_gpuobj_mthd_call	,	F_28
cv	,	V_77
nv04_fifo_isr	,	F_31
handled	,	V_87
"IB_EMPTY"	,	L_7
nv04_fifo_fini	,	F_22
chan	,	V_12
"NONE"	,	L_2
"INVALID_CMD"	,	L_6
nouveau_fifo_swmthd	,	F_24
data	,	V_80
nv04_fifo_cache_pull	,	F_1
NV_INFO	,	F_36
"State 0x%08x (err: %s) Push 0x%08x\n"	,	L_14
NVOBJ_ENGINE_SW	,	V_90
NV04_PFIFO_CACHE1_PULL0_HASH_BUSY	,	V_6
"MEM_FAULT"	,	L_8
ib_get	,	V_107
nv04_ramfc	,	V_119
nv_rd32	,	F_5
NV03_PFIFO_INTR_0	,	V_8
pdev	,	V_27
nv04_fifo_context_del	,	F_18
NV04_PFIFO_DELAY_0	,	V_60
fini	,	V_117
"Put 0x%08x State 0x%08x (err: %s) Push 0x%08x\n"	,	L_16
nouveau_irq_register	,	F_43
u32	,	T_1
NV_PFIFO_CACHE1_BIG_ENDIAN	,	V_37
context_del	,	V_42
NV40_PFIFO_CACHE1_DATA	,	F_35
priv	,	V_18
nouveau_channel	,	V_11
NVOBJ_ENGINE_FIFO	,	V_83
ret	,	V_22
suspend	,	V_70
nv_engine	,	F_8
NV_PMC_INTR_0_PFIFO_PENDING	,	V_113
NV03_USER	,	F_12
ioremap	,	F_10
ramro	,	V_66
pci_resource_start	,	F_11
spin_unlock_irqrestore	,	F_17
nouveau_ratelimit	,	F_37
NV_ERROR	,	F_4
nv_mask	,	F_2
channels	,	V_48
"UNK"	,	L_9
spin_lock_irqsave	,	F_16
nouveau_ramht_find	,	F_27
nouveau_gpuobj_ref	,	F_19
"RET_SUBR_INACTIVE"	,	L_5
NV03_PFIFO_CACHE1_GET	,	V_55
desc	,	V_93
iounmap	,	F_20
reassign	,	V_95
nv_ro32	,	F_23
drm_nouveau_private	,	V_14
"INVALID_MTHD"	,	L_4
NV03_PMC_ENABLE	,	V_58
mthd	,	V_86
engine	,	V_13
kzalloc	,	F_9
NV03_PFIFO_RAMFC	,	V_67
nv04_fifo_chan	,	V_19
"CALL_SUBR_ACTIVE"	,	L_3
NV03_PMC_INTR_0	,	V_112
pushbuf_base	,	V_33
NV04_PFIFO_MODE	,	V_40
addr	,	V_79
ramht	,	V_63
ho_get	,	V_105
mask	,	V_51
eng	,	V_114
nv50_fb_vm_trap	,	F_38
nv04_fifo_destroy	,	F_39
pinst	,	V_31
gpuobj	,	V_64
ptr	,	V_69
__BIG_ENDIAN	,	F_15
"Timeout idling the PFIFO puller.\n"	,	L_1
dev_private	,	V_16
"PFIFO_DMA_PUSHER - Ch %d Get 0x%08x "	,	L_15
NV04_PFIFO_DMA_TIMESLICE	,	V_61
context_new	,	V_118
nouveau_gpuobj_new_fake	,	F_13
nv_wo32	,	F_14
NV03_PFIFO_CACHES	,	V_46
obj	,	V_84
NV03_PFIFO_CACHE1_PUT	,	V_56
dma_get	,	V_101
user	,	V_26
pushbuf	,	V_34
base	,	V_41
