// Seed: 9063927
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_2 = 32'd5
) (
    id_1,
    _id_2
);
  output wire _id_2;
  bufif0 primCall (id_1, id_3, id_4);
  inout reg id_1;
  initial
    if (1) id_1 = -1 < 1'h0;
    else #1;
  wire [1 : 1] id_3;
  logic [id_2  &&  1 : -1 'b0] id_4;
  ;
  logic [-1 : id_2] id_5;
  ;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5
  );
  assign id_4 = 1;
endmodule
