
*** Running vivado
    with args -log ulp_Bert_layer_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ulp_Bert_layer_1_0.tcl


****** Vivado v2022.1.2 (64-bit)
  **** SW Build 3605665 on Fri Aug  5 22:52:02 MDT 2022
  **** IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source ulp_Bert_layer_1_0.tcl -notrace
INFO: Dispatch client connection id - 35315
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3060.789 ; gain = 7.961 ; free physical = 17396 ; free virtual = 179702
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/xo/ip_repo/xilinx_com_hls_Bert_layer_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/xilinx/2022.1/Vitis/2022.1/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/2022.1/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_clk_metadata_adapter:1.0'. The one found in IP location '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axi_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/axi_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axis_clk_metadata_adapter:1.0'. The one found in IP location '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axis_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/axis_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:clk_metadata_adapter:1.0'. The one found in IP location '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/clk_metadata_adapter_v1_0' will take precedence over the same IP in location /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:pipeline_reg:1.0'. The one found in IP location '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pipeline_reg_v1_0' will take precedence over the same IP in location /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/pipeline_reg_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:shell_utils_build_info:1.0'. The one found in IP location '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/shell_utils_build_info_v1_0' will take precedence over the same IP in the Xilinx installed IP.
Command: synth_design -top ulp_Bert_layer_1_0 -part xcu280-fsvh2892-2L-e -directive sdx_optimization_effort_high -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14942
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 4035.977 ; gain = 546.641 ; free physical = 9325 ; free virtual = 171613
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ulp_Bert_layer_1_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_Bert_layer_1_0/synth/ulp_Bert_layer_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_mean1_RAM_AUTO_1R1W' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mean1_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_mean1_RAM_AUTO_1R1W' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mean1_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_Self_attention_inp_sumRow_RAM_AUTO_1R1W' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_Self_attention_inp_sumRow_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_Self_attention_inp_sumRow_RAM_AUTO_1R1W' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_Self_attention_inp_sumRow_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_acc_outp5_V_RAM_AUTO_1R1W' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_acc_outp5_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_acc_outp5_V_RAM_AUTO_1R1W' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_acc_outp5_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_acc_outp4_V_RAM_AUTO_1R1W' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_acc_outp4_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_acc_outp4_V_RAM_AUTO_1R1W' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_acc_outp4_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_buf0_RAM_AUTO_1R1W' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_buf0_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_buf0_RAM_AUTO_1R1W' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_buf0_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_buf1_V_RAM_AUTO_1R1W' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_buf1_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_buf1_V_RAM_AUTO_1R1W' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_buf1_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_buf2_V_RAM_AUTO_1R1W' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_buf2_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_buf2_V_RAM_AUTO_1R1W' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_buf2_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_buf9_V_RAM_AUTO_1R1W' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_buf9_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_buf9_V_RAM_AUTO_1R1W' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_buf9_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_buf10_V_RAM_AUTO_1R1W' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_buf10_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_buf10_V_RAM_AUTO_1R1W' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_buf10_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_v447_RAM_AUTO_1R1W' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_v447_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_v447_RAM_AUTO_1R1W' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_v447_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_v456_RAM_AUTO_1R1W' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_v456_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_v456_RAM_AUTO_1R1W' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_v456_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_v457_RAM_AUTO_1R1W' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_v457_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_v457_RAM_AUTO_1R1W' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_v457_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_Bert_layer_Pipeline_l_S_buf0_buf0_l_0_l_buf0_l_1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_Bert_layer_Pipeline_l_S_buf0_buf0_l_0_l_buf0_l_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_flow_control_loop_pipe_sequential_init' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_flow_control_loop_pipe_sequential_init' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_Bert_layer_Pipeline_l_S_buf0_buf0_l_0_l_buf0_l_1' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_Bert_layer_Pipeline_l_S_buf0_buf0_l_0_l_buf0_l_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_Bert_layer_Pipeline_VITIS_LOOP_312_1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_Bert_layer_Pipeline_VITIS_LOOP_312_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_Bert_layer_Pipeline_VITIS_LOOP_312_1' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_Bert_layer_Pipeline_VITIS_LOOP_312_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_Bert_layer_Pipeline_VITIS_LOOP_317_2' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_Bert_layer_Pipeline_VITIS_LOOP_317_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_Bert_layer_Pipeline_VITIS_LOOP_317_2' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_Bert_layer_Pipeline_VITIS_LOOP_317_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_Bert_layer_Pipeline_l_S_buf1_buf1_l_0_l_buf1_l_1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_Bert_layer_Pipeline_l_S_buf1_buf1_l_0_l_buf1_l_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_urem_10ns_5ns_4_14_1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_urem_10ns_5ns_4_14_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_urem_10ns_5ns_4_14_1_divider' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_urem_10ns_5ns_4_14_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_urem_10ns_5ns_4_14_1_divider' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_urem_10ns_5ns_4_14_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_urem_10ns_5ns_4_14_1' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_urem_10ns_5ns_4_14_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_mul_mul_10ns_11ns_21_4_1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mul_mul_10ns_11ns_21_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_mul_mul_10ns_11ns_21_4_1_DSP48_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mul_mul_10ns_11ns_21_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_mul_mul_10ns_11ns_21_4_1_DSP48_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mul_mul_10ns_11ns_21_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_mul_mul_10ns_11ns_21_4_1' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mul_mul_10ns_11ns_21_4_1.v:32]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_Bert_layer_Pipeline_l_S_buf1_buf1_l_0_l_buf1_l_1' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_Bert_layer_Pipeline_l_S_buf1_buf1_l_0_l_buf1_l_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_Bert_layer_Pipeline_l_S_buf2_buf2_l_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_Bert_layer_Pipeline_l_S_buf2_buf2_l_0.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_Bert_layer_Pipeline_l_S_buf2_buf2_l_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_Bert_layer_Pipeline_l_S_buf2_buf2_l_0.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_Bert_layer_Pipeline_l_S_buf3_buf3_l_0_l_buf3_l_1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_Bert_layer_Pipeline_l_S_buf3_buf3_l_0_l_buf3_l_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_Bert_layer_Pipeline_l_S_buf3_buf3_l_0_l_buf3_l_1' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_Bert_layer_Pipeline_l_S_buf3_buf3_l_0_l_buf3_l_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_Bert_layer_Pipeline_l_S_buf4_buf4_l_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_Bert_layer_Pipeline_l_S_buf4_buf4_l_0.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_Bert_layer_Pipeline_l_S_buf4_buf4_l_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_Bert_layer_Pipeline_l_S_buf4_buf4_l_0.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_Bert_layer_Pipeline_l_S_buf5_buf5_l_0_l_buf5_l_1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_Bert_layer_Pipeline_l_S_buf5_buf5_l_0_l_buf5_l_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_Bert_layer_Pipeline_l_S_buf5_buf5_l_0_l_buf5_l_1' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_Bert_layer_Pipeline_l_S_buf5_buf5_l_0_l_buf5_l_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_Bert_layer_Pipeline_l_S_buf6_buf6_l_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_Bert_layer_Pipeline_l_S_buf6_buf6_l_0.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_Bert_layer_Pipeline_l_S_buf6_buf6_l_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_Bert_layer_Pipeline_l_S_buf6_buf6_l_0.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_Bert_layer_Pipeline_l_S_buf7_buf7_l_0_l_buf7_l_1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_Bert_layer_Pipeline_l_S_buf7_buf7_l_0_l_buf7_l_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_Bert_layer_Pipeline_l_S_buf7_buf7_l_0_l_buf7_l_1' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_Bert_layer_Pipeline_l_S_buf7_buf7_l_0_l_buf7_l_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_Bert_layer_Pipeline_l_S_buf8_buf8_l_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_Bert_layer_Pipeline_l_S_buf8_buf8_l_0.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_Bert_layer_Pipeline_l_S_buf8_buf8_l_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_Bert_layer_Pipeline_l_S_buf8_buf8_l_0.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_Bert_layer_Pipeline_l_S_buf9_buf9_l_0_l_buf9_l_1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_Bert_layer_Pipeline_l_S_buf9_buf9_l_0_l_buf9_l_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_urem_12ns_5ns_4_16_1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_urem_12ns_5ns_4_16_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_urem_12ns_5ns_4_16_1_divider' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_urem_12ns_5ns_4_16_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_urem_12ns_5ns_4_16_1_divider' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_urem_12ns_5ns_4_16_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_urem_12ns_5ns_4_16_1' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_urem_12ns_5ns_4_16_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_mul_mul_12ns_13ns_25_4_1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mul_mul_12ns_13ns_25_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_mul_mul_12ns_13ns_25_4_1_DSP48_1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mul_mul_12ns_13ns_25_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_mul_mul_12ns_13ns_25_4_1_DSP48_1' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mul_mul_12ns_13ns_25_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_mul_mul_12ns_13ns_25_4_1' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mul_mul_12ns_13ns_25_4_1.v:32]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_Bert_layer_Pipeline_l_S_buf9_buf9_l_0_l_buf9_l_1' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_Bert_layer_Pipeline_l_S_buf9_buf9_l_0_l_buf9_l_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_Bert_layer_Pipeline_l_bias_i10_l_j10' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_Bert_layer_Pipeline_l_bias_i10_l_j10.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_Bert_layer_Pipeline_l_bias_i10_l_j10' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_Bert_layer_Pipeline_l_bias_i10_l_j10.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_Bert_layer_Pipeline_l_S_buf10_buf10_l_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_Bert_layer_Pipeline_l_S_buf10_buf10_l_0.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_Bert_layer_Pipeline_l_S_buf10_buf10_l_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_Bert_layer_Pipeline_l_S_buf10_buf10_l_0.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_Bert_layer_Pipeline_l_S_buf11_buf11_l_0_l_buf11_l_1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_Bert_layer_Pipeline_l_S_buf11_buf11_l_0_l_buf11_l_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_Bert_layer_Pipeline_l_S_buf11_buf11_l_0_l_buf11_l_1' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_Bert_layer_Pipeline_l_S_buf11_buf11_l_0_l_buf11_l_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_Bert_layer_Pipeline_l_S_buf12_buf12_l_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_Bert_layer_Pipeline_l_S_buf12_buf12_l_0.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_Bert_layer_Pipeline_l_S_buf12_buf12_l_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_Bert_layer_Pipeline_l_S_buf12_buf12_l_0.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_Bert_layer_Pipeline_l_S_buf13_buf13_l_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_Bert_layer_Pipeline_l_S_buf13_buf13_l_0.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_Bert_layer_Pipeline_l_S_buf13_buf13_l_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_Bert_layer_Pipeline_l_S_buf13_buf13_l_0.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_Bert_layer_Pipeline_l_S_buf14_buf14_l_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_Bert_layer_Pipeline_l_S_buf14_buf14_l_0.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_Bert_layer_Pipeline_l_S_buf14_buf14_l_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_Bert_layer_Pipeline_l_S_buf14_buf14_l_0.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_Bert_layer_Pipeline_l_S_buf15_buf15_l_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_Bert_layer_Pipeline_l_S_buf15_buf15_l_0.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_Bert_layer_Pipeline_l_S_buf15_buf15_l_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_Bert_layer_Pipeline_l_S_buf15_buf15_l_0.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_Bert_layer_Pipeline_l_S_buf16_buf16_l_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_Bert_layer_Pipeline_l_S_buf16_buf16_l_0.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_Bert_layer_Pipeline_l_S_buf16_buf16_l_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_Bert_layer_Pipeline_l_S_buf16_buf16_l_0.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_Bert_layer_Pipeline_l_S_buf17_buf17_l_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_Bert_layer_Pipeline_l_S_buf17_buf17_l_0.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_Bert_layer_Pipeline_l_S_buf17_buf17_l_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_Bert_layer_Pipeline_l_S_buf17_buf17_l_0.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_Bert_layer_Pipeline_l_S_buf18_buf18_l_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_Bert_layer_Pipeline_l_S_buf18_buf18_l_0.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_Bert_layer_Pipeline_l_S_buf18_buf18_l_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_Bert_layer_Pipeline_l_S_buf18_buf18_l_0.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_float_to_int8' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_float_to_int8.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/ip/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/opt/xilinx/2022.1/Vivado/2022.1/scripts/rt/data/unisim_comp.v:63898]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [/opt/xilinx/2022.1/Vivado/2022.1/scripts/rt/data/unisim_comp.v:63898]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/ip/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_mux_124_32_1_1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mux_124_32_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_mux_124_32_1_1' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mux_124_32_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_float_to_int8' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_float_to_int8.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_Bert_layer_Pipeline_l_S_buf19_buf19_l_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_Bert_layer_Pipeline_l_S_buf19_buf19_l_0.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_Bert_layer_Pipeline_l_S_buf19_buf19_l_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_Bert_layer_Pipeline_l_S_buf19_buf19_l_0.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_Linear_layer_qkv' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_Linear_layer_qkv.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_Linear_layer_qkv_acc_outp_V_RAM_AUTO_1R1W' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_Linear_layer_qkv_acc_outp_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_Linear_layer_qkv_acc_outp_V_RAM_AUTO_1R1W' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_Linear_layer_qkv_acc_outp_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_Linear_layer_qkv_Pipeline_l_bias_i1_l_j1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_Linear_layer_qkv_Pipeline_l_bias_i1_l_j1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_Linear_layer_qkv_Pipeline_l_bias_i1_l_j1' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_Linear_layer_qkv_Pipeline_l_bias_i1_l_j1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_gemm_systolic_array_qkv_653_659_665_1366_1367' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_gemm_systolic_array_qkv_653_659_665_1366_1367.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_in_loop_VITIS_LOOP_20_1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_dataflow_in_loop_VITIS_LOOP_20_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_init_block_AB_proc69' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_init_block_AB_proc69.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_init_block_AB_proc69_Pipeline_init_block_AB' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_init_block_AB_proc69_Pipeline_init_block_AB.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_init_block_AB_proc69_Pipeline_init_block_AB' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_init_block_AB_proc69_Pipeline_init_block_AB.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_init_block_AB_proc69' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_init_block_AB_proc69.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_systolic_array_k_768_1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_systolic_array_k_768_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_systolic_array_k_768_1_Loop_data_load_proc14' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_systolic_array_k_768_1_Loop_data_load_proc14.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_flow_control_loop_pipe' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_flow_control_loop_pipe.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_flow_control_loop_pipe' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_flow_control_loop_pipe.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_systolic_array_k_768_1_Loop_data_load_proc14' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_systolic_array_k_768_1_Loop_data_load_proc14.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_PE_8_4_1187_1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_PE_8_4_1187_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_mac_muladd_8s_4s_24s_24_4_1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mac_muladd_8s_4s_24s_24_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mac_muladd_8s_4s_24s_24_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mac_muladd_8s_4s_24s_24_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_mac_muladd_8s_4s_24s_24_4_1' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mac_muladd_8s_4s_24s_24_4_1.v:47]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_PE_8_4_1187_1' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_PE_8_4_1187_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_PE_8_4_1188_1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_PE_8_4_1188_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_PE_8_4_1188_1' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_PE_8_4_1188_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_PE_8_4_1189_1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_PE_8_4_1189_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_PE_8_4_1189_1' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_PE_8_4_1189_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_PE_8_4_1190_1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_PE_8_4_1190_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_PE_8_4_1190_1' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_PE_8_4_1190_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_PE_8_4_1191_1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_PE_8_4_1191_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_PE_8_4_1191_1' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_PE_8_4_1191_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_PE_8_4_1192_1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_PE_8_4_1192_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_PE_8_4_1192_1' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_PE_8_4_1192_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_PE_8_4_1193_1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_PE_8_4_1193_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_PE_8_4_1193_1' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_PE_8_4_1193_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_PE_8_4_1194_1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_PE_8_4_1194_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_PE_8_4_1194_1' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_PE_8_4_1194_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_PE_8_4_1195_1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_PE_8_4_1195_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_PE_8_4_1195_1' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_PE_8_4_1195_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_PE_8_4_1196_1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_PE_8_4_1196_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_PE_8_4_1196_1' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_PE_8_4_1196_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_PE_8_4_1197_1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_PE_8_4_1197_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_PE_8_4_1197_1' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_PE_8_4_1197_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_PE_8_4_1198_1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_PE_8_4_1198_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_PE_8_4_1198_1' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_PE_8_4_1198_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_PE_8_4_1199_1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_PE_8_4_1199_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_PE_8_4_1199_1' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_PE_8_4_1199_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_PE_8_4_1200_1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_PE_8_4_1200_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_PE_8_4_1200_1' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_PE_8_4_1200_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_PE_8_4_1201_1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_PE_8_4_1201_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_PE_8_4_1201_1' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_PE_8_4_1201_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_PE_8_4_1202_1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_PE_8_4_1202_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_PE_8_4_1202_1' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_PE_8_4_1202_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_PE_8_4_1203_1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_PE_8_4_1203_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_PE_8_4_1203_1' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_PE_8_4_1203_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_PE_8_4_1204_1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_PE_8_4_1204_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_PE_8_4_1204_1' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_PE_8_4_1204_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_PE_8_4_1205_1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_PE_8_4_1205_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_PE_8_4_1205_1' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_PE_8_4_1205_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_PE_8_4_1206_1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_PE_8_4_1206_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_PE_8_4_1206_1' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_PE_8_4_1206_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_PE_8_4_1207_1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_PE_8_4_1207_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_PE_8_4_1207_1' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_PE_8_4_1207_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_PE_8_4_1208_1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_PE_8_4_1208_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_PE_8_4_1208_1' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_PE_8_4_1208_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_PE_8_4_1209_1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_PE_8_4_1209_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_PE_8_4_1209_1' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_PE_8_4_1209_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_PE_8_4_1210_1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_PE_8_4_1210_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_PE_8_4_1210_1' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_PE_8_4_1210_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_PE_8_4_1211_1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_PE_8_4_1211_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_PE_8_4_1211_1' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_PE_8_4_1211_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_PE_8_4_1212_1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_PE_8_4_1212_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_PE_8_4_1212_1' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_PE_8_4_1212_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_PE_8_4_1213_1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_PE_8_4_1213_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_PE_8_4_1213_1' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_PE_8_4_1213_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_PE_8_4_1214_1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_PE_8_4_1214_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_PE_8_4_1214_1' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_PE_8_4_1214_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_PE_8_4_1215_1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_PE_8_4_1215_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_PE_8_4_1215_1' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_PE_8_4_1215_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_PE_8_4_1216_1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_PE_8_4_1216_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_PE_8_4_1216_1' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_PE_8_4_1216_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_PE_8_4_1217_1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_PE_8_4_1217_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_PE_8_4_1217_1' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_PE_8_4_1217_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_PE_8_4_1218_1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_PE_8_4_1218_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_PE_8_4_1218_1' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_PE_8_4_1218_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_PE_8_4_1219_1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_PE_8_4_1219_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_PE_8_4_1219_1' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_PE_8_4_1219_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_PE_8_4_1220_1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_PE_8_4_1220_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_PE_8_4_1220_1' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_PE_8_4_1220_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_PE_8_4_1221_1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_PE_8_4_1221_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_PE_8_4_1221_1' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_PE_8_4_1221_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_PE_8_4_1222_1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_PE_8_4_1222_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_PE_8_4_1222_1' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_PE_8_4_1222_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_PE_8_4_1223_1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_PE_8_4_1223_1.v:10]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_PE_8_4_1223_1' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_PE_8_4_1223_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_PE_8_4_1224_1' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_PE_8_4_1224_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_PE_8_4_1225_1' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_PE_8_4_1225_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_PE_8_4_1226_1' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_PE_8_4_1226_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_PE_8_4_1227_1' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_PE_8_4_1227_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_PE_8_4_1228_1' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_PE_8_4_1228_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_PE_8_4_1229_1' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_PE_8_4_1229_1.v:10]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-3876] $readmem data file './Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb.dat' is read successfully [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb.v:23]
INFO: [Synth 8-3876] $readmem data file './Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_V_ROcud.dat' is read successfully [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_V_ROcud.v:23]
INFO: [Synth 8-3876] $readmem data file './Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe.dat' is read successfully [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe.v:23]
INFO: [Synth 8-3876] $readmem data file './Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg.dat' is read successfully [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg.v:23]
INFO: [Synth 8-3876] $readmem data file './Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi.dat' is read successfully [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi.v:23]
INFO: [Synth 8-3876] $readmem data file './Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j.dat' is read successfully [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j.v:23]
INFO: [Synth 8-3876] $readmem data file './Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi.dat' is read successfully [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi.v:23]
INFO: [Synth 8-3876] $readmem data file './Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs.dat' is read successfully [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs.v:23]
INFO: [Synth 8-3876] $readmem data file './Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC.dat' is read successfully [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC.v:23]
INFO: [Synth 8-3876] $readmem data file './Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM.dat' is read successfully [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM.v:23]
INFO: [Synth 8-3876] $readmem data file './Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW.dat' is read successfully [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW.v:26]
INFO: [Synth 8-3876] $readmem data file './Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6.dat' is read successfully [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_control_s_axi.v:496]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_gmem_m_axi.v:2352]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_gmem_m_axi.v:2355]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_gmem_m_axi.v:1844]
WARNING: [Synth 8-6014] Unused sequential element icmp_ln600_reg_509_pp0_iter1_reg_reg was removed.  [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_Bert_layer_Pipeline_l_S_buf0_buf0_l_0_l_buf0_l_1.v:413]
WARNING: [Synth 8-6014] Unused sequential element loop[9].divisor_tmp_reg[10] was removed.  [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_urem_10ns_5ns_4_14_1.v:52]
WARNING: [Synth 8-6014] Unused sequential element quot_reg was removed.  [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_urem_10ns_5ns_4_14_1.v:122]
WARNING: [Synth 8-6014] Unused sequential element icmp_ln610_reg_603_pp0_iter13_reg_reg was removed.  [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_Bert_layer_Pipeline_l_S_buf1_buf1_l_0_l_buf1_l_1.v:699]
WARNING: [Synth 8-6014] Unused sequential element icmp_ln619_reg_205_pp0_iter1_reg_reg was removed.  [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_Bert_layer_Pipeline_l_S_buf2_buf2_l_0.v:272]
WARNING: [Synth 8-6014] Unused sequential element icmp_ln627_reg_603_pp0_iter13_reg_reg was removed.  [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_Bert_layer_Pipeline_l_S_buf3_buf3_l_0_l_buf3_l_1.v:699]
WARNING: [Synth 8-6014] Unused sequential element icmp_ln636_reg_205_pp0_iter1_reg_reg was removed.  [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_Bert_layer_Pipeline_l_S_buf4_buf4_l_0.v:272]
WARNING: [Synth 8-6014] Unused sequential element icmp_ln644_reg_603_pp0_iter13_reg_reg was removed.  [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_Bert_layer_Pipeline_l_S_buf5_buf5_l_0_l_buf5_l_1.v:699]
WARNING: [Synth 8-6014] Unused sequential element icmp_ln653_reg_205_pp0_iter1_reg_reg was removed.  [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_Bert_layer_Pipeline_l_S_buf6_buf6_l_0.v:272]
WARNING: [Synth 8-6014] Unused sequential element icmp_ln661_reg_603_pp0_iter13_reg_reg was removed.  [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_Bert_layer_Pipeline_l_S_buf7_buf7_l_0_l_buf7_l_1.v:699]
WARNING: [Synth 8-6014] Unused sequential element icmp_ln670_reg_205_pp0_iter1_reg_reg was removed.  [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_Bert_layer_Pipeline_l_S_buf8_buf8_l_0.v:272]
WARNING: [Synth 8-6014] Unused sequential element loop[11].divisor_tmp_reg[12] was removed.  [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_urem_12ns_5ns_4_16_1.v:52]
WARNING: [Synth 8-6014] Unused sequential element quot_reg was removed.  [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_urem_12ns_5ns_4_16_1.v:122]
WARNING: [Synth 8-6014] Unused sequential element icmp_ln678_reg_605_pp0_iter15_reg_reg was removed.  [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_Bert_layer_Pipeline_l_S_buf9_buf9_l_0_l_buf9_l_1.v:741]
WARNING: [Synth 8-6014] Unused sequential element icmp_ln687_reg_205_pp0_iter1_reg_reg was removed.  [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_Bert_layer_Pipeline_l_S_buf10_buf10_l_0.v:272]
WARNING: [Synth 8-6014] Unused sequential element icmp_ln695_reg_605_pp0_iter13_reg_reg was removed.  [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_Bert_layer_Pipeline_l_S_buf11_buf11_l_0_l_buf11_l_1.v:699]
WARNING: [Synth 8-6014] Unused sequential element icmp_ln704_reg_205_pp0_iter1_reg_reg was removed.  [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_Bert_layer_Pipeline_l_S_buf12_buf12_l_0.v:272]
WARNING: [Synth 8-6014] Unused sequential element icmp_ln711_reg_211_pp0_iter1_reg_reg was removed.  [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_Bert_layer_Pipeline_l_S_buf13_buf13_l_0.v:273]
WARNING: [Synth 8-6014] Unused sequential element icmp_ln718_reg_211_pp0_iter1_reg_reg was removed.  [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_Bert_layer_Pipeline_l_S_buf14_buf14_l_0.v:273]
WARNING: [Synth 8-6014] Unused sequential element icmp_ln725_reg_211_pp0_iter1_reg_reg was removed.  [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_Bert_layer_Pipeline_l_S_buf15_buf15_l_0.v:273]
WARNING: [Synth 8-6014] Unused sequential element icmp_ln732_reg_211_pp0_iter1_reg_reg was removed.  [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_Bert_layer_Pipeline_l_S_buf16_buf16_l_0.v:273]
WARNING: [Synth 8-6014] Unused sequential element icmp_ln739_reg_641_pp0_iter71_reg_reg was removed.  [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_Bert_layer_Pipeline_l_S_buf17_buf17_l_0.v:1892]
WARNING: [Synth 8-6014] Unused sequential element icmp_ln795_reg_641_pp0_iter71_reg_reg was removed.  [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_Bert_layer_Pipeline_l_S_buf25_buf25_l_0.v:1892]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_control_s_axi.v:764]
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[11] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[10] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[9] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[8] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DIVIDE_BY_ZERO_IN in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized128 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized128 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized128 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized73 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized73 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized73 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized73 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized73 is either unconnected or has no load
WARNING: [Synth 8-7129] Port B[8] in module carry_chain__parameterized16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized54 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized54 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized54 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized54 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized54 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized56 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized56 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized56 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized56 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized56 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized130 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized130 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized130 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized126 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized126 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized126 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized124 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized124 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized124 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized122 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized122 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized122 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[14] in module carry_chain__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[13] in module carry_chain__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[12] in module carry_chain__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[11] in module carry_chain__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[10] in module carry_chain__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[9] in module carry_chain__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[8] in module carry_chain__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[7] in module carry_chain__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[6] in module carry_chain__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[5] in module carry_chain__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[4] in module carry_chain__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[3] in module carry_chain__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[2] in module carry_chain__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[1] in module carry_chain__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module carry_chain__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[2] in module carry_chain__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[1] in module carry_chain__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module carry_chain__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_eq_im__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[31] in module special_detect__parameterized2 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:06 ; elapsed = 00:02:19 . Memory (MB): peak = 6512.637 ; gain = 3023.301 ; free physical = 14295 ; free virtual = 176647
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:15 ; elapsed = 00:02:29 . Memory (MB): peak = 6512.637 ; gain = 3023.301 ; free physical = 13685 ; free virtual = 176042
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:15 ; elapsed = 00:02:29 . Memory (MB): peak = 6512.637 ; gain = 3023.301 ; free physical = 13685 ; free virtual = 176043
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 7105.293 ; gain = 45.805 ; free physical = 23319 ; free virtual = 185657
INFO: [Netlist 29-17] Analyzing 7330 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_Bert_layer_1_0/constraints/Bert_layer_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 9890.586 ; gain = 0.000 ; free physical = 20832 ; free virtual = 183170
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_Bert_layer_1_0/constraints/Bert_layer_ooc.xdc] for cell 'inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_Bert_layer_1_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_Bert_layer_1_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.18 . Memory (MB): peak = 9890.586 ; gain = 0.000 ; free physical = 20870 ; free virtual = 183208
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 122 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 47 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 14 instances
  FDE => FDRE: 61 instances

write_xdc: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 10166.582 ; gain = 275.992 ; free physical = 20800 ; free virtual = 183138
Constraint Validation Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 10166.586 ; gain = 276.000 ; free physical = 20777 ; free virtual = 183114
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:05:21 ; elapsed = 00:05:43 . Memory (MB): peak = 10166.590 ; gain = 6677.254 ; free physical = 24923 ; free virtual = 187261
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[9].remd_tmp_reg[10]' and it is trimmed from '10' to '4' bits. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_urem_10ns_5ns_4_14_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[9].dividend_tmp_reg[10]' and it is trimmed from '10' to '4' bits. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_urem_10ns_5ns_4_14_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '10' to '9' bits. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_urem_10ns_5ns_4_14_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '10' to '9' bits. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_urem_10ns_5ns_4_14_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '10' to '9' bits. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_urem_10ns_5ns_4_14_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '10' to '9' bits. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_urem_10ns_5ns_4_14_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '10' to '9' bits. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_urem_10ns_5ns_4_14_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '10' to '9' bits. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_urem_10ns_5ns_4_14_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '10' to '9' bits. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_urem_10ns_5ns_4_14_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '10' to '9' bits. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_urem_10ns_5ns_4_14_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '10' to '9' bits. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_urem_10ns_5ns_4_14_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[11].remd_tmp_reg[12]' and it is trimmed from '12' to '4' bits. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_urem_12ns_5ns_4_16_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[11].dividend_tmp_reg[12]' and it is trimmed from '12' to '4' bits. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_urem_12ns_5ns_4_16_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[10].remd_tmp_reg[11]' and it is trimmed from '12' to '11' bits. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_urem_12ns_5ns_4_16_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[9].remd_tmp_reg[10]' and it is trimmed from '12' to '11' bits. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_urem_12ns_5ns_4_16_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '12' to '11' bits. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_urem_12ns_5ns_4_16_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '12' to '11' bits. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_urem_12ns_5ns_4_16_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '12' to '11' bits. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_urem_12ns_5ns_4_16_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '12' to '11' bits. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_urem_12ns_5ns_4_16_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '12' to '11' bits. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_urem_12ns_5ns_4_16_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '12' to '11' bits. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_urem_12ns_5ns_4_16_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '12' to '11' bits. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_urem_12ns_5ns_4_16_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '12' to '11' bits. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_urem_12ns_5ns_4_16_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '12' to '11' bits. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_urem_12ns_5ns_4_16_1.v:51]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'Bert_layer_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'Bert_layer_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Bert_layer_gmem_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Bert_layer_gmem_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Bert_layer_gmem_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Bert_layer_gmem_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-6904] The RAM "Bert_layer_mean1_RAM_AUTO_1R1W:/ram_reg" of size (depth=12 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Bert_layer_Self_attention_inp_sumRow_RAM_AUTO_1R1W:/ram_reg" of size (depth=12 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 24 for RAM "Bert_layer_acc_outp5_V_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "Bert_layer_acc_outp4_V_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 6 for RAM "Bert_layer_acc_outp4_V_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Bert_layer_buf0_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 6 because memory depth for RAM "Bert_layer_buf1_V_RAM_AUTO_1R1W:/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 6 and width 4 for RAM "Bert_layer_buf1_V_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "Bert_layer_buf2_V_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 4 for RAM "Bert_layer_buf9_V_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 4 for RAM "Bert_layer_buf9_V_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 4 for RAM "Bert_layer_buf9_V_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "Bert_layer_buf10_V_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "Bert_layer_buf10_V_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "Bert_layer_v447_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-6794] RAM ("Bert_layer_v456_RAM_AUTO_1R1W:/ram_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"Bert_layer_v456_RAM_AUTO_1R1W:/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "Bert_layer_v457_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 24 for RAM "Bert_layer_Linear_layer_qkv_acc_outp_V_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-6904] The RAM "Bert_layer_Self_attention_acc_outp2_V_RAM_AUTO_1R1W:/ram_reg" of size (depth=192 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Bert_layer_Self_attention_acc_outp1_V_RAM_AUTO_1R1W:/ram_reg" of size (depth=36 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Bert_layer_Self_attention_Q_h_RAM_AUTO_1R1W:/ram_reg" of size (depth=192 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Bert_layer_Self_attention_v123_RAM_AUTO_1R1W:/ram_reg" of size (depth=36 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Bert_layer_Self_attention_v124_RAM_AUTO_1R1W:/ram_reg" of size (depth=36 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'Bert_layer_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'Bert_layer_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Bert_layer_gmem_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Bert_layer_gmem_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Bert_layer_gmem_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Bert_layer_gmem_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:07:15 ; elapsed = 00:07:56 . Memory (MB): peak = 10182.590 ; gain = 6693.254 ; free physical = 24399 ; free virtual = 186817
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'floating_point_v7_1_14:/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'floating_point_v7_1_14:/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_1_14:/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'floating_point_v7_1_14:/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'Bert_layer_sitofp_32s_32_5_no_dsp_1:/Bert_layer_sitofp_32s_32_5_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'Bert_layer_sitofp_32s_32_5_no_dsp_1:/Bert_layer_sitofp_32s_32_5_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'Bert_layer_sitofp_32s_32_5_no_dsp_1:/Bert_layer_sitofp_32s_32_5_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized1) to 'Bert_layer_sitofp_32s_32_5_no_dsp_1:/Bert_layer_sitofp_32s_32_5_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'Bert_layer_sitofp_32s_32_5_no_dsp_1:/Bert_layer_sitofp_32s_32_5_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized30) to 'Bert_layer_sitofp_32s_32_5_no_dsp_1:/Bert_layer_sitofp_32s_32_5_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'Bert_layer_sitofp_32s_32_5_no_dsp_1:/Bert_layer_sitofp_32s_32_5_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized30) to 'Bert_layer_sitofp_32s_32_5_no_dsp_1:/Bert_layer_sitofp_32s_32_5_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'Bert_layer_sitofp_32s_32_5_no_dsp_1:/Bert_layer_sitofp_32s_32_5_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'Bert_layer_sitofp_32s_32_5_no_dsp_1:/Bert_layer_sitofp_32s_32_5_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'Bert_layer_sitofp_32s_32_5_no_dsp_1:/Bert_layer_sitofp_32s_32_5_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'Bert_layer_sitofp_32s_32_5_no_dsp_1:/Bert_layer_sitofp_32s_32_5_no_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'Bert_layer_sitofp_32s_32_5_no_dsp_1:/Bert_layer_sitofp_32s_32_5_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'Bert_layer_sitofp_32s_32_5_no_dsp_1:/Bert_layer_sitofp_32s_32_5_no_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'Bert_layer_sitofp_32s_32_5_no_dsp_1:/Bert_layer_sitofp_32s_32_5_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'Bert_layer_sitofp_32s_32_5_no_dsp_1:/Bert_layer_sitofp_32s_32_5_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'Bert_layer_sitofp_32s_32_5_no_dsp_1:/Bert_layer_sitofp_32s_32_5_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'Bert_layer_sitofp_32s_32_5_no_dsp_1:/Bert_layer_sitofp_32s_32_5_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_j6_fu_477/fexp_32ns_32ns_32_14_full_dsp_1_U2985/Bert_layer_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'inst/grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_j6_fu_477/fexp_32ns_32ns_32_14_full_dsp_1_U2985/Bert_layer_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_j6_fu_477/fexp_32ns_32ns_32_14_full_dsp_1_U2985/Bert_layer_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'inst/grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_j6_fu_477/fexp_32ns_32ns_32_14_full_dsp_1_U2985/Bert_layer_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_j6_fu_477/fexp_32ns_32ns_32_14_full_dsp_1_U2985/Bert_layer_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'inst/grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_j6_fu_477/fexp_32ns_32ns_32_14_full_dsp_1_U2985/Bert_layer_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_j6_fu_477/fexp_32ns_32ns_32_14_full_dsp_1_U2985/Bert_layer_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'inst/grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_j6_fu_477/fexp_32ns_32ns_32_14_full_dsp_1_U2985/Bert_layer_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_1_14__parameterized2:/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'floating_point_v7_1_14__parameterized2:/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_1_14__parameterized2:/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'floating_point_v7_1_14__parameterized2:/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'Bert_layer_fsub_32ns_32ns_32_7_full_dsp_1:/Bert_layer_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'Bert_layer_fsub_32ns_32ns_32_7_full_dsp_1:/Bert_layer_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'Bert_layer_fsub_32ns_32ns_32_7_full_dsp_1:/Bert_layer_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'Bert_layer_fsub_32ns_32ns_32_7_full_dsp_1:/Bert_layer_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_1_14__parameterized4:/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'floating_point_v7_1_14__parameterized4:/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_1_14__parameterized4:/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized1) to 'floating_point_v7_1_14__parameterized4:/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_1_14__parameterized4:/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized30) to 'floating_point_v7_1_14__parameterized4:/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_1_14__parameterized4:/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized30) to 'floating_point_v7_1_14__parameterized4:/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_1_14__parameterized4:/i_synth/DELAY_ACCUM_OVERFLOW' (delay__parameterized1) to 'floating_point_v7_1_14__parameterized4:/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_1_14__parameterized5:/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'floating_point_v7_1_14__parameterized5:/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_1_14__parameterized5:/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXP_INC_DELAY' (delay__parameterized1) to 'floating_point_v7_1_14__parameterized5:/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_1_14__parameterized5:/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'floating_point_v7_1_14__parameterized5:/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_1_14__parameterized5:/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'floating_point_v7_1_14__parameterized5:/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_1_14__parameterized5:/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'floating_point_v7_1_14__parameterized5:/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_1_14__parameterized6:/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'floating_point_v7_1_14__parameterized6:/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_1_14__parameterized6:/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'floating_point_v7_1_14__parameterized6:/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_1_14__parameterized6:/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'floating_point_v7_1_14__parameterized6:/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_2916/grp_generic_tanh_float_s_fu_546/fcmp_32ns_32ns_1_2_no_dsp_1_U8114/Bert_layer_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_2916/grp_generic_tanh_float_s_fu_546/fcmp_32ns_32ns_1_2_no_dsp_1_U8114/Bert_layer_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_2916/grp_generic_tanh_float_s_fu_546/fcmp_32ns_32ns_1_2_no_dsp_1_U8114/Bert_layer_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_2916/grp_generic_tanh_float_s_fu_546/fcmp_32ns_32ns_1_2_no_dsp_1_U8114/Bert_layer_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_2916/grp_generic_tanh_float_s_fu_546/fcmp_32ns_32ns_1_2_no_dsp_1_U8114/Bert_layer_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_2916/grp_generic_tanh_float_s_fu_546/fcmp_32ns_32ns_1_2_no_dsp_1_U8114/Bert_layer_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_2916/grp_generic_tanh_float_s_fu_546/fcmp_32ns_32ns_1_2_no_dsp_1_U8114/Bert_layer_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_2916/grp_generic_tanh_float_s_fu_546/fcmp_32ns_32ns_1_2_no_dsp_1_U8114/Bert_layer_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_1_14__parameterized8:/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'floating_point_v7_1_14__parameterized8:/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_1_14__parameterized8:/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'floating_point_v7_1_14__parameterized8:/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1:/Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1:/Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1:/Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1:/Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1:/Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1:/Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fsqrt_32ns_32ns_32_12_no_dsp_1_U10517/Bert_layer_fsqrt_32ns_32ns_32_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'inst/fsqrt_32ns_32ns_32_12_no_dsp_1_U10517/Bert_layer_fsqrt_32ns_32ns_32_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/fsqrt_32ns_32ns_32_12_no_dsp_1_U10517/Bert_layer_fsqrt_32ns_32ns_32_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_INC_DELAY' (delay__parameterized1) to 'inst/fsqrt_32ns_32ns_32_12_no_dsp_1_U10517/Bert_layer_fsqrt_32ns_32ns_32_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/fsqrt_32ns_32ns_32_12_no_dsp_1_U10517/Bert_layer_fsqrt_32ns_32ns_32_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized30) to 'inst/fsqrt_32ns_32ns_32_12_no_dsp_1_U10517/Bert_layer_fsqrt_32ns_32ns_32_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/fsqrt_32ns_32ns_32_12_no_dsp_1_U10517/Bert_layer_fsqrt_32ns_32ns_32_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized30) to 'inst/fsqrt_32ns_32ns_32_12_no_dsp_1_U10517/Bert_layer_fsqrt_32ns_32ns_32_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/fsqrt_32ns_32ns_32_12_no_dsp_1_U10517/Bert_layer_fsqrt_32ns_32ns_32_12_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'inst/fsqrt_32ns_32ns_32_12_no_dsp_1_U10517/Bert_layer_fsqrt_32ns_32ns_32_12_no_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fsqrt_32ns_32ns_32_12_no_dsp_1_U10517/Bert_layer_fsqrt_32ns_32ns_32_12_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'inst/fsqrt_32ns_32ns_32_12_no_dsp_1_U10517/Bert_layer_fsqrt_32ns_32ns_32_12_no_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fsqrt_32ns_32ns_32_12_no_dsp_1_U10517/Bert_layer_fsqrt_32ns_32ns_32_12_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'inst/fsqrt_32ns_32ns_32_12_no_dsp_1_U10517/Bert_layer_fsqrt_32ns_32ns_32_12_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fsqrt_32ns_32ns_32_12_no_dsp_1_U10517/Bert_layer_fsqrt_32ns_32ns_32_12_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'inst/fsqrt_32ns_32ns_32_12_no_dsp_1_U10517/Bert_layer_fsqrt_32ns_32ns_32_12_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fadd_32ns_32ns_32_5_no_dsp_1_U10522/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'inst/fadd_32ns_32ns_32_5_no_dsp_1_U10522/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/fadd_32ns_32ns_32_5_no_dsp_1_U10522/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY' (delay__parameterized1) to 'inst/fadd_32ns_32ns_32_5_no_dsp_1_U10522/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/fadd_32ns_32ns_32_5_no_dsp_1_U10522/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'inst/fadd_32ns_32ns_32_5_no_dsp_1_U10522/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fadd_32ns_32ns_32_5_no_dsp_1_U10522/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'inst/fadd_32ns_32ns_32_5_no_dsp_1_U10522/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/faddfsub_32ns_32ns_32_7_full_dsp_1_U10524/Bert_layer_faddfsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'inst/faddfsub_32ns_32ns_32_7_full_dsp_1_U10524/Bert_layer_faddfsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/faddfsub_32ns_32ns_32_7_full_dsp_1_U10524/Bert_layer_faddfsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'inst/faddfsub_32ns_32ns_32_7_full_dsp_1_U10524/Bert_layer_faddfsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_4s_24s_24_4_1_U6648/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '24' bits. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mac_muladd_8s_4s_24s_24_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_4s_24s_24_4_1_U6648/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg' and it is trimmed from '45' to '24' bits. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mac_muladd_8s_4s_24s_24_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_4s_24s_24_4_1_U6648/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg' and it is trimmed from '27' to '24' bits. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mac_muladd_8s_4s_24s_24_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_4s_24s_24_4_1_U6643/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '24' bits. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mac_muladd_8s_4s_24s_24_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_4s_24s_24_4_1_U6643/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg' and it is trimmed from '45' to '24' bits. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mac_muladd_8s_4s_24s_24_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_4s_24s_24_4_1_U6643/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg' and it is trimmed from '27' to '24' bits. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mac_muladd_8s_4s_24s_24_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_4s_24s_24_4_1_U6638/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '24' bits. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mac_muladd_8s_4s_24s_24_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_4s_24s_24_4_1_U6638/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg' and it is trimmed from '45' to '24' bits. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mac_muladd_8s_4s_24s_24_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_4s_24s_24_4_1_U6638/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg' and it is trimmed from '27' to '24' bits. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mac_muladd_8s_4s_24s_24_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_4s_24s_24_4_1_U6633/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '24' bits. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mac_muladd_8s_4s_24s_24_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_4s_24s_24_4_1_U6633/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg' and it is trimmed from '45' to '24' bits. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mac_muladd_8s_4s_24s_24_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_4s_24s_24_4_1_U6633/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg' and it is trimmed from '27' to '24' bits. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mac_muladd_8s_4s_24s_24_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_4s_24s_24_4_1_U6588/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '24' bits. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mac_muladd_8s_4s_24s_24_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_4s_24s_24_4_1_U6588/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg' and it is trimmed from '45' to '24' bits. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mac_muladd_8s_4s_24s_24_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_4s_24s_24_4_1_U6588/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg' and it is trimmed from '27' to '24' bits. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mac_muladd_8s_4s_24s_24_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_4s_24s_24_4_1_U6583/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '24' bits. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mac_muladd_8s_4s_24s_24_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_4s_24s_24_4_1_U6583/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg' and it is trimmed from '45' to '24' bits. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mac_muladd_8s_4s_24s_24_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_4s_24s_24_4_1_U6583/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg' and it is trimmed from '27' to '24' bits. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mac_muladd_8s_4s_24s_24_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_4s_24s_24_4_1_U6578/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '24' bits. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mac_muladd_8s_4s_24s_24_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_4s_24s_24_4_1_U6578/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg' and it is trimmed from '45' to '24' bits. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mac_muladd_8s_4s_24s_24_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_4s_24s_24_4_1_U6578/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg' and it is trimmed from '27' to '24' bits. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mac_muladd_8s_4s_24s_24_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_4s_24s_24_4_1_U6573/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '24' bits. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mac_muladd_8s_4s_24s_24_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_4s_24s_24_4_1_U6573/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg' and it is trimmed from '45' to '24' bits. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mac_muladd_8s_4s_24s_24_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_4s_24s_24_4_1_U6573/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg' and it is trimmed from '27' to '24' bits. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mac_muladd_8s_4s_24s_24_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_4s_24s_24_4_1_U6173/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '24' bits. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mac_muladd_8s_4s_24s_24_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_4s_24s_24_4_1_U6173/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg' and it is trimmed from '45' to '24' bits. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mac_muladd_8s_4s_24s_24_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_4s_24s_24_4_1_U6173/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg' and it is trimmed from '27' to '24' bits. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mac_muladd_8s_4s_24s_24_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_4s_24s_24_4_1_U6138/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '24' bits. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mac_muladd_8s_4s_24s_24_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_4s_24s_24_4_1_U6138/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg' and it is trimmed from '45' to '24' bits. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mac_muladd_8s_4s_24s_24_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_4s_24s_24_4_1_U6138/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg' and it is trimmed from '27' to '24' bits. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mac_muladd_8s_4s_24s_24_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_4s_24s_24_4_1_U6133/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '24' bits. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mac_muladd_8s_4s_24s_24_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_4s_24s_24_4_1_U6133/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg' and it is trimmed from '45' to '24' bits. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mac_muladd_8s_4s_24s_24_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_4s_24s_24_4_1_U6133/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg' and it is trimmed from '27' to '24' bits. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mac_muladd_8s_4s_24s_24_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_4s_24s_24_4_1_U6128/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '24' bits. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mac_muladd_8s_4s_24s_24_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_4s_24s_24_4_1_U6128/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg' and it is trimmed from '45' to '24' bits. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mac_muladd_8s_4s_24s_24_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_4s_24s_24_4_1_U6128/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg' and it is trimmed from '27' to '24' bits. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mac_muladd_8s_4s_24s_24_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_4s_24s_24_4_1_U6123/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '24' bits. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mac_muladd_8s_4s_24s_24_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_4s_24s_24_4_1_U6123/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg' and it is trimmed from '45' to '24' bits. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mac_muladd_8s_4s_24s_24_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_4s_24s_24_4_1_U6123/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg' and it is trimmed from '27' to '24' bits. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mac_muladd_8s_4s_24s_24_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_4s_24s_24_4_1_U6118/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '24' bits. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mac_muladd_8s_4s_24s_24_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_4s_24s_24_4_1_U6118/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg' and it is trimmed from '45' to '24' bits. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mac_muladd_8s_4s_24s_24_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_4s_24s_24_4_1_U6118/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg' and it is trimmed from '27' to '24' bits. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mac_muladd_8s_4s_24s_24_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_4s_24s_24_4_1_U6113/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '24' bits. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mac_muladd_8s_4s_24s_24_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_4s_24s_24_4_1_U6113/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg' and it is trimmed from '45' to '24' bits. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mac_muladd_8s_4s_24s_24_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_4s_24s_24_4_1_U6113/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg' and it is trimmed from '27' to '24' bits. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mac_muladd_8s_4s_24s_24_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_4s_24s_24_4_1_U6053/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '24' bits. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mac_muladd_8s_4s_24s_24_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_4s_24s_24_4_1_U6053/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg' and it is trimmed from '45' to '24' bits. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mac_muladd_8s_4s_24s_24_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_4s_24s_24_4_1_U6053/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg' and it is trimmed from '27' to '24' bits. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mac_muladd_8s_4s_24s_24_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_4s_24s_24_4_1_U5998/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '24' bits. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mac_muladd_8s_4s_24s_24_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_4s_24s_24_4_1_U5998/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg' and it is trimmed from '45' to '24' bits. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mac_muladd_8s_4s_24s_24_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_4s_24s_24_4_1_U5998/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg' and it is trimmed from '27' to '24' bits. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mac_muladd_8s_4s_24s_24_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_4s_24s_24_4_1_U5993/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '24' bits. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mac_muladd_8s_4s_24s_24_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_4s_24s_24_4_1_U5993/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg' and it is trimmed from '45' to '24' bits. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mac_muladd_8s_4s_24s_24_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_4s_24s_24_4_1_U5993/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg' and it is trimmed from '27' to '24' bits. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mac_muladd_8s_4s_24s_24_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_4s_24s_24_4_1_U9033/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '24' bits. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mac_muladd_8s_4s_24s_24_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_4s_24s_24_4_1_U9033/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg' and it is trimmed from '45' to '24' bits. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mac_muladd_8s_4s_24s_24_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_4s_24s_24_4_1_U9033/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg' and it is trimmed from '27' to '24' bits. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mac_muladd_8s_4s_24s_24_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_4s_24s_24_4_1_U9028/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '24' bits. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mac_muladd_8s_4s_24s_24_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_4s_24s_24_4_1_U9028/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg' and it is trimmed from '45' to '24' bits. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mac_muladd_8s_4s_24s_24_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_4s_24s_24_4_1_U9028/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg' and it is trimmed from '27' to '24' bits. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mac_muladd_8s_4s_24s_24_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_4s_24s_24_4_1_U9023/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '24' bits. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mac_muladd_8s_4s_24s_24_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_4s_24s_24_4_1_U9023/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg' and it is trimmed from '45' to '24' bits. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mac_muladd_8s_4s_24s_24_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_4s_24s_24_4_1_U9023/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg' and it is trimmed from '27' to '24' bits. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mac_muladd_8s_4s_24s_24_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_4s_24s_24_4_1_U8673/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '24' bits. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mac_muladd_8s_4s_24s_24_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_4s_24s_24_4_1_U8673/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg' and it is trimmed from '45' to '24' bits. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mac_muladd_8s_4s_24s_24_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_4s_24s_24_4_1_U8673/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg' and it is trimmed from '27' to '24' bits. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mac_muladd_8s_4s_24s_24_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_4s_24s_24_4_1_U8668/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '24' bits. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mac_muladd_8s_4s_24s_24_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_4s_24s_24_4_1_U8668/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg' and it is trimmed from '45' to '24' bits. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mac_muladd_8s_4s_24s_24_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_4s_24s_24_4_1_U8668/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg' and it is trimmed from '27' to '24' bits. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mac_muladd_8s_4s_24s_24_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_4s_24s_24_4_1_U8613/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '24' bits. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mac_muladd_8s_4s_24s_24_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_4s_24s_24_4_1_U8613/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg' and it is trimmed from '45' to '24' bits. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mac_muladd_8s_4s_24s_24_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_4s_24s_24_4_1_U8613/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg' and it is trimmed from '27' to '24' bits. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mac_muladd_8s_4s_24s_24_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_4s_24s_24_4_1_U8608/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '24' bits. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mac_muladd_8s_4s_24s_24_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_4s_24s_24_4_1_U8608/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg' and it is trimmed from '45' to '24' bits. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mac_muladd_8s_4s_24s_24_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_4s_24s_24_4_1_U8608/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg' and it is trimmed from '27' to '24' bits. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mac_muladd_8s_4s_24s_24_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_4s_24s_24_4_1_U8603/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '24' bits. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mac_muladd_8s_4s_24s_24_4_1.v:39]
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6904] The RAM "inst/buf23_U/ram_reg" of size (depth=12 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/buf22_U/ram_reg" of size (depth=12 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/buf21_U/ram_reg" of size (depth=12 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/buf26_U/ram_reg" of size (depth=12 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/buf27_U/ram_reg" of size (depth=12 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM ("inst/acc_outp_V_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 24 for RAM "inst/acc_outp_V_U/ram_reg"
RAM ("inst/acc_outp_V_1_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 24 for RAM "inst/acc_outp_V_1_U/ram_reg"
RAM ("inst/acc_outp_V_2_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 24 for RAM "inst/acc_outp_V_2_U/ram_reg"
RAM ("inst/acc_outp_V_3_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 24 for RAM "inst/acc_outp_V_3_U/ram_reg"
RAM ("inst/acc_outp_V_4_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 24 for RAM "inst/acc_outp_V_4_U/ram_reg"
RAM ("inst/acc_outp_V_5_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 24 for RAM "inst/acc_outp_V_5_U/ram_reg"
RAM ("inst/acc_outp_V_6_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 24 for RAM "inst/acc_outp_V_6_U/ram_reg"
RAM ("inst/acc_outp_V_7_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 24 for RAM "inst/acc_outp_V_7_U/ram_reg"
RAM ("inst/acc_outp_V_8_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 24 for RAM "inst/acc_outp_V_8_U/ram_reg"
RAM ("inst/acc_outp_V_9_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 24 for RAM "inst/acc_outp_V_9_U/ram_reg"
RAM ("inst/acc_outp_V_10_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 24 for RAM "inst/acc_outp_V_10_U/ram_reg"
RAM ("inst/acc_outp_V_11_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 24 for RAM "inst/acc_outp_V_11_U/ram_reg"
RAM ("inst/buf13_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/buf13_U/ram_reg"
INFO: [Synth 8-7124] RAM ("inst/v457_10_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/v457_10_U/ram_reg"
RAM ("inst/v451_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/v451_U/ram_reg"
INFO: [Synth 8-6904] The RAM "inst/buf23_U/ram_reg" of size (depth=12 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/buf22_U/ram_reg" of size (depth=12 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/buf21_U/ram_reg" of size (depth=12 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM ("inst/acc_outp5_V_1_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 24 for RAM "inst/acc_outp5_V_1_U/ram_reg"
RAM ("inst/acc_outp5_V_2_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 24 for RAM "inst/acc_outp5_V_2_U/ram_reg"
RAM ("inst/acc_outp5_V_3_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 24 for RAM "inst/acc_outp5_V_3_U/ram_reg"
RAM ("inst/acc_outp5_V_6_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 24 for RAM "inst/acc_outp5_V_6_U/ram_reg"
RAM ("inst/acc_outp5_V_7_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 24 for RAM "inst/acc_outp5_V_7_U/ram_reg"
INFO: [Synth 8-7124] RAM ("inst/acc_outp4_V_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "inst/acc_outp4_V_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 6 for RAM "inst/acc_outp4_V_U/ram_reg"
INFO: [Synth 8-7124] RAM ("inst/acc_outp4_V_1_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "inst/acc_outp4_V_1_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 6 for RAM "inst/acc_outp4_V_1_U/ram_reg"
INFO: [Synth 8-7124] RAM ("inst/acc_outp4_V_2_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "inst/acc_outp4_V_2_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 6 for RAM "inst/acc_outp4_V_2_U/ram_reg"
INFO: [Synth 8-7124] RAM ("inst/acc_outp4_V_3_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "inst/acc_outp4_V_3_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 6 for RAM "inst/acc_outp4_V_3_U/ram_reg"
INFO: [Synth 8-7124] RAM ("inst/acc_outp4_V_4_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "inst/acc_outp4_V_4_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 6 for RAM "inst/acc_outp4_V_4_U/ram_reg"
INFO: [Synth 8-7124] RAM ("inst/acc_outp4_V_5_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "inst/acc_outp4_V_5_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 6 for RAM "inst/acc_outp4_V_5_U/ram_reg"
INFO: [Synth 8-7124] RAM ("inst/acc_outp4_V_6_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "inst/acc_outp4_V_6_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 6 for RAM "inst/acc_outp4_V_6_U/ram_reg"
INFO: [Synth 8-7124] RAM ("inst/acc_outp4_V_7_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "inst/acc_outp4_V_7_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 6 for RAM "inst/acc_outp4_V_7_U/ram_reg"
INFO: [Synth 8-7124] RAM ("inst/acc_outp4_V_8_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "inst/acc_outp4_V_8_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 6 for RAM "inst/acc_outp4_V_8_U/ram_reg"
INFO: [Synth 8-7124] RAM ("inst/acc_outp4_V_9_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "inst/acc_outp4_V_9_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 6 for RAM "inst/acc_outp4_V_9_U/ram_reg"
INFO: [Synth 8-7124] RAM ("inst/acc_outp4_V_10_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "inst/acc_outp4_V_10_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 6 for RAM "inst/acc_outp4_V_10_U/ram_reg"
INFO: [Synth 8-7124] RAM ("inst/acc_outp4_V_11_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "inst/acc_outp4_V_11_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 6 for RAM "inst/acc_outp4_V_11_U/ram_reg"
RAM ("inst/acc_outp3_V_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 24 for RAM "inst/acc_outp3_V_U/ram_reg"
RAM ("inst/acc_outp3_V_1_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 24 for RAM "inst/acc_outp3_V_1_U/ram_reg"
RAM ("inst/acc_outp3_V_2_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 24 for RAM "inst/acc_outp3_V_2_U/ram_reg"
RAM ("inst/acc_outp3_V_3_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 24 for RAM "inst/acc_outp3_V_3_U/ram_reg"
RAM ("inst/acc_outp3_V_4_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 24 for RAM "inst/acc_outp3_V_4_U/ram_reg"
RAM ("inst/acc_outp3_V_5_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 24 for RAM "inst/acc_outp3_V_5_U/ram_reg"
RAM ("inst/acc_outp3_V_6_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 24 for RAM "inst/acc_outp3_V_6_U/ram_reg"
RAM ("inst/acc_outp3_V_7_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 24 for RAM "inst/acc_outp3_V_7_U/ram_reg"
RAM ("inst/acc_outp3_V_8_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 24 for RAM "inst/acc_outp3_V_8_U/ram_reg"
RAM ("inst/acc_outp3_V_9_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 24 for RAM "inst/acc_outp3_V_9_U/ram_reg"
RAM ("inst/acc_outp3_V_10_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 24 for RAM "inst/acc_outp3_V_10_U/ram_reg"
RAM ("inst/acc_outp3_V_11_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 24 for RAM "inst/acc_outp3_V_11_U/ram_reg"
RAM ("inst/acc_outp5_V_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 24 for RAM "inst/acc_outp5_V_U/ram_reg"
RAM ("inst/buf8_V_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "inst/buf8_V_U/ram_reg"
INFO: [Synth 8-7124] RAM ("inst/buf10_V_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "inst/buf10_V_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "inst/buf10_V_U/ram_reg"
RAM ("inst/buf12_V_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "inst/buf12_V_U/ram_reg"
RAM ("inst/v447_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/v447_U/ram_reg"
RAM ("inst/v447_1_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/v447_1_U/ram_reg"
RAM ("inst/v447_2_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/v447_2_U/ram_reg"
RAM ("inst/v447_3_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/v447_3_U/ram_reg"
RAM ("inst/v447_4_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/v447_4_U/ram_reg"
RAM ("inst/v447_5_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/v447_5_U/ram_reg"
RAM ("inst/v447_6_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/v447_6_U/ram_reg"
RAM ("inst/v447_7_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/v447_7_U/ram_reg"
RAM ("inst/v447_8_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/v447_8_U/ram_reg"
RAM ("inst/v447_9_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/v447_9_U/ram_reg"
RAM ("inst/v447_10_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/v447_10_U/ram_reg"
RAM ("inst/v447_11_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/v447_11_U/ram_reg"
RAM ("inst/v448_2_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/v448_2_U/ram_reg"
RAM ("inst/v448_3_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/v448_3_U/ram_reg"
RAM ("inst/v448_4_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/v448_4_U/ram_reg"
RAM ("inst/v448_5_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/v448_5_U/ram_reg"
RAM ("inst/v448_9_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/v448_9_U/ram_reg"
RAM ("inst/v460_11_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/v460_11_U/ram_reg"
RAM ("inst/v460_10_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/v460_10_U/ram_reg"
RAM ("inst/v460_9_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/v460_9_U/ram_reg"
RAM ("inst/v460_8_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/v460_8_U/ram_reg"
RAM ("inst/v460_7_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/v460_7_U/ram_reg"
RAM ("inst/v460_6_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/v460_6_U/ram_reg"
RAM ("inst/v460_5_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/v460_5_U/ram_reg"
RAM ("inst/v460_4_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/v460_4_U/ram_reg"
RAM ("inst/v460_3_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/v460_3_U/ram_reg"
RAM ("inst/v460_2_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/v460_2_U/ram_reg"
RAM ("inst/v460_1_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/v460_1_U/ram_reg"
RAM ("inst/v460_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/v460_U/ram_reg"
INFO: [Synth 8-7124] RAM ("inst/v457_11_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/v457_11_U/ram_reg"
RAM ("inst/v449_2_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/v449_2_U/ram_reg"
INFO: [Synth 8-7124] RAM ("inst/v457_8_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/v457_8_U/ram_reg"
RAM ("inst/v449_3_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/v449_3_U/ram_reg"
INFO: [Synth 8-6794] RAM ("inst/v456_11_U/ram_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"inst/v456_11_U/ram_reg"'.
INFO: [Synth 8-6794] RAM ("inst/v456_10_U/ram_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"inst/v456_10_U/ram_reg"'.
INFO: [Synth 8-6794] RAM ("inst/v456_9_U/ram_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"inst/v456_9_U/ram_reg"'.
INFO: [Synth 8-6794] RAM ("inst/v456_8_U/ram_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"inst/v456_8_U/ram_reg"'.
INFO: [Synth 8-6794] RAM ("inst/v456_7_U/ram_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"inst/v456_7_U/ram_reg"'.
INFO: [Synth 8-6794] RAM ("inst/v456_6_U/ram_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"inst/v456_6_U/ram_reg"'.
INFO: [Synth 8-6794] RAM ("inst/v456_5_U/ram_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"inst/v456_5_U/ram_reg"'.
INFO: [Synth 8-6794] RAM ("inst/v456_4_U/ram_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"inst/v456_4_U/ram_reg"'.
INFO: [Synth 8-6794] RAM ("inst/v456_3_U/ram_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"inst/v456_3_U/ram_reg"'.
INFO: [Synth 8-6794] RAM ("inst/v456_2_U/ram_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"inst/v456_2_U/ram_reg"'.
INFO: [Synth 8-6794] RAM ("inst/v456_1_U/ram_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"inst/v456_1_U/ram_reg"'.
INFO: [Synth 8-6794] RAM ("inst/v456_U/ram_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"inst/v456_U/ram_reg"'.
RAM ("inst/v455_11_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/v455_11_U/ram_reg"
RAM ("inst/v455_10_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/v455_10_U/ram_reg"
RAM ("inst/v455_9_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/v455_9_U/ram_reg"
RAM ("inst/v455_8_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/v455_8_U/ram_reg"
RAM ("inst/v455_7_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/v455_7_U/ram_reg"
RAM ("inst/v455_6_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/v455_6_U/ram_reg"
RAM ("inst/v455_5_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/v455_5_U/ram_reg"
RAM ("inst/v455_4_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/v455_4_U/ram_reg"
RAM ("inst/v455_3_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/v455_3_U/ram_reg"
INFO: [Common 17-14] Message 'Synth 8-7030' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
RAM ("inst/v455_2_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/v455_1_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/v455_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/v450_9_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/v450_5_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/v450_4_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/v450_2_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/v449_9_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/v449_5_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/v449_4_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-6904] The RAM "inst/buf26_U/ram_reg" of size (depth=12 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/buf27_U/ram_reg" of size (depth=12 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6794] RAM ("inst/v456_11_U/ram_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"inst/v456_11_U/ram_reg"'.
INFO: [Synth 8-6794] RAM ("inst/v456_10_U/ram_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"inst/v456_10_U/ram_reg"'.
INFO: [Synth 8-6794] RAM ("inst/v456_9_U/ram_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"inst/v456_9_U/ram_reg"'.
INFO: [Synth 8-6794] RAM ("inst/v456_8_U/ram_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"inst/v456_8_U/ram_reg"'.
INFO: [Synth 8-6794] RAM ("inst/v456_7_U/ram_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"inst/v456_7_U/ram_reg"'.
INFO: [Synth 8-6794] RAM ("inst/v456_6_U/ram_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"inst/v456_6_U/ram_reg"'.
INFO: [Synth 8-6794] RAM ("inst/v456_5_U/ram_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"inst/v456_5_U/ram_reg"'.
INFO: [Synth 8-6794] RAM ("inst/v456_4_U/ram_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"inst/v456_4_U/ram_reg"'.
INFO: [Synth 8-6794] RAM ("inst/v456_3_U/ram_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"inst/v456_3_U/ram_reg"'.
INFO: [Synth 8-6794] RAM ("inst/v456_2_U/ram_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"inst/v456_2_U/ram_reg"'.
INFO: [Synth 8-6794] RAM ("inst/v456_1_U/ram_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"inst/v456_1_U/ram_reg"'.
INFO: [Synth 8-6794] RAM ("inst/v456_U/ram_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"inst/v456_U/ram_reg"'.
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U809/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U809/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U809/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U809/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U809/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U809/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U809/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U809/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U809/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U809/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U809/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U809/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U809/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U814/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U814/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U814/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U814/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U814/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U814/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U814/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U814/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U814/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U814/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U814/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U814/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U814/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U819/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U819/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U819/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U819/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U819/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U819/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U819/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U819/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U819/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U819/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U819/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U819/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U819/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U824/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U824/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U824/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U824/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U824/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U824/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U824/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U824/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U824/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U824/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U824/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U824/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U824/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U829/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U829/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U829/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U829/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U829/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U829/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U829/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U829/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U829/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U829/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U829/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U829/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U829/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U869/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U869/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U869/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U869/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U869/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U869/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U869/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U869/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U869/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U869/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U869/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U869/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U869/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U874/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U874/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U874/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U874/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U874/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U874/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U874/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U874/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U874/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U874/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U874/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U874/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U874/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U879/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U879/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U879/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U879/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U879/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U879/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U879/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U879/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U879/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U879/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U879/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U879/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U879/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U884/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U884/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U884/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U884/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U884/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U884/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U884/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U884/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U884/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U884/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U884/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U884/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U884/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U889/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U889/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U889/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U889/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U889/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U889/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U889/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U889/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U889/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U889/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U889/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U889/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U889/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U924/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U924/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U924/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U924/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U924/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U924/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U924/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U924/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U924/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U924/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U924/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U924/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U924/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U1054/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1054/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1054/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1054/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1054/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1054/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1054/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1054/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1054/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U1054/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1054/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U1054/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1054/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U1049/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1049/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1049/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1049/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1049/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1049/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1049/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1049/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1049/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U1049/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1049/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U1049/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1049/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U1044/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1044/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1044/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1044/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1044/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1044/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1044/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1044/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1044/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U1044/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1044/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U1044/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1044/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U1039/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1039/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1039/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1039/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1039/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1039/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1039/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1039/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1039/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U1039/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1039/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U1039/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1039/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U1034/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1034/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1034/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1034/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1034/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1034/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1034/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1034/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1034/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U1034/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1034/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U1034/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1034/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U1029/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1029/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1029/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1029/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1029/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1029/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1029/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1029/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1029/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U1029/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1029/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U1029/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1029/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U994/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U994/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U994/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U994/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U994/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U994/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U994/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U994/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U994/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U994/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U994/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U994/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U994/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U989/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U989/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U989/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U989/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U989/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U989/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U989/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U989/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U989/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U989/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U989/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U989/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U989/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U984/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U984/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U984/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U984/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U984/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U984/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U984/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U984/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U984/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U984/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U984/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U984/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U984/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U979/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U979/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U979/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U979/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U979/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U979/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U979/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U979/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U979/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U979/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U979/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U979/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U979/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U974/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U974/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U974/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U974/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U974/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U974/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U974/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U974/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U974/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U974/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U974/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U974/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U974/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U969/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U969/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U969/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U969/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U969/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U969/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U969/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U969/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U969/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U969/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U969/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U969/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U969/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U949/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U949/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U949/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U949/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U949/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U949/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U949/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U949/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U949/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U949/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U949/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U949/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U949/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U944/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U944/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U944/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U944/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U944/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U944/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U944/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U944/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U944/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U944/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U944/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U944/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U944/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U939/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U939/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U939/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U939/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U939/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U939/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U939/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U939/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U939/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U939/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U939/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U939/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U939/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U934/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U934/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U934/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U934/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U934/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U934/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U934/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U934/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U934/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U934/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U934/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U934/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U934/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U929/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U929/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U929/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U929/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U929/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U929/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U929/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U929/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U929/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U929/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U929/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U929/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U929/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U679/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U679/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U679/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U679/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U679/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U679/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U679/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U679/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U679/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U679/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U679/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U679/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U679/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U619/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U619/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U619/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U619/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U619/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U619/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U619/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U619/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U619/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U619/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U619/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U619/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U619/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U1059/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1059/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1059/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1059/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1059/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1059/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1059/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1059/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1059/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U1059/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1059/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U1059/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1059/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U804/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U804/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U804/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U804/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U804/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U804/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U804/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U804/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U804/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U804/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U804/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U804/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U804/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U799/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U799/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U799/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U799/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U799/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U799/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U799/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U799/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U799/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U799/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U799/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U799/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U799/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U794/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U794/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U794/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U794/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U794/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U794/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U794/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U794/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U794/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U794/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U794/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U794/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U794/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U789/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U789/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U789/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U789/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U789/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U789/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U789/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U789/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U789/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U789/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U789/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U789/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U789/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U744/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U744/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U744/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U744/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U744/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U744/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U744/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U744/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U744/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U744/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U744/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U744/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U744/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U739/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U739/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U739/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U739/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U739/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U739/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U739/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U739/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U739/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U739/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U739/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U739/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U739/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U734/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U734/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U734/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U734/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U734/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U734/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U734/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U734/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U734/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U734/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U734/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U734/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U734/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U729/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U729/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U729/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U729/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U729/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U729/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U729/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U729/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U729/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U729/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U729/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U729/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U729/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U719/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U719/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U719/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U719/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U719/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U719/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U719/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U719/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U719/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U719/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U719/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U719/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U719/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U714/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U714/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U714/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U714/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U714/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U714/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U714/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U714/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U714/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U714/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U714/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U714/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U714/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U684/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U684/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U684/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U684/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U684/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U684/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U684/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U684/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U684/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U684/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U684/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U684/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U684/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U674/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U674/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U674/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U674/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U674/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U674/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U674/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U674/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U674/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U674/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U674/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U674/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U674/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U669/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U669/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U669/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U669/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U669/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U669/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U669/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U669/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U669/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U669/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U669/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U669/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U669/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U659/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U659/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U659/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U659/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U659/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U659/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U659/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U659/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U659/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U659/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U659/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U659/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U659/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U654/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U654/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U654/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U654/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U654/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U654/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U654/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U654/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U654/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U654/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U654/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U654/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U654/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U624/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U624/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U624/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U624/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U624/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U624/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U624/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U624/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U624/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U624/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U624/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U624/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U624/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U614/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U614/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U614/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U614/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U614/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U614/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U614/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U614/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U614/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U614/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U614/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U614/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U614/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U609/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U609/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U609/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U609/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U609/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U609/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U609/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U609/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U609/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U609/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U609/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U609/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U609/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U599/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U599/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U599/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U599/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U599/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U599/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U599/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U599/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U599/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U599/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U599/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U599/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U599/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U594/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U594/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U594/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U594/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U594/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U594/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U594/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U594/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U594/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U594/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U594/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U594/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U594/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U564/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U564/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U564/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U564/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U564/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U564/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U564/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U564/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U564/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U564/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U564/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U564/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U564/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U559/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U559/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U559/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U559/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U559/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U559/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U559/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U559/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U559/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U559/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U559/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U559/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U559/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U554/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U554/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U554/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U554/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U554/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U554/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U554/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U554/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U554/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U554/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U554/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U554/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U554/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U549/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U549/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U549/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U549/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U549/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U549/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U549/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U549/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U549/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U549/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U549/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U549/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U549/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U539/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U539/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U539/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U539/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U539/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U539/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U539/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U539/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U539/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U539/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U539/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U539/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U539/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U534/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U534/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U534/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U534/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U534/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U534/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U534/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U534/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U534/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U534/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U534/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U534/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U534/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U529/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U529/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U529/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U529/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U529/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U529/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U529/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U529/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U529/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U529/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U529/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U529/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U529/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U524/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U524/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U524/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U524/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U524/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U524/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U524/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U524/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U524/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U524/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U524/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U524/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U524/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U509/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U509/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U509/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U509/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U509/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U509/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U509/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U509/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U509/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U509/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U509/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U509/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U509/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U504/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U504/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U504/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U504/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U504/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U504/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U504/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U504/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U504/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U504/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U504/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U504/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U504/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U499/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U499/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U499/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U499/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U499/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U499/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U499/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U499/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U499/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U499/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U499/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U499/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U499/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U494/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U494/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U494/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U494/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U494/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U494/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U494/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U494/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U494/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U494/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U494/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U494/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U494/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U489/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U489/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U489/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U489/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U489/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U489/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U489/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U489/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U489/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U489/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U489/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U489/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U489/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U474/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U474/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U474/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U474/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U474/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U474/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U474/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U474/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U474/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U474/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U474/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U474/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U474/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U469/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U469/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U469/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U469/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U469/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U469/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U469/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U469/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U469/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U469/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U469/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U469/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U469/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U464/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U464/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U464/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U464/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U464/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U464/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U464/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U464/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U464/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U464/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U464/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U464/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U464/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U449/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U449/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U449/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U449/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U449/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U449/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U449/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U449/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U449/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U449/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U449/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U449/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U449/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U444/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U444/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U444/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U444/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U444/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U444/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U444/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U444/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U444/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U444/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U444/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U444/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U444/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U434/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U434/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U434/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U434/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U434/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U434/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U434/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U434/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U434/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U434/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U434/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U434/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U434/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U428/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U428/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U428/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U428/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U428/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U428/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U428/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U428/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U428/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U428/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U428/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U428/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U428/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U1144/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1144/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1144/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1144/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1144/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1144/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1144/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1144/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1144/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U1144/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1144/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U1144/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1144/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U1139/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1139/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1139/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1139/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1139/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1139/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1139/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1139/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1139/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U1139/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1139/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U1139/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1139/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U1134/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1134/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1134/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1134/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1134/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1134/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1134/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1134/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1134/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U1134/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1134/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U1134/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1134/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U1129/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1129/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1129/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1129/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1129/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1129/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1129/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1129/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1129/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U1129/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1129/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U1129/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1129/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U1084/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1084/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1084/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1084/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1084/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1084/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1084/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1084/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1084/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U1084/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1084/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U1084/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1084/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U1079/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1079/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1079/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1079/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1079/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1079/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1079/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1079/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1079/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U1079/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1079/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U1079/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1079/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U1074/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1074/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1074/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1074/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1074/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1074/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1074/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1074/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1074/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U1074/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1074/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U1074/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1074/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U1069/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1069/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1069/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1069/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1069/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1069/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1069/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1069/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1069/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U1069/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1069/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U1069/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1069/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U1064/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1064/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1064/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1064/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1064/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1064/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1064/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1064/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1064/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U1064/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1064/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U1064/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1064/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U1019/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1019/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1019/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1019/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1019/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1019/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1019/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1019/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1019/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U1019/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1019/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U1019/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1019/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U1014/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1014/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1014/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1014/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1014/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1014/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1014/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1014/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1014/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U1014/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1014/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U1014/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1014/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U1009/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1009/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1009/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1009/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1009/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1009/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1009/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1009/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1009/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U1009/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1009/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U1009/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1009/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U1004/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1004/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1004/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1004/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1004/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1004/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1004/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1004/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1004/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U1004/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1004/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U1004/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1004/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U999/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U999/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U999/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U999/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U999/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U999/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U999/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U999/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U999/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U999/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U999/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U999/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U999/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U769/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U769/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U769/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U769/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U769/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U769/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U769/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U769/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U769/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U769/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U769/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U769/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U769/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U764/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U764/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U764/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U764/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U764/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U764/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U764/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U764/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U764/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U764/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U764/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U764/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U764/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U759/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U759/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U759/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U759/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U759/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U759/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U759/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U759/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U759/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U759/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U759/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U759/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U759/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U754/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U754/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U754/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U754/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U754/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U754/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U754/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U754/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U754/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U754/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U754/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U754/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U754/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U749/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U749/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U749/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U749/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U749/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U749/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U749/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U749/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U749/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U749/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U749/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U749/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U749/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U709/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U709/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U709/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U709/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U709/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U709/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U709/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U709/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U709/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U709/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U709/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U709/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U709/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U704/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U704/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U704/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U704/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U704/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U704/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U704/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U704/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U704/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U704/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U704/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U704/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U704/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U699/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U699/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U699/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U699/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U699/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U699/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U699/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U699/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U699/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U699/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U699/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U699/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U699/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U694/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U694/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U694/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U694/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U694/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U694/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U694/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U694/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U694/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U694/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U694/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U694/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U694/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U689/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U689/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U689/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U689/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U689/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U689/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U689/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U689/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U689/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U689/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U689/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U689/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U689/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U649/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U649/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U649/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U649/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U649/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U649/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U649/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U649/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U649/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U649/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U649/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U649/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U649/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U644/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U644/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U644/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U644/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U644/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U644/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U644/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U644/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U644/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U644/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U644/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U644/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U644/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U639/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U639/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U639/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U639/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U639/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U639/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U639/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U639/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U639/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U639/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U639/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U639/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U639/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U634/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U634/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U634/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U634/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U634/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U634/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U634/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U634/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U634/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U634/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U634/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U634/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U634/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U629/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U629/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U629/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U629/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U629/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U629/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U629/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U629/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U629/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U629/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U629/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U629/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U629/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U589/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U589/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U589/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U589/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U589/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U589/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U589/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U589/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U589/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U589/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U589/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U589/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U589/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U584/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U584/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U584/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U584/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U584/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U584/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U584/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U584/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U584/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U584/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U584/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U584/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U584/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U579/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U579/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U579/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U579/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U579/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U579/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U579/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U579/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U579/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U579/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U579/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U579/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U579/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U574/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U574/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U574/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U574/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U574/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U574/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U574/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U574/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U574/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U574/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U574/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U574/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U574/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U569/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U569/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U569/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U569/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U569/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U569/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U569/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U569/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U569/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U569/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U569/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U569/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U569/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U439/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U439/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U439/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U439/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U439/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U439/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U439/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U439/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U439/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U439/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U439/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U439/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U439/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U1124/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1124/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1124/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1124/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1124/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1124/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1124/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1124/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1124/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U1124/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1124/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U1124/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1124/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U1119/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1119/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1119/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1119/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1119/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1119/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1119/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1119/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1119/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U1119/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1119/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U1119/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1119/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U1114/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1114/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1114/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1114/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1114/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1114/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1114/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1114/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1114/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U1114/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1114/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U1114/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1114/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U1109/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1109/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1109/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1109/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1109/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1109/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1109/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1109/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1109/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U1109/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1109/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U1109/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1109/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U1104/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1104/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1104/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1104/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1104/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1104/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1104/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1104/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1104/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U1104/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1104/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U1104/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1104/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U1099/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1099/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1099/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1099/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1099/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1099/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1099/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1099/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1099/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U1099/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1099/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U1099/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1099/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U1094/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1094/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1094/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1094/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1094/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1094/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1094/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1094/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1094/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U1094/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1094/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U1094/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1094/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U1089/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1089/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1089/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1089/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1089/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1089/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1089/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1089/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1089/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U1089/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1089/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U1089/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1089/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U1024/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1024/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1024/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1024/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1024/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1024/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1024/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U1024/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1024/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U1024/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1024/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U1024/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U1024/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U964/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U964/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U964/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U964/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U964/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U964/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U964/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U964/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U964/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U964/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U964/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U964/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U964/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U959/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U959/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U959/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U959/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U959/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U959/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U959/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U959/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U959/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U959/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U959/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U959/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U959/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U954/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U954/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U954/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U954/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U954/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U954/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U954/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U954/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U954/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U954/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U954/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U954/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U954/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U919/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U919/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U919/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U919/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U919/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U919/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U919/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U919/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U919/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U919/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U919/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U919/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U919/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U914/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U914/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U914/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U914/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U914/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U914/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U914/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U914/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U914/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U914/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U914/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U914/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U914/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U909/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U909/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U909/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U909/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U909/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U909/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U909/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U909/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U909/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U909/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U909/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U909/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U909/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U904/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U904/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U904/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U904/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U904/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U904/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U904/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U904/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U904/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U904/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U904/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U904/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U904/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U899/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U899/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U899/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U899/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U899/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U899/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U899/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U899/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U899/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U899/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U899/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U899/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U899/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U894/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U894/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U894/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U894/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U894/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U894/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U894/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U894/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U894/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U894/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U894/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U894/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U894/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U864/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U864/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U864/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U864/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U864/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U864/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U864/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U864/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U864/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U864/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U864/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U864/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U864/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U859/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U859/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U859/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U859/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U859/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U859/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U859/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U859/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U859/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U859/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U859/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U859/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U859/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U854/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U854/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U854/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U854/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U854/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U854/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U854/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U854/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U854/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U854/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U854/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U854/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U854/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U849/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U849/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U849/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U849/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U849/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U849/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U849/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U849/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U849/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U849/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U849/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U849/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U849/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U844/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U844/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U844/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U844/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U844/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U844/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U844/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U844/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U844/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U844/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U844/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U844/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U844/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U839/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U839/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U839/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U839/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U839/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U839/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U839/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U839/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U839/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U839/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U839/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U839/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U839/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U834/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U834/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U834/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U834/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U834/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U834/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U834/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U834/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U834/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U834/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U834/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U834/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U834/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U784/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U784/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U784/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U784/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U784/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U784/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U784/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U784/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U784/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U784/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U784/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U784/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U784/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U779/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U779/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U779/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U779/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U779/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U779/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U779/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U779/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U779/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U779/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U779/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U779/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U779/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U774/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U774/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U774/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U774/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U774/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U774/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U774/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U774/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U774/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U774/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U774/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U774/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U774/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U724/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U724/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U724/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U724/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U724/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U724/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U724/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U724/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U724/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U724/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U724/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U724/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U724/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U664/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U664/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U664/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U664/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U664/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U664/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U664/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U664/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U664/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U664/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U664/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U664/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U664/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U604/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U604/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U604/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U604/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U604/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U604/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U604/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U604/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U604/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U604/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U604/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U604/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U604/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U544/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U544/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U544/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U544/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U544/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U544/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U544/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U544/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U544/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U544/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U544/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U544/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U544/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U519/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U519/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U519/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U519/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U519/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U519/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U519/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U519/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U519/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U519/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U519/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U519/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U519/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U514/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U514/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U514/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U514/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U514/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U514/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U514/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U514/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U514/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U514/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U514/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U514/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U514/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U484/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U484/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U484/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U484/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U484/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U484/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U484/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U484/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U484/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U484/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U484/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U484/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U484/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U479/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U479/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U479/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U479/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U479/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U479/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U479/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U479/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U479/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U479/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U479/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U479/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U479/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U459/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U459/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U459/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U459/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U459/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U459/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U459/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U459/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U459/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U459/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U459/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U459/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U459/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U454/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U454/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U454/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U454/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U454/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U454/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U454/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U454/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U454/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U454/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U454/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U454/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U454/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U4375/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4375/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4375/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4375/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4375/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4375/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4375/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4375/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4375/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4375/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4375/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4375/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4375/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U4370/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4370/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4370/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4370/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4370/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4370/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4370/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4370/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4370/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4370/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4370/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4370/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4370/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U4365/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4365/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4365/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4365/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4365/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4365/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4365/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4365/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4365/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4365/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4365/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4365/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4365/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U4315/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4315/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4315/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4315/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4315/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4315/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4315/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4315/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4315/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4315/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4315/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4315/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4315/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U4310/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4310/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4310/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4310/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4310/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4310/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4310/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4310/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4310/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4310/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4310/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4310/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4310/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U4255/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4255/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4255/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4255/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4255/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4255/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4255/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4255/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4255/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4255/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4255/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4255/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4255/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U4250/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4250/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4250/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4250/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4250/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4250/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4250/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4250/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4250/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4250/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4250/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4250/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4250/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U4295/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4295/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4295/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4295/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4295/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4295/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4295/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4295/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4295/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4295/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4295/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4295/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4295/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U4300/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4300/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4300/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4300/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4300/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4300/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4300/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4300/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4300/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4300/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4300/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4300/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4300/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U4305/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4305/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4305/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4305/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4305/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4305/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4305/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4305/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4305/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4305/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4305/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4305/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4305/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U4245/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4245/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4245/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4245/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4245/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4245/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4245/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4245/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4245/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4245/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4245/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4245/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4245/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U4130/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4130/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4130/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4130/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4130/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4130/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4130/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4130/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4130/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4130/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4130/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4130/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4130/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U4125/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4125/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4125/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4125/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4125/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4125/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4125/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4125/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4125/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4125/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4125/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4125/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4125/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U4120/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4120/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4120/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4120/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4120/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4120/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4120/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4120/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4120/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4120/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4120/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4120/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4120/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U4115/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4115/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4115/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4115/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4115/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4115/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4115/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4115/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4115/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4115/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4115/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4115/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4115/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U4110/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4110/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4110/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4110/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4110/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4110/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4110/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4110/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4110/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4110/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4110/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4110/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4110/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U4360/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4360/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4360/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4360/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4360/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4360/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4360/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4360/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4360/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4360/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4360/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4360/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4360/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U3885/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3885/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3885/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3885/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3885/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3885/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3885/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3885/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3885/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3885/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3885/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3885/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3885/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U3880/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3880/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3880/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3880/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3880/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3880/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3880/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3880/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3880/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3880/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3880/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3880/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3880/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U3825/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3825/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3825/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3825/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3825/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3825/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3825/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3825/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3825/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3825/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3825/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3825/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3825/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U3820/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3820/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3820/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3820/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3820/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3820/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3820/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3820/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3820/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3820/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3820/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3820/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3820/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U4240/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4240/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4240/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4240/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4240/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4240/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4240/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4240/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4240/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4240/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4240/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4240/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4240/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U4235/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4235/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4235/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4235/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4235/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4235/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4235/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4235/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4235/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4235/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4235/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4235/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4235/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U4195/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4195/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4195/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4195/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4195/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4195/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4195/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4195/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4195/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4195/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4195/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4195/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4195/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U4190/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4190/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4190/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4190/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4190/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4190/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4190/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4190/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4190/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4190/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4190/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4190/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4190/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U4185/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4185/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4185/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4185/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4185/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4185/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4185/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4185/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4185/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4185/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4185/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4185/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4185/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U4180/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4180/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4180/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4180/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4180/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4180/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4180/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4180/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4180/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4180/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4180/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4180/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4180/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U4175/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4175/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4175/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4175/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4175/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4175/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4175/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4175/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4175/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4175/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4175/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4175/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4175/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U4170/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4170/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4170/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4170/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4170/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4170/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4170/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4170/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4170/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4170/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4170/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4170/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4170/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U4070/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4070/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4070/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4070/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4070/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4070/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4070/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4070/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4070/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4070/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4070/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4070/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4070/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U4065/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4065/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4065/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4065/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4065/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4065/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4065/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4065/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4065/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4065/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4065/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4065/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4065/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U4060/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4060/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4060/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4060/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4060/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4060/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4060/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4060/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4060/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4060/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4060/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4060/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4060/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U4055/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4055/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4055/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4055/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4055/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4055/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4055/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4055/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4055/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4055/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4055/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4055/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4055/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U4050/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4050/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4050/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4050/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4050/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4050/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4050/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4050/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4050/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4050/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4050/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4050/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4050/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U4005/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4005/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4005/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4005/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4005/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4005/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4005/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4005/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4005/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4005/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4005/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4005/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4005/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U4000/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4000/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4000/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4000/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4000/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4000/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4000/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4000/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4000/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4000/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4000/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4000/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4000/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U3945/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3945/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3945/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3945/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3945/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3945/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3945/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3945/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3945/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3945/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3945/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3945/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3945/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U3940/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3940/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3940/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3940/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3940/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3940/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3940/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3940/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3940/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3940/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3940/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3940/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3940/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U3770/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3770/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3770/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3770/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3770/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3770/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3770/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3770/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3770/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3770/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3770/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3770/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3770/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U3765/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3765/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3765/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3765/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3765/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3765/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3765/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3765/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3765/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3765/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3765/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3765/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3765/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U3760/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3760/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3760/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3760/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3760/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3760/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3760/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3760/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3760/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3760/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3760/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3760/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3760/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U3755/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3755/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3755/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3755/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3755/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3755/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3755/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3755/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3755/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3755/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3755/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3755/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3755/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U3710/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3710/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3710/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3710/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3710/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3710/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3710/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3710/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3710/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3710/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3710/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3710/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3710/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U3705/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3705/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3705/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3705/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3705/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3705/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3705/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3705/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3705/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3705/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3705/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3705/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3705/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U3700/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3700/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3700/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3700/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3700/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3700/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3700/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3700/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3700/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3700/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3700/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3700/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3700/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U3695/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3695/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3695/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3695/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3695/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3695/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3695/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3695/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3695/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3695/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3695/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3695/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3695/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U4290/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4290/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4290/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4290/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4290/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4290/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4290/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4290/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4290/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4290/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4290/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4290/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4290/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U4230/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4230/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4230/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4230/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4230/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4230/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4230/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4230/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4230/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4230/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4230/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4230/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4230/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U4225/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4225/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4225/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4225/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4225/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4225/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4225/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4225/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4225/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4225/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4225/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4225/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4225/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U4220/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4220/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4220/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4220/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4220/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4220/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4220/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4220/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4220/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4220/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4220/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4220/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4220/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U4165/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4165/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4165/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4165/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4165/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4165/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4165/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4165/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4165/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4165/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4165/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4165/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4165/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U4160/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4160/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4160/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4160/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4160/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4160/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4160/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4160/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4160/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4160/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4160/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4160/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4160/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U4100/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4100/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4100/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4100/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4100/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4100/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4100/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4100/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4100/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4100/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4100/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4100/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4100/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U4095/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4095/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4095/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4095/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4095/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4095/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4095/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4095/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4095/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4095/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4095/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4095/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4095/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U4090/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4090/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4090/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4090/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4090/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4090/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4090/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4090/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4090/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4090/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4090/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4090/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4090/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U4085/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4085/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4085/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4085/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4085/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4085/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4085/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4085/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4085/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4085/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4085/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4085/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4085/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U4045/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4045/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4045/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4045/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4045/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4045/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4045/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4045/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4045/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4045/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4045/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4045/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4045/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U4040/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4040/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4040/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4040/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4040/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4040/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4040/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4040/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4040/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4040/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4040/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4040/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4040/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U4035/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4035/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4035/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4035/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4035/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4035/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4035/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4035/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4035/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4035/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4035/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4035/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4035/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U4030/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4030/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4030/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4030/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4030/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4030/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4030/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4030/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4030/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4030/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4030/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4030/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4030/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U4025/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4025/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4025/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4025/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4025/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4025/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4025/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4025/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4025/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4025/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4025/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4025/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4025/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U3995/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3995/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3995/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3995/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3995/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3995/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3995/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3995/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3995/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3995/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3995/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3995/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3995/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U3990/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3990/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3990/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3990/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3990/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3990/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3990/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3990/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3990/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3990/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3990/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3990/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3990/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U3985/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3985/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3985/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3985/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3985/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3985/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3985/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3985/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3985/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3985/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3985/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3985/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3985/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U3980/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3980/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3980/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3980/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3980/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3980/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3980/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3980/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3980/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3980/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3980/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3980/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3980/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U3975/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3975/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3975/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3975/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3975/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3975/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3975/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3975/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3975/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3975/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3975/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3975/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3975/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U3970/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3970/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3970/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3970/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3970/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3970/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3970/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3970/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3970/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3970/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3970/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3970/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3970/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U3835/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3835/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3835/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3835/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3835/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3835/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3835/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3835/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3835/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3835/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3835/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3835/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3835/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U3830/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3830/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3830/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3830/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3830/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3830/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3830/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3830/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3830/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3830/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3830/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3830/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3830/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U3775/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3775/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3775/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3775/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3775/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3775/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3775/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3775/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3775/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3775/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3775/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3775/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3775/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U3715/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3715/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3715/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3715/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3715/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3715/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3715/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3715/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3715/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3715/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3715/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3715/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3715/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U4355/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4355/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4355/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4355/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4355/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4355/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4355/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4355/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4355/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4355/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4355/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4355/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4355/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U4350/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4350/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4350/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4350/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4350/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4350/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4350/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4350/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4350/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4350/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4350/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4350/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4350/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U4345/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4345/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4345/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4345/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4345/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4345/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4345/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4345/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4345/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4345/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4345/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4345/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4345/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U4135/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4135/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4135/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4135/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4135/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4135/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4135/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4135/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4135/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4135/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4135/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4135/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4135/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U4105/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4105/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4105/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4105/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4105/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4105/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4105/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4105/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4105/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4105/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4105/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4105/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4105/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U4075/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4075/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4075/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4075/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4075/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4075/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4075/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4075/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4075/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4075/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4075/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4075/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4075/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U4015/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4015/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4015/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4015/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4015/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4015/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4015/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4015/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4015/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4015/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4015/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4015/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4015/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U4010/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4010/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4010/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4010/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4010/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4010/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4010/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4010/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4010/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4010/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4010/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4010/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4010/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U3955/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3955/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3955/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3955/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3955/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3955/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3955/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3955/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3955/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3955/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3955/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3955/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3955/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U3950/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3950/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3950/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3950/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3950/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3950/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3950/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3950/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3950/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3950/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3950/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3950/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3950/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U3935/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3935/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3935/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3935/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3935/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3935/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3935/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3935/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3935/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3935/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3935/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3935/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3935/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U3930/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3930/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3930/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3930/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3930/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3930/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3930/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3930/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3930/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3930/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3930/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3930/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3930/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U3925/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3925/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3925/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3925/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3925/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3925/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3925/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3925/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3925/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3925/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3925/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3925/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3925/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U3920/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3920/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3920/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3920/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3920/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3920/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3920/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3920/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3920/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3920/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3920/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3920/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3920/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U3915/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3915/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3915/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3915/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3915/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3915/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3915/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3915/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3915/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3915/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3915/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3915/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3915/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U3910/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3910/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3910/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3910/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3910/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3910/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3910/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3910/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3910/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3910/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3910/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3910/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3910/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U3895/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3895/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3895/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3895/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3895/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3895/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3895/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3895/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3895/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3895/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3895/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3895/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3895/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U3890/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3890/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3890/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3890/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3890/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3890/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3890/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3890/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3890/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3890/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3890/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3890/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3890/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U3875/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3875/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3875/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3875/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3875/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3875/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3875/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3875/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3875/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3875/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3875/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3875/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3875/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U3870/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3870/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3870/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3870/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3870/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3870/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3870/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3870/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3870/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3870/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3870/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3870/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3870/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U3865/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3865/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3865/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3865/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3865/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3865/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3865/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3865/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3865/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3865/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3865/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3865/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3865/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U3860/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3860/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3860/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3860/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3860/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3860/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3860/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3860/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3860/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3860/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3860/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3860/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3860/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U3855/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3855/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3855/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3855/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3855/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3855/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3855/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3855/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3855/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3855/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3855/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3855/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3855/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U3850/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3850/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3850/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3850/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3850/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3850/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3850/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3850/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3850/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3850/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3850/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3850/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3850/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U3815/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3815/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3815/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3815/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3815/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3815/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3815/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3815/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3815/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3815/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3815/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3815/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3815/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U3810/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3810/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3810/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3810/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3810/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3810/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3810/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3810/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3810/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3810/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3810/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3810/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3810/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U3805/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3805/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3805/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3805/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3805/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3805/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3805/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3805/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3805/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3805/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3805/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3805/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3805/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U3800/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3800/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3800/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3800/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3800/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3800/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3800/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3800/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3800/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3800/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3800/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3800/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3800/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U3795/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3795/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3795/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3795/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3795/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3795/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3795/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3795/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3795/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3795/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3795/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3795/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3795/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U3790/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3790/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3790/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3790/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3790/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3790/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3790/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3790/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3790/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3790/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3790/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3790/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3790/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U3785/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3785/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3785/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3785/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3785/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3785/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3785/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3785/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3785/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3785/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3785/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3785/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3785/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U3750/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3750/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3750/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3750/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3750/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3750/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3750/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3750/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3750/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3750/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3750/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3750/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3750/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U3745/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3745/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3745/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3745/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3745/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3745/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3745/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3745/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3745/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3745/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3745/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3745/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3745/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U3740/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3740/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3740/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3740/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3740/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3740/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3740/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3740/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3740/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3740/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3740/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3740/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3740/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U4340/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4340/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4340/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4340/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4340/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4340/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4340/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4340/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4340/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4340/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4340/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4340/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4340/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U4335/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4335/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4335/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4335/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4335/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4335/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4335/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4335/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4335/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4335/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4335/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4335/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4335/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U4330/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4330/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4330/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4330/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4330/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4330/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4330/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4330/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4330/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4330/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4330/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4330/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4330/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U4325/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4325/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4325/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4325/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4325/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4325/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4325/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4325/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4325/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4325/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4325/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4325/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4325/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U4320/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4320/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4320/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4320/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4320/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4320/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4320/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4320/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4320/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4320/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4320/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4320/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4320/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U4285/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4285/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4285/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4285/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4285/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4285/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4285/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4285/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4285/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4285/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4285/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4285/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4285/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U4280/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4280/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4280/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4280/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4280/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4280/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4280/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4280/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4280/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4280/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4280/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4280/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4280/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U4275/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4275/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4275/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4275/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4275/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4275/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4275/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4275/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4275/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4275/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4275/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4275/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4275/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U4270/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4270/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4270/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4270/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4270/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4270/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4270/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4270/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4270/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4270/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4270/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4270/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4270/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U4265/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4265/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4265/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4265/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4265/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4265/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4265/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4265/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4265/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4265/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4265/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4265/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4265/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U4260/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4260/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4260/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4260/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4260/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4260/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4260/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4260/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4260/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4260/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4260/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4260/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4260/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U4215/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4215/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4215/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4215/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4215/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4215/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4215/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4215/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4215/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4215/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4215/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4215/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4215/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U4210/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4210/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4210/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4210/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4210/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4210/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4210/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4210/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4210/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4210/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4210/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4210/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4210/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U4205/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4205/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4205/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4205/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4205/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4205/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4205/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4205/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4205/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4205/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4205/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4205/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4205/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U4200/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4200/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4200/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4200/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4200/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4200/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4200/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4200/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4200/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4200/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4200/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4200/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4200/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U4155/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4155/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4155/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4155/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4155/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4155/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4155/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4155/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4155/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4155/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4155/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4155/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4155/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U4150/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4150/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4150/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4150/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4150/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4150/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4150/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4150/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4150/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4150/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4150/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4150/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4150/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U4145/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4145/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4145/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4145/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4145/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4145/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4145/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4145/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4145/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4145/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4145/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4145/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4145/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U4140/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4140/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4140/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4140/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4140/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4140/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4140/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4140/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4140/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4140/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4140/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4140/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4140/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U4080/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4080/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4080/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4080/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4080/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4080/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4080/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4080/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4080/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4080/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4080/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4080/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4080/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U4020/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4020/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4020/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4020/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4020/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4020/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4020/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U4020/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4020/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4020/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4020/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U4020/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U4020/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U3965/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3965/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3965/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3965/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3965/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3965/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3965/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3965/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3965/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3965/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3965/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3965/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3965/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U3960/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3960/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3960/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3960/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3960/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3960/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3960/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3960/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3960/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3960/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3960/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3960/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3960/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U3905/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3905/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3905/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3905/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3905/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3905/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3905/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3905/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3905/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3905/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3905/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3905/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3905/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U3900/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3900/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3900/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3900/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3900/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3900/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3900/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3900/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3900/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3900/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3900/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3900/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3900/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U3845/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3845/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3845/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3845/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3845/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3845/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3845/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3845/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3845/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3845/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3845/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3845/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3845/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U3840/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3840/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3840/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3840/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3840/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3840/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3840/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3840/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3840/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3840/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3840/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3840/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3840/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U3780/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3780/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3780/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3780/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3780/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3780/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3780/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3780/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3780/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3780/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3780/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3780/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3780/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U3735/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3735/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3735/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3735/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3735/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3735/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3735/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3735/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3735/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3735/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3735/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3735/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3735/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U3730/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3730/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3730/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3730/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3730/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3730/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3730/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3730/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3730/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3730/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3730/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3730/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3730/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U3725/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3725/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3725/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3725/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3725/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3725/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3725/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3725/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3725/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3725/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3725/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3725/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3725/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U3720/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3720/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3720/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3720/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3720/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3720/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3720/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3720/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3720/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3720/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3720/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3720/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3720/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U3690/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3690/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3690/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3690/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3690/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3690/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3690/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3690/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3690/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3690/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3690/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3690/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3690/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U3685/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3685/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3685/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3685/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3685/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3685/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3685/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3685/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3685/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3685/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3685/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3685/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3685/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U3680/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3680/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3680/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3680/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3680/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3680/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3680/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3680/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3680/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3680/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3680/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3680/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3680/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U3675/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3675/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3675/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3675/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3675/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3675/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3675/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3675/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3675/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3675/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3675/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3675/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3675/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U3670/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3670/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3670/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3670/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3670/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3670/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3670/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3670/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3670/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3670/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3670/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3670/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3670/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U3665/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3665/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3665/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3665/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3665/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3665/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3665/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3665/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3665/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3665/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3665/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3665/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3665/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U3660/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3660/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3660/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3660/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3660/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3660/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3660/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U3660/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3660/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3660/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3660/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U3660/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U3660/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6003/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6003/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6003/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6003/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6003/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6003/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6003/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6003/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6003/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6003/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6003/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6003/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6003/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6008/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6008/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6008/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6008/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6008/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6008/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6008/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6008/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6008/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6008/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6008/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6008/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6008/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6058/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6058/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6058/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6058/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6058/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6058/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6058/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6058/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6058/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6058/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6058/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6058/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6058/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6063/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6063/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6063/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6063/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6063/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6063/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6063/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6063/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6063/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6063/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6063/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6063/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6063/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6708/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6708/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6708/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6708/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6708/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6708/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6708/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6708/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6708/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6708/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6708/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6708/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6708/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6703/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6703/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6703/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6703/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6703/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6703/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6703/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6703/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6703/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6703/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6703/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6703/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6703/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6698/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6698/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6698/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6698/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6698/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6698/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6698/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6698/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6698/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6698/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6698/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6698/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6698/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6693/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6693/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6693/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6693/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6693/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6693/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6693/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6693/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6693/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6693/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6693/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6693/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6693/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6518/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6518/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6518/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6518/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6518/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6518/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6518/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6518/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6518/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6518/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6518/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6518/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6518/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6513/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6513/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6513/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6513/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6513/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6513/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6513/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6513/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6513/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6513/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6513/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6513/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6513/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6243/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6243/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6243/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6243/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6243/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6243/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6243/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6243/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6243/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6243/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6243/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6243/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6243/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6238/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6238/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6238/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6238/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6238/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6238/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6238/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6238/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6238/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6238/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6238/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6238/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6238/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6233/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6233/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6233/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6233/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6233/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6233/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6233/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6233/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6233/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6233/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6233/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6233/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6233/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6208/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6208/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6208/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6208/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6208/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6208/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6208/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6208/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6208/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6208/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6208/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6208/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6208/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6203/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6203/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6203/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6203/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6203/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6203/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6203/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6203/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6203/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6203/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6203/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6203/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6203/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6198/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6198/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6198/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6198/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6198/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6198/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6198/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6198/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6198/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6198/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6198/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6198/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6198/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6193/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6193/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6193/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6193/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6193/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6193/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6193/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6193/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6193/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6193/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6193/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6193/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6193/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6188/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6188/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6188/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6188/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6188/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6188/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6188/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6188/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6188/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6188/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6188/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6188/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6188/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6183/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6183/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6183/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6183/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6183/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6183/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6183/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6183/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6183/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6183/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6183/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6183/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6183/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6178/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6178/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6178/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6178/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6178/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6178/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6178/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6178/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6178/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6178/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6178/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6178/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6178/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6148/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6148/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6148/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6148/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6148/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6148/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6148/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6148/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6148/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6148/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6148/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6148/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6148/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6143/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6143/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6143/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6143/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6143/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6143/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6143/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6143/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6143/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6143/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6143/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6143/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6143/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6078/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6078/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6078/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6078/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6078/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6078/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6078/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6078/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6078/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6078/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6078/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6078/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6078/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6073/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6073/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6073/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6073/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6073/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6073/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6073/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6073/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6073/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6073/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6073/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6073/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6073/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6068/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6068/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6068/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6068/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6068/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6068/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6068/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6068/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6068/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6068/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6068/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6068/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6068/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6028/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6028/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6028/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6028/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6028/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6028/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6028/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6028/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6028/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6028/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6028/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6028/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6028/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6023/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6023/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6023/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6023/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6023/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6023/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6023/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6023/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6023/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6023/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6023/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6023/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6023/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6018/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6018/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6018/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6018/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6018/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6018/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6018/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6018/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6018/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6018/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6018/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6018/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6018/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6013/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6013/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6013/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6013/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6013/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6013/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6013/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6013/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6013/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6013/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6013/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6013/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6013/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6628/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6628/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6628/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6628/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6628/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6628/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6628/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6628/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6628/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6628/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6628/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6628/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6628/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6623/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6623/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6623/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6623/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6623/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6623/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6623/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6623/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6623/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6623/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6623/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6623/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6623/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6618/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6618/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6618/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6618/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6618/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6618/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6618/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6618/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6618/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6618/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6618/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6618/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6618/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6613/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6613/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6613/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6613/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6613/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6613/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6613/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6613/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6613/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6613/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6613/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6613/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6613/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6568/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6568/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6568/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6568/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6568/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6568/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6568/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6568/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6568/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6568/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6568/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6568/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6568/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6563/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6563/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6563/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6563/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6563/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6563/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6563/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6563/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6563/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6563/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6563/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6563/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6563/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6558/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6558/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6558/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6558/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6558/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6558/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6558/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6558/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6558/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6558/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6558/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6558/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6558/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6553/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6553/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6553/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6553/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6553/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6553/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6553/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6553/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6553/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6553/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6553/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6553/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6553/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6523/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6523/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6523/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6523/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6523/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6523/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6523/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6523/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6523/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6523/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6523/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6523/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6523/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6508/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6508/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6508/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6508/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6508/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6508/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6508/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6508/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6508/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6508/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6508/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6508/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6508/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6503/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6503/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6503/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6503/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6503/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6503/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6503/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6503/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6503/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6503/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6503/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6503/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6503/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6498/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6498/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6498/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6498/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6498/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6498/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6498/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6498/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6498/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6498/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6498/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6498/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6498/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6493/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6493/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6493/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6493/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6493/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6493/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6493/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6493/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6493/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6493/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6493/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6493/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6493/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6463/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6463/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6463/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6463/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6463/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6463/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6463/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6463/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6463/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6463/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6463/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6463/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6463/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6458/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6458/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6458/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6458/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6458/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6458/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6458/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6458/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6458/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6458/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6458/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6458/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6458/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6453/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6453/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6453/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6453/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6453/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6453/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6453/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6453/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6453/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6453/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6453/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6453/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6453/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6448/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6448/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6448/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6448/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6448/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6448/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6448/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6448/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6448/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6448/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6448/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6448/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6448/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6443/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6443/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6443/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6443/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6443/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6443/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6443/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6443/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6443/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6443/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6443/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6443/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6443/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6438/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6438/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6438/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6438/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6438/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6438/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6438/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6438/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6438/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6438/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6438/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6438/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6438/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6278/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6278/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6278/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6278/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6278/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6278/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6278/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6278/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6278/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6278/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6278/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6278/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6278/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6273/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6273/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6273/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6273/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6273/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6273/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6273/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6273/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6273/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6273/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6273/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6273/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6273/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6268/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6268/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6268/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6268/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6268/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6268/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6268/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6268/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6268/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6268/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6268/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6268/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6268/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6263/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6263/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6263/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6263/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6263/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6263/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6263/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6263/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6263/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6263/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6263/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6263/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6263/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6258/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6258/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6258/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6258/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6258/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6258/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6258/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6258/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6258/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6258/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6258/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6258/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6258/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6253/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6253/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6253/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6253/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6253/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6253/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6253/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6253/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6253/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6253/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6253/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6253/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6253/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6248/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6248/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6248/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6248/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6248/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6248/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6248/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6248/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6248/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6248/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6248/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6248/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6248/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6688/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6688/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6688/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6688/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6688/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6688/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6688/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6688/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6688/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6688/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6688/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6688/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6688/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6683/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6683/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6683/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6683/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6683/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6683/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6683/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6683/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6683/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6683/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6683/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6683/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6683/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6678/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6678/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6678/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6678/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6678/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6678/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6678/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6678/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6678/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6678/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6678/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6678/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6678/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6433/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6433/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6433/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6433/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6433/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6433/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6433/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6433/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6433/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6433/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6433/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6433/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6433/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6428/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6428/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6428/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6428/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6428/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6428/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6428/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6428/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6428/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6428/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6428/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6428/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6428/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6423/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6423/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6423/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6423/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6423/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6423/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6423/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6423/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6423/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6423/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6423/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6423/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6423/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6418/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6418/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6418/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6418/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6418/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6418/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6418/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6418/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6418/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6418/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6418/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6418/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6418/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6413/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6413/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6413/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6413/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6413/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6413/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6413/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6413/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6413/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6413/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6413/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6413/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6413/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6408/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6408/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6408/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6408/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6408/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6408/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6408/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6408/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6408/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6408/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6408/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6408/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6408/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6403/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6403/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6403/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6403/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6403/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6403/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6403/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6403/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6403/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6403/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6403/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6403/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6403/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6398/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6398/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6398/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6398/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6398/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6398/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6398/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6398/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6398/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6398/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6398/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6398/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6398/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6393/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6393/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6393/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6393/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6393/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6393/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6393/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6393/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6393/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6393/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6393/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6393/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6393/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6388/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6388/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6388/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6388/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6388/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6388/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6388/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6388/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6388/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6388/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6388/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6388/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6388/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6383/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6383/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6383/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6383/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6383/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6383/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6383/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6383/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6383/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6383/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6383/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6383/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6383/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6378/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6378/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6378/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6378/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6378/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6378/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6378/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6378/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6378/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6378/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6378/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6378/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6378/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6373/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6373/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6373/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6373/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6373/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6373/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6373/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6373/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6373/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6373/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6373/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6373/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6373/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6368/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6368/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6368/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6368/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6368/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6368/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6368/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6368/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6368/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6368/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6368/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6368/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6368/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6363/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6363/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6363/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6363/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6363/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6363/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6363/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6363/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6363/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6363/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6363/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6363/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6363/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6358/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6358/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6358/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6358/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6358/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6358/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6358/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6358/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6358/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6358/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6358/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6358/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6358/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6353/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6353/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6353/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6353/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6353/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6353/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6353/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6353/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6353/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6353/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6353/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6353/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6353/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6348/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6348/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6348/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6348/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6348/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6348/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6348/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6348/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6348/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6348/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6348/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6348/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6348/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6343/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6343/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6343/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6343/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6343/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6343/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6343/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6343/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6343/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6343/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6343/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6343/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6343/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6338/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6338/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6338/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6338/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6338/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6338/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6338/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6338/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6338/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6338/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6338/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6338/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6338/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6333/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6333/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6333/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6333/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6333/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6333/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6333/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6333/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6333/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6333/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6333/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6333/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6333/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6328/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6328/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6328/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6328/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6328/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6328/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6328/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6328/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6328/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6328/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6328/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6328/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6328/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6323/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6323/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6323/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6323/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6323/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6323/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6323/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6323/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6323/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6323/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6323/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6323/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6323/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6318/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6318/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6318/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6318/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6318/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6318/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6318/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6318/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6318/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6318/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6318/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6318/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6318/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6313/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6313/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6313/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6313/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6313/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6313/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6313/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6313/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6313/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6313/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6313/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6313/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6313/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6308/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6308/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6308/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6308/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6308/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6308/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6308/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6308/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6308/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6308/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6308/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6308/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6308/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6303/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6303/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6303/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6303/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6303/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6303/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6303/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6303/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6303/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6303/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6303/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6303/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6303/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6298/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6298/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6298/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6298/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6298/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6298/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6298/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6298/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6298/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6298/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6298/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6298/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6298/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6293/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6293/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6293/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6293/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6293/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6293/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6293/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6293/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6293/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6293/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6293/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6293/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6293/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6673/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6673/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6673/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6673/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6673/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6673/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6673/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6673/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6673/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6673/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6673/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6673/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6673/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6668/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6668/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6668/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6668/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6668/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6668/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6668/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6668/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6668/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6668/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6668/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6668/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6668/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6663/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6663/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6663/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6663/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6663/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6663/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6663/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6663/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6663/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6663/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6663/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6663/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6663/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6658/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6658/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6658/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6658/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6658/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6658/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6658/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6658/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6658/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6658/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6658/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6658/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6658/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6653/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6653/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6653/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6653/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6653/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6653/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6653/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6653/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6653/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6653/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6653/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6653/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6653/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6608/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6608/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6608/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6608/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6608/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6608/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6608/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6608/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6608/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6608/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6608/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6608/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6608/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6603/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6603/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6603/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6603/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6603/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6603/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6603/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6603/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6603/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6603/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6603/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6603/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6603/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6598/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6598/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6598/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6598/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6598/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6598/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6598/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6598/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6598/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6598/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6598/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6598/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6598/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6593/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6593/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6593/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6593/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6593/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6593/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6593/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6593/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6593/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6593/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6593/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6593/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6593/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6548/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6548/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6548/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6548/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6548/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6548/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6548/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6548/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6548/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6548/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6548/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6548/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6548/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6543/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6543/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6543/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6543/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6543/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6543/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6543/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6543/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6543/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6543/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6543/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6543/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6543/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6538/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6538/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6538/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6538/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6538/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6538/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6538/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6538/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6538/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6538/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6538/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6538/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6538/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6533/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6533/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6533/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6533/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6533/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6533/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6533/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6533/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6533/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6533/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6533/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6533/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6533/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6528/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6528/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6528/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6528/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6528/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6528/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6528/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6528/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6528/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6528/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6528/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6528/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6528/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6488/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6488/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6488/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6488/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6488/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6488/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6488/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6488/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6488/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6488/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6488/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6488/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6488/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6483/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6483/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6483/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6483/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6483/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6483/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6483/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6483/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6483/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6483/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6483/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6483/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6483/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6478/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6478/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6478/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6478/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6478/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6478/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6478/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6478/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6478/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6478/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6478/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6478/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6478/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6473/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6473/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6473/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6473/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6473/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6473/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6473/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6473/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6473/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6473/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6473/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6473/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6473/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6468/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6468/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6468/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6468/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6468/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6468/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6468/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6468/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6468/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6468/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6468/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6468/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6468/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6288/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6288/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6288/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6288/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6288/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6288/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6288/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6288/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6288/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6288/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6288/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6288/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6288/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6283/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6283/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6283/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6283/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6283/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6283/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6283/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6283/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6283/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6283/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6283/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6283/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6283/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6228/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6228/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6228/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6228/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6228/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6228/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6228/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6228/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6228/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6228/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6228/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6228/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6228/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6223/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6223/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6223/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6223/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6223/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6223/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6223/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6223/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6223/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6223/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6223/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6223/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6223/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6218/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6218/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6218/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6218/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6218/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6218/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6218/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6218/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6218/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6218/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6218/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6218/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6218/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6213/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6213/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6213/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6213/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6213/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6213/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6213/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6213/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6213/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6213/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6213/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6213/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6213/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6168/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6168/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6168/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6168/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6168/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6168/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6168/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6168/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6168/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6168/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6168/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6168/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6168/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6163/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6163/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6163/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6163/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6163/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6163/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6163/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6163/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6163/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6163/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6163/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6163/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6163/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6158/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6158/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6158/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6158/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6158/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6158/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6158/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6158/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6158/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6158/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6158/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6158/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6158/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6153/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6153/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6153/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6153/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6153/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6153/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6153/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6153/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6153/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6153/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6153/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6153/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6153/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6108/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6108/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6108/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6108/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6108/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6108/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6108/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6108/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6108/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6108/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6108/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6108/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6108/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6103/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6103/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6103/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6103/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6103/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6103/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6103/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6103/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6103/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6103/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6103/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6103/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6103/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6098/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6098/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6098/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6098/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6098/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6098/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6098/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6098/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6098/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6098/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6098/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6098/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6098/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6093/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6093/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6093/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6093/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6093/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6093/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6093/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6093/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6093/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6093/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6093/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6093/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6093/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6088/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6088/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6088/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6088/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6088/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6088/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6088/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6088/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6088/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6088/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6088/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6088/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6088/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6083/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6083/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6083/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6083/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6083/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6083/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6083/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6083/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6083/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6083/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6083/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6083/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6083/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6048/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6048/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6048/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6048/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6048/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6048/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6048/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6048/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6048/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6048/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6048/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6048/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6048/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6043/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6043/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6043/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6043/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6043/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6043/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6043/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6043/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6043/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6043/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6043/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6043/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6043/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6038/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6038/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6038/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6038/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6038/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6038/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6038/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6038/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6038/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6038/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6038/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6038/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6038/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U6033/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6033/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6033/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6033/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6033/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6033/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6033/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U6033/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6033/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6033/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6033/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U6033/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U6033/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
INFO: [Synth 8-4471] merging register 'mul_77s_55ns_130_5_1_U8063/a_reg0_reg[76:0]' into 'mul_77s_54ns_130_5_1_U8062/a_reg0_reg[76:0]' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mul_77s_55ns_130_5_1.v:30]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mul_12s_80ns_90_5_1.v:30]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mul_6ns_92ns_98_5_1.v:30]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mul_6ns_87ns_93_5_1.v:30]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mul_6ns_82ns_88_5_1.v:30]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mul_6ns_77ns_83_5_1.v:30]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mul_40ns_40ns_80_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 13 [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mul_77s_55ns_130_5_1.v:30]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mul_13s_71s_71_5_1.v:30]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mul_43ns_36ns_79_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 9 [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mul_50ns_50ns_100_5_1.v:30]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 13 [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mul_77s_54ns_130_5_1.v:30]
WARNING: [Synth 8-6014] Unused sequential element mul_12s_80ns_90_5_1_U8060/buff0_reg was removed.  [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mul_12s_80ns_90_5_1.v:35]
WARNING: [Synth 8-6014] Unused sequential element mul_6ns_92ns_98_5_1_U8056/buff0_reg was removed.  [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mul_6ns_92ns_98_5_1.v:35]
WARNING: [Synth 8-6014] Unused sequential element mul_6ns_87ns_93_5_1_U8057/buff0_reg was removed.  [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mul_6ns_87ns_93_5_1.v:35]
WARNING: [Synth 8-6014] Unused sequential element mul_6ns_82ns_88_5_1_U8058/buff0_reg was removed.  [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mul_6ns_82ns_88_5_1.v:35]
WARNING: [Synth 8-6014] Unused sequential element mul_6ns_77ns_83_5_1_U8059/buff0_reg was removed.  [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mul_6ns_77ns_83_5_1.v:35]
WARNING: [Synth 8-6014] Unused sequential element mul_13s_71s_71_5_1_U8064/buff0_reg was removed.  [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mul_13s_71s_71_5_1.v:35]
WARNING: [Synth 8-6014] Unused sequential element mul_6ns_92ns_98_5_1_U8056/buff0_reg was removed.  [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mul_6ns_92ns_98_5_1.v:35]
WARNING: [Synth 8-6014] Unused sequential element mul_6ns_87ns_93_5_1_U8057/buff0_reg was removed.  [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mul_6ns_87ns_93_5_1.v:35]
WARNING: [Synth 8-6014] Unused sequential element mul_6ns_82ns_88_5_1_U8058/buff0_reg was removed.  [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mul_6ns_82ns_88_5_1.v:35]
WARNING: [Synth 8-6014] Unused sequential element mul_6ns_77ns_83_5_1_U8059/buff0_reg was removed.  [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mul_6ns_77ns_83_5_1.v:35]
WARNING: [Synth 8-6014] Unused sequential element mul_54s_6ns_54_5_1_U8052/buff0_reg was removed.  [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mul_54s_6ns_54_5_1.v:35]
DSP Report: Generating DSP mul_12s_80ns_90_5_1_U8060/buff0_reg, operation Mode is: (A2*B'')'.
DSP Report: register b_exp_2_reg_2425_pp0_iter47_reg_reg is absorbed into DSP mul_12s_80ns_90_5_1_U8060/buff0_reg.
DSP Report: register mul_12s_80ns_90_5_1_U8060/a_reg0_reg is absorbed into DSP mul_12s_80ns_90_5_1_U8060/buff0_reg.
DSP Report: register mul_12s_80ns_90_5_1_U8060/buff0_reg is absorbed into DSP mul_12s_80ns_90_5_1_U8060/buff0_reg.
DSP Report: register mul_12s_80ns_90_5_1_U8060/buff0_reg is absorbed into DSP mul_12s_80ns_90_5_1_U8060/buff0_reg.
DSP Report: operator mul_12s_80ns_90_5_1_U8060/tmp_product is absorbed into DSP mul_12s_80ns_90_5_1_U8060/buff0_reg.
DSP Report: operator mul_12s_80ns_90_5_1_U8060/tmp_product is absorbed into DSP mul_12s_80ns_90_5_1_U8060/buff0_reg.
DSP Report: Generating DSP mul_12s_80ns_90_5_1_U8060/tmp_product, operation Mode is: (PCIN>>17)+(A2*BCIN2)'.
DSP Report: register mul_12s_80ns_90_5_1_U8060/tmp_product is absorbed into DSP mul_12s_80ns_90_5_1_U8060/tmp_product.
DSP Report: register mul_12s_80ns_90_5_1_U8060/a_reg0_reg is absorbed into DSP mul_12s_80ns_90_5_1_U8060/tmp_product.
DSP Report: register mul_12s_80ns_90_5_1_U8060/buff0_reg is absorbed into DSP mul_12s_80ns_90_5_1_U8060/tmp_product.
DSP Report: operator mul_12s_80ns_90_5_1_U8060/tmp_product is absorbed into DSP mul_12s_80ns_90_5_1_U8060/tmp_product.
DSP Report: operator mul_12s_80ns_90_5_1_U8060/tmp_product is absorbed into DSP mul_12s_80ns_90_5_1_U8060/tmp_product.
DSP Report: Generating DSP mul_12s_80ns_90_5_1_U8060/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register mul_12s_80ns_90_5_1_U8060/buff1_reg is absorbed into DSP mul_12s_80ns_90_5_1_U8060/buff1_reg.
DSP Report: register b_exp_2_reg_2425_pp0_iter47_reg_reg is absorbed into DSP mul_12s_80ns_90_5_1_U8060/buff1_reg.
DSP Report: register mul_12s_80ns_90_5_1_U8060/a_reg0_reg is absorbed into DSP mul_12s_80ns_90_5_1_U8060/buff1_reg.
DSP Report: register mul_12s_80ns_90_5_1_U8060/buff1_reg is absorbed into DSP mul_12s_80ns_90_5_1_U8060/buff1_reg.
DSP Report: register mul_12s_80ns_90_5_1_U8060/buff0_reg is absorbed into DSP mul_12s_80ns_90_5_1_U8060/buff1_reg.
DSP Report: operator mul_12s_80ns_90_5_1_U8060/tmp_product is absorbed into DSP mul_12s_80ns_90_5_1_U8060/buff1_reg.
DSP Report: operator mul_12s_80ns_90_5_1_U8060/tmp_product is absorbed into DSP mul_12s_80ns_90_5_1_U8060/buff1_reg.
DSP Report: Generating DSP mul_12s_80ns_90_5_1_U8060/tmp_product, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_12s_80ns_90_5_1_U8060/a_reg0_reg is absorbed into DSP mul_12s_80ns_90_5_1_U8060/tmp_product.
DSP Report: register mul_12s_80ns_90_5_1_U8060/tmp_product is absorbed into DSP mul_12s_80ns_90_5_1_U8060/tmp_product.
DSP Report: register mul_12s_80ns_90_5_1_U8060/buff0_reg is absorbed into DSP mul_12s_80ns_90_5_1_U8060/tmp_product.
DSP Report: register mul_12s_80ns_90_5_1_U8060/buff0_reg is absorbed into DSP mul_12s_80ns_90_5_1_U8060/tmp_product.
DSP Report: register mul_12s_80ns_90_5_1_U8060/buff1_reg is absorbed into DSP mul_12s_80ns_90_5_1_U8060/tmp_product.
DSP Report: operator mul_12s_80ns_90_5_1_U8060/tmp_product is absorbed into DSP mul_12s_80ns_90_5_1_U8060/tmp_product.
DSP Report: operator mul_12s_80ns_90_5_1_U8060/tmp_product is absorbed into DSP mul_12s_80ns_90_5_1_U8060/tmp_product.
DSP Report: Generating DSP mul_12s_80ns_90_5_1_U8060/buff2_reg, operation Mode is: (PCIN>>17)+(A''*BCIN)'.
DSP Report: register mul_12s_80ns_90_5_1_U8060/buff2_reg is absorbed into DSP mul_12s_80ns_90_5_1_U8060/buff2_reg.
DSP Report: register mul_12s_80ns_90_5_1_U8060/buff0_reg is absorbed into DSP mul_12s_80ns_90_5_1_U8060/buff2_reg.
DSP Report: register mul_12s_80ns_90_5_1_U8060/buff2_reg is absorbed into DSP mul_12s_80ns_90_5_1_U8060/buff2_reg.
DSP Report: register mul_12s_80ns_90_5_1_U8060/buff1_reg is absorbed into DSP mul_12s_80ns_90_5_1_U8060/buff2_reg.
DSP Report: operator mul_12s_80ns_90_5_1_U8060/tmp_product is absorbed into DSP mul_12s_80ns_90_5_1_U8060/buff2_reg.
DSP Report: operator mul_12s_80ns_90_5_1_U8060/tmp_product is absorbed into DSP mul_12s_80ns_90_5_1_U8060/buff2_reg.
DSP Report: Generating DSP mul_6ns_92ns_98_5_1_U8056/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_6ns_92ns_98_5_1_U8056/buff0_reg is absorbed into DSP mul_6ns_92ns_98_5_1_U8056/buff0_reg.
DSP Report: register mul_6ns_92ns_98_5_1_U8056/buff0_reg is absorbed into DSP mul_6ns_92ns_98_5_1_U8056/buff0_reg.
DSP Report: register mul_6ns_92ns_98_5_1_U8056/buff0_reg is absorbed into DSP mul_6ns_92ns_98_5_1_U8056/buff0_reg.
DSP Report: register mul_6ns_92ns_98_5_1_U8056/buff0_reg is absorbed into DSP mul_6ns_92ns_98_5_1_U8056/buff0_reg.
DSP Report: register mul_6ns_92ns_98_5_1_U8056/buff0_reg is absorbed into DSP mul_6ns_92ns_98_5_1_U8056/buff0_reg.
DSP Report: operator mul_6ns_92ns_98_5_1_U8056/tmp_product is absorbed into DSP mul_6ns_92ns_98_5_1_U8056/buff0_reg.
DSP Report: operator mul_6ns_92ns_98_5_1_U8056/tmp_product is absorbed into DSP mul_6ns_92ns_98_5_1_U8056/buff0_reg.
DSP Report: Generating DSP mul_6ns_92ns_98_5_1_U8056/tmp_product, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_6ns_92ns_98_5_1_U8056/tmp_product is absorbed into DSP mul_6ns_92ns_98_5_1_U8056/tmp_product.
DSP Report: register mul_6ns_92ns_98_5_1_U8056/tmp_product is absorbed into DSP mul_6ns_92ns_98_5_1_U8056/tmp_product.
DSP Report: register mul_6ns_92ns_98_5_1_U8056/tmp_product is absorbed into DSP mul_6ns_92ns_98_5_1_U8056/tmp_product.
DSP Report: register mul_6ns_92ns_98_5_1_U8056/tmp_product is absorbed into DSP mul_6ns_92ns_98_5_1_U8056/tmp_product.
DSP Report: register mul_6ns_92ns_98_5_1_U8056/buff0_reg is absorbed into DSP mul_6ns_92ns_98_5_1_U8056/tmp_product.
DSP Report: operator mul_6ns_92ns_98_5_1_U8056/tmp_product is absorbed into DSP mul_6ns_92ns_98_5_1_U8056/tmp_product.
DSP Report: operator mul_6ns_92ns_98_5_1_U8056/tmp_product is absorbed into DSP mul_6ns_92ns_98_5_1_U8056/tmp_product.
DSP Report: Generating DSP mul_6ns_92ns_98_5_1_U8056/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_6ns_92ns_98_5_1_U8056/buff1_reg is absorbed into DSP mul_6ns_92ns_98_5_1_U8056/buff1_reg.
DSP Report: register mul_6ns_92ns_98_5_1_U8056/buff1_reg is absorbed into DSP mul_6ns_92ns_98_5_1_U8056/buff1_reg.
DSP Report: register mul_6ns_92ns_98_5_1_U8056/buff1_reg is absorbed into DSP mul_6ns_92ns_98_5_1_U8056/buff1_reg.
DSP Report: register mul_6ns_92ns_98_5_1_U8056/buff1_reg is absorbed into DSP mul_6ns_92ns_98_5_1_U8056/buff1_reg.
DSP Report: register mul_6ns_92ns_98_5_1_U8056/buff1_reg is absorbed into DSP mul_6ns_92ns_98_5_1_U8056/buff1_reg.
DSP Report: register mul_6ns_92ns_98_5_1_U8056/buff0_reg is absorbed into DSP mul_6ns_92ns_98_5_1_U8056/buff1_reg.
DSP Report: operator mul_6ns_92ns_98_5_1_U8056/tmp_product is absorbed into DSP mul_6ns_92ns_98_5_1_U8056/buff1_reg.
DSP Report: operator mul_6ns_92ns_98_5_1_U8056/tmp_product is absorbed into DSP mul_6ns_92ns_98_5_1_U8056/buff1_reg.
DSP Report: Generating DSP mul_6ns_92ns_98_5_1_U8056/tmp_product, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_6ns_92ns_98_5_1_U8056/tmp_product is absorbed into DSP mul_6ns_92ns_98_5_1_U8056/tmp_product.
DSP Report: register mul_6ns_92ns_98_5_1_U8056/tmp_product is absorbed into DSP mul_6ns_92ns_98_5_1_U8056/tmp_product.
DSP Report: register mul_6ns_92ns_98_5_1_U8056/tmp_product is absorbed into DSP mul_6ns_92ns_98_5_1_U8056/tmp_product.
DSP Report: register mul_6ns_92ns_98_5_1_U8056/buff0_reg is absorbed into DSP mul_6ns_92ns_98_5_1_U8056/tmp_product.
DSP Report: register mul_6ns_92ns_98_5_1_U8056/buff1_reg is absorbed into DSP mul_6ns_92ns_98_5_1_U8056/tmp_product.
DSP Report: operator mul_6ns_92ns_98_5_1_U8056/tmp_product is absorbed into DSP mul_6ns_92ns_98_5_1_U8056/tmp_product.
DSP Report: operator mul_6ns_92ns_98_5_1_U8056/tmp_product is absorbed into DSP mul_6ns_92ns_98_5_1_U8056/tmp_product.
DSP Report: Generating DSP mul_6ns_92ns_98_5_1_U8056/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_6ns_92ns_98_5_1_U8056/buff2_reg is absorbed into DSP mul_6ns_92ns_98_5_1_U8056/buff2_reg.
DSP Report: register mul_6ns_92ns_98_5_1_U8056/buff2_reg is absorbed into DSP mul_6ns_92ns_98_5_1_U8056/buff2_reg.
DSP Report: register mul_6ns_92ns_98_5_1_U8056/buff2_reg is absorbed into DSP mul_6ns_92ns_98_5_1_U8056/buff2_reg.
DSP Report: register mul_6ns_92ns_98_5_1_U8056/buff0_reg is absorbed into DSP mul_6ns_92ns_98_5_1_U8056/buff2_reg.
DSP Report: register mul_6ns_92ns_98_5_1_U8056/buff2_reg is absorbed into DSP mul_6ns_92ns_98_5_1_U8056/buff2_reg.
DSP Report: register mul_6ns_92ns_98_5_1_U8056/buff1_reg is absorbed into DSP mul_6ns_92ns_98_5_1_U8056/buff2_reg.
DSP Report: operator mul_6ns_92ns_98_5_1_U8056/tmp_product is absorbed into DSP mul_6ns_92ns_98_5_1_U8056/buff2_reg.
DSP Report: operator mul_6ns_92ns_98_5_1_U8056/tmp_product is absorbed into DSP mul_6ns_92ns_98_5_1_U8056/buff2_reg.
DSP Report: Generating DSP mul_6ns_87ns_93_5_1_U8057/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_6ns_87ns_93_5_1_U8057/buff0_reg is absorbed into DSP mul_6ns_87ns_93_5_1_U8057/buff0_reg.
DSP Report: register mul_6ns_87ns_93_5_1_U8057/buff0_reg is absorbed into DSP mul_6ns_87ns_93_5_1_U8057/buff0_reg.
DSP Report: register mul_6ns_87ns_93_5_1_U8057/buff0_reg is absorbed into DSP mul_6ns_87ns_93_5_1_U8057/buff0_reg.
DSP Report: register mul_6ns_87ns_93_5_1_U8057/buff0_reg is absorbed into DSP mul_6ns_87ns_93_5_1_U8057/buff0_reg.
DSP Report: register mul_6ns_87ns_93_5_1_U8057/buff0_reg is absorbed into DSP mul_6ns_87ns_93_5_1_U8057/buff0_reg.
DSP Report: operator mul_6ns_87ns_93_5_1_U8057/tmp_product is absorbed into DSP mul_6ns_87ns_93_5_1_U8057/buff0_reg.
DSP Report: operator mul_6ns_87ns_93_5_1_U8057/tmp_product is absorbed into DSP mul_6ns_87ns_93_5_1_U8057/buff0_reg.
DSP Report: Generating DSP mul_6ns_87ns_93_5_1_U8057/tmp_product, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_6ns_87ns_93_5_1_U8057/tmp_product is absorbed into DSP mul_6ns_87ns_93_5_1_U8057/tmp_product.
DSP Report: register mul_6ns_87ns_93_5_1_U8057/tmp_product is absorbed into DSP mul_6ns_87ns_93_5_1_U8057/tmp_product.
DSP Report: register mul_6ns_87ns_93_5_1_U8057/tmp_product is absorbed into DSP mul_6ns_87ns_93_5_1_U8057/tmp_product.
DSP Report: register mul_6ns_87ns_93_5_1_U8057/tmp_product is absorbed into DSP mul_6ns_87ns_93_5_1_U8057/tmp_product.
DSP Report: register mul_6ns_87ns_93_5_1_U8057/buff0_reg is absorbed into DSP mul_6ns_87ns_93_5_1_U8057/tmp_product.
DSP Report: operator mul_6ns_87ns_93_5_1_U8057/tmp_product is absorbed into DSP mul_6ns_87ns_93_5_1_U8057/tmp_product.
DSP Report: operator mul_6ns_87ns_93_5_1_U8057/tmp_product is absorbed into DSP mul_6ns_87ns_93_5_1_U8057/tmp_product.
DSP Report: Generating DSP mul_6ns_87ns_93_5_1_U8057/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_6ns_87ns_93_5_1_U8057/buff1_reg is absorbed into DSP mul_6ns_87ns_93_5_1_U8057/buff1_reg.
DSP Report: register mul_6ns_87ns_93_5_1_U8057/buff1_reg is absorbed into DSP mul_6ns_87ns_93_5_1_U8057/buff1_reg.
DSP Report: register mul_6ns_87ns_93_5_1_U8057/buff1_reg is absorbed into DSP mul_6ns_87ns_93_5_1_U8057/buff1_reg.
DSP Report: register mul_6ns_87ns_93_5_1_U8057/buff1_reg is absorbed into DSP mul_6ns_87ns_93_5_1_U8057/buff1_reg.
DSP Report: register mul_6ns_87ns_93_5_1_U8057/buff1_reg is absorbed into DSP mul_6ns_87ns_93_5_1_U8057/buff1_reg.
DSP Report: register mul_6ns_87ns_93_5_1_U8057/buff0_reg is absorbed into DSP mul_6ns_87ns_93_5_1_U8057/buff1_reg.
DSP Report: operator mul_6ns_87ns_93_5_1_U8057/tmp_product is absorbed into DSP mul_6ns_87ns_93_5_1_U8057/buff1_reg.
DSP Report: operator mul_6ns_87ns_93_5_1_U8057/tmp_product is absorbed into DSP mul_6ns_87ns_93_5_1_U8057/buff1_reg.
DSP Report: Generating DSP mul_6ns_87ns_93_5_1_U8057/tmp_product, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_6ns_87ns_93_5_1_U8057/tmp_product is absorbed into DSP mul_6ns_87ns_93_5_1_U8057/tmp_product.
DSP Report: register mul_6ns_87ns_93_5_1_U8057/tmp_product is absorbed into DSP mul_6ns_87ns_93_5_1_U8057/tmp_product.
DSP Report: register mul_6ns_87ns_93_5_1_U8057/tmp_product is absorbed into DSP mul_6ns_87ns_93_5_1_U8057/tmp_product.
DSP Report: register mul_6ns_87ns_93_5_1_U8057/buff0_reg is absorbed into DSP mul_6ns_87ns_93_5_1_U8057/tmp_product.
DSP Report: register mul_6ns_87ns_93_5_1_U8057/buff1_reg is absorbed into DSP mul_6ns_87ns_93_5_1_U8057/tmp_product.
DSP Report: operator mul_6ns_87ns_93_5_1_U8057/tmp_product is absorbed into DSP mul_6ns_87ns_93_5_1_U8057/tmp_product.
DSP Report: operator mul_6ns_87ns_93_5_1_U8057/tmp_product is absorbed into DSP mul_6ns_87ns_93_5_1_U8057/tmp_product.
DSP Report: Generating DSP mul_6ns_87ns_93_5_1_U8057/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_6ns_87ns_93_5_1_U8057/buff2_reg is absorbed into DSP mul_6ns_87ns_93_5_1_U8057/buff2_reg.
DSP Report: register mul_6ns_87ns_93_5_1_U8057/buff2_reg is absorbed into DSP mul_6ns_87ns_93_5_1_U8057/buff2_reg.
DSP Report: register mul_6ns_87ns_93_5_1_U8057/buff2_reg is absorbed into DSP mul_6ns_87ns_93_5_1_U8057/buff2_reg.
DSP Report: register mul_6ns_87ns_93_5_1_U8057/buff0_reg is absorbed into DSP mul_6ns_87ns_93_5_1_U8057/buff2_reg.
DSP Report: register mul_6ns_87ns_93_5_1_U8057/buff2_reg is absorbed into DSP mul_6ns_87ns_93_5_1_U8057/buff2_reg.
DSP Report: register mul_6ns_87ns_93_5_1_U8057/buff1_reg is absorbed into DSP mul_6ns_87ns_93_5_1_U8057/buff2_reg.
DSP Report: operator mul_6ns_87ns_93_5_1_U8057/tmp_product is absorbed into DSP mul_6ns_87ns_93_5_1_U8057/buff2_reg.
DSP Report: operator mul_6ns_87ns_93_5_1_U8057/tmp_product is absorbed into DSP mul_6ns_87ns_93_5_1_U8057/buff2_reg.
DSP Report: Generating DSP mul_6ns_82ns_88_5_1_U8058/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_6ns_82ns_88_5_1_U8058/buff0_reg is absorbed into DSP mul_6ns_82ns_88_5_1_U8058/buff0_reg.
DSP Report: register mul_6ns_82ns_88_5_1_U8058/buff0_reg is absorbed into DSP mul_6ns_82ns_88_5_1_U8058/buff0_reg.
DSP Report: register mul_6ns_82ns_88_5_1_U8058/buff0_reg is absorbed into DSP mul_6ns_82ns_88_5_1_U8058/buff0_reg.
DSP Report: register mul_6ns_82ns_88_5_1_U8058/buff0_reg is absorbed into DSP mul_6ns_82ns_88_5_1_U8058/buff0_reg.
DSP Report: register mul_6ns_82ns_88_5_1_U8058/buff0_reg is absorbed into DSP mul_6ns_82ns_88_5_1_U8058/buff0_reg.
DSP Report: operator mul_6ns_82ns_88_5_1_U8058/tmp_product is absorbed into DSP mul_6ns_82ns_88_5_1_U8058/buff0_reg.
DSP Report: operator mul_6ns_82ns_88_5_1_U8058/tmp_product is absorbed into DSP mul_6ns_82ns_88_5_1_U8058/buff0_reg.
DSP Report: Generating DSP mul_6ns_82ns_88_5_1_U8058/tmp_product, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_6ns_82ns_88_5_1_U8058/tmp_product is absorbed into DSP mul_6ns_82ns_88_5_1_U8058/tmp_product.
DSP Report: register mul_6ns_82ns_88_5_1_U8058/tmp_product is absorbed into DSP mul_6ns_82ns_88_5_1_U8058/tmp_product.
DSP Report: register mul_6ns_82ns_88_5_1_U8058/tmp_product is absorbed into DSP mul_6ns_82ns_88_5_1_U8058/tmp_product.
DSP Report: register mul_6ns_82ns_88_5_1_U8058/tmp_product is absorbed into DSP mul_6ns_82ns_88_5_1_U8058/tmp_product.
DSP Report: register mul_6ns_82ns_88_5_1_U8058/buff0_reg is absorbed into DSP mul_6ns_82ns_88_5_1_U8058/tmp_product.
DSP Report: operator mul_6ns_82ns_88_5_1_U8058/tmp_product is absorbed into DSP mul_6ns_82ns_88_5_1_U8058/tmp_product.
DSP Report: operator mul_6ns_82ns_88_5_1_U8058/tmp_product is absorbed into DSP mul_6ns_82ns_88_5_1_U8058/tmp_product.
DSP Report: Generating DSP mul_6ns_82ns_88_5_1_U8058/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_6ns_82ns_88_5_1_U8058/buff1_reg is absorbed into DSP mul_6ns_82ns_88_5_1_U8058/buff1_reg.
DSP Report: register mul_6ns_82ns_88_5_1_U8058/buff1_reg is absorbed into DSP mul_6ns_82ns_88_5_1_U8058/buff1_reg.
DSP Report: register mul_6ns_82ns_88_5_1_U8058/buff1_reg is absorbed into DSP mul_6ns_82ns_88_5_1_U8058/buff1_reg.
DSP Report: register mul_6ns_82ns_88_5_1_U8058/buff1_reg is absorbed into DSP mul_6ns_82ns_88_5_1_U8058/buff1_reg.
DSP Report: register mul_6ns_82ns_88_5_1_U8058/buff1_reg is absorbed into DSP mul_6ns_82ns_88_5_1_U8058/buff1_reg.
DSP Report: register mul_6ns_82ns_88_5_1_U8058/buff0_reg is absorbed into DSP mul_6ns_82ns_88_5_1_U8058/buff1_reg.
DSP Report: operator mul_6ns_82ns_88_5_1_U8058/tmp_product is absorbed into DSP mul_6ns_82ns_88_5_1_U8058/buff1_reg.
DSP Report: operator mul_6ns_82ns_88_5_1_U8058/tmp_product is absorbed into DSP mul_6ns_82ns_88_5_1_U8058/buff1_reg.
DSP Report: Generating DSP mul_6ns_82ns_88_5_1_U8058/tmp_product, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_6ns_82ns_88_5_1_U8058/tmp_product is absorbed into DSP mul_6ns_82ns_88_5_1_U8058/tmp_product.
DSP Report: register mul_6ns_82ns_88_5_1_U8058/tmp_product is absorbed into DSP mul_6ns_82ns_88_5_1_U8058/tmp_product.
DSP Report: register mul_6ns_82ns_88_5_1_U8058/tmp_product is absorbed into DSP mul_6ns_82ns_88_5_1_U8058/tmp_product.
DSP Report: register mul_6ns_82ns_88_5_1_U8058/buff0_reg is absorbed into DSP mul_6ns_82ns_88_5_1_U8058/tmp_product.
DSP Report: register mul_6ns_82ns_88_5_1_U8058/buff1_reg is absorbed into DSP mul_6ns_82ns_88_5_1_U8058/tmp_product.
DSP Report: operator mul_6ns_82ns_88_5_1_U8058/tmp_product is absorbed into DSP mul_6ns_82ns_88_5_1_U8058/tmp_product.
DSP Report: operator mul_6ns_82ns_88_5_1_U8058/tmp_product is absorbed into DSP mul_6ns_82ns_88_5_1_U8058/tmp_product.
DSP Report: Generating DSP mul_6ns_82ns_88_5_1_U8058/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_6ns_82ns_88_5_1_U8058/buff2_reg is absorbed into DSP mul_6ns_82ns_88_5_1_U8058/buff2_reg.
DSP Report: register mul_6ns_82ns_88_5_1_U8058/buff2_reg is absorbed into DSP mul_6ns_82ns_88_5_1_U8058/buff2_reg.
DSP Report: register mul_6ns_82ns_88_5_1_U8058/buff2_reg is absorbed into DSP mul_6ns_82ns_88_5_1_U8058/buff2_reg.
DSP Report: register mul_6ns_82ns_88_5_1_U8058/buff0_reg is absorbed into DSP mul_6ns_82ns_88_5_1_U8058/buff2_reg.
DSP Report: register mul_6ns_82ns_88_5_1_U8058/buff2_reg is absorbed into DSP mul_6ns_82ns_88_5_1_U8058/buff2_reg.
DSP Report: register mul_6ns_82ns_88_5_1_U8058/buff1_reg is absorbed into DSP mul_6ns_82ns_88_5_1_U8058/buff2_reg.
DSP Report: operator mul_6ns_82ns_88_5_1_U8058/tmp_product is absorbed into DSP mul_6ns_82ns_88_5_1_U8058/buff2_reg.
DSP Report: operator mul_6ns_82ns_88_5_1_U8058/tmp_product is absorbed into DSP mul_6ns_82ns_88_5_1_U8058/buff2_reg.
DSP Report: Generating DSP mul_6ns_77ns_83_5_1_U8059/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_6ns_77ns_83_5_1_U8059/buff0_reg is absorbed into DSP mul_6ns_77ns_83_5_1_U8059/buff0_reg.
DSP Report: register mul_6ns_77ns_83_5_1_U8059/buff0_reg is absorbed into DSP mul_6ns_77ns_83_5_1_U8059/buff0_reg.
DSP Report: register mul_6ns_77ns_83_5_1_U8059/buff0_reg is absorbed into DSP mul_6ns_77ns_83_5_1_U8059/buff0_reg.
DSP Report: register mul_6ns_77ns_83_5_1_U8059/buff0_reg is absorbed into DSP mul_6ns_77ns_83_5_1_U8059/buff0_reg.
DSP Report: register mul_6ns_77ns_83_5_1_U8059/buff0_reg is absorbed into DSP mul_6ns_77ns_83_5_1_U8059/buff0_reg.
DSP Report: operator mul_6ns_77ns_83_5_1_U8059/tmp_product is absorbed into DSP mul_6ns_77ns_83_5_1_U8059/buff0_reg.
DSP Report: operator mul_6ns_77ns_83_5_1_U8059/tmp_product is absorbed into DSP mul_6ns_77ns_83_5_1_U8059/buff0_reg.
DSP Report: Generating DSP mul_6ns_77ns_83_5_1_U8059/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_6ns_77ns_83_5_1_U8059/buff1_reg is absorbed into DSP mul_6ns_77ns_83_5_1_U8059/buff1_reg.
DSP Report: register mul_6ns_77ns_83_5_1_U8059/buff1_reg is absorbed into DSP mul_6ns_77ns_83_5_1_U8059/buff1_reg.
DSP Report: register mul_6ns_77ns_83_5_1_U8059/buff1_reg is absorbed into DSP mul_6ns_77ns_83_5_1_U8059/buff1_reg.
DSP Report: register mul_6ns_77ns_83_5_1_U8059/buff1_reg is absorbed into DSP mul_6ns_77ns_83_5_1_U8059/buff1_reg.
DSP Report: register mul_6ns_77ns_83_5_1_U8059/buff1_reg is absorbed into DSP mul_6ns_77ns_83_5_1_U8059/buff1_reg.
DSP Report: register mul_6ns_77ns_83_5_1_U8059/buff0_reg is absorbed into DSP mul_6ns_77ns_83_5_1_U8059/buff1_reg.
DSP Report: operator mul_6ns_77ns_83_5_1_U8059/tmp_product is absorbed into DSP mul_6ns_77ns_83_5_1_U8059/buff1_reg.
DSP Report: operator mul_6ns_77ns_83_5_1_U8059/tmp_product is absorbed into DSP mul_6ns_77ns_83_5_1_U8059/buff1_reg.
DSP Report: Generating DSP mul_6ns_77ns_83_5_1_U8059/tmp_product, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_6ns_77ns_83_5_1_U8059/tmp_product is absorbed into DSP mul_6ns_77ns_83_5_1_U8059/tmp_product.
DSP Report: register mul_6ns_77ns_83_5_1_U8059/tmp_product is absorbed into DSP mul_6ns_77ns_83_5_1_U8059/tmp_product.
DSP Report: register mul_6ns_77ns_83_5_1_U8059/tmp_product is absorbed into DSP mul_6ns_77ns_83_5_1_U8059/tmp_product.
DSP Report: register mul_6ns_77ns_83_5_1_U8059/buff0_reg is absorbed into DSP mul_6ns_77ns_83_5_1_U8059/tmp_product.
DSP Report: register mul_6ns_77ns_83_5_1_U8059/buff1_reg is absorbed into DSP mul_6ns_77ns_83_5_1_U8059/tmp_product.
DSP Report: operator mul_6ns_77ns_83_5_1_U8059/tmp_product is absorbed into DSP mul_6ns_77ns_83_5_1_U8059/tmp_product.
DSP Report: operator mul_6ns_77ns_83_5_1_U8059/tmp_product is absorbed into DSP mul_6ns_77ns_83_5_1_U8059/tmp_product.
DSP Report: Generating DSP mul_6ns_77ns_83_5_1_U8059/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_6ns_77ns_83_5_1_U8059/buff2_reg is absorbed into DSP mul_6ns_77ns_83_5_1_U8059/buff2_reg.
DSP Report: register mul_6ns_77ns_83_5_1_U8059/buff2_reg is absorbed into DSP mul_6ns_77ns_83_5_1_U8059/buff2_reg.
DSP Report: register mul_6ns_77ns_83_5_1_U8059/buff2_reg is absorbed into DSP mul_6ns_77ns_83_5_1_U8059/buff2_reg.
DSP Report: register mul_6ns_77ns_83_5_1_U8059/buff0_reg is absorbed into DSP mul_6ns_77ns_83_5_1_U8059/buff2_reg.
DSP Report: register mul_6ns_77ns_83_5_1_U8059/buff2_reg is absorbed into DSP mul_6ns_77ns_83_5_1_U8059/buff2_reg.
DSP Report: register mul_6ns_77ns_83_5_1_U8059/buff1_reg is absorbed into DSP mul_6ns_77ns_83_5_1_U8059/buff2_reg.
DSP Report: operator mul_6ns_77ns_83_5_1_U8059/tmp_product is absorbed into DSP mul_6ns_77ns_83_5_1_U8059/buff2_reg.
DSP Report: operator mul_6ns_77ns_83_5_1_U8059/tmp_product is absorbed into DSP mul_6ns_77ns_83_5_1_U8059/buff2_reg.
DSP Report: Generating DSP mul_40ns_40ns_80_2_1_U8061/dout_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_40ns_40ns_80_2_1_U8061/dout_reg is absorbed into DSP mul_40ns_40ns_80_2_1_U8061/dout_reg.
DSP Report: register tmp_15_reg_2701_reg is absorbed into DSP mul_40ns_40ns_80_2_1_U8061/dout_reg.
DSP Report: register mul_40ns_40ns_80_2_1_U8061/dout_reg is absorbed into DSP mul_40ns_40ns_80_2_1_U8061/dout_reg.
DSP Report: operator mul_40ns_40ns_80_2_1_U8061/tmp_product is absorbed into DSP mul_40ns_40ns_80_2_1_U8061/dout_reg.
DSP Report: operator mul_40ns_40ns_80_2_1_U8061/tmp_product is absorbed into DSP mul_40ns_40ns_80_2_1_U8061/dout_reg.
DSP Report: Generating DSP mul_40ns_40ns_80_2_1_U8061/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_40ns_40ns_80_2_1_U8061/tmp_product is absorbed into DSP mul_40ns_40ns_80_2_1_U8061/tmp_product.
DSP Report: register tmp_15_reg_2701_reg is absorbed into DSP mul_40ns_40ns_80_2_1_U8061/tmp_product.
DSP Report: operator mul_40ns_40ns_80_2_1_U8061/tmp_product is absorbed into DSP mul_40ns_40ns_80_2_1_U8061/tmp_product.
DSP Report: operator mul_40ns_40ns_80_2_1_U8061/tmp_product is absorbed into DSP mul_40ns_40ns_80_2_1_U8061/tmp_product.
DSP Report: Generating DSP mul_40ns_40ns_80_2_1_U8061/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register mul_40ns_40ns_80_2_1_U8061/dout_reg is absorbed into DSP mul_40ns_40ns_80_2_1_U8061/dout_reg.
DSP Report: register tmp_15_reg_2701_reg is absorbed into DSP mul_40ns_40ns_80_2_1_U8061/dout_reg.
DSP Report: register mul_40ns_40ns_80_2_1_U8061/dout_reg is absorbed into DSP mul_40ns_40ns_80_2_1_U8061/dout_reg.
DSP Report: operator mul_40ns_40ns_80_2_1_U8061/tmp_product is absorbed into DSP mul_40ns_40ns_80_2_1_U8061/dout_reg.
DSP Report: operator mul_40ns_40ns_80_2_1_U8061/tmp_product is absorbed into DSP mul_40ns_40ns_80_2_1_U8061/dout_reg.
DSP Report: Generating DSP mul_40ns_40ns_80_2_1_U8061/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_40ns_40ns_80_2_1_U8061/tmp_product is absorbed into DSP mul_40ns_40ns_80_2_1_U8061/tmp_product.
DSP Report: register mul_40ns_40ns_80_2_1_U8061/tmp_product is absorbed into DSP mul_40ns_40ns_80_2_1_U8061/tmp_product.
DSP Report: operator mul_40ns_40ns_80_2_1_U8061/tmp_product is absorbed into DSP mul_40ns_40ns_80_2_1_U8061/tmp_product.
DSP Report: operator mul_40ns_40ns_80_2_1_U8061/tmp_product is absorbed into DSP mul_40ns_40ns_80_2_1_U8061/tmp_product.
DSP Report: Generating DSP mul_40ns_40ns_80_2_1_U8061/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register mul_40ns_40ns_80_2_1_U8061/dout_reg is absorbed into DSP mul_40ns_40ns_80_2_1_U8061/dout_reg.
DSP Report: register tmp_15_reg_2701_reg is absorbed into DSP mul_40ns_40ns_80_2_1_U8061/dout_reg.
DSP Report: register mul_40ns_40ns_80_2_1_U8061/dout_reg is absorbed into DSP mul_40ns_40ns_80_2_1_U8061/dout_reg.
DSP Report: operator mul_40ns_40ns_80_2_1_U8061/tmp_product is absorbed into DSP mul_40ns_40ns_80_2_1_U8061/dout_reg.
DSP Report: operator mul_40ns_40ns_80_2_1_U8061/tmp_product is absorbed into DSP mul_40ns_40ns_80_2_1_U8061/dout_reg.
DSP Report: Generating DSP mul_77s_55ns_130_5_1_U8063/buff1_reg, operation Mode is: (A2*B'')'.
DSP Report: register mul_77s_55ns_130_5_1_U8063/buff1_reg is absorbed into DSP mul_77s_55ns_130_5_1_U8063/buff1_reg.
DSP Report: register mul_77s_55ns_130_5_1_U8063/buff1_reg is absorbed into DSP mul_77s_55ns_130_5_1_U8063/buff1_reg.
DSP Report: register mul_77s_55ns_130_5_1_U8063/buff1_reg is absorbed into DSP mul_77s_55ns_130_5_1_U8063/buff1_reg.
DSP Report: register mul_77s_55ns_130_5_1_U8063/buff1_reg is absorbed into DSP mul_77s_55ns_130_5_1_U8063/buff1_reg.
DSP Report: register mul_77s_55ns_130_5_1_U8063/buff0_reg is absorbed into DSP mul_77s_55ns_130_5_1_U8063/buff1_reg.
DSP Report: operator mul_77s_55ns_130_5_1_U8063/tmp_product is absorbed into DSP mul_77s_55ns_130_5_1_U8063/buff1_reg.
DSP Report: operator mul_77s_55ns_130_5_1_U8063/tmp_product is absorbed into DSP mul_77s_55ns_130_5_1_U8063/buff1_reg.
DSP Report: Generating DSP mul_77s_55ns_130_5_1_U8063/buff0_reg, operation Mode is: (A2*B'')'.
DSP Report: register mul_77s_55ns_130_5_1_U8063/buff0_reg is absorbed into DSP mul_77s_55ns_130_5_1_U8063/buff0_reg.
DSP Report: register mul_77s_55ns_130_5_1_U8063/buff0_reg is absorbed into DSP mul_77s_55ns_130_5_1_U8063/buff0_reg.
DSP Report: register mul_77s_55ns_130_5_1_U8063/buff0_reg is absorbed into DSP mul_77s_55ns_130_5_1_U8063/buff0_reg.
DSP Report: register mul_77s_55ns_130_5_1_U8063/buff0_reg is absorbed into DSP mul_77s_55ns_130_5_1_U8063/buff0_reg.
DSP Report: operator mul_77s_55ns_130_5_1_U8063/tmp_product is absorbed into DSP mul_77s_55ns_130_5_1_U8063/buff0_reg.
DSP Report: operator mul_77s_55ns_130_5_1_U8063/tmp_product is absorbed into DSP mul_77s_55ns_130_5_1_U8063/buff0_reg.
DSP Report: Generating DSP mul_77s_55ns_130_5_1_U8063/tmp_product, operation Mode is: PCIN+(A''*B2)'.
DSP Report: register mul_77s_55ns_130_5_1_U8063/tmp_product is absorbed into DSP mul_77s_55ns_130_5_1_U8063/tmp_product.
DSP Report: register mul_77s_55ns_130_5_1_U8063/tmp_product is absorbed into DSP mul_77s_55ns_130_5_1_U8063/tmp_product.
DSP Report: register mul_77s_55ns_130_5_1_U8063/tmp_product is absorbed into DSP mul_77s_55ns_130_5_1_U8063/tmp_product.
DSP Report: register mul_77s_55ns_130_5_1_U8063/buff0_reg is absorbed into DSP mul_77s_55ns_130_5_1_U8063/tmp_product.
DSP Report: operator mul_77s_55ns_130_5_1_U8063/tmp_product is absorbed into DSP mul_77s_55ns_130_5_1_U8063/tmp_product.
DSP Report: operator mul_77s_55ns_130_5_1_U8063/tmp_product is absorbed into DSP mul_77s_55ns_130_5_1_U8063/tmp_product.
DSP Report: Generating DSP mul_77s_55ns_130_5_1_U8063/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register mul_77s_55ns_130_5_1_U8063/buff1_reg is absorbed into DSP mul_77s_55ns_130_5_1_U8063/buff1_reg.
DSP Report: register mul_77s_55ns_130_5_1_U8063/buff1_reg is absorbed into DSP mul_77s_55ns_130_5_1_U8063/buff1_reg.
DSP Report: register mul_77s_55ns_130_5_1_U8063/buff1_reg is absorbed into DSP mul_77s_55ns_130_5_1_U8063/buff1_reg.
DSP Report: register mul_77s_55ns_130_5_1_U8063/buff1_reg is absorbed into DSP mul_77s_55ns_130_5_1_U8063/buff1_reg.
DSP Report: register mul_77s_55ns_130_5_1_U8063/buff0_reg is absorbed into DSP mul_77s_55ns_130_5_1_U8063/buff1_reg.
DSP Report: operator mul_77s_55ns_130_5_1_U8063/tmp_product is absorbed into DSP mul_77s_55ns_130_5_1_U8063/buff1_reg.
DSP Report: operator mul_77s_55ns_130_5_1_U8063/tmp_product is absorbed into DSP mul_77s_55ns_130_5_1_U8063/buff1_reg.
DSP Report: Generating DSP mul_77s_55ns_130_5_1_U8063/buff0_reg, operation Mode is: (A2*B'')'.
DSP Report: register mul_77s_55ns_130_5_1_U8063/buff0_reg is absorbed into DSP mul_77s_55ns_130_5_1_U8063/buff0_reg.
DSP Report: register mul_77s_55ns_130_5_1_U8063/buff0_reg is absorbed into DSP mul_77s_55ns_130_5_1_U8063/buff0_reg.
DSP Report: register mul_77s_55ns_130_5_1_U8063/buff0_reg is absorbed into DSP mul_77s_55ns_130_5_1_U8063/buff0_reg.
DSP Report: register mul_77s_55ns_130_5_1_U8063/buff0_reg is absorbed into DSP mul_77s_55ns_130_5_1_U8063/buff0_reg.
DSP Report: operator mul_77s_55ns_130_5_1_U8063/tmp_product is absorbed into DSP mul_77s_55ns_130_5_1_U8063/buff0_reg.
DSP Report: operator mul_77s_55ns_130_5_1_U8063/tmp_product is absorbed into DSP mul_77s_55ns_130_5_1_U8063/buff0_reg.
DSP Report: Generating DSP mul_77s_55ns_130_5_1_U8063/tmp_product, operation Mode is: PCIN+(A''*B2)'.
DSP Report: register mul_77s_55ns_130_5_1_U8063/tmp_product is absorbed into DSP mul_77s_55ns_130_5_1_U8063/tmp_product.
DSP Report: register mul_77s_55ns_130_5_1_U8063/tmp_product is absorbed into DSP mul_77s_55ns_130_5_1_U8063/tmp_product.
DSP Report: register mul_77s_55ns_130_5_1_U8063/tmp_product is absorbed into DSP mul_77s_55ns_130_5_1_U8063/tmp_product.
DSP Report: register mul_77s_55ns_130_5_1_U8063/buff0_reg is absorbed into DSP mul_77s_55ns_130_5_1_U8063/tmp_product.
DSP Report: operator mul_77s_55ns_130_5_1_U8063/tmp_product is absorbed into DSP mul_77s_55ns_130_5_1_U8063/tmp_product.
DSP Report: operator mul_77s_55ns_130_5_1_U8063/tmp_product is absorbed into DSP mul_77s_55ns_130_5_1_U8063/tmp_product.
DSP Report: Generating DSP mul_77s_55ns_130_5_1_U8063/buff1_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register mul_77s_55ns_130_5_1_U8063/buff1_reg is absorbed into DSP mul_77s_55ns_130_5_1_U8063/buff1_reg.
DSP Report: register mul_77s_55ns_130_5_1_U8063/buff1_reg is absorbed into DSP mul_77s_55ns_130_5_1_U8063/buff1_reg.
DSP Report: register mul_77s_55ns_130_5_1_U8063/buff1_reg is absorbed into DSP mul_77s_55ns_130_5_1_U8063/buff1_reg.
DSP Report: register mul_77s_55ns_130_5_1_U8063/buff1_reg is absorbed into DSP mul_77s_55ns_130_5_1_U8063/buff1_reg.
DSP Report: register mul_77s_55ns_130_5_1_U8063/buff0_reg is absorbed into DSP mul_77s_55ns_130_5_1_U8063/buff1_reg.
DSP Report: operator mul_77s_55ns_130_5_1_U8063/tmp_product is absorbed into DSP mul_77s_55ns_130_5_1_U8063/buff1_reg.
DSP Report: operator mul_77s_55ns_130_5_1_U8063/tmp_product is absorbed into DSP mul_77s_55ns_130_5_1_U8063/buff1_reg.
DSP Report: Generating DSP mul_77s_55ns_130_5_1_U8063/buff0_reg, operation Mode is: (A2*B'')'.
DSP Report: register mul_77s_55ns_130_5_1_U8063/buff0_reg is absorbed into DSP mul_77s_55ns_130_5_1_U8063/buff0_reg.
DSP Report: register mul_77s_55ns_130_5_1_U8063/buff0_reg is absorbed into DSP mul_77s_55ns_130_5_1_U8063/buff0_reg.
DSP Report: register mul_77s_55ns_130_5_1_U8063/buff0_reg is absorbed into DSP mul_77s_55ns_130_5_1_U8063/buff0_reg.
DSP Report: register mul_77s_55ns_130_5_1_U8063/buff0_reg is absorbed into DSP mul_77s_55ns_130_5_1_U8063/buff0_reg.
DSP Report: operator mul_77s_55ns_130_5_1_U8063/tmp_product is absorbed into DSP mul_77s_55ns_130_5_1_U8063/buff0_reg.
DSP Report: operator mul_77s_55ns_130_5_1_U8063/tmp_product is absorbed into DSP mul_77s_55ns_130_5_1_U8063/buff0_reg.
DSP Report: Generating DSP mul_77s_55ns_130_5_1_U8063/tmp_product, operation Mode is: PCIN+(A''*B2)'.
DSP Report: register mul_77s_55ns_130_5_1_U8063/tmp_product is absorbed into DSP mul_77s_55ns_130_5_1_U8063/tmp_product.
DSP Report: register mul_77s_55ns_130_5_1_U8063/tmp_product is absorbed into DSP mul_77s_55ns_130_5_1_U8063/tmp_product.
DSP Report: register mul_77s_55ns_130_5_1_U8063/tmp_product is absorbed into DSP mul_77s_55ns_130_5_1_U8063/tmp_product.
DSP Report: register mul_77s_55ns_130_5_1_U8063/buff0_reg is absorbed into DSP mul_77s_55ns_130_5_1_U8063/tmp_product.
DSP Report: operator mul_77s_55ns_130_5_1_U8063/tmp_product is absorbed into DSP mul_77s_55ns_130_5_1_U8063/tmp_product.
DSP Report: operator mul_77s_55ns_130_5_1_U8063/tmp_product is absorbed into DSP mul_77s_55ns_130_5_1_U8063/tmp_product.
DSP Report: Generating DSP mul_77s_55ns_130_5_1_U8063/buff1_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register mul_77s_55ns_130_5_1_U8063/buff1_reg is absorbed into DSP mul_77s_55ns_130_5_1_U8063/buff1_reg.
DSP Report: register mul_77s_55ns_130_5_1_U8063/buff1_reg is absorbed into DSP mul_77s_55ns_130_5_1_U8063/buff1_reg.
DSP Report: register mul_77s_55ns_130_5_1_U8063/buff1_reg is absorbed into DSP mul_77s_55ns_130_5_1_U8063/buff1_reg.
DSP Report: register mul_77s_55ns_130_5_1_U8063/buff1_reg is absorbed into DSP mul_77s_55ns_130_5_1_U8063/buff1_reg.
DSP Report: register mul_77s_55ns_130_5_1_U8063/buff0_reg is absorbed into DSP mul_77s_55ns_130_5_1_U8063/buff1_reg.
DSP Report: operator mul_77s_55ns_130_5_1_U8063/tmp_product is absorbed into DSP mul_77s_55ns_130_5_1_U8063/buff1_reg.
DSP Report: operator mul_77s_55ns_130_5_1_U8063/tmp_product is absorbed into DSP mul_77s_55ns_130_5_1_U8063/buff1_reg.
DSP Report: Generating DSP mul_77s_55ns_130_5_1_U8063/buff0_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_77s_55ns_130_5_1_U8063/buff0_reg is absorbed into DSP mul_77s_55ns_130_5_1_U8063/buff0_reg.
DSP Report: register mul_77s_55ns_130_5_1_U8063/buff0_reg is absorbed into DSP mul_77s_55ns_130_5_1_U8063/buff0_reg.
DSP Report: register mul_77s_55ns_130_5_1_U8063/buff0_reg is absorbed into DSP mul_77s_55ns_130_5_1_U8063/buff0_reg.
DSP Report: register mul_77s_55ns_130_5_1_U8063/buff0_reg is absorbed into DSP mul_77s_55ns_130_5_1_U8063/buff0_reg.
DSP Report: operator mul_77s_55ns_130_5_1_U8063/tmp_product is absorbed into DSP mul_77s_55ns_130_5_1_U8063/buff0_reg.
DSP Report: operator mul_77s_55ns_130_5_1_U8063/tmp_product is absorbed into DSP mul_77s_55ns_130_5_1_U8063/buff0_reg.
DSP Report: Generating DSP mul_77s_55ns_130_5_1_U8063/tmp_product, operation Mode is: (PCIN>>17)+(A''*B2)'.
DSP Report: register mul_77s_55ns_130_5_1_U8063/tmp_product is absorbed into DSP mul_77s_55ns_130_5_1_U8063/tmp_product.
DSP Report: register mul_77s_55ns_130_5_1_U8063/tmp_product is absorbed into DSP mul_77s_55ns_130_5_1_U8063/tmp_product.
DSP Report: register mul_77s_55ns_130_5_1_U8063/tmp_product is absorbed into DSP mul_77s_55ns_130_5_1_U8063/tmp_product.
DSP Report: register mul_77s_55ns_130_5_1_U8063/buff0_reg is absorbed into DSP mul_77s_55ns_130_5_1_U8063/tmp_product.
DSP Report: operator mul_77s_55ns_130_5_1_U8063/tmp_product is absorbed into DSP mul_77s_55ns_130_5_1_U8063/tmp_product.
DSP Report: operator mul_77s_55ns_130_5_1_U8063/tmp_product is absorbed into DSP mul_77s_55ns_130_5_1_U8063/tmp_product.
DSP Report: Generating DSP mul_77s_55ns_130_5_1_U8063/buff1_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register mul_77s_55ns_130_5_1_U8063/buff1_reg is absorbed into DSP mul_77s_55ns_130_5_1_U8063/buff1_reg.
DSP Report: register mul_77s_55ns_130_5_1_U8063/buff1_reg is absorbed into DSP mul_77s_55ns_130_5_1_U8063/buff1_reg.
DSP Report: register mul_77s_55ns_130_5_1_U8063/buff1_reg is absorbed into DSP mul_77s_55ns_130_5_1_U8063/buff1_reg.
DSP Report: register mul_77s_55ns_130_5_1_U8063/buff1_reg is absorbed into DSP mul_77s_55ns_130_5_1_U8063/buff1_reg.
DSP Report: register mul_77s_55ns_130_5_1_U8063/buff0_reg is absorbed into DSP mul_77s_55ns_130_5_1_U8063/buff1_reg.
DSP Report: operator mul_77s_55ns_130_5_1_U8063/tmp_product is absorbed into DSP mul_77s_55ns_130_5_1_U8063/buff1_reg.
DSP Report: operator mul_77s_55ns_130_5_1_U8063/tmp_product is absorbed into DSP mul_77s_55ns_130_5_1_U8063/buff1_reg.
DSP Report: Generating DSP mac_muladd_16s_15ns_19s_31_4_1_U8068/Bert_layer_mac_muladd_16s_15ns_19s_31_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C+((A:0x5c55)'*B'')')'.
DSP Report: register mac_muladd_16s_15ns_19s_31_4_1_U8068/Bert_layer_mac_muladd_16s_15ns_19s_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_15ns_19s_31_4_1_U8068/Bert_layer_mac_muladd_16s_15ns_19s_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_15ns_19s_31_4_1_U8068/Bert_layer_mac_muladd_16s_15ns_19s_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_15ns_19s_31_4_1_U8068/Bert_layer_mac_muladd_16s_15ns_19s_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_15ns_19s_31_4_1_U8068/Bert_layer_mac_muladd_16s_15ns_19s_31_4_1_DSP48_4_U/b_reg_reg is absorbed into DSP mac_muladd_16s_15ns_19s_31_4_1_U8068/Bert_layer_mac_muladd_16s_15ns_19s_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_15ns_19s_31_4_1_U8068/Bert_layer_mac_muladd_16s_15ns_19s_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_15ns_19s_31_4_1_U8068/Bert_layer_mac_muladd_16s_15ns_19s_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_15ns_19s_31_4_1_U8068/Bert_layer_mac_muladd_16s_15ns_19s_31_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP mac_muladd_16s_15ns_19s_31_4_1_U8068/Bert_layer_mac_muladd_16s_15ns_19s_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_15ns_19s_31_4_1_U8068/Bert_layer_mac_muladd_16s_15ns_19s_31_4_1_DSP48_4_U/p is absorbed into DSP mac_muladd_16s_15ns_19s_31_4_1_U8068/Bert_layer_mac_muladd_16s_15ns_19s_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_15ns_19s_31_4_1_U8068/Bert_layer_mac_muladd_16s_15ns_19s_31_4_1_DSP48_4_U/m is absorbed into DSP mac_muladd_16s_15ns_19s_31_4_1_U8068/Bert_layer_mac_muladd_16s_15ns_19s_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP mul_13s_71s_71_5_1_U8064/buff0_reg, operation Mode is: (A2*B'')'.
DSP Report: register ret_V_31_reg_2849_reg is absorbed into DSP mul_13s_71s_71_5_1_U8064/buff0_reg.
DSP Report: register mul_13s_71s_71_5_1_U8064/a_reg0_reg is absorbed into DSP mul_13s_71s_71_5_1_U8064/buff0_reg.
DSP Report: register mul_13s_71s_71_5_1_U8064/buff0_reg is absorbed into DSP mul_13s_71s_71_5_1_U8064/buff0_reg.
DSP Report: register mul_13s_71s_71_5_1_U8064/buff0_reg is absorbed into DSP mul_13s_71s_71_5_1_U8064/buff0_reg.
DSP Report: operator mul_13s_71s_71_5_1_U8064/tmp_product is absorbed into DSP mul_13s_71s_71_5_1_U8064/buff0_reg.
DSP Report: operator mul_13s_71s_71_5_1_U8064/tmp_product is absorbed into DSP mul_13s_71s_71_5_1_U8064/buff0_reg.
DSP Report: Generating DSP mul_13s_71s_71_5_1_U8064/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register ret_V_31_reg_2849_reg is absorbed into DSP mul_13s_71s_71_5_1_U8064/buff1_reg.
DSP Report: register mul_13s_71s_71_5_1_U8064/a_reg0_reg is absorbed into DSP mul_13s_71s_71_5_1_U8064/buff1_reg.
DSP Report: register mul_13s_71s_71_5_1_U8064/buff1_reg is absorbed into DSP mul_13s_71s_71_5_1_U8064/buff1_reg.
DSP Report: register mul_13s_71s_71_5_1_U8064/buff1_reg is absorbed into DSP mul_13s_71s_71_5_1_U8064/buff1_reg.
DSP Report: register mul_13s_71s_71_5_1_U8064/buff0_reg is absorbed into DSP mul_13s_71s_71_5_1_U8064/buff1_reg.
DSP Report: operator mul_13s_71s_71_5_1_U8064/tmp_product is absorbed into DSP mul_13s_71s_71_5_1_U8064/buff1_reg.
DSP Report: operator mul_13s_71s_71_5_1_U8064/tmp_product is absorbed into DSP mul_13s_71s_71_5_1_U8064/buff1_reg.
DSP Report: Generating DSP mul_13s_71s_71_5_1_U8064/tmp_product, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_13s_71s_71_5_1_U8064/a_reg0_reg is absorbed into DSP mul_13s_71s_71_5_1_U8064/tmp_product.
DSP Report: register mul_13s_71s_71_5_1_U8064/tmp_product is absorbed into DSP mul_13s_71s_71_5_1_U8064/tmp_product.
DSP Report: register mul_13s_71s_71_5_1_U8064/buff0_reg is absorbed into DSP mul_13s_71s_71_5_1_U8064/tmp_product.
DSP Report: register mul_13s_71s_71_5_1_U8064/buff0_reg is absorbed into DSP mul_13s_71s_71_5_1_U8064/tmp_product.
DSP Report: register mul_13s_71s_71_5_1_U8064/buff1_reg is absorbed into DSP mul_13s_71s_71_5_1_U8064/tmp_product.
DSP Report: operator mul_13s_71s_71_5_1_U8064/tmp_product is absorbed into DSP mul_13s_71s_71_5_1_U8064/tmp_product.
DSP Report: operator mul_13s_71s_71_5_1_U8064/tmp_product is absorbed into DSP mul_13s_71s_71_5_1_U8064/tmp_product.
DSP Report: Generating DSP mul_13s_71s_71_5_1_U8064/buff2_reg, operation Mode is: (PCIN>>17)+(A''*BCIN)'.
DSP Report: register mul_13s_71s_71_5_1_U8064/buff2_reg is absorbed into DSP mul_13s_71s_71_5_1_U8064/buff2_reg.
DSP Report: register mul_13s_71s_71_5_1_U8064/buff0_reg is absorbed into DSP mul_13s_71s_71_5_1_U8064/buff2_reg.
DSP Report: register mul_13s_71s_71_5_1_U8064/buff2_reg is absorbed into DSP mul_13s_71s_71_5_1_U8064/buff2_reg.
DSP Report: register mul_13s_71s_71_5_1_U8064/buff1_reg is absorbed into DSP mul_13s_71s_71_5_1_U8064/buff2_reg.
DSP Report: operator mul_13s_71s_71_5_1_U8064/tmp_product is absorbed into DSP mul_13s_71s_71_5_1_U8064/buff2_reg.
DSP Report: operator mul_13s_71s_71_5_1_U8064/tmp_product is absorbed into DSP mul_13s_71s_71_5_1_U8064/buff2_reg.
DSP Report: Generating DSP mul_43ns_36ns_79_2_1_U8065/dout_reg, operation Mode is: (A2*B'')'.
DSP Report: register mul_43ns_36ns_79_2_1_U8065/dout_reg is absorbed into DSP mul_43ns_36ns_79_2_1_U8065/dout_reg.
DSP Report: register mul_43ns_36ns_79_2_1_U8065/dout_reg is absorbed into DSP mul_43ns_36ns_79_2_1_U8065/dout_reg.
DSP Report: register ret_V_32_reg_2898_reg is absorbed into DSP mul_43ns_36ns_79_2_1_U8065/dout_reg.
DSP Report: register mul_43ns_36ns_79_2_1_U8065/dout_reg is absorbed into DSP mul_43ns_36ns_79_2_1_U8065/dout_reg.
DSP Report: operator mul_43ns_36ns_79_2_1_U8065/tmp_product is absorbed into DSP mul_43ns_36ns_79_2_1_U8065/dout_reg.
DSP Report: operator mul_43ns_36ns_79_2_1_U8065/tmp_product is absorbed into DSP mul_43ns_36ns_79_2_1_U8065/dout_reg.
DSP Report: Generating DSP mul_43ns_36ns_79_2_1_U8065/tmp_product, operation Mode is: A*B2.
DSP Report: register mul_43ns_36ns_79_2_1_U8065/tmp_product is absorbed into DSP mul_43ns_36ns_79_2_1_U8065/tmp_product.
DSP Report: operator mul_43ns_36ns_79_2_1_U8065/tmp_product is absorbed into DSP mul_43ns_36ns_79_2_1_U8065/tmp_product.
DSP Report: operator mul_43ns_36ns_79_2_1_U8065/tmp_product is absorbed into DSP mul_43ns_36ns_79_2_1_U8065/tmp_product.
DSP Report: Generating DSP mul_43ns_36ns_79_2_1_U8065/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register mul_43ns_36ns_79_2_1_U8065/dout_reg is absorbed into DSP mul_43ns_36ns_79_2_1_U8065/dout_reg.
DSP Report: register ret_V_32_reg_2898_reg is absorbed into DSP mul_43ns_36ns_79_2_1_U8065/dout_reg.
DSP Report: register mul_43ns_36ns_79_2_1_U8065/dout_reg is absorbed into DSP mul_43ns_36ns_79_2_1_U8065/dout_reg.
DSP Report: operator mul_43ns_36ns_79_2_1_U8065/tmp_product is absorbed into DSP mul_43ns_36ns_79_2_1_U8065/dout_reg.
DSP Report: operator mul_43ns_36ns_79_2_1_U8065/tmp_product is absorbed into DSP mul_43ns_36ns_79_2_1_U8065/dout_reg.
DSP Report: Generating DSP mul_43ns_36ns_79_2_1_U8065/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_43ns_36ns_79_2_1_U8065/tmp_product is absorbed into DSP mul_43ns_36ns_79_2_1_U8065/tmp_product.
DSP Report: register mul_43ns_36ns_79_2_1_U8065/tmp_product is absorbed into DSP mul_43ns_36ns_79_2_1_U8065/tmp_product.
DSP Report: operator mul_43ns_36ns_79_2_1_U8065/tmp_product is absorbed into DSP mul_43ns_36ns_79_2_1_U8065/tmp_product.
DSP Report: operator mul_43ns_36ns_79_2_1_U8065/tmp_product is absorbed into DSP mul_43ns_36ns_79_2_1_U8065/tmp_product.
DSP Report: Generating DSP mul_43ns_36ns_79_2_1_U8065/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register mul_43ns_36ns_79_2_1_U8065/dout_reg is absorbed into DSP mul_43ns_36ns_79_2_1_U8065/dout_reg.
DSP Report: register ret_V_32_reg_2898_reg is absorbed into DSP mul_43ns_36ns_79_2_1_U8065/dout_reg.
DSP Report: register mul_43ns_36ns_79_2_1_U8065/dout_reg is absorbed into DSP mul_43ns_36ns_79_2_1_U8065/dout_reg.
DSP Report: operator mul_43ns_36ns_79_2_1_U8065/tmp_product is absorbed into DSP mul_43ns_36ns_79_2_1_U8065/dout_reg.
DSP Report: operator mul_43ns_36ns_79_2_1_U8065/tmp_product is absorbed into DSP mul_43ns_36ns_79_2_1_U8065/dout_reg.
DSP Report: Generating DSP mul_50ns_50ns_100_5_1_U8067/buff0_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_50ns_50ns_100_5_1_U8067/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U8067/buff0_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U8067/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U8067/buff0_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U8067/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U8067/buff0_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U8067/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U8067/buff0_reg.
DSP Report: operator mul_50ns_50ns_100_5_1_U8067/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U8067/buff0_reg.
DSP Report: operator mul_50ns_50ns_100_5_1_U8067/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U8067/buff0_reg.
DSP Report: Generating DSP mul_50ns_50ns_100_5_1_U8067/tmp_product, operation Mode is: PCIN+(A2*B'')'.
DSP Report: register mul_50ns_50ns_100_5_1_U8067/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U8067/tmp_product.
DSP Report: register mul_50ns_50ns_100_5_1_U8067/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U8067/tmp_product.
DSP Report: register mul_50ns_50ns_100_5_1_U8067/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U8067/tmp_product.
DSP Report: register mul_50ns_50ns_100_5_1_U8067/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U8067/tmp_product.
DSP Report: operator mul_50ns_50ns_100_5_1_U8067/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U8067/tmp_product.
DSP Report: operator mul_50ns_50ns_100_5_1_U8067/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U8067/tmp_product.
DSP Report: Generating DSP mul_50ns_50ns_100_5_1_U8067/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B2)'.
DSP Report: register mul_50ns_50ns_100_5_1_U8067/buff1_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U8067/buff1_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U8067/buff1_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U8067/buff1_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U8067/buff1_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U8067/buff1_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U8067/buff1_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U8067/buff1_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U8067/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U8067/buff1_reg.
DSP Report: operator mul_50ns_50ns_100_5_1_U8067/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U8067/buff1_reg.
DSP Report: operator mul_50ns_50ns_100_5_1_U8067/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U8067/buff1_reg.
DSP Report: Generating DSP mul_50ns_50ns_100_5_1_U8067/buff0_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_50ns_50ns_100_5_1_U8067/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U8067/buff0_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U8067/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U8067/buff0_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U8067/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U8067/buff0_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U8067/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U8067/buff0_reg.
DSP Report: operator mul_50ns_50ns_100_5_1_U8067/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U8067/buff0_reg.
DSP Report: operator mul_50ns_50ns_100_5_1_U8067/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U8067/buff0_reg.
DSP Report: Generating DSP mul_50ns_50ns_100_5_1_U8067/tmp_product, operation Mode is: PCIN+(A''*B2)'.
DSP Report: register mul_50ns_50ns_100_5_1_U8067/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U8067/tmp_product.
DSP Report: register mul_50ns_50ns_100_5_1_U8067/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U8067/tmp_product.
DSP Report: register mul_50ns_50ns_100_5_1_U8067/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U8067/tmp_product.
DSP Report: register mul_50ns_50ns_100_5_1_U8067/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U8067/tmp_product.
DSP Report: operator mul_50ns_50ns_100_5_1_U8067/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U8067/tmp_product.
DSP Report: operator mul_50ns_50ns_100_5_1_U8067/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U8067/tmp_product.
DSP Report: Generating DSP mul_50ns_50ns_100_5_1_U8067/buff1_reg, operation Mode is: (PCIN+(A2*B'')')'.
DSP Report: register mul_50ns_50ns_100_5_1_U8067/buff1_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U8067/buff1_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U8067/buff1_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U8067/buff1_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U8067/buff1_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U8067/buff1_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U8067/buff1_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U8067/buff1_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U8067/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U8067/buff1_reg.
DSP Report: operator mul_50ns_50ns_100_5_1_U8067/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U8067/buff1_reg.
DSP Report: operator mul_50ns_50ns_100_5_1_U8067/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U8067/buff1_reg.
DSP Report: Generating DSP mul_50ns_50ns_100_5_1_U8067/buff0_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_50ns_50ns_100_5_1_U8067/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U8067/buff0_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U8067/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U8067/buff0_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U8067/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U8067/buff0_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U8067/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U8067/buff0_reg.
DSP Report: operator mul_50ns_50ns_100_5_1_U8067/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U8067/buff0_reg.
DSP Report: operator mul_50ns_50ns_100_5_1_U8067/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U8067/buff0_reg.
DSP Report: Generating DSP mul_50ns_50ns_100_5_1_U8067/tmp_product, operation Mode is: (PCIN>>17)+(A''*B2)'.
DSP Report: register mul_50ns_50ns_100_5_1_U8067/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U8067/tmp_product.
DSP Report: register mul_50ns_50ns_100_5_1_U8067/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U8067/tmp_product.
DSP Report: register mul_50ns_50ns_100_5_1_U8067/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U8067/tmp_product.
DSP Report: register mul_50ns_50ns_100_5_1_U8067/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U8067/tmp_product.
DSP Report: operator mul_50ns_50ns_100_5_1_U8067/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U8067/tmp_product.
DSP Report: operator mul_50ns_50ns_100_5_1_U8067/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U8067/tmp_product.
DSP Report: Generating DSP mul_50ns_50ns_100_5_1_U8067/buff1_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register mul_50ns_50ns_100_5_1_U8067/buff1_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U8067/buff1_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U8067/buff1_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U8067/buff1_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U8067/buff1_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U8067/buff1_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U8067/buff1_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U8067/buff1_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U8067/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U8067/buff1_reg.
DSP Report: operator mul_50ns_50ns_100_5_1_U8067/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U8067/buff1_reg.
DSP Report: operator mul_50ns_50ns_100_5_1_U8067/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U8067/buff1_reg.
DSP Report: Generating DSP mul_77s_54ns_130_5_1_U8062/buff1_reg, operation Mode is: (A2*B'')'.
DSP Report: register mul_77s_54ns_130_5_1_U8062/buff1_reg is absorbed into DSP mul_77s_54ns_130_5_1_U8062/buff1_reg.
DSP Report: register mul_77s_54ns_130_5_1_U8062/buff1_reg is absorbed into DSP mul_77s_54ns_130_5_1_U8062/buff1_reg.
DSP Report: register mul_77s_54ns_130_5_1_U8062/buff1_reg is absorbed into DSP mul_77s_54ns_130_5_1_U8062/buff1_reg.
DSP Report: register mul_77s_54ns_130_5_1_U8062/buff1_reg is absorbed into DSP mul_77s_54ns_130_5_1_U8062/buff1_reg.
DSP Report: register mul_77s_54ns_130_5_1_U8062/buff0_reg is absorbed into DSP mul_77s_54ns_130_5_1_U8062/buff1_reg.
DSP Report: operator mul_77s_54ns_130_5_1_U8062/tmp_product is absorbed into DSP mul_77s_54ns_130_5_1_U8062/buff1_reg.
DSP Report: operator mul_77s_54ns_130_5_1_U8062/tmp_product is absorbed into DSP mul_77s_54ns_130_5_1_U8062/buff1_reg.
DSP Report: Generating DSP mul_77s_54ns_130_5_1_U8062/buff0_reg, operation Mode is: (A2*B'')'.
DSP Report: register mul_77s_54ns_130_5_1_U8062/buff0_reg is absorbed into DSP mul_77s_54ns_130_5_1_U8062/buff0_reg.
DSP Report: register mul_77s_54ns_130_5_1_U8062/buff0_reg is absorbed into DSP mul_77s_54ns_130_5_1_U8062/buff0_reg.
DSP Report: register mul_77s_54ns_130_5_1_U8062/buff0_reg is absorbed into DSP mul_77s_54ns_130_5_1_U8062/buff0_reg.
DSP Report: register mul_77s_54ns_130_5_1_U8062/buff0_reg is absorbed into DSP mul_77s_54ns_130_5_1_U8062/buff0_reg.
DSP Report: operator mul_77s_54ns_130_5_1_U8062/tmp_product is absorbed into DSP mul_77s_54ns_130_5_1_U8062/buff0_reg.
DSP Report: operator mul_77s_54ns_130_5_1_U8062/tmp_product is absorbed into DSP mul_77s_54ns_130_5_1_U8062/buff0_reg.
DSP Report: Generating DSP mul_77s_54ns_130_5_1_U8062/tmp_product, operation Mode is: PCIN+(A''*B2)'.
DSP Report: register mul_77s_54ns_130_5_1_U8062/tmp_product is absorbed into DSP mul_77s_54ns_130_5_1_U8062/tmp_product.
DSP Report: register mul_77s_54ns_130_5_1_U8062/tmp_product is absorbed into DSP mul_77s_54ns_130_5_1_U8062/tmp_product.
DSP Report: register mul_77s_54ns_130_5_1_U8062/tmp_product is absorbed into DSP mul_77s_54ns_130_5_1_U8062/tmp_product.
DSP Report: register mul_77s_54ns_130_5_1_U8062/buff0_reg is absorbed into DSP mul_77s_54ns_130_5_1_U8062/tmp_product.
DSP Report: operator mul_77s_54ns_130_5_1_U8062/tmp_product is absorbed into DSP mul_77s_54ns_130_5_1_U8062/tmp_product.
DSP Report: operator mul_77s_54ns_130_5_1_U8062/tmp_product is absorbed into DSP mul_77s_54ns_130_5_1_U8062/tmp_product.
DSP Report: Generating DSP mul_77s_54ns_130_5_1_U8062/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register mul_77s_54ns_130_5_1_U8062/buff1_reg is absorbed into DSP mul_77s_54ns_130_5_1_U8062/buff1_reg.
DSP Report: register mul_77s_54ns_130_5_1_U8062/buff1_reg is absorbed into DSP mul_77s_54ns_130_5_1_U8062/buff1_reg.
DSP Report: register mul_77s_54ns_130_5_1_U8062/buff1_reg is absorbed into DSP mul_77s_54ns_130_5_1_U8062/buff1_reg.
DSP Report: register mul_77s_54ns_130_5_1_U8062/buff1_reg is absorbed into DSP mul_77s_54ns_130_5_1_U8062/buff1_reg.
DSP Report: register mul_77s_54ns_130_5_1_U8062/buff0_reg is absorbed into DSP mul_77s_54ns_130_5_1_U8062/buff1_reg.
DSP Report: operator mul_77s_54ns_130_5_1_U8062/tmp_product is absorbed into DSP mul_77s_54ns_130_5_1_U8062/buff1_reg.
DSP Report: operator mul_77s_54ns_130_5_1_U8062/tmp_product is absorbed into DSP mul_77s_54ns_130_5_1_U8062/buff1_reg.
DSP Report: Generating DSP mul_77s_54ns_130_5_1_U8062/buff0_reg, operation Mode is: (A2*B'')'.
DSP Report: register mul_77s_54ns_130_5_1_U8062/buff0_reg is absorbed into DSP mul_77s_54ns_130_5_1_U8062/buff0_reg.
DSP Report: register mul_77s_54ns_130_5_1_U8062/buff0_reg is absorbed into DSP mul_77s_54ns_130_5_1_U8062/buff0_reg.
DSP Report: register mul_77s_54ns_130_5_1_U8062/buff0_reg is absorbed into DSP mul_77s_54ns_130_5_1_U8062/buff0_reg.
DSP Report: register mul_77s_54ns_130_5_1_U8062/buff0_reg is absorbed into DSP mul_77s_54ns_130_5_1_U8062/buff0_reg.
DSP Report: operator mul_77s_54ns_130_5_1_U8062/tmp_product is absorbed into DSP mul_77s_54ns_130_5_1_U8062/buff0_reg.
DSP Report: operator mul_77s_54ns_130_5_1_U8062/tmp_product is absorbed into DSP mul_77s_54ns_130_5_1_U8062/buff0_reg.
DSP Report: Generating DSP mul_77s_54ns_130_5_1_U8062/tmp_product, operation Mode is: PCIN+(A''*B2)'.
DSP Report: register mul_77s_54ns_130_5_1_U8062/tmp_product is absorbed into DSP mul_77s_54ns_130_5_1_U8062/tmp_product.
DSP Report: register mul_77s_54ns_130_5_1_U8062/tmp_product is absorbed into DSP mul_77s_54ns_130_5_1_U8062/tmp_product.
DSP Report: register mul_77s_54ns_130_5_1_U8062/tmp_product is absorbed into DSP mul_77s_54ns_130_5_1_U8062/tmp_product.
DSP Report: register mul_77s_54ns_130_5_1_U8062/buff0_reg is absorbed into DSP mul_77s_54ns_130_5_1_U8062/tmp_product.
DSP Report: operator mul_77s_54ns_130_5_1_U8062/tmp_product is absorbed into DSP mul_77s_54ns_130_5_1_U8062/tmp_product.
DSP Report: operator mul_77s_54ns_130_5_1_U8062/tmp_product is absorbed into DSP mul_77s_54ns_130_5_1_U8062/tmp_product.
DSP Report: Generating DSP mul_77s_54ns_130_5_1_U8062/buff1_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register mul_77s_54ns_130_5_1_U8062/buff1_reg is absorbed into DSP mul_77s_54ns_130_5_1_U8062/buff1_reg.
DSP Report: register mul_77s_54ns_130_5_1_U8062/buff1_reg is absorbed into DSP mul_77s_54ns_130_5_1_U8062/buff1_reg.
DSP Report: register mul_77s_54ns_130_5_1_U8062/buff1_reg is absorbed into DSP mul_77s_54ns_130_5_1_U8062/buff1_reg.
DSP Report: register mul_77s_54ns_130_5_1_U8062/buff1_reg is absorbed into DSP mul_77s_54ns_130_5_1_U8062/buff1_reg.
DSP Report: register mul_77s_54ns_130_5_1_U8062/buff0_reg is absorbed into DSP mul_77s_54ns_130_5_1_U8062/buff1_reg.
DSP Report: operator mul_77s_54ns_130_5_1_U8062/tmp_product is absorbed into DSP mul_77s_54ns_130_5_1_U8062/buff1_reg.
DSP Report: operator mul_77s_54ns_130_5_1_U8062/tmp_product is absorbed into DSP mul_77s_54ns_130_5_1_U8062/buff1_reg.
DSP Report: Generating DSP mul_77s_54ns_130_5_1_U8062/buff0_reg, operation Mode is: (A2*B'')'.
DSP Report: register mul_77s_54ns_130_5_1_U8062/buff0_reg is absorbed into DSP mul_77s_54ns_130_5_1_U8062/buff0_reg.
DSP Report: register mul_77s_54ns_130_5_1_U8062/buff0_reg is absorbed into DSP mul_77s_54ns_130_5_1_U8062/buff0_reg.
DSP Report: register mul_77s_54ns_130_5_1_U8062/buff0_reg is absorbed into DSP mul_77s_54ns_130_5_1_U8062/buff0_reg.
DSP Report: register mul_77s_54ns_130_5_1_U8062/buff0_reg is absorbed into DSP mul_77s_54ns_130_5_1_U8062/buff0_reg.
DSP Report: operator mul_77s_54ns_130_5_1_U8062/tmp_product is absorbed into DSP mul_77s_54ns_130_5_1_U8062/buff0_reg.
DSP Report: operator mul_77s_54ns_130_5_1_U8062/tmp_product is absorbed into DSP mul_77s_54ns_130_5_1_U8062/buff0_reg.
DSP Report: Generating DSP mul_77s_54ns_130_5_1_U8062/tmp_product, operation Mode is: PCIN+(A''*B2)'.
DSP Report: register mul_77s_54ns_130_5_1_U8062/tmp_product is absorbed into DSP mul_77s_54ns_130_5_1_U8062/tmp_product.
DSP Report: register mul_77s_54ns_130_5_1_U8062/tmp_product is absorbed into DSP mul_77s_54ns_130_5_1_U8062/tmp_product.
DSP Report: register mul_77s_54ns_130_5_1_U8062/tmp_product is absorbed into DSP mul_77s_54ns_130_5_1_U8062/tmp_product.
DSP Report: register mul_77s_54ns_130_5_1_U8062/buff0_reg is absorbed into DSP mul_77s_54ns_130_5_1_U8062/tmp_product.
DSP Report: operator mul_77s_54ns_130_5_1_U8062/tmp_product is absorbed into DSP mul_77s_54ns_130_5_1_U8062/tmp_product.
DSP Report: operator mul_77s_54ns_130_5_1_U8062/tmp_product is absorbed into DSP mul_77s_54ns_130_5_1_U8062/tmp_product.
DSP Report: Generating DSP mul_77s_54ns_130_5_1_U8062/buff1_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register mul_77s_54ns_130_5_1_U8062/buff1_reg is absorbed into DSP mul_77s_54ns_130_5_1_U8062/buff1_reg.
DSP Report: register mul_77s_54ns_130_5_1_U8062/buff1_reg is absorbed into DSP mul_77s_54ns_130_5_1_U8062/buff1_reg.
DSP Report: register mul_77s_54ns_130_5_1_U8062/buff1_reg is absorbed into DSP mul_77s_54ns_130_5_1_U8062/buff1_reg.
DSP Report: register mul_77s_54ns_130_5_1_U8062/buff1_reg is absorbed into DSP mul_77s_54ns_130_5_1_U8062/buff1_reg.
DSP Report: register mul_77s_54ns_130_5_1_U8062/buff0_reg is absorbed into DSP mul_77s_54ns_130_5_1_U8062/buff1_reg.
DSP Report: operator mul_77s_54ns_130_5_1_U8062/tmp_product is absorbed into DSP mul_77s_54ns_130_5_1_U8062/buff1_reg.
DSP Report: operator mul_77s_54ns_130_5_1_U8062/tmp_product is absorbed into DSP mul_77s_54ns_130_5_1_U8062/buff1_reg.
DSP Report: Generating DSP mul_77s_54ns_130_5_1_U8062/buff0_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_77s_54ns_130_5_1_U8062/buff0_reg is absorbed into DSP mul_77s_54ns_130_5_1_U8062/buff0_reg.
DSP Report: register mul_77s_54ns_130_5_1_U8062/buff0_reg is absorbed into DSP mul_77s_54ns_130_5_1_U8062/buff0_reg.
DSP Report: register mul_77s_54ns_130_5_1_U8062/buff0_reg is absorbed into DSP mul_77s_54ns_130_5_1_U8062/buff0_reg.
DSP Report: register mul_77s_54ns_130_5_1_U8062/buff0_reg is absorbed into DSP mul_77s_54ns_130_5_1_U8062/buff0_reg.
DSP Report: operator mul_77s_54ns_130_5_1_U8062/tmp_product is absorbed into DSP mul_77s_54ns_130_5_1_U8062/buff0_reg.
DSP Report: operator mul_77s_54ns_130_5_1_U8062/tmp_product is absorbed into DSP mul_77s_54ns_130_5_1_U8062/buff0_reg.
DSP Report: Generating DSP mul_77s_54ns_130_5_1_U8062/tmp_product, operation Mode is: (PCIN>>17)+(A''*B2)'.
DSP Report: register mul_77s_54ns_130_5_1_U8062/tmp_product is absorbed into DSP mul_77s_54ns_130_5_1_U8062/tmp_product.
DSP Report: register mul_77s_54ns_130_5_1_U8062/tmp_product is absorbed into DSP mul_77s_54ns_130_5_1_U8062/tmp_product.
DSP Report: register mul_77s_54ns_130_5_1_U8062/tmp_product is absorbed into DSP mul_77s_54ns_130_5_1_U8062/tmp_product.
DSP Report: register mul_77s_54ns_130_5_1_U8062/buff0_reg is absorbed into DSP mul_77s_54ns_130_5_1_U8062/tmp_product.
DSP Report: operator mul_77s_54ns_130_5_1_U8062/tmp_product is absorbed into DSP mul_77s_54ns_130_5_1_U8062/tmp_product.
DSP Report: operator mul_77s_54ns_130_5_1_U8062/tmp_product is absorbed into DSP mul_77s_54ns_130_5_1_U8062/tmp_product.
DSP Report: Generating DSP mul_77s_54ns_130_5_1_U8062/buff1_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register mul_77s_54ns_130_5_1_U8062/buff1_reg is absorbed into DSP mul_77s_54ns_130_5_1_U8062/buff1_reg.
DSP Report: register mul_77s_54ns_130_5_1_U8062/buff1_reg is absorbed into DSP mul_77s_54ns_130_5_1_U8062/buff1_reg.
DSP Report: register mul_77s_54ns_130_5_1_U8062/buff1_reg is absorbed into DSP mul_77s_54ns_130_5_1_U8062/buff1_reg.
DSP Report: register mul_77s_54ns_130_5_1_U8062/buff1_reg is absorbed into DSP mul_77s_54ns_130_5_1_U8062/buff1_reg.
DSP Report: register mul_77s_54ns_130_5_1_U8062/buff0_reg is absorbed into DSP mul_77s_54ns_130_5_1_U8062/buff1_reg.
DSP Report: operator mul_77s_54ns_130_5_1_U8062/tmp_product is absorbed into DSP mul_77s_54ns_130_5_1_U8062/buff1_reg.
DSP Report: operator mul_77s_54ns_130_5_1_U8062/tmp_product is absorbed into DSP mul_77s_54ns_130_5_1_U8062/buff1_reg.
DSP Report: Generating DSP mul_54s_6ns_54_5_1_U8052/buff0_reg, operation Mode is: (A2*B'')'.
DSP Report: register mul_54s_6ns_54_5_1_U8052/buff0_reg is absorbed into DSP mul_54s_6ns_54_5_1_U8052/buff0_reg.
DSP Report: register mul_54s_6ns_54_5_1_U8052/buff0_reg is absorbed into DSP mul_54s_6ns_54_5_1_U8052/buff0_reg.
DSP Report: register mul_54s_6ns_54_5_1_U8052/buff0_reg is absorbed into DSP mul_54s_6ns_54_5_1_U8052/buff0_reg.
DSP Report: register mul_54s_6ns_54_5_1_U8052/buff0_reg is absorbed into DSP mul_54s_6ns_54_5_1_U8052/buff0_reg.
DSP Report: operator mul_54s_6ns_54_5_1_U8052/tmp_product is absorbed into DSP mul_54s_6ns_54_5_1_U8052/buff0_reg.
DSP Report: operator mul_54s_6ns_54_5_1_U8052/tmp_product is absorbed into DSP mul_54s_6ns_54_5_1_U8052/buff0_reg.
DSP Report: Generating DSP mul_54s_6ns_54_5_1_U8052/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register mul_54s_6ns_54_5_1_U8052/buff1_reg is absorbed into DSP mul_54s_6ns_54_5_1_U8052/buff1_reg.
DSP Report: register mul_54s_6ns_54_5_1_U8052/buff1_reg is absorbed into DSP mul_54s_6ns_54_5_1_U8052/buff1_reg.
DSP Report: register mul_54s_6ns_54_5_1_U8052/buff1_reg is absorbed into DSP mul_54s_6ns_54_5_1_U8052/buff1_reg.
DSP Report: register mul_54s_6ns_54_5_1_U8052/buff1_reg is absorbed into DSP mul_54s_6ns_54_5_1_U8052/buff1_reg.
DSP Report: register mul_54s_6ns_54_5_1_U8052/buff0_reg is absorbed into DSP mul_54s_6ns_54_5_1_U8052/buff1_reg.
DSP Report: operator mul_54s_6ns_54_5_1_U8052/tmp_product is absorbed into DSP mul_54s_6ns_54_5_1_U8052/buff1_reg.
DSP Report: operator mul_54s_6ns_54_5_1_U8052/tmp_product is absorbed into DSP mul_54s_6ns_54_5_1_U8052/buff1_reg.
DSP Report: Generating DSP mul_54s_6ns_54_5_1_U8052/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_54s_6ns_54_5_1_U8052/buff2_reg is absorbed into DSP mul_54s_6ns_54_5_1_U8052/buff2_reg.
DSP Report: register mul_54s_6ns_54_5_1_U8052/buff2_reg is absorbed into DSP mul_54s_6ns_54_5_1_U8052/buff2_reg.
DSP Report: register mul_54s_6ns_54_5_1_U8052/buff2_reg is absorbed into DSP mul_54s_6ns_54_5_1_U8052/buff2_reg.
DSP Report: register mul_54s_6ns_54_5_1_U8052/buff0_reg is absorbed into DSP mul_54s_6ns_54_5_1_U8052/buff2_reg.
DSP Report: register mul_54s_6ns_54_5_1_U8052/buff2_reg is absorbed into DSP mul_54s_6ns_54_5_1_U8052/buff2_reg.
DSP Report: register mul_54s_6ns_54_5_1_U8052/buff1_reg is absorbed into DSP mul_54s_6ns_54_5_1_U8052/buff2_reg.
DSP Report: operator mul_54s_6ns_54_5_1_U8052/tmp_product is absorbed into DSP mul_54s_6ns_54_5_1_U8052/buff2_reg.
DSP Report: operator mul_54s_6ns_54_5_1_U8052/tmp_product is absorbed into DSP mul_54s_6ns_54_5_1_U8052/buff2_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mul_71ns_4ns_75_5_1.v:30]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mul_6ns_73ns_79_5_1.v:30]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mul_83ns_6ns_89_5_1.v:30]
WARNING: [Synth 8-6014] Unused sequential element mul_71ns_4ns_75_5_1_U8053/buff0_reg was removed.  [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mul_71ns_4ns_75_5_1.v:35]
WARNING: [Synth 8-6014] Unused sequential element mul_6ns_73ns_79_5_1_U8054/buff0_reg was removed.  [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mul_6ns_73ns_79_5_1.v:35]
WARNING: [Synth 8-6014] Unused sequential element mul_83ns_6ns_89_5_1_U8055/buff0_reg was removed.  [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mul_83ns_6ns_89_5_1.v:35]
WARNING: [Synth 8-6014] Unused sequential element mul_71ns_4ns_75_5_1_U8053/buff0_reg was removed.  [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mul_71ns_4ns_75_5_1.v:35]
WARNING: [Synth 8-6014] Unused sequential element mul_6ns_73ns_79_5_1_U8054/buff0_reg was removed.  [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mul_6ns_73ns_79_5_1.v:35]
WARNING: [Synth 8-6014] Unused sequential element mul_83ns_6ns_89_5_1_U8055/buff0_reg was removed.  [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mul_83ns_6ns_89_5_1.v:35]
DSP Report: Generating DSP mul_71ns_4ns_75_5_1_U8053/buff0_reg, operation Mode is: (A2*B'')'.
DSP Report: register mul_71ns_4ns_75_5_1_U8053/buff0_reg is absorbed into DSP mul_71ns_4ns_75_5_1_U8053/buff0_reg.
DSP Report: register mul_71ns_4ns_75_5_1_U8053/buff0_reg is absorbed into DSP mul_71ns_4ns_75_5_1_U8053/buff0_reg.
DSP Report: register mul_71ns_4ns_75_5_1_U8053/buff0_reg is absorbed into DSP mul_71ns_4ns_75_5_1_U8053/buff0_reg.
DSP Report: register mul_71ns_4ns_75_5_1_U8053/buff0_reg is absorbed into DSP mul_71ns_4ns_75_5_1_U8053/buff0_reg.
DSP Report: operator mul_71ns_4ns_75_5_1_U8053/tmp_product is absorbed into DSP mul_71ns_4ns_75_5_1_U8053/buff0_reg.
DSP Report: operator mul_71ns_4ns_75_5_1_U8053/tmp_product is absorbed into DSP mul_71ns_4ns_75_5_1_U8053/buff0_reg.
DSP Report: Generating DSP mul_71ns_4ns_75_5_1_U8053/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_71ns_4ns_75_5_1_U8053/buff1_reg is absorbed into DSP mul_71ns_4ns_75_5_1_U8053/buff1_reg.
DSP Report: register mul_71ns_4ns_75_5_1_U8053/buff1_reg is absorbed into DSP mul_71ns_4ns_75_5_1_U8053/buff1_reg.
DSP Report: register mul_71ns_4ns_75_5_1_U8053/buff1_reg is absorbed into DSP mul_71ns_4ns_75_5_1_U8053/buff1_reg.
DSP Report: register mul_71ns_4ns_75_5_1_U8053/buff1_reg is absorbed into DSP mul_71ns_4ns_75_5_1_U8053/buff1_reg.
DSP Report: register mul_71ns_4ns_75_5_1_U8053/buff1_reg is absorbed into DSP mul_71ns_4ns_75_5_1_U8053/buff1_reg.
DSP Report: register mul_71ns_4ns_75_5_1_U8053/buff0_reg is absorbed into DSP mul_71ns_4ns_75_5_1_U8053/buff1_reg.
DSP Report: operator mul_71ns_4ns_75_5_1_U8053/tmp_product is absorbed into DSP mul_71ns_4ns_75_5_1_U8053/buff1_reg.
DSP Report: operator mul_71ns_4ns_75_5_1_U8053/tmp_product is absorbed into DSP mul_71ns_4ns_75_5_1_U8053/buff1_reg.
DSP Report: Generating DSP mul_71ns_4ns_75_5_1_U8053/tmp_product, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_71ns_4ns_75_5_1_U8053/tmp_product is absorbed into DSP mul_71ns_4ns_75_5_1_U8053/tmp_product.
DSP Report: register mul_71ns_4ns_75_5_1_U8053/tmp_product is absorbed into DSP mul_71ns_4ns_75_5_1_U8053/tmp_product.
DSP Report: register mul_71ns_4ns_75_5_1_U8053/tmp_product is absorbed into DSP mul_71ns_4ns_75_5_1_U8053/tmp_product.
DSP Report: register mul_71ns_4ns_75_5_1_U8053/buff0_reg is absorbed into DSP mul_71ns_4ns_75_5_1_U8053/tmp_product.
DSP Report: register mul_71ns_4ns_75_5_1_U8053/buff1_reg is absorbed into DSP mul_71ns_4ns_75_5_1_U8053/tmp_product.
DSP Report: operator mul_71ns_4ns_75_5_1_U8053/tmp_product is absorbed into DSP mul_71ns_4ns_75_5_1_U8053/tmp_product.
DSP Report: operator mul_71ns_4ns_75_5_1_U8053/tmp_product is absorbed into DSP mul_71ns_4ns_75_5_1_U8053/tmp_product.
DSP Report: Generating DSP mul_71ns_4ns_75_5_1_U8053/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_71ns_4ns_75_5_1_U8053/buff2_reg is absorbed into DSP mul_71ns_4ns_75_5_1_U8053/buff2_reg.
DSP Report: register mul_71ns_4ns_75_5_1_U8053/buff2_reg is absorbed into DSP mul_71ns_4ns_75_5_1_U8053/buff2_reg.
DSP Report: register mul_71ns_4ns_75_5_1_U8053/buff2_reg is absorbed into DSP mul_71ns_4ns_75_5_1_U8053/buff2_reg.
DSP Report: register mul_71ns_4ns_75_5_1_U8053/buff0_reg is absorbed into DSP mul_71ns_4ns_75_5_1_U8053/buff2_reg.
DSP Report: register mul_71ns_4ns_75_5_1_U8053/buff2_reg is absorbed into DSP mul_71ns_4ns_75_5_1_U8053/buff2_reg.
DSP Report: register mul_71ns_4ns_75_5_1_U8053/buff1_reg is absorbed into DSP mul_71ns_4ns_75_5_1_U8053/buff2_reg.
DSP Report: operator mul_71ns_4ns_75_5_1_U8053/tmp_product is absorbed into DSP mul_71ns_4ns_75_5_1_U8053/buff2_reg.
DSP Report: operator mul_71ns_4ns_75_5_1_U8053/tmp_product is absorbed into DSP mul_71ns_4ns_75_5_1_U8053/buff2_reg.
DSP Report: Generating DSP mul_6ns_73ns_79_5_1_U8054/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_6ns_73ns_79_5_1_U8054/buff0_reg is absorbed into DSP mul_6ns_73ns_79_5_1_U8054/buff0_reg.
DSP Report: register mul_6ns_73ns_79_5_1_U8054/buff0_reg is absorbed into DSP mul_6ns_73ns_79_5_1_U8054/buff0_reg.
DSP Report: register mul_6ns_73ns_79_5_1_U8054/buff0_reg is absorbed into DSP mul_6ns_73ns_79_5_1_U8054/buff0_reg.
DSP Report: register mul_6ns_73ns_79_5_1_U8054/buff0_reg is absorbed into DSP mul_6ns_73ns_79_5_1_U8054/buff0_reg.
DSP Report: register mul_6ns_73ns_79_5_1_U8054/buff0_reg is absorbed into DSP mul_6ns_73ns_79_5_1_U8054/buff0_reg.
DSP Report: operator mul_6ns_73ns_79_5_1_U8054/tmp_product is absorbed into DSP mul_6ns_73ns_79_5_1_U8054/buff0_reg.
DSP Report: operator mul_6ns_73ns_79_5_1_U8054/tmp_product is absorbed into DSP mul_6ns_73ns_79_5_1_U8054/buff0_reg.
DSP Report: Generating DSP mul_6ns_73ns_79_5_1_U8054/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_6ns_73ns_79_5_1_U8054/buff1_reg is absorbed into DSP mul_6ns_73ns_79_5_1_U8054/buff1_reg.
DSP Report: register mul_6ns_73ns_79_5_1_U8054/buff1_reg is absorbed into DSP mul_6ns_73ns_79_5_1_U8054/buff1_reg.
DSP Report: register mul_6ns_73ns_79_5_1_U8054/buff1_reg is absorbed into DSP mul_6ns_73ns_79_5_1_U8054/buff1_reg.
DSP Report: register mul_6ns_73ns_79_5_1_U8054/buff1_reg is absorbed into DSP mul_6ns_73ns_79_5_1_U8054/buff1_reg.
DSP Report: register mul_6ns_73ns_79_5_1_U8054/buff1_reg is absorbed into DSP mul_6ns_73ns_79_5_1_U8054/buff1_reg.
DSP Report: register mul_6ns_73ns_79_5_1_U8054/buff0_reg is absorbed into DSP mul_6ns_73ns_79_5_1_U8054/buff1_reg.
DSP Report: operator mul_6ns_73ns_79_5_1_U8054/tmp_product is absorbed into DSP mul_6ns_73ns_79_5_1_U8054/buff1_reg.
DSP Report: operator mul_6ns_73ns_79_5_1_U8054/tmp_product is absorbed into DSP mul_6ns_73ns_79_5_1_U8054/buff1_reg.
DSP Report: Generating DSP mul_6ns_73ns_79_5_1_U8054/tmp_product, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_6ns_73ns_79_5_1_U8054/tmp_product is absorbed into DSP mul_6ns_73ns_79_5_1_U8054/tmp_product.
DSP Report: register mul_6ns_73ns_79_5_1_U8054/tmp_product is absorbed into DSP mul_6ns_73ns_79_5_1_U8054/tmp_product.
DSP Report: register mul_6ns_73ns_79_5_1_U8054/tmp_product is absorbed into DSP mul_6ns_73ns_79_5_1_U8054/tmp_product.
DSP Report: register mul_6ns_73ns_79_5_1_U8054/buff0_reg is absorbed into DSP mul_6ns_73ns_79_5_1_U8054/tmp_product.
DSP Report: register mul_6ns_73ns_79_5_1_U8054/buff1_reg is absorbed into DSP mul_6ns_73ns_79_5_1_U8054/tmp_product.
DSP Report: operator mul_6ns_73ns_79_5_1_U8054/tmp_product is absorbed into DSP mul_6ns_73ns_79_5_1_U8054/tmp_product.
DSP Report: operator mul_6ns_73ns_79_5_1_U8054/tmp_product is absorbed into DSP mul_6ns_73ns_79_5_1_U8054/tmp_product.
DSP Report: Generating DSP mul_6ns_73ns_79_5_1_U8054/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_6ns_73ns_79_5_1_U8054/buff2_reg is absorbed into DSP mul_6ns_73ns_79_5_1_U8054/buff2_reg.
DSP Report: register mul_6ns_73ns_79_5_1_U8054/buff2_reg is absorbed into DSP mul_6ns_73ns_79_5_1_U8054/buff2_reg.
DSP Report: register mul_6ns_73ns_79_5_1_U8054/buff2_reg is absorbed into DSP mul_6ns_73ns_79_5_1_U8054/buff2_reg.
DSP Report: register mul_6ns_73ns_79_5_1_U8054/buff0_reg is absorbed into DSP mul_6ns_73ns_79_5_1_U8054/buff2_reg.
DSP Report: register mul_6ns_73ns_79_5_1_U8054/buff2_reg is absorbed into DSP mul_6ns_73ns_79_5_1_U8054/buff2_reg.
DSP Report: register mul_6ns_73ns_79_5_1_U8054/buff1_reg is absorbed into DSP mul_6ns_73ns_79_5_1_U8054/buff2_reg.
DSP Report: operator mul_6ns_73ns_79_5_1_U8054/tmp_product is absorbed into DSP mul_6ns_73ns_79_5_1_U8054/buff2_reg.
DSP Report: operator mul_6ns_73ns_79_5_1_U8054/tmp_product is absorbed into DSP mul_6ns_73ns_79_5_1_U8054/buff2_reg.
DSP Report: Generating DSP mul_83ns_6ns_89_5_1_U8055/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_83ns_6ns_89_5_1_U8055/buff0_reg is absorbed into DSP mul_83ns_6ns_89_5_1_U8055/buff0_reg.
DSP Report: register mul_83ns_6ns_89_5_1_U8055/buff0_reg is absorbed into DSP mul_83ns_6ns_89_5_1_U8055/buff0_reg.
DSP Report: register mul_83ns_6ns_89_5_1_U8055/buff0_reg is absorbed into DSP mul_83ns_6ns_89_5_1_U8055/buff0_reg.
DSP Report: register mul_83ns_6ns_89_5_1_U8055/buff0_reg is absorbed into DSP mul_83ns_6ns_89_5_1_U8055/buff0_reg.
DSP Report: register mul_83ns_6ns_89_5_1_U8055/buff0_reg is absorbed into DSP mul_83ns_6ns_89_5_1_U8055/buff0_reg.
DSP Report: operator mul_83ns_6ns_89_5_1_U8055/tmp_product is absorbed into DSP mul_83ns_6ns_89_5_1_U8055/buff0_reg.
DSP Report: operator mul_83ns_6ns_89_5_1_U8055/tmp_product is absorbed into DSP mul_83ns_6ns_89_5_1_U8055/buff0_reg.
DSP Report: Generating DSP mul_83ns_6ns_89_5_1_U8055/tmp_product, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_83ns_6ns_89_5_1_U8055/tmp_product is absorbed into DSP mul_83ns_6ns_89_5_1_U8055/tmp_product.
DSP Report: register mul_83ns_6ns_89_5_1_U8055/tmp_product is absorbed into DSP mul_83ns_6ns_89_5_1_U8055/tmp_product.
DSP Report: register mul_83ns_6ns_89_5_1_U8055/tmp_product is absorbed into DSP mul_83ns_6ns_89_5_1_U8055/tmp_product.
DSP Report: register mul_83ns_6ns_89_5_1_U8055/tmp_product is absorbed into DSP mul_83ns_6ns_89_5_1_U8055/tmp_product.
DSP Report: register mul_83ns_6ns_89_5_1_U8055/buff0_reg is absorbed into DSP mul_83ns_6ns_89_5_1_U8055/tmp_product.
DSP Report: operator mul_83ns_6ns_89_5_1_U8055/tmp_product is absorbed into DSP mul_83ns_6ns_89_5_1_U8055/tmp_product.
DSP Report: operator mul_83ns_6ns_89_5_1_U8055/tmp_product is absorbed into DSP mul_83ns_6ns_89_5_1_U8055/tmp_product.
DSP Report: Generating DSP mul_83ns_6ns_89_5_1_U8055/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_83ns_6ns_89_5_1_U8055/buff1_reg is absorbed into DSP mul_83ns_6ns_89_5_1_U8055/buff1_reg.
DSP Report: register mul_83ns_6ns_89_5_1_U8055/buff1_reg is absorbed into DSP mul_83ns_6ns_89_5_1_U8055/buff1_reg.
DSP Report: register mul_83ns_6ns_89_5_1_U8055/buff1_reg is absorbed into DSP mul_83ns_6ns_89_5_1_U8055/buff1_reg.
DSP Report: register mul_83ns_6ns_89_5_1_U8055/buff1_reg is absorbed into DSP mul_83ns_6ns_89_5_1_U8055/buff1_reg.
DSP Report: register mul_83ns_6ns_89_5_1_U8055/buff1_reg is absorbed into DSP mul_83ns_6ns_89_5_1_U8055/buff1_reg.
DSP Report: register mul_83ns_6ns_89_5_1_U8055/buff0_reg is absorbed into DSP mul_83ns_6ns_89_5_1_U8055/buff1_reg.
DSP Report: operator mul_83ns_6ns_89_5_1_U8055/tmp_product is absorbed into DSP mul_83ns_6ns_89_5_1_U8055/buff1_reg.
DSP Report: operator mul_83ns_6ns_89_5_1_U8055/tmp_product is absorbed into DSP mul_83ns_6ns_89_5_1_U8055/buff1_reg.
DSP Report: Generating DSP mul_83ns_6ns_89_5_1_U8055/tmp_product, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_83ns_6ns_89_5_1_U8055/tmp_product is absorbed into DSP mul_83ns_6ns_89_5_1_U8055/tmp_product.
DSP Report: register mul_83ns_6ns_89_5_1_U8055/tmp_product is absorbed into DSP mul_83ns_6ns_89_5_1_U8055/tmp_product.
DSP Report: register mul_83ns_6ns_89_5_1_U8055/tmp_product is absorbed into DSP mul_83ns_6ns_89_5_1_U8055/tmp_product.
DSP Report: register mul_83ns_6ns_89_5_1_U8055/buff0_reg is absorbed into DSP mul_83ns_6ns_89_5_1_U8055/tmp_product.
DSP Report: register mul_83ns_6ns_89_5_1_U8055/buff1_reg is absorbed into DSP mul_83ns_6ns_89_5_1_U8055/tmp_product.
DSP Report: operator mul_83ns_6ns_89_5_1_U8055/tmp_product is absorbed into DSP mul_83ns_6ns_89_5_1_U8055/tmp_product.
DSP Report: operator mul_83ns_6ns_89_5_1_U8055/tmp_product is absorbed into DSP mul_83ns_6ns_89_5_1_U8055/tmp_product.
DSP Report: Generating DSP mul_83ns_6ns_89_5_1_U8055/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_83ns_6ns_89_5_1_U8055/buff2_reg is absorbed into DSP mul_83ns_6ns_89_5_1_U8055/buff2_reg.
DSP Report: register mul_83ns_6ns_89_5_1_U8055/buff2_reg is absorbed into DSP mul_83ns_6ns_89_5_1_U8055/buff2_reg.
DSP Report: register mul_83ns_6ns_89_5_1_U8055/buff2_reg is absorbed into DSP mul_83ns_6ns_89_5_1_U8055/buff2_reg.
DSP Report: register mul_83ns_6ns_89_5_1_U8055/buff0_reg is absorbed into DSP mul_83ns_6ns_89_5_1_U8055/buff2_reg.
DSP Report: register mul_83ns_6ns_89_5_1_U8055/buff2_reg is absorbed into DSP mul_83ns_6ns_89_5_1_U8055/buff2_reg.
DSP Report: register mul_83ns_6ns_89_5_1_U8055/buff1_reg is absorbed into DSP mul_83ns_6ns_89_5_1_U8055/buff2_reg.
DSP Report: operator mul_83ns_6ns_89_5_1_U8055/tmp_product is absorbed into DSP mul_83ns_6ns_89_5_1_U8055/buff2_reg.
DSP Report: operator mul_83ns_6ns_89_5_1_U8055/tmp_product is absorbed into DSP mul_83ns_6ns_89_5_1_U8055/buff2_reg.
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'fsub_32ns_32ns_32_7_full_dsp_1_U8106/ce_r_reg' into 'fadd_32ns_32ns_32_7_full_dsp_1_x_U8105/ce_r_reg' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_fsub_32ns_32ns_32_7_full_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_7_full_dsp_1_x_U8107/ce_r_reg' into 'fadd_32ns_32ns_32_7_full_dsp_1_x_U8105/ce_r_reg' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_fadd_32ns_32ns_32_7_full_dsp_1_x.v:51]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_7_full_dsp_1_x_U8107/din0_buf1_reg[31:0]' into 'fsub_32ns_32ns_32_7_full_dsp_1_U8106/din1_buf1_reg[31:0]' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_fadd_32ns_32ns_32_7_full_dsp_1_x.v:53]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_7_full_dsp_1_x_U8107/din1_buf1_reg[31:0]' into 'fsub_32ns_32ns_32_7_full_dsp_1_U8106/din1_buf1_reg[31:0]' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_fadd_32ns_32ns_32_7_full_dsp_1_x.v:55]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_7_full_dsp_1_x_U8108/ce_r_reg' into 'fadd_32ns_32ns_32_7_full_dsp_1_x_U8105/ce_r_reg' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_fadd_32ns_32ns_32_7_full_dsp_1_x.v:51]
INFO: [Synth 8-4471] merging register 'fsub_32ns_32ns_32_7_full_dsp_1_U8109/ce_r_reg' into 'fadd_32ns_32ns_32_7_full_dsp_1_x_U8105/ce_r_reg' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_fsub_32ns_32ns_32_7_full_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fsub_32ns_32ns_32_7_full_dsp_1_U8109/din0_buf1_reg[31:0]' into 'fadd_32ns_32ns_32_7_full_dsp_1_x_U8105/din1_buf1_reg[31:0]' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_fsub_32ns_32ns_32_7_full_dsp_1.v:53]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_x_U8110/ce_r_reg' into 'fadd_32ns_32ns_32_7_full_dsp_1_x_U8105/ce_r_reg' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_x.v:51]
INFO: [Synth 8-4471] merging register 'fdiv_32ns_32ns_32_12_no_dsp_1_x_U8111/ce_r_reg' into 'fadd_32ns_32ns_32_7_full_dsp_1_x_U8105/ce_r_reg' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_fdiv_32ns_32ns_32_12_no_dsp_1_x.v:51]
INFO: [Synth 8-4471] merging register 'fcmp_32ns_32ns_1_2_no_dsp_1_U8114/ce_r_reg' into 'fadd_32ns_32ns_32_7_full_dsp_1_x_U8105/ce_r_reg' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_fcmp_32ns_32ns_1_2_no_dsp_1.v:100]
INFO: [Synth 8-4471] merging register 'fcmp_32ns_32ns_1_2_no_dsp_1_U8114/din0_buf1_reg[31:0]' into 'fadd_32ns_32ns_32_7_full_dsp_1_x_U8105/din0_buf1_reg[31:0]' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_fcmp_32ns_32ns_1_2_no_dsp_1.v:72]
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized5__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized5__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized7__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized7__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized5__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized5__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized5__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized5__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized7.
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mul_13s_71s_71_5_1.v:30]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mul_43ns_36ns_79_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 9 [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mul_49ns_44ns_93_5_1.v:30]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 9 [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mul_50ns_50ns_100_5_1.v:30]
WARNING: [Synth 8-6014] Unused sequential element mul_13s_71s_71_5_1_U8099/buff0_reg was removed.  [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mul_13s_71s_71_5_1.v:35]
WARNING: [Synth 8-6014] Unused sequential element mul_50ns_50ns_100_5_1_U8102/buff0_reg was removed.  [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mul_50ns_50ns_100_5_1.v:35]
WARNING: [Synth 8-6014] Unused sequential element mul_50ns_50ns_100_5_1_U8102/buff0_reg was removed.  [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mul_50ns_50ns_100_5_1.v:35]
WARNING: [Synth 8-6014] Unused sequential element mul_50ns_50ns_100_5_1_U8102/buff0_reg was removed.  [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mul_50ns_50ns_100_5_1.v:35]
WARNING: [Synth 8-6014] Unused sequential element mul_50ns_50ns_100_5_1_U8102/buff0_reg was removed.  [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_mul_50ns_50ns_100_5_1.v:35]
DSP Report: Generating DSP mac_muladd_16s_15ns_19s_31_4_1_U8103/Bert_layer_mac_muladd_16s_15ns_19s_31_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C+(A2*(B:0x5c55)')')'.
DSP Report: register mac_muladd_16s_15ns_19s_31_4_1_U8103/Bert_layer_mac_muladd_16s_15ns_19s_31_4_1_DSP48_4_U/b_reg_reg is absorbed into DSP mac_muladd_16s_15ns_19s_31_4_1_U8103/Bert_layer_mac_muladd_16s_15ns_19s_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_15ns_19s_31_4_1_U8103/Bert_layer_mac_muladd_16s_15ns_19s_31_4_1_DSP48_4_U/a_reg_reg is absorbed into DSP mac_muladd_16s_15ns_19s_31_4_1_U8103/Bert_layer_mac_muladd_16s_15ns_19s_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_15ns_19s_31_4_1_U8103/Bert_layer_mac_muladd_16s_15ns_19s_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_15ns_19s_31_4_1_U8103/Bert_layer_mac_muladd_16s_15ns_19s_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_15ns_19s_31_4_1_U8103/Bert_layer_mac_muladd_16s_15ns_19s_31_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP mac_muladd_16s_15ns_19s_31_4_1_U8103/Bert_layer_mac_muladd_16s_15ns_19s_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_15ns_19s_31_4_1_U8103/Bert_layer_mac_muladd_16s_15ns_19s_31_4_1_DSP48_4_U/p is absorbed into DSP mac_muladd_16s_15ns_19s_31_4_1_U8103/Bert_layer_mac_muladd_16s_15ns_19s_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_15ns_19s_31_4_1_U8103/Bert_layer_mac_muladd_16s_15ns_19s_31_4_1_DSP48_4_U/m is absorbed into DSP mac_muladd_16s_15ns_19s_31_4_1_U8103/Bert_layer_mac_muladd_16s_15ns_19s_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP mul_13s_71s_71_5_1_U8099/buff0_reg, operation Mode is: (A2*B'')'.
DSP Report: register ret_V_42_reg_1202_reg is absorbed into DSP mul_13s_71s_71_5_1_U8099/buff0_reg.
DSP Report: register mul_13s_71s_71_5_1_U8099/a_reg0_reg is absorbed into DSP mul_13s_71s_71_5_1_U8099/buff0_reg.
DSP Report: register mul_13s_71s_71_5_1_U8099/buff0_reg is absorbed into DSP mul_13s_71s_71_5_1_U8099/buff0_reg.
DSP Report: register mul_13s_71s_71_5_1_U8099/buff0_reg is absorbed into DSP mul_13s_71s_71_5_1_U8099/buff0_reg.
DSP Report: operator mul_13s_71s_71_5_1_U8099/tmp_product is absorbed into DSP mul_13s_71s_71_5_1_U8099/buff0_reg.
DSP Report: operator mul_13s_71s_71_5_1_U8099/tmp_product is absorbed into DSP mul_13s_71s_71_5_1_U8099/buff0_reg.
DSP Report: Generating DSP mul_13s_71s_71_5_1_U8099/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register ret_V_42_reg_1202_reg is absorbed into DSP mul_13s_71s_71_5_1_U8099/buff1_reg.
DSP Report: register mul_13s_71s_71_5_1_U8099/buff1_reg is absorbed into DSP mul_13s_71s_71_5_1_U8099/buff1_reg.
DSP Report: register mul_13s_71s_71_5_1_U8099/a_reg0_reg is absorbed into DSP mul_13s_71s_71_5_1_U8099/buff1_reg.
DSP Report: register mul_13s_71s_71_5_1_U8099/buff1_reg is absorbed into DSP mul_13s_71s_71_5_1_U8099/buff1_reg.
DSP Report: register mul_13s_71s_71_5_1_U8099/buff0_reg is absorbed into DSP mul_13s_71s_71_5_1_U8099/buff1_reg.
DSP Report: operator mul_13s_71s_71_5_1_U8099/tmp_product is absorbed into DSP mul_13s_71s_71_5_1_U8099/buff1_reg.
DSP Report: operator mul_13s_71s_71_5_1_U8099/tmp_product is absorbed into DSP mul_13s_71s_71_5_1_U8099/buff1_reg.
DSP Report: Generating DSP mul_13s_71s_71_5_1_U8099/tmp_product, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_13s_71s_71_5_1_U8099/a_reg0_reg is absorbed into DSP mul_13s_71s_71_5_1_U8099/tmp_product.
DSP Report: register mul_13s_71s_71_5_1_U8099/tmp_product is absorbed into DSP mul_13s_71s_71_5_1_U8099/tmp_product.
DSP Report: register mul_13s_71s_71_5_1_U8099/buff0_reg is absorbed into DSP mul_13s_71s_71_5_1_U8099/tmp_product.
DSP Report: register mul_13s_71s_71_5_1_U8099/buff0_reg is absorbed into DSP mul_13s_71s_71_5_1_U8099/tmp_product.
DSP Report: register mul_13s_71s_71_5_1_U8099/buff1_reg is absorbed into DSP mul_13s_71s_71_5_1_U8099/tmp_product.
DSP Report: operator mul_13s_71s_71_5_1_U8099/tmp_product is absorbed into DSP mul_13s_71s_71_5_1_U8099/tmp_product.
DSP Report: operator mul_13s_71s_71_5_1_U8099/tmp_product is absorbed into DSP mul_13s_71s_71_5_1_U8099/tmp_product.
DSP Report: Generating DSP mul_13s_71s_71_5_1_U8099/buff2_reg, operation Mode is: (PCIN>>17)+(A''*BCIN)'.
DSP Report: register mul_13s_71s_71_5_1_U8099/buff2_reg is absorbed into DSP mul_13s_71s_71_5_1_U8099/buff2_reg.
DSP Report: register mul_13s_71s_71_5_1_U8099/buff0_reg is absorbed into DSP mul_13s_71s_71_5_1_U8099/buff2_reg.
DSP Report: register mul_13s_71s_71_5_1_U8099/buff2_reg is absorbed into DSP mul_13s_71s_71_5_1_U8099/buff2_reg.
DSP Report: register mul_13s_71s_71_5_1_U8099/buff1_reg is absorbed into DSP mul_13s_71s_71_5_1_U8099/buff2_reg.
DSP Report: operator mul_13s_71s_71_5_1_U8099/tmp_product is absorbed into DSP mul_13s_71s_71_5_1_U8099/buff2_reg.
DSP Report: operator mul_13s_71s_71_5_1_U8099/tmp_product is absorbed into DSP mul_13s_71s_71_5_1_U8099/buff2_reg.
DSP Report: Generating DSP mul_43ns_36ns_79_2_1_U8100/dout_reg, operation Mode is: (A2*B'')'.
DSP Report: register mul_43ns_36ns_79_2_1_U8100/dout_reg is absorbed into DSP mul_43ns_36ns_79_2_1_U8100/dout_reg.
DSP Report: register mul_43ns_36ns_79_2_1_U8100/dout_reg is absorbed into DSP mul_43ns_36ns_79_2_1_U8100/dout_reg.
DSP Report: register ret_V_43_reg_1251_reg is absorbed into DSP mul_43ns_36ns_79_2_1_U8100/dout_reg.
DSP Report: register mul_43ns_36ns_79_2_1_U8100/dout_reg is absorbed into DSP mul_43ns_36ns_79_2_1_U8100/dout_reg.
DSP Report: operator mul_43ns_36ns_79_2_1_U8100/tmp_product is absorbed into DSP mul_43ns_36ns_79_2_1_U8100/dout_reg.
DSP Report: operator mul_43ns_36ns_79_2_1_U8100/tmp_product is absorbed into DSP mul_43ns_36ns_79_2_1_U8100/dout_reg.
DSP Report: Generating DSP mul_43ns_36ns_79_2_1_U8100/tmp_product, operation Mode is: A*B2.
DSP Report: register mul_43ns_36ns_79_2_1_U8100/tmp_product is absorbed into DSP mul_43ns_36ns_79_2_1_U8100/tmp_product.
DSP Report: operator mul_43ns_36ns_79_2_1_U8100/tmp_product is absorbed into DSP mul_43ns_36ns_79_2_1_U8100/tmp_product.
DSP Report: operator mul_43ns_36ns_79_2_1_U8100/tmp_product is absorbed into DSP mul_43ns_36ns_79_2_1_U8100/tmp_product.
DSP Report: Generating DSP mul_43ns_36ns_79_2_1_U8100/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register mul_43ns_36ns_79_2_1_U8100/dout_reg is absorbed into DSP mul_43ns_36ns_79_2_1_U8100/dout_reg.
DSP Report: register ret_V_43_reg_1251_reg is absorbed into DSP mul_43ns_36ns_79_2_1_U8100/dout_reg.
DSP Report: register mul_43ns_36ns_79_2_1_U8100/dout_reg is absorbed into DSP mul_43ns_36ns_79_2_1_U8100/dout_reg.
DSP Report: operator mul_43ns_36ns_79_2_1_U8100/tmp_product is absorbed into DSP mul_43ns_36ns_79_2_1_U8100/dout_reg.
DSP Report: operator mul_43ns_36ns_79_2_1_U8100/tmp_product is absorbed into DSP mul_43ns_36ns_79_2_1_U8100/dout_reg.
DSP Report: Generating DSP mul_43ns_36ns_79_2_1_U8100/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_43ns_36ns_79_2_1_U8100/tmp_product is absorbed into DSP mul_43ns_36ns_79_2_1_U8100/tmp_product.
DSP Report: register mul_43ns_36ns_79_2_1_U8100/tmp_product is absorbed into DSP mul_43ns_36ns_79_2_1_U8100/tmp_product.
DSP Report: operator mul_43ns_36ns_79_2_1_U8100/tmp_product is absorbed into DSP mul_43ns_36ns_79_2_1_U8100/tmp_product.
DSP Report: operator mul_43ns_36ns_79_2_1_U8100/tmp_product is absorbed into DSP mul_43ns_36ns_79_2_1_U8100/tmp_product.
DSP Report: Generating DSP mul_43ns_36ns_79_2_1_U8100/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register mul_43ns_36ns_79_2_1_U8100/dout_reg is absorbed into DSP mul_43ns_36ns_79_2_1_U8100/dout_reg.
DSP Report: register ret_V_43_reg_1251_reg is absorbed into DSP mul_43ns_36ns_79_2_1_U8100/dout_reg.
DSP Report: register mul_43ns_36ns_79_2_1_U8100/dout_reg is absorbed into DSP mul_43ns_36ns_79_2_1_U8100/dout_reg.
DSP Report: operator mul_43ns_36ns_79_2_1_U8100/tmp_product is absorbed into DSP mul_43ns_36ns_79_2_1_U8100/dout_reg.
DSP Report: operator mul_43ns_36ns_79_2_1_U8100/tmp_product is absorbed into DSP mul_43ns_36ns_79_2_1_U8100/dout_reg.
DSP Report: Generating DSP mul_49ns_44ns_93_5_1_U8101/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_49ns_44ns_93_5_1_U8101/buff0_reg is absorbed into DSP mul_49ns_44ns_93_5_1_U8101/buff0_reg.
DSP Report: register mul_49ns_44ns_93_5_1_U8101/buff0_reg is absorbed into DSP mul_49ns_44ns_93_5_1_U8101/buff0_reg.
DSP Report: register mul_49ns_44ns_93_5_1_U8101/buff0_reg is absorbed into DSP mul_49ns_44ns_93_5_1_U8101/buff0_reg.
DSP Report: register mul_49ns_44ns_93_5_1_U8101/buff0_reg is absorbed into DSP mul_49ns_44ns_93_5_1_U8101/buff0_reg.
DSP Report: register mul_49ns_44ns_93_5_1_U8101/buff0_reg is absorbed into DSP mul_49ns_44ns_93_5_1_U8101/buff0_reg.
DSP Report: operator mul_49ns_44ns_93_5_1_U8101/tmp_product is absorbed into DSP mul_49ns_44ns_93_5_1_U8101/buff0_reg.
DSP Report: operator mul_49ns_44ns_93_5_1_U8101/tmp_product is absorbed into DSP mul_49ns_44ns_93_5_1_U8101/buff0_reg.
DSP Report: Generating DSP mul_49ns_44ns_93_5_1_U8101/tmp_product, operation Mode is: PCIN+(A''*B'')'.
DSP Report: register mul_49ns_44ns_93_5_1_U8101/tmp_product is absorbed into DSP mul_49ns_44ns_93_5_1_U8101/tmp_product.
DSP Report: register mul_49ns_44ns_93_5_1_U8101/tmp_product is absorbed into DSP mul_49ns_44ns_93_5_1_U8101/tmp_product.
DSP Report: register mul_49ns_44ns_93_5_1_U8101/tmp_product is absorbed into DSP mul_49ns_44ns_93_5_1_U8101/tmp_product.
DSP Report: register mul_49ns_44ns_93_5_1_U8101/tmp_product is absorbed into DSP mul_49ns_44ns_93_5_1_U8101/tmp_product.
DSP Report: register mul_49ns_44ns_93_5_1_U8101/buff0_reg is absorbed into DSP mul_49ns_44ns_93_5_1_U8101/tmp_product.
DSP Report: operator mul_49ns_44ns_93_5_1_U8101/tmp_product is absorbed into DSP mul_49ns_44ns_93_5_1_U8101/tmp_product.
DSP Report: operator mul_49ns_44ns_93_5_1_U8101/tmp_product is absorbed into DSP mul_49ns_44ns_93_5_1_U8101/tmp_product.
DSP Report: Generating DSP mul_49ns_44ns_93_5_1_U8101/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_49ns_44ns_93_5_1_U8101/buff1_reg is absorbed into DSP mul_49ns_44ns_93_5_1_U8101/buff1_reg.
DSP Report: register mul_49ns_44ns_93_5_1_U8101/buff1_reg is absorbed into DSP mul_49ns_44ns_93_5_1_U8101/buff1_reg.
DSP Report: register mul_49ns_44ns_93_5_1_U8101/buff1_reg is absorbed into DSP mul_49ns_44ns_93_5_1_U8101/buff1_reg.
DSP Report: register mul_49ns_44ns_93_5_1_U8101/buff1_reg is absorbed into DSP mul_49ns_44ns_93_5_1_U8101/buff1_reg.
DSP Report: register mul_49ns_44ns_93_5_1_U8101/buff1_reg is absorbed into DSP mul_49ns_44ns_93_5_1_U8101/buff1_reg.
DSP Report: register mul_49ns_44ns_93_5_1_U8101/buff0_reg is absorbed into DSP mul_49ns_44ns_93_5_1_U8101/buff1_reg.
DSP Report: operator mul_49ns_44ns_93_5_1_U8101/tmp_product is absorbed into DSP mul_49ns_44ns_93_5_1_U8101/buff1_reg.
DSP Report: operator mul_49ns_44ns_93_5_1_U8101/tmp_product is absorbed into DSP mul_49ns_44ns_93_5_1_U8101/buff1_reg.
DSP Report: Generating DSP mul_49ns_44ns_93_5_1_U8101/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_49ns_44ns_93_5_1_U8101/buff0_reg is absorbed into DSP mul_49ns_44ns_93_5_1_U8101/buff0_reg.
DSP Report: register mul_49ns_44ns_93_5_1_U8101/buff0_reg is absorbed into DSP mul_49ns_44ns_93_5_1_U8101/buff0_reg.
DSP Report: register mul_49ns_44ns_93_5_1_U8101/buff0_reg is absorbed into DSP mul_49ns_44ns_93_5_1_U8101/buff0_reg.
DSP Report: register mul_49ns_44ns_93_5_1_U8101/buff0_reg is absorbed into DSP mul_49ns_44ns_93_5_1_U8101/buff0_reg.
DSP Report: register mul_49ns_44ns_93_5_1_U8101/buff0_reg is absorbed into DSP mul_49ns_44ns_93_5_1_U8101/buff0_reg.
DSP Report: operator mul_49ns_44ns_93_5_1_U8101/tmp_product is absorbed into DSP mul_49ns_44ns_93_5_1_U8101/buff0_reg.
DSP Report: operator mul_49ns_44ns_93_5_1_U8101/tmp_product is absorbed into DSP mul_49ns_44ns_93_5_1_U8101/buff0_reg.
DSP Report: Generating DSP mul_49ns_44ns_93_5_1_U8101/tmp_product, operation Mode is: PCIN+(A''*B'')'.
DSP Report: register mul_49ns_44ns_93_5_1_U8101/tmp_product is absorbed into DSP mul_49ns_44ns_93_5_1_U8101/tmp_product.
DSP Report: register mul_49ns_44ns_93_5_1_U8101/tmp_product is absorbed into DSP mul_49ns_44ns_93_5_1_U8101/tmp_product.
DSP Report: register mul_49ns_44ns_93_5_1_U8101/tmp_product is absorbed into DSP mul_49ns_44ns_93_5_1_U8101/tmp_product.
DSP Report: register mul_49ns_44ns_93_5_1_U8101/tmp_product is absorbed into DSP mul_49ns_44ns_93_5_1_U8101/tmp_product.
DSP Report: register mul_49ns_44ns_93_5_1_U8101/buff0_reg is absorbed into DSP mul_49ns_44ns_93_5_1_U8101/tmp_product.
DSP Report: operator mul_49ns_44ns_93_5_1_U8101/tmp_product is absorbed into DSP mul_49ns_44ns_93_5_1_U8101/tmp_product.
DSP Report: operator mul_49ns_44ns_93_5_1_U8101/tmp_product is absorbed into DSP mul_49ns_44ns_93_5_1_U8101/tmp_product.
DSP Report: Generating DSP mul_49ns_44ns_93_5_1_U8101/buff1_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mul_49ns_44ns_93_5_1_U8101/buff1_reg is absorbed into DSP mul_49ns_44ns_93_5_1_U8101/buff1_reg.
DSP Report: register mul_49ns_44ns_93_5_1_U8101/buff1_reg is absorbed into DSP mul_49ns_44ns_93_5_1_U8101/buff1_reg.
DSP Report: register mul_49ns_44ns_93_5_1_U8101/buff1_reg is absorbed into DSP mul_49ns_44ns_93_5_1_U8101/buff1_reg.
DSP Report: register mul_49ns_44ns_93_5_1_U8101/buff1_reg is absorbed into DSP mul_49ns_44ns_93_5_1_U8101/buff1_reg.
DSP Report: register mul_49ns_44ns_93_5_1_U8101/buff1_reg is absorbed into DSP mul_49ns_44ns_93_5_1_U8101/buff1_reg.
DSP Report: register mul_49ns_44ns_93_5_1_U8101/buff0_reg is absorbed into DSP mul_49ns_44ns_93_5_1_U8101/buff1_reg.
DSP Report: operator mul_49ns_44ns_93_5_1_U8101/tmp_product is absorbed into DSP mul_49ns_44ns_93_5_1_U8101/buff1_reg.
DSP Report: operator mul_49ns_44ns_93_5_1_U8101/tmp_product is absorbed into DSP mul_49ns_44ns_93_5_1_U8101/buff1_reg.
DSP Report: Generating DSP mul_49ns_44ns_93_5_1_U8101/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_49ns_44ns_93_5_1_U8101/buff0_reg is absorbed into DSP mul_49ns_44ns_93_5_1_U8101/buff0_reg.
DSP Report: register mul_49ns_44ns_93_5_1_U8101/buff0_reg is absorbed into DSP mul_49ns_44ns_93_5_1_U8101/buff0_reg.
DSP Report: register mul_49ns_44ns_93_5_1_U8101/buff0_reg is absorbed into DSP mul_49ns_44ns_93_5_1_U8101/buff0_reg.
DSP Report: register mul_49ns_44ns_93_5_1_U8101/buff0_reg is absorbed into DSP mul_49ns_44ns_93_5_1_U8101/buff0_reg.
DSP Report: register mul_49ns_44ns_93_5_1_U8101/buff0_reg is absorbed into DSP mul_49ns_44ns_93_5_1_U8101/buff0_reg.
DSP Report: operator mul_49ns_44ns_93_5_1_U8101/tmp_product is absorbed into DSP mul_49ns_44ns_93_5_1_U8101/buff0_reg.
DSP Report: operator mul_49ns_44ns_93_5_1_U8101/tmp_product is absorbed into DSP mul_49ns_44ns_93_5_1_U8101/buff0_reg.
DSP Report: Generating DSP mul_49ns_44ns_93_5_1_U8101/tmp_product, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_49ns_44ns_93_5_1_U8101/tmp_product is absorbed into DSP mul_49ns_44ns_93_5_1_U8101/tmp_product.
DSP Report: register mul_49ns_44ns_93_5_1_U8101/tmp_product is absorbed into DSP mul_49ns_44ns_93_5_1_U8101/tmp_product.
DSP Report: register mul_49ns_44ns_93_5_1_U8101/tmp_product is absorbed into DSP mul_49ns_44ns_93_5_1_U8101/tmp_product.
DSP Report: register mul_49ns_44ns_93_5_1_U8101/tmp_product is absorbed into DSP mul_49ns_44ns_93_5_1_U8101/tmp_product.
DSP Report: register mul_49ns_44ns_93_5_1_U8101/buff0_reg is absorbed into DSP mul_49ns_44ns_93_5_1_U8101/tmp_product.
DSP Report: operator mul_49ns_44ns_93_5_1_U8101/tmp_product is absorbed into DSP mul_49ns_44ns_93_5_1_U8101/tmp_product.
DSP Report: operator mul_49ns_44ns_93_5_1_U8101/tmp_product is absorbed into DSP mul_49ns_44ns_93_5_1_U8101/tmp_product.
DSP Report: Generating DSP mul_49ns_44ns_93_5_1_U8101/buff1_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mul_49ns_44ns_93_5_1_U8101/buff1_reg is absorbed into DSP mul_49ns_44ns_93_5_1_U8101/buff1_reg.
DSP Report: register mul_49ns_44ns_93_5_1_U8101/buff1_reg is absorbed into DSP mul_49ns_44ns_93_5_1_U8101/buff1_reg.
DSP Report: register mul_49ns_44ns_93_5_1_U8101/buff1_reg is absorbed into DSP mul_49ns_44ns_93_5_1_U8101/buff1_reg.
DSP Report: register mul_49ns_44ns_93_5_1_U8101/buff1_reg is absorbed into DSP mul_49ns_44ns_93_5_1_U8101/buff1_reg.
DSP Report: register mul_49ns_44ns_93_5_1_U8101/buff1_reg is absorbed into DSP mul_49ns_44ns_93_5_1_U8101/buff1_reg.
DSP Report: register mul_49ns_44ns_93_5_1_U8101/buff0_reg is absorbed into DSP mul_49ns_44ns_93_5_1_U8101/buff1_reg.
DSP Report: operator mul_49ns_44ns_93_5_1_U8101/tmp_product is absorbed into DSP mul_49ns_44ns_93_5_1_U8101/buff1_reg.
DSP Report: operator mul_49ns_44ns_93_5_1_U8101/tmp_product is absorbed into DSP mul_49ns_44ns_93_5_1_U8101/buff1_reg.
DSP Report: Generating DSP mul_50ns_50ns_100_5_1_U8102/buff2_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_50ns_50ns_100_5_1_U8102/buff2_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U8102/buff2_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U8102/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U8102/buff2_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U8102/buff2_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U8102/buff2_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U8102/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U8102/buff2_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U8102/buff2_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U8102/buff2_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U8102/buff1_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U8102/buff2_reg.
DSP Report: operator mul_50ns_50ns_100_5_1_U8102/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U8102/buff2_reg.
DSP Report: operator mul_50ns_50ns_100_5_1_U8102/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U8102/buff2_reg.
DSP Report: Generating DSP mul_50ns_50ns_100_5_1_U8102/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_50ns_50ns_100_5_1_U8102/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U8102/buff0_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U8102/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U8102/buff0_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U8102/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U8102/buff0_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U8102/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U8102/buff0_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U8102/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U8102/buff0_reg.
DSP Report: operator mul_50ns_50ns_100_5_1_U8102/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U8102/buff0_reg.
DSP Report: operator mul_50ns_50ns_100_5_1_U8102/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U8102/buff0_reg.
DSP Report: Generating DSP mul_50ns_50ns_100_5_1_U8102/buff1_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mul_50ns_50ns_100_5_1_U8102/buff1_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U8102/buff1_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U8102/buff1_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U8102/buff1_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U8102/buff1_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U8102/buff1_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U8102/buff1_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U8102/buff1_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U8102/buff1_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U8102/buff1_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U8102/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U8102/buff1_reg.
DSP Report: operator mul_50ns_50ns_100_5_1_U8102/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U8102/buff1_reg.
DSP Report: operator mul_50ns_50ns_100_5_1_U8102/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U8102/buff1_reg.
DSP Report: Generating DSP mul_50ns_50ns_100_5_1_U8102/tmp_product, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_50ns_50ns_100_5_1_U8102/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U8102/tmp_product.
DSP Report: register mul_50ns_50ns_100_5_1_U8102/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U8102/tmp_product.
DSP Report: register mul_50ns_50ns_100_5_1_U8102/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U8102/tmp_product.
DSP Report: register mul_50ns_50ns_100_5_1_U8102/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U8102/tmp_product.
DSP Report: register mul_50ns_50ns_100_5_1_U8102/buff1_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U8102/tmp_product.
DSP Report: operator mul_50ns_50ns_100_5_1_U8102/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U8102/tmp_product.
DSP Report: operator mul_50ns_50ns_100_5_1_U8102/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U8102/tmp_product.
DSP Report: Generating DSP mul_50ns_50ns_100_5_1_U8102/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mul_50ns_50ns_100_5_1_U8102/buff2_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U8102/buff2_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U8102/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U8102/buff2_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U8102/buff2_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U8102/buff2_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U8102/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U8102/buff2_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U8102/buff2_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U8102/buff2_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U8102/buff1_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U8102/buff2_reg.
DSP Report: operator mul_50ns_50ns_100_5_1_U8102/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U8102/buff2_reg.
DSP Report: operator mul_50ns_50ns_100_5_1_U8102/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U8102/buff2_reg.
DSP Report: Generating DSP mul_50ns_50ns_100_5_1_U8102/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_50ns_50ns_100_5_1_U8102/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U8102/buff0_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U8102/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U8102/buff0_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U8102/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U8102/buff0_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U8102/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U8102/buff0_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U8102/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U8102/buff0_reg.
DSP Report: operator mul_50ns_50ns_100_5_1_U8102/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U8102/buff0_reg.
DSP Report: operator mul_50ns_50ns_100_5_1_U8102/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U8102/buff0_reg.
DSP Report: Generating DSP mul_50ns_50ns_100_5_1_U8102/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_50ns_50ns_100_5_1_U8102/buff1_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U8102/buff1_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U8102/buff1_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U8102/buff1_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U8102/buff1_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U8102/buff1_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U8102/buff1_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U8102/buff1_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U8102/buff1_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U8102/buff1_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U8102/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U8102/buff1_reg.
DSP Report: operator mul_50ns_50ns_100_5_1_U8102/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U8102/buff1_reg.
DSP Report: operator mul_50ns_50ns_100_5_1_U8102/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U8102/buff1_reg.
DSP Report: Generating DSP mul_50ns_50ns_100_5_1_U8102/tmp_product, operation Mode is: PCIN+(A''*B'')'.
DSP Report: register mul_50ns_50ns_100_5_1_U8102/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U8102/tmp_product.
DSP Report: register mul_50ns_50ns_100_5_1_U8102/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U8102/tmp_product.
DSP Report: register mul_50ns_50ns_100_5_1_U8102/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U8102/tmp_product.
DSP Report: register mul_50ns_50ns_100_5_1_U8102/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U8102/tmp_product.
DSP Report: register mul_50ns_50ns_100_5_1_U8102/buff1_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U8102/tmp_product.
DSP Report: operator mul_50ns_50ns_100_5_1_U8102/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U8102/tmp_product.
DSP Report: operator mul_50ns_50ns_100_5_1_U8102/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U8102/tmp_product.
DSP Report: Generating DSP mul_50ns_50ns_100_5_1_U8102/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_50ns_50ns_100_5_1_U8102/buff2_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U8102/buff2_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U8102/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U8102/buff2_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U8102/buff2_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U8102/buff2_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U8102/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U8102/buff2_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U8102/buff2_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U8102/buff2_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U8102/buff1_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U8102/buff2_reg.
DSP Report: operator mul_50ns_50ns_100_5_1_U8102/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U8102/buff2_reg.
DSP Report: operator mul_50ns_50ns_100_5_1_U8102/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U8102/buff2_reg.
INFO: [Synth 8-4471] merging register 'fpext_32ns_64_2_no_dsp_1_U8113/ce_r_reg' into 'dadd_64ns_64ns_64_8_full_dsp_1_U8115/ce_r_reg' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_fpext_32ns_64_2_no_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fptrunc_64ns_32_2_no_dsp_1_U8112/ce_r_reg' into 'dadd_64ns_64ns_64_8_full_dsp_1_U8115/ce_r_reg' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_fptrunc_64ns_32_2_no_dsp_1.v:50]
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U8099/buff1_reg[47]) is unused and will be removed from module Bert_layer_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U8099/buff1_reg[46]) is unused and will be removed from module Bert_layer_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U8099/buff1_reg[45]) is unused and will be removed from module Bert_layer_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U8099/buff1_reg[44]) is unused and will be removed from module Bert_layer_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U8099/buff1_reg[43]) is unused and will be removed from module Bert_layer_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U8099/buff1_reg[42]) is unused and will be removed from module Bert_layer_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U8099/buff1_reg[41]) is unused and will be removed from module Bert_layer_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U8099/buff1_reg[40]) is unused and will be removed from module Bert_layer_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U8099/buff1_reg[39]) is unused and will be removed from module Bert_layer_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U8099/buff1_reg[38]) is unused and will be removed from module Bert_layer_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U8099/buff1_reg[37]) is unused and will be removed from module Bert_layer_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U8099/buff1_reg[36]) is unused and will be removed from module Bert_layer_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U8099/buff1_reg[35]) is unused and will be removed from module Bert_layer_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U8099/buff1_reg[34]) is unused and will be removed from module Bert_layer_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U8099/buff1_reg[33]) is unused and will be removed from module Bert_layer_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U8099/buff1_reg[32]) is unused and will be removed from module Bert_layer_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U8099/buff1_reg[31]) is unused and will be removed from module Bert_layer_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U8099/buff1_reg[30]) is unused and will be removed from module Bert_layer_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U8099/buff1_reg[29]) is unused and will be removed from module Bert_layer_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U8099/buff1_reg[28]) is unused and will be removed from module Bert_layer_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U8099/buff1_reg[27]) is unused and will be removed from module Bert_layer_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U8099/buff1_reg[26]) is unused and will be removed from module Bert_layer_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U8099/buff1_reg[25]) is unused and will be removed from module Bert_layer_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U8099/buff1_reg[24]) is unused and will be removed from module Bert_layer_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U8099/buff1_reg[23]) is unused and will be removed from module Bert_layer_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U8099/buff1_reg[22]) is unused and will be removed from module Bert_layer_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U8099/buff1_reg[21]) is unused and will be removed from module Bert_layer_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U8099/buff1_reg[20]) is unused and will be removed from module Bert_layer_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U8099/buff1_reg[19]) is unused and will be removed from module Bert_layer_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U8099/buff1_reg[18]) is unused and will be removed from module Bert_layer_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U8099/buff1_reg[17]) is unused and will be removed from module Bert_layer_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U8099/buff1_reg[12]) is unused and will be removed from module Bert_layer_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U8099/buff1_reg[11]) is unused and will be removed from module Bert_layer_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U8099/buff1_reg[10]) is unused and will be removed from module Bert_layer_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U8099/buff1_reg[9]) is unused and will be removed from module Bert_layer_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U8099/buff1_reg[8]) is unused and will be removed from module Bert_layer_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U8099/buff1_reg[7]) is unused and will be removed from module Bert_layer_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U8099/buff1_reg[6]) is unused and will be removed from module Bert_layer_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U8099/buff1_reg[5]) is unused and will be removed from module Bert_layer_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U8099/buff1_reg[4]) is unused and will be removed from module Bert_layer_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U8099/buff1_reg[3]) is unused and will be removed from module Bert_layer_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U8099/buff1_reg[2]) is unused and will be removed from module Bert_layer_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U8099/buff1_reg[1]) is unused and will be removed from module Bert_layer_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U8099/buff1_reg[0]) is unused and will be removed from module Bert_layer_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U8099/buff2_reg[47]) is unused and will be removed from module Bert_layer_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U8099/buff2_reg[46]) is unused and will be removed from module Bert_layer_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U8099/buff2_reg[45]) is unused and will be removed from module Bert_layer_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U8099/buff2_reg[44]) is unused and will be removed from module Bert_layer_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U8099/buff2_reg[43]) is unused and will be removed from module Bert_layer_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U8099/buff2_reg[42]) is unused and will be removed from module Bert_layer_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U8099/buff2_reg[41]) is unused and will be removed from module Bert_layer_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U8099/buff2_reg[40]) is unused and will be removed from module Bert_layer_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U8099/buff2_reg[39]) is unused and will be removed from module Bert_layer_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U8099/buff2_reg[38]) is unused and will be removed from module Bert_layer_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U8099/buff2_reg[37]) is unused and will be removed from module Bert_layer_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U8099/buff2_reg[36]) is unused and will be removed from module Bert_layer_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U8099/buff2_reg[35]) is unused and will be removed from module Bert_layer_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U8099/buff2_reg[34]) is unused and will be removed from module Bert_layer_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U8099/buff2_reg[33]) is unused and will be removed from module Bert_layer_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U8099/buff2_reg[32]) is unused and will be removed from module Bert_layer_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U8099/buff2_reg[31]) is unused and will be removed from module Bert_layer_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U8099/buff2_reg[30]) is unused and will be removed from module Bert_layer_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U8099/buff2_reg[29]) is unused and will be removed from module Bert_layer_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U8099/buff2_reg[28]) is unused and will be removed from module Bert_layer_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U8099/buff2_reg[27]) is unused and will be removed from module Bert_layer_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U8099/buff2_reg[26]) is unused and will be removed from module Bert_layer_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U8099/buff2_reg[25]) is unused and will be removed from module Bert_layer_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U8099/buff2_reg[24]) is unused and will be removed from module Bert_layer_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U8099/buff2_reg[23]) is unused and will be removed from module Bert_layer_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U8099/buff2_reg[22]) is unused and will be removed from module Bert_layer_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U8099/buff2_reg[21]) is unused and will be removed from module Bert_layer_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U8099/buff2_reg[20]) is unused and will be removed from module Bert_layer_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U8099/buff2_reg[19]) is unused and will be removed from module Bert_layer_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U8099/buff2_reg[18]) is unused and will be removed from module Bert_layer_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U8099/buff2_reg[17]) is unused and will be removed from module Bert_layer_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U8099/buff2_reg[12]) is unused and will be removed from module Bert_layer_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U8099/buff2_reg[11]) is unused and will be removed from module Bert_layer_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U8099/buff2_reg[10]) is unused and will be removed from module Bert_layer_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U8099/buff2_reg[9]) is unused and will be removed from module Bert_layer_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U8099/buff2_reg[8]) is unused and will be removed from module Bert_layer_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U8099/buff2_reg[7]) is unused and will be removed from module Bert_layer_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U8099/buff2_reg[6]) is unused and will be removed from module Bert_layer_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U8099/buff2_reg[5]) is unused and will be removed from module Bert_layer_exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_13s_71s_71_5_1_U8099/buff2_reg[4]) is unused and will be removed from module Bert_layer_exp_generic_double_s.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8363/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8363/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8363/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8363/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8363/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8363/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8363/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8363/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8363/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8363/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8363/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8363/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8363/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8368/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8368/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8368/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8368/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8368/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8368/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8368/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8368/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8368/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8368/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8368/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8368/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8368/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8373/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8373/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8373/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8373/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8373/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8373/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8373/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8373/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8373/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8373/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8373/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8373/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8373/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8428/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8428/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8428/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8428/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8428/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8428/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8428/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8428/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8428/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8428/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8428/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8428/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8428/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8433/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8433/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8433/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8433/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8433/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8433/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8433/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8433/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8433/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8433/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8433/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8433/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8433/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8518/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8518/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8518/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8518/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8518/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8518/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8518/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8518/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8518/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8518/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8518/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8518/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8518/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8973/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8973/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8973/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8973/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8973/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8973/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8973/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8973/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8973/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8973/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8973/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8973/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8973/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8938/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8938/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8938/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8938/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8938/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8938/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8938/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8938/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8938/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8938/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8938/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8938/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8938/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8553/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8553/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8553/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8553/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8553/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8553/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8553/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8553/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8553/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8553/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8553/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8553/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8553/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8548/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8548/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8548/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8548/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8548/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8548/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8548/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8548/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8548/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8548/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8548/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8548/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8548/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8543/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8543/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8543/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8543/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8543/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8543/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8543/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8543/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8543/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8543/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8543/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8543/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8543/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8538/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8538/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8538/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8538/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8538/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8538/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8538/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8538/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8538/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8538/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8538/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8538/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8538/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8533/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8533/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8533/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8533/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8533/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8533/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8533/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8533/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8533/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8533/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8533/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8533/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8533/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8528/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8528/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8528/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8528/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8528/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8528/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8528/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8528/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8528/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8528/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8528/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8528/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8528/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8493/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8493/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8493/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8493/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8493/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8493/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8493/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8493/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8493/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8493/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8493/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8493/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8493/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8488/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8488/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8488/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8488/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8488/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8488/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8488/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8488/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8488/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8488/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8488/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8488/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8488/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8483/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8483/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8483/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8483/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8483/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8483/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8483/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8483/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8483/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8483/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8483/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8483/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8483/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8478/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8478/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8478/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8478/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8478/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8478/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8478/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8478/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8478/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8478/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8478/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8478/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8478/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8473/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8473/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8473/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8473/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8473/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8473/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8473/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8473/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8473/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8473/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8473/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8473/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8473/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8468/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8468/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8468/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8468/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8468/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8468/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8468/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8468/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8468/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8468/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8468/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8468/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8468/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8463/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8463/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8463/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8463/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8463/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8463/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8463/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8463/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8463/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8463/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8463/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8463/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8463/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8458/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8458/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8458/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8458/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8458/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8458/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8458/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8458/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8458/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8458/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8458/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8458/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8458/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8413/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8413/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8413/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8413/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8413/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8413/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8413/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8413/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8413/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8413/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8413/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8413/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8413/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8408/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8408/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8408/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8408/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8408/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8408/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8408/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8408/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8408/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8408/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8408/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8408/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8408/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8403/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8403/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8403/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8403/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8403/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8403/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8403/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8403/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8403/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8403/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8403/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8403/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8403/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8398/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8398/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8398/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8398/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8398/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8398/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8398/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8398/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8398/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8398/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8398/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8398/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8398/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8353/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8353/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8353/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8353/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8353/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8353/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8353/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8353/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8353/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8353/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8353/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8353/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8353/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8983/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8983/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8983/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8983/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8983/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8983/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8983/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8983/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8983/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8983/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8983/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8983/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8983/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8978/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8978/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8978/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8978/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8978/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8978/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8978/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8978/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8978/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8978/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8978/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8978/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8978/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8968/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8968/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8968/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8968/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8968/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8968/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8968/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8968/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8968/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8968/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8968/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8968/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8968/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8793/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8793/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8793/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8793/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8793/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8793/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8793/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8793/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8793/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8793/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8793/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8793/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8793/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8788/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8788/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8788/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8788/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8788/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8788/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8788/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8788/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8788/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8788/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8788/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8788/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8788/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8783/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8783/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8783/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8783/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8783/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8783/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8783/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8783/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8783/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8783/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8783/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8783/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8783/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8778/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8778/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8778/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8778/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8778/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8778/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8778/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8778/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8778/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8778/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8778/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8778/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8778/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8773/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8773/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8773/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8773/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8773/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8773/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8773/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8773/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8773/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8773/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8773/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8773/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8773/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8733/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8733/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8733/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8733/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8733/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8733/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8733/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8733/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8733/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8733/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8733/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8733/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8733/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8728/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8728/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8728/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8728/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8728/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8728/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8728/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8728/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8728/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8728/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8728/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8728/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8728/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8723/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8723/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8723/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8723/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8723/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8723/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8723/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8723/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8723/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8723/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8723/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8723/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8723/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8718/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8718/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8718/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8718/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8718/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8718/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8718/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8718/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8718/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8718/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8718/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8718/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8718/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8713/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8713/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8713/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8713/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8713/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8713/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8713/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8713/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8713/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8713/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8713/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8713/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8713/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8708/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8708/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8708/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8708/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8708/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8708/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8708/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8708/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8708/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8708/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8708/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8708/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8708/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8663/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8663/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8663/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8663/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8663/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8663/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8663/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8663/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8663/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8663/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8663/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8663/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8663/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8658/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8658/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8658/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8658/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8658/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8658/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8658/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8658/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8658/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8658/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8658/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8658/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8658/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8653/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8653/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8653/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8653/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8653/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8653/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8653/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8653/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8653/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8653/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8653/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8653/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8653/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8648/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8648/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8648/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8648/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8648/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8648/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8648/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8648/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8648/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8648/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8648/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8648/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8648/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8643/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8643/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8643/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8643/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8643/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8643/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8643/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8643/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8643/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8643/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8643/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8643/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8643/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8638/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8638/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8638/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8638/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8638/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8638/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8638/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8638/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8638/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8638/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8638/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8638/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8638/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8578/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8578/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8578/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8578/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8578/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8578/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8578/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8578/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8578/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8578/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8578/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8578/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8578/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8558/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8558/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8558/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8558/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8558/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8558/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8558/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8558/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8558/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8558/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8558/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8558/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8558/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8498/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8498/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8498/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8498/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8498/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8498/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8498/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8498/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8498/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8498/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8498/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8498/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8498/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8388/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8388/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8388/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8388/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8388/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8388/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8388/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8388/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8388/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8388/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8388/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8388/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8388/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U9018/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U9018/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U9018/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U9018/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U9018/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U9018/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U9018/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U9018/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U9018/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U9018/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U9018/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U9018/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U9018/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U9013/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U9013/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U9013/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U9013/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U9013/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U9013/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U9013/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U9013/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U9013/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U9013/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U9013/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U9013/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U9013/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8963/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8963/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8963/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8963/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8963/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8963/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8963/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8963/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8963/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8963/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8963/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8963/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8963/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8958/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8958/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8958/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8958/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8958/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8958/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8958/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8958/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8958/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8958/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8958/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8958/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8958/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8953/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8953/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8953/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8953/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8953/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8953/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8953/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8953/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8953/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8953/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8953/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8953/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8953/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8948/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8948/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8948/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8948/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8948/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8948/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8948/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8948/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8948/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8948/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8948/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8948/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8948/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8943/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8943/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8943/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8943/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8943/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8943/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8943/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8943/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8943/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8943/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8943/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8943/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8943/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8918/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8918/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8918/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8918/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8918/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8918/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8918/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8918/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8918/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8918/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8918/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8918/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8918/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8913/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8913/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8913/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8913/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8913/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8913/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8913/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8913/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8913/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8913/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8913/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8913/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8913/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8908/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8908/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8908/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8908/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8908/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8908/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8908/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8908/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8908/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8908/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8908/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8908/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8908/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8903/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8903/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8903/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8903/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8903/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8903/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8903/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8903/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8903/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8903/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8903/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8903/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8903/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8898/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8898/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8898/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8898/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8898/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8898/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8898/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8898/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8898/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8898/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8898/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8898/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8898/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8893/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8893/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8893/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8893/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8893/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8893/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8893/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8893/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8893/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8893/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8893/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8893/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8893/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8888/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8888/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8888/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8888/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8888/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8888/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8888/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8888/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8888/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8888/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8888/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8888/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8888/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8883/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8883/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8883/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8883/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8883/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8883/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8883/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8883/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8883/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8883/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8883/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8883/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8883/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8878/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8878/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8878/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8878/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8878/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8878/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8878/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8878/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8878/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8878/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8878/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8878/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8878/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8858/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8858/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8858/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8858/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8858/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8858/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8858/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8858/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8858/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8858/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8858/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8858/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8858/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8853/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8853/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8853/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8853/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8853/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8853/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8853/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8853/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8853/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8853/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8853/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8853/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8853/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8848/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8848/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8848/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8848/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8848/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8848/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8848/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8848/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8848/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8848/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8848/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8848/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8848/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8843/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8843/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8843/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8843/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8843/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8843/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8843/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8843/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8843/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8843/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8843/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8843/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8843/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8838/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8838/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8838/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8838/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8838/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8838/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8838/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8838/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8838/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8838/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8838/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8838/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8838/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8833/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8833/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8833/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8833/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8833/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8833/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8833/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8833/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8833/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8833/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8833/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8833/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8833/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8828/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8828/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8828/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8828/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8828/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8828/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8828/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8828/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8828/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8828/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8828/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8828/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8828/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8823/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8823/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8823/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8823/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8823/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8823/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8823/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8823/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8823/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8823/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8823/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8823/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8823/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8818/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8818/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8818/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8818/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8818/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8818/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8818/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8818/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8818/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8818/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8818/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8818/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8818/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8768/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8768/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8768/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8768/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8768/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8768/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8768/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8768/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8768/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8768/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8768/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8768/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8768/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8763/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8763/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8763/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8763/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8763/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8763/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8763/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8763/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8763/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8763/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8763/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8763/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8763/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8758/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8758/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8758/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8758/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8758/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8758/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8758/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8758/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8758/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8758/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8758/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8758/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8758/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8703/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8703/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8703/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8703/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8703/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8703/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8703/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8703/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8703/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8703/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8703/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8703/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8703/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8698/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8698/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8698/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8698/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8698/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8698/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8698/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8698/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8698/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8698/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8698/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8698/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8698/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8418/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8418/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8418/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8418/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8418/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8418/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8418/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8418/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8418/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8418/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8418/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8418/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8418/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8358/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8358/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8358/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8358/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8358/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8358/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8358/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8358/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8358/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8358/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8358/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8358/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8358/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U9053/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U9053/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U9053/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U9053/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U9053/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U9053/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U9053/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U9053/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U9053/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U9053/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U9053/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U9053/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U9053/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U9048/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U9048/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U9048/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U9048/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U9048/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U9048/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U9048/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U9048/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U9048/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U9048/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U9048/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U9048/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U9048/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U9043/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U9043/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U9043/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U9043/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U9043/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U9043/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U9043/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U9043/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U9043/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U9043/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U9043/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U9043/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U9043/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U9038/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U9038/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U9038/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U9038/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U9038/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U9038/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U9038/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U9038/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U9038/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U9038/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U9038/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U9038/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U9038/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U9008/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U9008/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U9008/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U9008/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U9008/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U9008/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U9008/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U9008/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U9008/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U9008/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U9008/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U9008/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U9008/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U9003/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U9003/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U9003/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U9003/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U9003/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U9003/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U9003/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U9003/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U9003/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U9003/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U9003/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U9003/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U9003/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8998/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8998/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8998/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8998/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8998/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8998/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8998/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8998/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8998/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8998/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8998/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8998/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8998/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8993/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8993/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8993/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8993/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8993/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8993/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8993/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8993/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8993/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8993/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8993/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8993/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8993/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8988/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8988/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8988/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8988/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8988/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8988/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8988/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8988/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8988/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8988/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8988/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8988/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8988/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8933/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8933/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8933/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8933/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8933/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8933/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8933/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8933/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8933/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8933/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8933/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8933/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8933/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8928/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8928/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8928/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8928/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8928/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8928/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8928/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8928/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8928/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8928/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8928/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8928/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8928/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8923/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8923/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8923/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8923/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8923/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8923/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8923/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8923/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8923/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8923/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8923/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8923/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8923/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8873/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8873/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8873/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8873/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8873/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8873/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8873/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8873/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8873/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8873/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8873/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8873/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8873/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8868/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8868/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8868/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8868/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8868/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8868/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8868/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8868/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8868/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8868/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8868/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8868/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8868/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8863/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8863/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8863/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8863/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8863/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8863/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8863/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8863/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8863/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8863/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8863/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8863/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8863/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8813/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8813/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8813/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8813/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8813/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8813/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8813/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8813/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8813/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8813/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8813/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8813/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8813/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8808/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8808/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8808/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8808/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8808/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8808/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8808/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8808/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8808/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8808/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8808/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8808/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8808/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8803/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8803/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8803/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8803/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8803/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8803/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8803/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8803/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8803/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8803/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8803/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8803/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8803/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8798/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8798/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8798/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8798/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8798/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8798/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8798/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8798/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8798/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8798/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8798/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8798/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8798/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8753/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8753/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8753/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8753/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8753/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8753/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8753/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8753/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8753/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8753/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8753/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8753/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8753/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8748/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8748/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8748/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8748/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8748/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8748/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8748/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8748/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8748/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8748/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8748/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8748/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8748/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8743/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8743/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8743/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8743/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8743/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8743/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8743/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8743/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8743/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8743/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8743/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8743/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8743/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8738/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8738/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8738/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8738/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8738/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8738/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8738/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8738/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8738/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8738/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8738/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8738/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8738/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8693/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8693/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8693/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8693/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8693/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8693/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8693/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8693/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8693/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8693/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8693/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8693/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8693/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8688/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8688/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8688/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8688/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8688/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8688/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8688/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8688/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8688/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8688/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8688/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8688/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8688/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8683/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8683/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8683/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8683/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8683/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8683/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8683/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8683/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8683/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8683/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8683/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8683/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8683/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8678/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8678/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8678/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8678/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8678/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8678/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8678/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8678/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8678/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8678/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8678/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8678/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8678/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8633/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8633/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8633/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8633/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8633/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8633/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8633/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8633/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8633/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8633/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8633/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8633/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8633/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8628/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8628/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8628/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8628/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8628/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8628/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8628/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8628/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8628/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8628/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8628/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8628/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8628/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8623/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8623/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8623/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8623/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8623/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8623/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8623/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8623/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8623/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8623/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8623/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8623/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8623/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8618/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8618/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8618/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8618/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8618/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8618/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8618/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8618/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8618/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8618/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8618/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8618/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8618/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8573/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8573/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8573/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8573/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8573/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8573/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8573/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8573/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8573/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8573/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8573/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8573/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8573/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8568/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8568/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8568/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8568/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8568/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8568/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8568/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8568/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8568/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8568/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8568/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8568/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8568/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8563/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8563/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8563/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8563/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8563/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8563/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8563/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8563/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8563/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8563/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8563/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8563/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8563/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8513/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8513/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8513/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8513/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8513/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8513/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8513/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8513/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8513/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8513/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8513/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8513/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8513/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8508/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8508/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8508/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8508/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8508/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8508/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8508/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8508/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8508/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8508/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8508/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8508/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8508/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8503/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8503/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8503/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8503/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8503/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8503/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8503/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8503/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8503/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8503/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8503/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8503/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8503/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8453/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8453/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8453/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8453/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8453/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8453/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8453/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8453/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8453/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8453/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8453/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8453/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8453/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8448/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8448/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8448/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8448/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8448/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8448/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8448/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8448/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8448/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8448/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8448/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8448/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8448/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8423/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8423/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8423/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8423/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8423/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8423/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8423/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8423/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8423/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8423/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8423/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8423/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8423/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_4s_24s_24_4_1_U8393/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8393/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8393/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8393/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8393/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8393/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8393/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_4s_24s_24_4_1_U8393/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8393/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8393/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8393/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_4s_24s_24_4_1_U8393/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_4s_24s_24_4_1_U8393/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/p_reg_reg.
INFO: [Synth 8-6904] The RAM "Bert_layer__GCB1/buf19_U/ram_reg" of size (depth=12 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Bert_layer__GCB1/buf20_U/ram_reg" of size (depth=12 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Bert_layer__GCB1/buf18_U/ram_reg" of size (depth=12 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-3917] design Bert_layer__GCB1 has port m_axi_gmem_ARLEN[31] driven by constant 0
WARNING: [Synth 8-3917] design Bert_layer__GCB1 has port m_axi_gmem_ARLEN[30] driven by constant 0
WARNING: [Synth 8-3917] design Bert_layer__GCB1 has port m_axi_gmem_ARLEN[29] driven by constant 0
WARNING: [Synth 8-3917] design Bert_layer__GCB1 has port m_axi_gmem_ARLEN[28] driven by constant 0
WARNING: [Synth 8-3917] design Bert_layer__GCB1 has port m_axi_gmem_ARLEN[27] driven by constant 0
WARNING: [Synth 8-3917] design Bert_layer__GCB1 has port m_axi_gmem_ARLEN[26] driven by constant 0
WARNING: [Synth 8-3917] design Bert_layer__GCB1 has port m_axi_gmem_ARLEN[25] driven by constant 0
WARNING: [Synth 8-3917] design Bert_layer__GCB1 has port m_axi_gmem_ARLEN[24] driven by constant 0
WARNING: [Synth 8-3917] design Bert_layer__GCB1 has port m_axi_gmem_ARLEN[23] driven by constant 0
WARNING: [Synth 8-3917] design Bert_layer__GCB1 has port m_axi_gmem_ARLEN[22] driven by constant 0
WARNING: [Synth 8-3917] design Bert_layer__GCB1 has port m_axi_gmem_ARLEN[21] driven by constant 0
WARNING: [Synth 8-3917] design Bert_layer__GCB1 has port m_axi_gmem_ARLEN[20] driven by constant 0
WARNING: [Synth 8-3917] design Bert_layer__GCB1 has port m_axi_gmem_ARLEN[19] driven by constant 0
WARNING: [Synth 8-3917] design Bert_layer__GCB1 has port m_axi_gmem_ARLEN[18] driven by constant 0
WARNING: [Synth 8-3917] design Bert_layer__GCB1 has port m_axi_gmem_ARLEN[17] driven by constant 0
WARNING: [Synth 8-3917] design Bert_layer__GCB1 has port m_axi_gmem_ARLEN[16] driven by constant 0
WARNING: [Synth 8-3917] design Bert_layer__GCB1 has port m_axi_gmem_ARLEN[15] driven by constant 0
WARNING: [Synth 8-3917] design Bert_layer__GCB1 has port m_axi_gmem_ARLEN[14] driven by constant 0
WARNING: [Synth 8-3917] design Bert_layer__GCB1 has port m_axi_gmem_ARLEN[13] driven by constant 0
WARNING: [Synth 8-3917] design Bert_layer__GCB1 has port m_axi_gmem_ARLEN[12] driven by constant 0
WARNING: [Synth 8-3917] design Bert_layer__GCB1 has port m_axi_gmem_ARLEN[11] driven by constant 0
WARNING: [Synth 8-3917] design Bert_layer__GCB1 has port m_axi_gmem_ARLEN[10] driven by constant 0
WARNING: [Synth 8-3917] design Bert_layer__GCB1 has port m_axi_gmem_ARLEN[9] driven by constant 0
WARNING: [Synth 8-3917] design Bert_layer__GCB1 has port m_axi_gmem_ARLEN[8] driven by constant 0
WARNING: [Synth 8-3917] design Bert_layer__GCB1 has port m_axi_gmem_ARLEN[7] driven by constant 0
WARNING: [Synth 8-3917] design Bert_layer__GCB1 has port m_axi_gmem_ARLEN[6] driven by constant 0
WARNING: [Synth 8-3917] design Bert_layer__GCB1 has port m_axi_gmem_ARLEN[5] driven by constant 0
WARNING: [Synth 8-3917] design Bert_layer__GCB1 has port m_axi_gmem_ARLEN[4] driven by constant 0
WARNING: [Synth 8-3917] design Bert_layer__GCB1 has port m_axi_gmem_ARLEN[3] driven by constant 0
WARNING: [Synth 8-3917] design Bert_layer__GCB1 has port m_axi_gmem_ARLEN[2] driven by constant 0
WARNING: [Synth 8-3917] design Bert_layer__GCB1 has port m_axi_gmem_ARLEN[1] driven by constant 0
WARNING: [Synth 8-3917] design Bert_layer__GCB1 has port m_axi_gmem_ARLEN[0] driven by constant 1
INFO: [Synth 8-6904] The RAM "Bert_layer__GCB1/buf19_U/ram_reg" of size (depth=12 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Bert_layer__GCB1/buf20_U/ram_reg" of size (depth=12 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Bert_layer__GCB1/buf18_U/ram_reg" of size (depth=12 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Bert_layer__GCB2/buf28_U/ram_reg" of size (depth=12 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Bert_layer__GCB2/buf24_U/ram_reg" of size (depth=12 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Bert_layer__GCB2/buf28_U/ram_reg" of size (depth=12 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Bert_layer__GCB2/buf24_U/ram_reg" of size (depth=12 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module Bert_layer_control_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module Bert_layer_control_s_axi.
INFO: [Synth 8-3886] merging instance 'grp_Bert_layer_Pipeline_l_S_buf26_buf26_l_0_fu_2642/ap_phi_reg_pp0_iter2_empty_2348_reg_129_reg[96]' (FDE) to 'grp_Bert_layer_Pipeline_l_S_buf26_buf26_l_0_fu_2642/ap_phi_reg_pp0_iter2_empty_2348_reg_129_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_Bert_layer_Pipeline_l_S_buf26_buf26_l_0_fu_2642/ap_phi_reg_pp0_iter2_empty_2348_reg_129_reg[97]' (FDE) to 'grp_Bert_layer_Pipeline_l_S_buf26_buf26_l_0_fu_2642/ap_phi_reg_pp0_iter2_empty_2348_reg_129_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_Bert_layer_Pipeline_l_S_buf26_buf26_l_0_fu_2642/\ap_phi_reg_pp0_iter2_empty_2348_reg_129_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_Bert_layer_Pipeline_l_S_buf2_buf2_l_0_fu_2161/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_Bert_layer_Pipeline_l_S_buf2_buf2_l_0_fu_2161/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_Bert_layer_Pipeline_l_S_buf4_buf4_l_0_fu_2188/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_Bert_layer_Pipeline_l_S_buf4_buf4_l_0_fu_2188/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_Bert_layer_Pipeline_l_S_buf6_buf6_l_0_fu_2215/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_Bert_layer_Pipeline_l_S_buf6_buf6_l_0_fu_2215/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_Bert_layer_Pipeline_l_S_buf8_buf8_l_0_fu_2242/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_Bert_layer_Pipeline_l_S_buf8_buf8_l_0_fu_2242/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_Bert_layer_Pipeline_l_S_buf10_buf10_l_0_fu_2286/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_Bert_layer_Pipeline_l_S_buf10_buf10_l_0_fu_2286/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_Bert_layer_Pipeline_l_S_buf26_buf26_l_0_fu_2642/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_Bert_layer_Pipeline_l_S_buf26_buf26_l_0_fu_2642/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_Bert_layer_Pipeline_l_S_buf26_buf26_l_0_fu_2642/\ap_phi_reg_pp0_iter3_empty_2348_reg_129_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_Bert_layer_Pipeline_l_S_buf26_buf26_l_0_fu_2642/\ap_phi_reg_pp0_iter4_empty_2348_reg_129_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_Bert_layer_Pipeline_l_S_buf26_buf26_l_0_fu_2642/\ap_phi_reg_pp0_iter5_empty_2348_reg_129_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_Bert_layer_Pipeline_l_S_buf26_buf26_l_0_fu_2642/\ap_phi_reg_pp0_iter6_empty_2348_reg_129_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_Bert_layer_Pipeline_l_S_buf26_buf26_l_0_fu_2642/\ap_phi_reg_pp0_iter7_empty_2348_reg_129_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_Bert_layer_Pipeline_l_S_buf26_buf26_l_0_fu_2642/\ap_phi_reg_pp0_iter8_empty_2348_reg_129_reg[31] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-6904] The RAM "Bert_layer__GCB8/mean1_U/ram_reg" of size (depth=12 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Bert_layer__GCB8/mean21_U/ram_reg" of size (depth=12 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Bert_layer__GCB8/mean2_U/ram_reg" of size (depth=12 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Bert_layer__GCB8/mean_U/ram_reg" of size (depth=12 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Bert_layer__GCB8/var_U/ram_reg" of size (depth=12 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Bert_layer__GCB8/var1_U/ram_reg" of size (depth=12 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM ("Bert_layer__GCB8/v454_5_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB8/v454_6_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB8/v454_7_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB8/v454_8_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB8/v454_9_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB8/v454_10_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB8/v454_11_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7124] RAM ("Bert_layer__GCB8/v457_4_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
RAM ("Bert_layer__GCB8/v454_4_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB8/v454_3_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB8/v458_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB8/v458_1_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB8/v458_2_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB8/v458_3_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB8/v458_4_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB8/v458_5_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB8/v458_6_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB8/v458_7_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB8/v458_8_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB8/v458_9_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB8/v458_10_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB8/v458_11_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB8/v459_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB8/v459_1_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB8/v459_2_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB8/v459_3_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB8/v459_4_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB8/v459_5_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB8/v459_6_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB8/v459_7_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB8/v459_8_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB8/v459_9_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB8/v459_10_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB8/v459_11_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB8/buf4_V_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB8/v454_2_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB8/v454_1_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB8/v454_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB8/v453_11_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB8/v453_10_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB8/v453_9_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB8/v453_8_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB8/v453_7_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB8/v453_6_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB8/v453_5_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB8/v453_4_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB8/v453_3_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB8/v453_2_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB8/v453_1_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB8/v453_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB8/v452_11_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB8/v452_10_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB8/v452_9_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB8/v452_8_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB8/v452_7_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB8/v452_6_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB8/v452_5_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB8/v452_4_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB8/v452_3_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB8/v452_2_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB8/buf6_V_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB8/buf2_V_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB8/v452_1_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB8/v452_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB8/buf0_11_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB8/buf0_10_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB8/buf0_9_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB8/buf0_8_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB8/buf0_7_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB8/buf0_6_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB8/buf0_5_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB8/buf0_4_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
INFO: [Common 17-14] Message 'Synth 8-7030' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
RAM ("Bert_layer__GCB8/buf0_3_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB8/buf0_2_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB8/buf14_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB8/buf15_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB8/buf16_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB8/buf0_1_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB8/buf0_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-6904] The RAM "Bert_layer__GCB8/mean1_U/ram_reg" of size (depth=12 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Bert_layer__GCB8/mean21_U/ram_reg" of size (depth=12 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Bert_layer__GCB8/mean2_U/ram_reg" of size (depth=12 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Bert_layer__GCB8/mean_U/ram_reg" of size (depth=12 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Bert_layer__GCB8/var_U/ram_reg" of size (depth=12 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Bert_layer__GCB8/var1_U/ram_reg" of size (depth=12 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized25.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized25.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized5.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'v7_reg_1024_reg[31:0]' into 'fmul_32ns_32ns_32_4_max_dsp_1_U215/dout_r_reg[31:0]' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_float_to_int8.v:648]
DSP Report: Generating DSP mul_mul_12ns_13ns_25_4_1_U94/Bert_layer_mul_mul_12ns_13ns_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: ((A:0x1556)'*B2)'.
DSP Report: register mul_mul_12ns_13ns_25_4_1_U94/Bert_layer_mul_mul_12ns_13ns_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_12ns_13ns_25_4_1_U94/Bert_layer_mul_mul_12ns_13ns_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_12ns_13ns_25_4_1_U94/Bert_layer_mul_mul_12ns_13ns_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_12ns_13ns_25_4_1_U94/Bert_layer_mul_mul_12ns_13ns_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_12ns_13ns_25_4_1_U94/Bert_layer_mul_mul_12ns_13ns_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_12ns_13ns_25_4_1_U94/Bert_layer_mul_mul_12ns_13ns_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_12ns_13ns_25_4_1_U94/Bert_layer_mul_mul_12ns_13ns_25_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_12ns_13ns_25_4_1_U94/Bert_layer_mul_mul_12ns_13ns_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_12ns_13ns_25_4_1_U94/Bert_layer_mul_mul_12ns_13ns_25_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_12ns_13ns_25_4_1_U94/Bert_layer_mul_mul_12ns_13ns_25_4_1_DSP48_1_U/p_reg_reg.
INFO: [Synth 8-7124] RAM ("buf9_V_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 4 for RAM "buf9_V_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 4 for RAM "buf9_V_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 4 for RAM "buf9_V_U/ram_reg"
INFO: [Synth 8-7124] RAM ("buf9_V_1_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 4 for RAM "buf9_V_1_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 4 for RAM "buf9_V_1_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 4 for RAM "buf9_V_1_U/ram_reg"
INFO: [Synth 8-7124] RAM ("buf9_V_2_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 4 for RAM "buf9_V_2_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 4 for RAM "buf9_V_2_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 4 for RAM "buf9_V_2_U/ram_reg"
INFO: [Synth 8-7124] RAM ("buf9_V_3_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 4 for RAM "buf9_V_3_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 4 for RAM "buf9_V_3_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 4 for RAM "buf9_V_3_U/ram_reg"
INFO: [Synth 8-7124] RAM ("buf9_V_4_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 4 for RAM "buf9_V_4_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 4 for RAM "buf9_V_4_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 4 for RAM "buf9_V_4_U/ram_reg"
INFO: [Synth 8-7124] RAM ("buf9_V_5_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 4 for RAM "buf9_V_5_U/ram_reg"
INFO: [Common 17-14] Message 'Synth 8-5555' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7124] RAM ("buf9_V_6_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7124] RAM ("buf9_V_7_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7124] RAM ("buf9_V_8_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7124] RAM ("buf9_V_9_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7124] RAM ("buf9_V_10_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7124] RAM ("buf9_V_11_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
RAM ("Bert_layer__GCB10/v451_1_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB10/v451_2_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB10/v451_3_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB10/v451_4_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB10/v451_5_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB10/v451_6_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB10/v451_7_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB10/v451_8_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB10/v451_9_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB10/v451_10_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB10/v451_11_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7124] RAM ("Bert_layer__GCB10/v457_3_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7124] RAM ("Bert_layer__GCB10/v457_2_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7124] RAM ("Bert_layer__GCB10/v457_1_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7124] RAM ("Bert_layer__GCB10/v457_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
DSP Report: Generating DSP mac_muladd_8s_8s_24s_24_4_1_U2646/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U2646/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U2646/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U2646/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/a_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U2646/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U2646/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U2646/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U2646/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U2646/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_24s_24_4_1_U2646/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U2646/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_24s_24_4_1_U2646/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/m is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U2646/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_24s_24_4_1_U2652/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U2652/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U2652/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U2652/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/a_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U2652/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U2652/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U2652/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U2652/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U2652/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_24s_24_4_1_U2652/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U2652/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_24s_24_4_1_U2652/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/m is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U2652/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_24s_24_4_1_U2657/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U2657/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U2657/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U2657/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/a_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U2657/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U2657/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U2657/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U2657/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U2657/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_24s_24_4_1_U2657/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U2657/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_24s_24_4_1_U2657/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/m is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U2657/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_24s_24_4_1_U2662/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U2662/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U2662/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U2662/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/a_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U2662/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U2662/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U2662/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U2662/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U2662/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_24s_24_4_1_U2662/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U2662/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_24s_24_4_1_U2662/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/m is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U2662/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_24s_24_4_1_U2667/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U2667/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U2667/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U2667/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/a_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U2667/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U2667/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U2667/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U2667/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U2667/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_24s_24_4_1_U2667/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U2667/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_24s_24_4_1_U2667/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/m is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U2667/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_24s_24_4_1_U2672/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U2672/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U2672/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U2672/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/a_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U2672/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U2672/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U2672/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U2672/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U2672/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_24s_24_4_1_U2672/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U2672/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_24s_24_4_1_U2672/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/m is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U2672/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_24s_24_4_1_U2677/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U2677/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U2677/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U2677/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/a_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U2677/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U2677/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U2677/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U2677/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U2677/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_24s_24_4_1_U2677/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U2677/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_24s_24_4_1_U2677/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/m is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U2677/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_24s_24_4_1_U2682/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U2682/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U2682/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U2682/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/a_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U2682/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U2682/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U2682/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U2682/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U2682/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_24s_24_4_1_U2682/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U2682/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_24s_24_4_1_U2682/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/m is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U2682/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_24s_24_4_1_U2687/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U2687/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U2687/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U2687/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/a_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U2687/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U2687/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U2687/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U2687/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U2687/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_24s_24_4_1_U2687/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U2687/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_24s_24_4_1_U2687/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/m is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U2687/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_24s_24_4_1_U2692/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U2692/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U2692/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U2692/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/a_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U2692/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U2692/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U2692/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U2692/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U2692/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_24s_24_4_1_U2692/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U2692/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_24s_24_4_1_U2692/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/m is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U2692/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_24s_24_4_1_U2697/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U2697/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U2697/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U2697/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/a_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U2697/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U2697/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U2697/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U2697/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U2697/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_24s_24_4_1_U2697/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U2697/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_24s_24_4_1_U2697/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/m is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U2697/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_24s_24_4_1_U2702/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U2702/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U2702/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U2702/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/a_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U2702/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U2702/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U2702/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U2702/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U2702/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_24s_24_4_1_U2702/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U2702/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_24s_24_4_1_U2702/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/m is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U2702/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_24s_24_4_1_U2707/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U2707/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U2707/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U2707/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/a_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U2707/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U2707/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U2707/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U2707/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U2707/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_24s_24_4_1_U2707/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U2707/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_24s_24_4_1_U2707/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/m is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U2707/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_24s_24_4_1_U2712/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U2712/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U2712/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U2712/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/a_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U2712/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U2712/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U2712/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U2712/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U2712/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_24s_24_4_1_U2712/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U2712/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_24s_24_4_1_U2712/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/m is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U2712/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_24s_24_4_1_U2717/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U2717/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U2717/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U2717/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/a_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U2717/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U2717/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U2717/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U2717/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U2717/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_24s_24_4_1_U2717/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U2717/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_24s_24_4_1_U2717/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/m is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U2717/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_24s_24_4_1_U2722/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U2722/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U2722/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U2722/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/a_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U2722/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U2722/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U2722/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U2722/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U2722/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_24s_24_4_1_U2722/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U2722/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_24s_24_4_1_U2722/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/m is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U2722/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
INFO: [Synth 8-4471] merging register 'dataflow_parent_loop_proc81_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/VITIS_LOOP_86_4_proc_U0/grp_VITIS_LOOP_86_4_proc_Pipeline_VITIS_LOOP_86_4_fu_54/ap_CS_fsm_reg[0:0]' into 'dataflow_parent_loop_proc81_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/init_block_AB_proc_U0/grp_init_block_AB_proc_Pipeline_init_block_AB_fu_160/ap_CS_fsm_reg[0:0]' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_VITIS_LOOP_86_4_proc_Pipeline_VITIS_LOOP_86_4.v:125]
INFO: [Synth 8-4471] merging register 'dataflow_parent_loop_proc81_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/VITIS_LOOP_86_4_proc26_U0/grp_VITIS_LOOP_86_4_proc26_Pipeline_VITIS_LOOP_86_4_fu_54/ap_CS_fsm_reg[0:0]' into 'dataflow_parent_loop_proc81_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/init_block_AB_proc_U0/grp_init_block_AB_proc_Pipeline_init_block_AB_fu_160/ap_CS_fsm_reg[0:0]' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_VITIS_LOOP_86_4_proc26_Pipeline_VITIS_LOOP_86_4.v:125]
INFO: [Synth 8-4471] merging register 'dataflow_parent_loop_proc81_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/VITIS_LOOP_86_4_proc26_U0/tmp_reg_108_reg[1:0]' into 'dataflow_parent_loop_proc81_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/VITIS_LOOP_86_4_proc_U0/tmp_reg_108_reg[1:0]' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_VITIS_LOOP_86_4_proc26.v:336]
INFO: [Synth 8-4471] merging register 'dataflow_parent_loop_proc81_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/VITIS_LOOP_86_4_proc27_U0/grp_VITIS_LOOP_86_4_proc27_Pipeline_VITIS_LOOP_86_4_fu_54/ap_CS_fsm_reg[0:0]' into 'dataflow_parent_loop_proc81_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/init_block_AB_proc_U0/grp_init_block_AB_proc_Pipeline_init_block_AB_fu_160/ap_CS_fsm_reg[0:0]' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_VITIS_LOOP_86_4_proc27_Pipeline_VITIS_LOOP_86_4.v:125]
INFO: [Synth 8-4471] merging register 'dataflow_parent_loop_proc81_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/VITIS_LOOP_86_4_proc27_U0/tmp_reg_108_reg[1:0]' into 'dataflow_parent_loop_proc81_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/VITIS_LOOP_86_4_proc_U0/tmp_reg_108_reg[1:0]' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_VITIS_LOOP_86_4_proc27.v:336]
INFO: [Synth 8-4471] merging register 'dataflow_parent_loop_proc81_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/VITIS_LOOP_86_4_proc28_U0/grp_VITIS_LOOP_86_4_proc28_Pipeline_VITIS_LOOP_86_4_fu_54/ap_CS_fsm_reg[0:0]' into 'dataflow_parent_loop_proc81_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/init_block_AB_proc_U0/grp_init_block_AB_proc_Pipeline_init_block_AB_fu_160/ap_CS_fsm_reg[0:0]' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_VITIS_LOOP_86_4_proc28_Pipeline_VITIS_LOOP_86_4.v:125]
INFO: [Synth 8-4471] merging register 'dataflow_parent_loop_proc81_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/VITIS_LOOP_86_4_proc28_U0/tmp_reg_108_reg[1:0]' into 'dataflow_parent_loop_proc81_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/VITIS_LOOP_86_4_proc_U0/tmp_reg_108_reg[1:0]' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_VITIS_LOOP_86_4_proc28.v:336]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
DSP Report: Generating DSP mac_muladd_8s_8s_24s_24_4_1_U3075/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U3075/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U3075/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U3075/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/a_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U3075/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U3075/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U3075/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U3075/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U3075/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_24s_24_4_1_U3075/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U3075/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_24s_24_4_1_U3075/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/m is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U3075/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_24s_24_4_1_U3080/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U3080/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U3080/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U3080/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/a_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U3080/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U3080/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U3080/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U3080/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U3080/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_24s_24_4_1_U3080/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U3080/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_24s_24_4_1_U3080/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/m is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U3080/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_24s_24_4_1_U3085/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U3085/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U3085/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U3085/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/a_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U3085/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U3085/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U3085/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U3085/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U3085/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_24s_24_4_1_U3085/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U3085/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_24s_24_4_1_U3085/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/m is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U3085/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_24s_24_4_1_U3090/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U3090/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U3090/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U3090/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/a_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U3090/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U3090/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U3090/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U3090/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U3090/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_24s_24_4_1_U3090/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U3090/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_24s_24_4_1_U3090/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/m is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U3090/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_24s_24_4_1_U3095/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U3095/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U3095/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U3095/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/a_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U3095/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U3095/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U3095/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U3095/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U3095/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_24s_24_4_1_U3095/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U3095/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_24s_24_4_1_U3095/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/m is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U3095/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_24s_24_4_1_U3100/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U3100/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U3100/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U3100/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/a_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U3100/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U3100/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U3100/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U3100/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U3100/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_24s_24_4_1_U3100/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U3100/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_24s_24_4_1_U3100/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/m is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U3100/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_24s_24_4_1_U3105/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U3105/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U3105/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U3105/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/a_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U3105/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U3105/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U3105/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U3105/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U3105/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_24s_24_4_1_U3105/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U3105/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_24s_24_4_1_U3105/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/m is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U3105/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_24s_24_4_1_U3110/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U3110/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U3110/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U3110/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/a_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U3110/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U3110/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U3110/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U3110/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U3110/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_24s_24_4_1_U3110/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U3110/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_24s_24_4_1_U3110/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/m is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U3110/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_24s_24_4_1_U3115/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U3115/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U3115/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U3115/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/a_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U3115/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U3115/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U3115/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U3115/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U3115/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_24s_24_4_1_U3115/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U3115/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_24s_24_4_1_U3115/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/m is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U3115/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_24s_24_4_1_U3120/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U3120/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U3120/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U3120/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/a_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U3120/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U3120/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U3120/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U3120/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U3120/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_24s_24_4_1_U3120/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U3120/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_24s_24_4_1_U3120/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/m is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U3120/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_24s_24_4_1_U3125/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U3125/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U3125/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U3125/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/a_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U3125/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U3125/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U3125/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U3125/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U3125/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_24s_24_4_1_U3125/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U3125/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_24s_24_4_1_U3125/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/m is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U3125/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_24s_24_4_1_U3130/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U3130/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U3130/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U3130/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/a_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U3130/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U3130/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U3130/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U3130/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U3130/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_24s_24_4_1_U3130/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U3130/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_24s_24_4_1_U3130/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/m is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U3130/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_24s_24_4_1_U3135/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U3135/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U3135/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U3135/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/a_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U3135/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U3135/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U3135/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U3135/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U3135/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_24s_24_4_1_U3135/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U3135/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_24s_24_4_1_U3135/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/m is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U3135/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_24s_24_4_1_U3140/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U3140/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U3140/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U3140/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/a_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U3140/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U3140/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U3140/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U3140/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U3140/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_24s_24_4_1_U3140/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U3140/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_24s_24_4_1_U3140/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/m is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U3140/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_24s_24_4_1_U3145/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U3145/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U3145/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U3145/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/a_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U3145/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U3145/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U3145/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U3145/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U3145/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_24s_24_4_1_U3145/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U3145/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_24s_24_4_1_U3145/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/m is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U3145/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_24s_24_4_1_U3150/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U3150/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U3150/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U3150/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/a_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U3150/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U3150/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U3150/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_24s_24_4_1_U3150/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U3150/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_24s_24_4_1_U3150/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U3150/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_24s_24_4_1_U3150/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/m is absorbed into DSP mac_muladd_8s_8s_24s_24_4_1_U3150/Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3_U/p_reg_reg.
INFO: [Synth 8-4471] merging register 'dataflow_parent_loop_proc_U0/dataflow_in_loop_VITIS_LOOP_112_1_U0/VITIS_LOOP_132_4_proc_U0/grp_VITIS_LOOP_132_4_proc_Pipeline_VITIS_LOOP_132_4_fu_52/ap_CS_fsm_reg[0:0]' into 'dataflow_parent_loop_proc_U0/dataflow_in_loop_VITIS_LOOP_112_1_U0/init_block_AB_proc29_U0/grp_init_block_AB_proc29_Pipeline_init_block_AB_fu_168/ap_CS_fsm_reg[0:0]' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_VITIS_LOOP_132_4_proc_Pipeline_VITIS_LOOP_132_4.v:125]
INFO: [Synth 8-4471] merging register 'dataflow_parent_loop_proc_U0/dataflow_in_loop_VITIS_LOOP_112_1_U0/VITIS_LOOP_132_4_proc_U0/tmp_reg_80_reg[1:0]' into 'dataflow_parent_loop_proc_U0/dataflow_in_loop_VITIS_LOOP_112_1_U0/init_block_AB_proc29_U0/sub_ln120_reg_242_reg[1:0]' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_VITIS_LOOP_132_4_proc.v:322]
INFO: [Synth 8-4471] merging register 'dataflow_parent_loop_proc_U0/dataflow_in_loop_VITIS_LOOP_112_1_U0/VITIS_LOOP_132_4_proc30_U0/grp_VITIS_LOOP_132_4_proc30_Pipeline_VITIS_LOOP_132_4_fu_52/ap_CS_fsm_reg[0:0]' into 'dataflow_parent_loop_proc_U0/dataflow_in_loop_VITIS_LOOP_112_1_U0/init_block_AB_proc29_U0/grp_init_block_AB_proc29_Pipeline_init_block_AB_fu_168/ap_CS_fsm_reg[0:0]' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_VITIS_LOOP_132_4_proc30_Pipeline_VITIS_LOOP_132_4.v:125]
INFO: [Synth 8-4471] merging register 'dataflow_parent_loop_proc_U0/dataflow_in_loop_VITIS_LOOP_112_1_U0/VITIS_LOOP_132_4_proc30_U0/tmp_reg_80_reg[1:0]' into 'dataflow_parent_loop_proc_U0/dataflow_in_loop_VITIS_LOOP_112_1_U0/init_block_AB_proc29_U0/sub_ln120_reg_242_reg[1:0]' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_VITIS_LOOP_132_4_proc30.v:322]
INFO: [Synth 8-4471] merging register 'dataflow_parent_loop_proc_U0/dataflow_in_loop_VITIS_LOOP_112_1_U0/VITIS_LOOP_132_4_proc31_U0/grp_VITIS_LOOP_132_4_proc31_Pipeline_VITIS_LOOP_132_4_fu_52/ap_CS_fsm_reg[0:0]' into 'dataflow_parent_loop_proc_U0/dataflow_in_loop_VITIS_LOOP_112_1_U0/init_block_AB_proc29_U0/grp_init_block_AB_proc29_Pipeline_init_block_AB_fu_168/ap_CS_fsm_reg[0:0]' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_VITIS_LOOP_132_4_proc31_Pipeline_VITIS_LOOP_132_4.v:125]
INFO: [Synth 8-4471] merging register 'dataflow_parent_loop_proc_U0/dataflow_in_loop_VITIS_LOOP_112_1_U0/VITIS_LOOP_132_4_proc31_U0/tmp_reg_80_reg[1:0]' into 'dataflow_parent_loop_proc_U0/dataflow_in_loop_VITIS_LOOP_112_1_U0/init_block_AB_proc29_U0/sub_ln120_reg_242_reg[1:0]' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_VITIS_LOOP_132_4_proc31.v:322]
INFO: [Synth 8-4471] merging register 'dataflow_parent_loop_proc_U0/dataflow_in_loop_VITIS_LOOP_112_1_U0/VITIS_LOOP_132_4_proc32_U0/grp_VITIS_LOOP_132_4_proc32_Pipeline_VITIS_LOOP_132_4_fu_52/ap_CS_fsm_reg[0:0]' into 'dataflow_parent_loop_proc_U0/dataflow_in_loop_VITIS_LOOP_112_1_U0/init_block_AB_proc29_U0/grp_init_block_AB_proc29_Pipeline_init_block_AB_fu_168/ap_CS_fsm_reg[0:0]' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_VITIS_LOOP_132_4_proc32_Pipeline_VITIS_LOOP_132_4.v:125]
INFO: [Synth 8-4471] merging register 'dataflow_parent_loop_proc_U0/dataflow_in_loop_VITIS_LOOP_112_1_U0/VITIS_LOOP_132_4_proc32_U0/tmp_reg_80_reg[1:0]' into 'dataflow_parent_loop_proc_U0/dataflow_in_loop_VITIS_LOOP_112_1_U0/init_block_AB_proc29_U0/sub_ln120_reg_242_reg[1:0]' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/537b/hdl/verilog/Bert_layer_VITIS_LOOP_132_4_proc32.v:322]
INFO: [Synth 8-6904] The RAM "grp_Self_attention_fu_2526/acc_outp2_V_U/ram_reg" of size (depth=192 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "grp_Self_attention_fu_2526/acc_outp2_V_1_U/ram_reg" of size (depth=192 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "grp_Self_attention_fu_2526/acc_outp2_V_2_U/ram_reg" of size (depth=192 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "grp_Self_attention_fu_2526/acc_outp2_V_3_U/ram_reg" of size (depth=192 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "grp_Self_attention_fu_2526/inp_sumRow_U/ram_reg" of size (depth=12 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "grp_Self_attention_fu_2526/acc_outp1_V_U/ram_reg" of size (depth=36 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "grp_Self_attention_fu_2526/acc_outp1_V_1_U/ram_reg" of size (depth=36 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "grp_Self_attention_fu_2526/acc_outp1_V_2_U/ram_reg" of size (depth=36 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "grp_Self_attention_fu_2526/acc_outp1_V_3_U/ram_reg" of size (depth=36 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "grp_Self_attention_fu_2526/Q_h_U/ram_reg" of size (depth=192 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "grp_Self_attention_fu_2526/Q_h_1_U/ram_reg" of size (depth=192 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "grp_Self_attention_fu_2526/Q_h_2_U/ram_reg" of size (depth=192 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "grp_Self_attention_fu_2526/Q_h_3_U/ram_reg" of size (depth=192 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "grp_Self_attention_fu_2526/K_h_U/ram_reg" of size (depth=192 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "grp_Self_attention_fu_2526/K_h_1_U/ram_reg" of size (depth=192 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "grp_Self_attention_fu_2526/K_h_2_U/ram_reg" of size (depth=192 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "grp_Self_attention_fu_2526/K_h_3_U/ram_reg" of size (depth=192 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "grp_Self_attention_fu_2526/V_h_U/ram_reg" of size (depth=192 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "grp_Self_attention_fu_2526/V_h_1_U/ram_reg" of size (depth=192 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "grp_Self_attention_fu_2526/V_h_2_U/ram_reg" of size (depth=192 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "grp_Self_attention_fu_2526/V_h_3_U/ram_reg" of size (depth=192 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "grp_Self_attention_fu_2526/v123_U/ram_reg" of size (depth=36 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "grp_Self_attention_fu_2526/v123_1_U/ram_reg" of size (depth=36 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "grp_Self_attention_fu_2526/v123_2_U/ram_reg" of size (depth=36 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "grp_Self_attention_fu_2526/v123_3_U/ram_reg" of size (depth=36 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "grp_Self_attention_fu_2526/v124_U/ram_reg" of size (depth=36 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "grp_Self_attention_fu_2526/v124_1_U/ram_reg" of size (depth=36 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "grp_Self_attention_fu_2526/v124_2_U/ram_reg" of size (depth=36 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "grp_Self_attention_fu_2526/v124_3_U/ram_reg" of size (depth=36 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "grp_Self_attention_fu_2526/v125_U/ram_reg" of size (depth=192 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "grp_Self_attention_fu_2526/v125_1_U/ram_reg" of size (depth=192 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "grp_Self_attention_fu_2526/v125_2_U/ram_reg" of size (depth=192 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "grp_Self_attention_fu_2526/v125_3_U/ram_reg" of size (depth=192 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
RAM ("Bert_layer__GCB11/v449_6_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB11/v449_7_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB11/v449_8_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB11/v449_10_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB11/v449_11_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB11/v450_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB11/v450_1_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB11/v450_3_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB11/v450_6_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB11/v450_7_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB11/v450_8_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB11/v450_10_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB11/v450_11_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-6904] The RAM "grp_Self_attention_fu_2526/acc_outp2_V_U/ram_reg" of size (depth=192 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "grp_Self_attention_fu_2526/acc_outp2_V_1_U/ram_reg" of size (depth=192 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "grp_Self_attention_fu_2526/acc_outp2_V_2_U/ram_reg" of size (depth=192 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "grp_Self_attention_fu_2526/acc_outp2_V_3_U/ram_reg" of size (depth=192 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "grp_Self_attention_fu_2526/inp_sumRow_U/ram_reg" of size (depth=12 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "grp_Self_attention_fu_2526/acc_outp1_V_U/ram_reg" of size (depth=36 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "grp_Self_attention_fu_2526/acc_outp1_V_1_U/ram_reg" of size (depth=36 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "grp_Self_attention_fu_2526/acc_outp1_V_2_U/ram_reg" of size (depth=36 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "grp_Self_attention_fu_2526/acc_outp1_V_3_U/ram_reg" of size (depth=36 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "grp_Self_attention_fu_2526/Q_h_U/ram_reg" of size (depth=192 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "grp_Self_attention_fu_2526/Q_h_1_U/ram_reg" of size (depth=192 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "grp_Self_attention_fu_2526/Q_h_2_U/ram_reg" of size (depth=192 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "grp_Self_attention_fu_2526/Q_h_3_U/ram_reg" of size (depth=192 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "grp_Self_attention_fu_2526/K_h_U/ram_reg" of size (depth=192 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "grp_Self_attention_fu_2526/K_h_1_U/ram_reg" of size (depth=192 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "grp_Self_attention_fu_2526/K_h_2_U/ram_reg" of size (depth=192 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "grp_Self_attention_fu_2526/K_h_3_U/ram_reg" of size (depth=192 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "grp_Self_attention_fu_2526/V_h_U/ram_reg" of size (depth=192 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "grp_Self_attention_fu_2526/V_h_1_U/ram_reg" of size (depth=192 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "grp_Self_attention_fu_2526/V_h_2_U/ram_reg" of size (depth=192 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "grp_Self_attention_fu_2526/V_h_3_U/ram_reg" of size (depth=192 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "grp_Self_attention_fu_2526/v123_U/ram_reg" of size (depth=36 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "grp_Self_attention_fu_2526/v123_1_U/ram_reg" of size (depth=36 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "grp_Self_attention_fu_2526/v123_2_U/ram_reg" of size (depth=36 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "grp_Self_attention_fu_2526/v123_3_U/ram_reg" of size (depth=36 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "grp_Self_attention_fu_2526/v124_U/ram_reg" of size (depth=36 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "grp_Self_attention_fu_2526/v124_1_U/ram_reg" of size (depth=36 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "grp_Self_attention_fu_2526/v124_2_U/ram_reg" of size (depth=36 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Common 17-14] Message 'Synth 8-6904' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
RAM ("Bert_layer__GCB11/v449_1_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB11/v449_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB11/v448_11_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB11/v448_10_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB11/v448_8_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB11/v448_7_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB11/v448_6_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB11/v448_1_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB11/v448_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB11/acc_outp5_V_11_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB11/acc_outp5_V_10_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB11/acc_outp5_V_9_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB11/acc_outp5_V_8_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB11/acc_outp5_V_5_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
RAM ("Bert_layer__GCB11/acc_outp5_V_4_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3886] merging instance 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_322/trunc_ln221_reg_1330_reg[0]' (FDE) to 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_322/select_ln213_reg_1142_pp0_iter1_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_322/trunc_ln221_reg_1330_reg[1]' (FDE) to 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_322/select_ln213_reg_1142_pp0_iter1_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_Self_attention_fu_2526/grp_gemm_systolic_array_attn_fu_424/dataflow_parent_loop_proc81_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/init_block_AB_proc_U0/tmp_reg_224_reg[0]' (FD) to 'grp_Self_attention_fu_2526/grp_gemm_systolic_array_attn_fu_424/dataflow_parent_loop_proc81_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/init_block_AB_proc_U0/tmp_reg_224_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_Self_attention_fu_2526/grp_gemm_systolic_array_attn_fu_424/dataflow_parent_loop_proc81_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/init_block_AB_proc_U0/tmp_reg_224_reg[1]' (FD) to 'grp_Self_attention_fu_2526/grp_gemm_systolic_array_attn_fu_424/dataflow_parent_loop_proc81_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/init_block_AB_proc_U0/tmp_reg_224_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_Self_attention_fu_2526/grp_gemm_systolic_array_attn_fu_424/dataflow_parent_loop_proc81_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/init_block_AB_proc_U0/tmp_reg_224_reg[2]' (FD) to 'grp_Self_attention_fu_2526/grp_gemm_systolic_array_attn_fu_424/dataflow_parent_loop_proc81_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/init_block_AB_proc_U0/tmp_reg_224_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_Self_attention_fu_2526/grp_gemm_systolic_array_attn_fu_424/dataflow_parent_loop_proc81_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/init_block_AB_proc_U0/tmp_reg_224_reg[3]' (FD) to 'grp_Self_attention_fu_2526/grp_gemm_systolic_array_attn_fu_424/dataflow_parent_loop_proc81_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/init_block_AB_proc_U0/tmp_reg_224_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_Self_attention_fu_2526/grp_gemm_systolic_array_attn_fu_424/dataflow_parent_loop_proc81_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/init_block_AB_proc_U0/tmp_reg_224_reg[4]' (FD) to 'grp_Self_attention_fu_2526/grp_gemm_systolic_array_attn_fu_424/dataflow_parent_loop_proc81_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/init_block_AB_proc_U0/tmp_reg_224_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_Self_attention_fu_2526/grp_gemm_systolic_array_attn_fu_424/dataflow_parent_loop_proc81_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/init_block_AB_proc_U0/tmp_reg_224_reg[5]' (FD) to 'grp_Self_attention_fu_2526/grp_gemm_systolic_array_attn_fu_424/dataflow_parent_loop_proc81_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/VITIS_LOOP_86_4_proc_U0/tmp_reg_108_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_j6_fu_477/fexp_32ns_32ns_32_14_full_dsp_1_U2985/Bert_layer_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_j6_fu_477/fexp_32ns_32ns_32_14_full_dsp_1_U2985/Bert_layer_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_j6_fu_477/fexp_32ns_32ns_32_14_full_dsp_1_U2985/Bert_layer_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/MUX_LOOP[1].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg[3]' (FDE) to 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_j6_fu_477/fexp_32ns_32ns_32_14_full_dsp_1_U2985/Bert_layer_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/MUX_LOOP[1].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_j6_fu_477/fexp_32ns_32ns_32_14_full_dsp_1_U2985/Bert_layer_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_j6_fu_477/fexp_32ns_32ns_32_14_full_dsp_1_U2985/Bert_layer_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[31]'
INFO: [Synth 8-3886] merging instance 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_j6_fu_477/fexp_32ns_32ns_32_14_full_dsp_1_U2985/Bert_layer_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FDE) to 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_j6_fu_477/fexp_32ns_32ns_32_14_full_dsp_1_U2985/Bert_layer_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_update_i7_l_j7_fu_454/zext_ln141_reg_581_reg[0]' (FDE) to 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_update_i7_l_j7_fu_454/trunc_ln141_reg_576_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_update_i7_l_j7_fu_454/zext_ln141_reg_581_reg[1]' (FDE) to 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_update_i7_l_j7_fu_454/trunc_ln141_reg_576_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_j6_fu_477/fexp_32ns_32ns_32_14_full_dsp_1_U2985/Bert_layer_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND_BYPASS_DEL/i_pipe/opt_has_pipe.first_q_reg[33]' (FDE) to 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_j6_fu_477/fexp_32ns_32ns_32_14_full_dsp_1_U2985/Bert_layer_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/DEL_SIGN/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_j6_fu_477/fexp_32ns_32ns_32_14_full_dsp_1_U2985/Bert_layer_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]' (FDE) to 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_j6_fu_477/fexp_32ns_32ns_32_14_full_dsp_1_U2985/Bert_layer_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_Xi/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_update_i7_l_j7_fu_454/zext_ln141_reg_581_pp0_iter1_reg_reg[0]' (FDE) to 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_update_i7_l_j7_fu_454/trunc_ln141_reg_576_pp0_iter1_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_update_i7_l_j7_fu_454/zext_ln141_reg_581_pp0_iter1_reg_reg[1]' (FDE) to 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_update_i7_l_j7_fu_454/trunc_ln141_reg_576_pp0_iter1_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_j6_fu_477/fexp_32ns_32ns_32_14_full_dsp_1_U2985/Bert_layer_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addr_delay/i_pipe/opt_has_pipe.first_q_reg[4]' (FDE) to 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_j6_fu_477/fexp_32ns_32ns_32_14_full_dsp_1_U2985/Bert_layer_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[32]'
INFO: [Synth 8-3886] merging instance 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_j6_fu_477/fexp_32ns_32ns_32_14_full_dsp_1_U2985/Bert_layer_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addr_delay/i_pipe/opt_has_pipe.first_q_reg[3]' (FDE) to 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_j6_fu_477/fexp_32ns_32ns_32_14_full_dsp_1_U2985/Bert_layer_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[31]'
INFO: [Synth 8-3886] merging instance 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_j6_fu_477/fexp_32ns_32ns_32_14_full_dsp_1_U2985/Bert_layer_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addr_delay/i_pipe/opt_has_pipe.first_q_reg[2]' (FDE) to 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_j6_fu_477/fexp_32ns_32ns_32_14_full_dsp_1_U2985/Bert_layer_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[30]'
INFO: [Synth 8-3886] merging instance 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_j6_fu_477/fexp_32ns_32ns_32_14_full_dsp_1_U2985/Bert_layer_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addr_delay/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_j6_fu_477/fexp_32ns_32ns_32_14_full_dsp_1_U2985/Bert_layer_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[29]'
INFO: [Synth 8-3886] merging instance 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_j6_fu_477/fexp_32ns_32ns_32_14_full_dsp_1_U2985/Bert_layer_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addr_delay/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_j6_fu_477/fexp_32ns_32ns_32_14_full_dsp_1_U2985/Bert_layer_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[28]'
INFO: [Synth 8-3886] merging instance 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_j6_fu_477/fexp_32ns_32ns_32_14_full_dsp_1_U2985/Bert_layer_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]' (FDE) to 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_j6_fu_477/fexp_32ns_32ns_32_14_full_dsp_1_U2985/Bert_layer_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_Xi/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_update_i7_l_j7_fu_454/zext_ln141_reg_581_pp0_iter2_reg_reg[0]' (FD) to 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_update_i7_l_j7_fu_454/trunc_ln141_reg_576_pp0_iter2_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_update_i7_l_j7_fu_454/zext_ln141_reg_581_pp0_iter2_reg_reg[1]' (FD) to 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_update_i7_l_j7_fu_454/trunc_ln141_reg_576_pp0_iter2_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_j6_fu_477/fexp_32ns_32ns_32_14_full_dsp_1_U2985/Bert_layer_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/opt_has_pipe.first_q_reg[4]' (FDE) to 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_j6_fu_477/fexp_32ns_32ns_32_14_full_dsp_1_U2985/Bert_layer_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addr_delay/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_j6_fu_477/fexp_32ns_32ns_32_14_full_dsp_1_U2985/Bert_layer_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/opt_has_pipe.first_q_reg[5]' (FDE) to 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_j6_fu_477/fexp_32ns_32ns_32_14_full_dsp_1_U2985/Bert_layer_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addr_delay/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_j6_fu_477/fexp_32ns_32ns_32_14_full_dsp_1_U2985/Bert_layer_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/opt_has_pipe.first_q_reg[6]' (FDE) to 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_j6_fu_477/fexp_32ns_32ns_32_14_full_dsp_1_U2985/Bert_layer_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addr_delay/i_pipe/opt_has_pipe.first_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_j6_fu_477/fexp_32ns_32ns_32_14_full_dsp_1_U2985/Bert_layer_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/opt_has_pipe.first_q_reg[7]' (FDE) to 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_j6_fu_477/fexp_32ns_32ns_32_14_full_dsp_1_U2985/Bert_layer_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addr_delay/i_pipe/opt_has_pipe.first_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_j6_fu_477/fexp_32ns_32ns_32_14_full_dsp_1_U2985/Bert_layer_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]' (FDE) to 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_j6_fu_477/fexp_32ns_32ns_32_14_full_dsp_1_U2985/Bert_layer_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_Xf/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_update_i7_l_j7_fu_454/zext_ln141_reg_581_pp0_iter3_reg_reg[0]' (FD) to 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_update_i7_l_j7_fu_454/trunc_ln141_reg_576_pp0_iter3_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_update_i7_l_j7_fu_454/zext_ln141_reg_581_pp0_iter3_reg_reg[1]' (FD) to 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_update_i7_l_j7_fu_454/trunc_ln141_reg_576_pp0_iter3_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_norm_i5_l_j5_fu_440/select_ln102_1_reg_400_reg[0]' (FDE) to 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_norm_i5_l_j5_fu_440/trunc_ln102_reg_405_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_norm_i5_l_j5_fu_440/select_ln102_1_reg_400_reg[1]' (FDE) to 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_norm_i5_l_j5_fu_440/trunc_ln102_reg_405_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_j6_fu_477/fexp_32ns_32ns_32_14_full_dsp_1_U2985/Bert_layer_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_sign_delay/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_j6_fu_477/fexp_32ns_32ns_32_14_full_dsp_1_U2985/Bert_layer_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_Xf/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_j6_fu_477/fexp_32ns_32ns_32_14_full_dsp_1_U2985/Bert_layer_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][0]' (FDE) to 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_j6_fu_477/fexp_32ns_32ns_32_14_full_dsp_1_U2985/Bert_layer_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_Xf/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_update_i7_l_j7_fu_454/zext_ln141_reg_581_pp0_iter4_reg_reg[0]' (FD) to 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_update_i7_l_j7_fu_454/trunc_ln141_reg_576_pp0_iter4_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_update_i7_l_j7_fu_454/zext_ln141_reg_581_pp0_iter4_reg_reg[1]' (FD) to 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_update_i7_l_j7_fu_454/trunc_ln141_reg_576_pp0_iter4_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_norm_i5_l_j5_fu_440/select_ln102_1_reg_400_pp0_iter1_reg_reg[0]' (FDE) to 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_norm_i5_l_j5_fu_440/trunc_ln102_reg_405_pp0_iter1_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_norm_i5_l_j5_fu_440/select_ln102_1_reg_400_pp0_iter1_reg_reg[1]' (FDE) to 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_norm_i5_l_j5_fu_440/trunc_ln102_reg_405_pp0_iter1_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_j6_fu_477/fexp_32ns_32ns_32_14_full_dsp_1_U2985/Bert_layer_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_op/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_j6_fu_477/fexp_32ns_32ns_32_14_full_dsp_1_U2985/Bert_layer_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_Self_attention_fu_2526/grp_gemm_systolic_array_attn_fu_424/\dataflow_parent_loop_proc81_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/systolic_array_k_64_1_U0 /PE_8_8_894_1_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_Self_attention_fu_2526/grp_gemm_systolic_array_cont_fu_491/\dataflow_parent_loop_proc_U0/dataflow_in_loop_VITIS_LOOP_112_1_U0/systolic_array_k_12_1_U0 /PE_8_8_878_1_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3886] merging instance 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_update_i7_l_j7_fu_454/zext_ln141_reg_581_pp0_iter5_reg_reg[0]' (FD) to 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_update_i7_l_j7_fu_454/trunc_ln141_reg_576_pp0_iter5_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_update_i7_l_j7_fu_454/zext_ln141_reg_581_pp0_iter5_reg_reg[1]' (FD) to 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_update_i7_l_j7_fu_454/trunc_ln141_reg_576_pp0_iter5_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_norm_i5_l_j5_fu_440/select_ln102_1_reg_400_pp0_iter2_reg_reg[0]' (FD) to 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_norm_i5_l_j5_fu_440/trunc_ln102_reg_405_pp0_iter2_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_norm_i5_l_j5_fu_440/select_ln102_1_reg_400_pp0_iter2_reg_reg[1]' (FD) to 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_norm_i5_l_j5_fu_440/trunc_ln102_reg_405_pp0_iter2_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_j6_fu_477/fexp_32ns_32ns_32_14_full_dsp_1_U2985/Bert_layer_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_op/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FDE) to 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_j6_fu_477/fexp_32ns_32ns_32_14_full_dsp_1_U2985/Bert_layer_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_Self_attention_fu_2526/grp_gemm_systolic_array_attn_fu_424/\dataflow_parent_loop_proc81_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/systolic_array_k_64_1_U0 /PE_8_8_890_1_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_Self_attention_fu_2526/grp_gemm_systolic_array_attn_fu_424/\dataflow_parent_loop_proc81_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/systolic_array_k_64_1_U0 /PE_8_8_889_1_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_Self_attention_fu_2526/grp_gemm_systolic_array_attn_fu_424/\dataflow_parent_loop_proc81_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/systolic_array_k_64_1_U0 /PE_8_8_893_1_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_Self_attention_fu_2526/grp_gemm_systolic_array_attn_fu_424/\dataflow_parent_loop_proc81_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/systolic_array_k_64_1_U0 /PE_8_8_891_1_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_Self_attention_fu_2526/grp_gemm_systolic_array_attn_fu_424/\dataflow_parent_loop_proc81_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/systolic_array_k_64_1_U0 /PE_8_8_895_1_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_Self_attention_fu_2526/grp_gemm_systolic_array_attn_fu_424/\dataflow_parent_loop_proc81_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/systolic_array_k_64_1_U0 /PE_8_8_1_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_Self_attention_fu_2526/grp_gemm_systolic_array_attn_fu_424/\dataflow_parent_loop_proc81_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/systolic_array_k_64_1_U0 /PE_8_8_897_1_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_Self_attention_fu_2526/grp_gemm_systolic_array_attn_fu_424/\dataflow_parent_loop_proc81_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/systolic_array_k_64_1_U0 /PE_8_8_898_1_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_Self_attention_fu_2526/grp_gemm_systolic_array_cont_fu_491/\dataflow_parent_loop_proc_U0/dataflow_in_loop_VITIS_LOOP_112_1_U0/systolic_array_k_12_1_U0 /PE_8_8_874_1_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_Self_attention_fu_2526/grp_gemm_systolic_array_cont_fu_491/\dataflow_parent_loop_proc_U0/dataflow_in_loop_VITIS_LOOP_112_1_U0/systolic_array_k_12_1_U0 /PE_8_8_873_1_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_Self_attention_fu_2526/grp_gemm_systolic_array_cont_fu_491/\dataflow_parent_loop_proc_U0/dataflow_in_loop_VITIS_LOOP_112_1_U0/systolic_array_k_12_1_U0 /PE_8_8_877_1_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_Self_attention_fu_2526/grp_gemm_systolic_array_cont_fu_491/\dataflow_parent_loop_proc_U0/dataflow_in_loop_VITIS_LOOP_112_1_U0/systolic_array_k_12_1_U0 /PE_8_8_875_1_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_Self_attention_fu_2526/grp_gemm_systolic_array_cont_fu_491/\dataflow_parent_loop_proc_U0/dataflow_in_loop_VITIS_LOOP_112_1_U0/systolic_array_k_12_1_U0 /PE_8_8_879_1_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_Self_attention_fu_2526/grp_gemm_systolic_array_cont_fu_491/\dataflow_parent_loop_proc_U0/dataflow_in_loop_VITIS_LOOP_112_1_U0/systolic_array_k_12_1_U0 /PE_8_8_883_1_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_Self_attention_fu_2526/grp_gemm_systolic_array_cont_fu_491/\dataflow_parent_loop_proc_U0/dataflow_in_loop_VITIS_LOOP_112_1_U0/systolic_array_k_12_1_U0 /PE_8_8_881_1_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_Self_attention_fu_2526/grp_gemm_systolic_array_cont_fu_491/\dataflow_parent_loop_proc_U0/dataflow_in_loop_VITIS_LOOP_112_1_U0/systolic_array_k_12_1_U0 /PE_8_8_882_1_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3886] merging instance 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_scale_outp_i9_l_j9_fu_507/select_ln179_1_reg_550_reg[0]' (FDE) to 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_scale_outp_i9_l_j9_fu_507/trunc_ln179_reg_555_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_scale_outp_i9_l_j9_fu_507/select_ln179_1_reg_550_reg[1]' (FDE) to 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_scale_outp_i9_l_j9_fu_507/trunc_ln179_reg_555_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_update_i7_l_j7_fu_454/zext_ln141_reg_581_pp0_iter6_reg_reg[0]' (FD) to 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_update_i7_l_j7_fu_454/trunc_ln141_reg_576_pp0_iter6_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_update_i7_l_j7_fu_454/zext_ln141_reg_581_pp0_iter6_reg_reg[1]' (FD) to 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_update_i7_l_j7_fu_454/trunc_ln141_reg_576_pp0_iter6_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_norm_i5_l_j5_fu_440/select_ln102_1_reg_400_pp0_iter3_reg_reg[0]' (FD) to 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_norm_i5_l_j5_fu_440/trunc_ln102_reg_405_pp0_iter3_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_norm_i5_l_j5_fu_440/select_ln102_1_reg_400_pp0_iter3_reg_reg[1]' (FD) to 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_norm_i5_l_j5_fu_440/trunc_ln102_reg_405_pp0_iter3_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_j6_fu_477/fexp_32ns_32ns_32_14_full_dsp_1_U2985/Bert_layer_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_op/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]' (FDE) to 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_j6_fu_477/fexp_32ns_32ns_32_14_full_dsp_1_U2985/Bert_layer_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[9].pipe_reg[9][0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_Self_attention_fu_2526/grp_gemm_systolic_array_attn_fu_424/\dataflow_parent_loop_proc81_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/systolic_array_k_64_1_U0 /PE_8_8_896_1_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_Self_attention_fu_2526/grp_gemm_systolic_array_attn_fu_424/\dataflow_parent_loop_proc81_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/systolic_array_k_64_1_U0 /PE_8_8_884_1_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_Self_attention_fu_2526/grp_gemm_systolic_array_attn_fu_424/\dataflow_parent_loop_proc81_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/systolic_array_k_64_1_U0 /PE_8_8_885_1_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_Self_attention_fu_2526/grp_gemm_systolic_array_attn_fu_424/\dataflow_parent_loop_proc81_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/systolic_array_k_64_1_U0 /PE_8_8_886_1_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_Self_attention_fu_2526/grp_gemm_systolic_array_attn_fu_424/\dataflow_parent_loop_proc81_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/systolic_array_k_64_1_U0 /PE_8_8_887_1_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_Self_attention_fu_2526/grp_gemm_systolic_array_attn_fu_424/\dataflow_parent_loop_proc81_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/systolic_array_k_64_1_U0 /PE_8_8_888_1_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_Self_attention_fu_2526/grp_gemm_systolic_array_attn_fu_424/\dataflow_parent_loop_proc81_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/systolic_array_k_64_1_U0 /PE_8_8_892_1_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_Self_attention_fu_2526/grp_gemm_systolic_array_attn_fu_424/\dataflow_parent_loop_proc81_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/init_block_AB_proc_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_Self_attention_fu_2526/grp_gemm_systolic_array_attn_fu_424/\dataflow_parent_loop_proc81_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/systolic_array_k_64_1_U0 /systolic_array_k_64_1_Block_for_end127_proc_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_Self_attention_fu_2526/grp_gemm_systolic_array_attn_fu_424/\dataflow_parent_loop_proc81_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/systolic_array_k_64_1_U0 /systolic_array_k_64_1_Loop_data_drain_AB_proc17_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_Self_attention_fu_2526/grp_gemm_systolic_array_cont_fu_491/\dataflow_parent_loop_proc_U0/dataflow_in_loop_VITIS_LOOP_112_1_U0/systolic_array_k_12_1_U0 /PE_8_8_880_1_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_Self_attention_fu_2526/grp_gemm_systolic_array_cont_fu_491/\dataflow_parent_loop_proc_U0/dataflow_in_loop_VITIS_LOOP_112_1_U0/systolic_array_k_12_1_U0 /PE_8_8_868_1_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_Self_attention_fu_2526/grp_gemm_systolic_array_cont_fu_491/\dataflow_parent_loop_proc_U0/dataflow_in_loop_VITIS_LOOP_112_1_U0/systolic_array_k_12_1_U0 /PE_8_8_869_1_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_Self_attention_fu_2526/grp_gemm_systolic_array_cont_fu_491/\dataflow_parent_loop_proc_U0/dataflow_in_loop_VITIS_LOOP_112_1_U0/systolic_array_k_12_1_U0 /PE_8_8_870_1_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_Self_attention_fu_2526/grp_gemm_systolic_array_cont_fu_491/\dataflow_parent_loop_proc_U0/dataflow_in_loop_VITIS_LOOP_112_1_U0/systolic_array_k_12_1_U0 /PE_8_8_871_1_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_Self_attention_fu_2526/grp_gemm_systolic_array_cont_fu_491/\dataflow_parent_loop_proc_U0/dataflow_in_loop_VITIS_LOOP_112_1_U0/systolic_array_k_12_1_U0 /PE_8_8_872_1_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_Self_attention_fu_2526/grp_gemm_systolic_array_cont_fu_491/\dataflow_parent_loop_proc_U0/dataflow_in_loop_VITIS_LOOP_112_1_U0/systolic_array_k_12_1_U0 /PE_8_8_876_1_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_Self_attention_fu_2526/grp_gemm_systolic_array_cont_fu_491/\dataflow_parent_loop_proc_U0/dataflow_in_loop_VITIS_LOOP_112_1_U0/init_block_AB_proc29_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_Self_attention_fu_2526/grp_gemm_systolic_array_cont_fu_491/\dataflow_parent_loop_proc_U0/dataflow_in_loop_VITIS_LOOP_112_1_U0/systolic_array_k_12_1_U0 /systolic_array_k_12_1_Block_for_end127_proc_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_Self_attention_fu_2526/grp_gemm_systolic_array_cont_fu_491/\dataflow_parent_loop_proc_U0/dataflow_in_loop_VITIS_LOOP_112_1_U0/systolic_array_k_12_1_U0 /systolic_array_k_12_1_Loop_data_drain_AB_proc19_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3886] merging instance 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_scale_outp_i9_l_j9_fu_507/select_ln179_1_reg_550_pp0_iter1_reg_reg[0]' (FDE) to 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_scale_outp_i9_l_j9_fu_507/trunc_ln179_reg_555_pp0_iter1_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_scale_outp_i9_l_j9_fu_507/select_ln179_1_reg_550_pp0_iter1_reg_reg[1]' (FDE) to 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_scale_outp_i9_l_j9_fu_507/trunc_ln179_reg_555_pp0_iter1_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_update_i7_l_j7_fu_454/zext_ln141_reg_581_pp0_iter7_reg_reg[0]' (FD) to 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_update_i7_l_j7_fu_454/trunc_ln141_reg_576_pp0_iter7_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_update_i7_l_j7_fu_454/zext_ln141_reg_581_pp0_iter7_reg_reg[1]' (FD) to 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_update_i7_l_j7_fu_454/trunc_ln141_reg_576_pp0_iter7_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_norm_i5_l_j5_fu_440/select_ln102_1_reg_400_pp0_iter4_reg_reg[0]' (FD) to 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_norm_i5_l_j5_fu_440/trunc_ln102_reg_405_pp0_iter4_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_norm_i5_l_j5_fu_440/select_ln102_1_reg_400_pp0_iter4_reg_reg[1]' (FD) to 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_norm_i5_l_j5_fu_440/trunc_ln102_reg_405_pp0_iter4_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_Self_attention_fu_2526/sub_ln132_reg_690_reg[1]' (FD) to 'grp_Self_attention_fu_2526/sub_ln132_reg_690_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_Self_attention_fu_2526/sub_ln132_reg_690_reg[0]' (FD) to 'grp_Self_attention_fu_2526/tmp_reg_661_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_j6_fu_477/fexp_32ns_32ns_32_14_full_dsp_1_U2985/Bert_layer_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_op/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]' (FDE) to 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_j6_fu_477/fexp_32ns_32ns_32_14_full_dsp_1_U2985/Bert_layer_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][0]'
INFO: [Synth 8-3886] merging instance 'grp_Self_attention_fu_2526/grp_gemm_systolic_array_cont_fu_491/dataflow_parent_loop_proc_U0/dataflow_in_loop_VITIS_LOOP_112_1_U0/init_block_AB_proc29_U0/sub_ln120_reg_242_reg[0]' (FD) to 'grp_Self_attention_fu_2526/grp_gemm_systolic_array_cont_fu_491/dataflow_parent_loop_proc_U0/dataflow_in_loop_VITIS_LOOP_112_1_U0/init_block_AB_proc29_U0/sub_ln120_reg_242_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_Self_attention_fu_2526/grp_gemm_systolic_array_cont_fu_491/\dataflow_parent_loop_proc_U0/dataflow_in_loop_VITIS_LOOP_112_1_U0/init_block_AB_proc29_U0/sub_ln120_reg_242_reg[1] )
INFO: [Synth 8-3886] merging instance 'grp_Self_attention_fu_2526/grp_gemm_systolic_array_attn_fu_424/dataflow_parent_loop_proc81_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/VITIS_LOOP_86_4_proc_U0/tmp_reg_108_reg[0]' (FD) to 'grp_Self_attention_fu_2526/grp_gemm_systolic_array_attn_fu_424/dataflow_parent_loop_proc81_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/VITIS_LOOP_86_4_proc_U0/tmp_reg_108_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_Self_attention_fu_2526/grp_gemm_systolic_array_attn_fu_424/\dataflow_parent_loop_proc81_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/VITIS_LOOP_86_4_proc_U0/tmp_reg_108_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_VITIS_LOOP_93_1_VITIS_LOOP_94_2_fu_411/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_VITIS_LOOP_125_1_fu_419/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_Self_attention_fu_2526/grp_gemm_systolic_array_attn_fu_424/\dataflow_parent_loop_proc81_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/systolic_array_k_64_1_U0 /systolic_array_k_64_1_Loop_data_load_proc16_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_Self_attention_fu_2526/grp_gemm_systolic_array_attn_fu_424/\dataflow_parent_loop_proc81_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/systolic_array_k_64_1_U0 /systolic_array_k_64_1_Loop_data_load_proc16_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_Self_attention_fu_2526/grp_gemm_systolic_array_attn_fu_424/\dataflow_parent_loop_proc81_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/systolic_array_k_64_1_U0 /systolic_array_k_64_1_Loop_data_drain_C_proc_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_Self_attention_fu_2526/grp_gemm_systolic_array_cont_fu_491/\dataflow_parent_loop_proc_U0/dataflow_in_loop_VITIS_LOOP_112_1_U0/systolic_array_k_12_1_U0 /systolic_array_k_12_1_Loop_data_load_proc18_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_Self_attention_fu_2526/grp_gemm_systolic_array_cont_fu_491/\dataflow_parent_loop_proc_U0/dataflow_in_loop_VITIS_LOOP_112_1_U0/systolic_array_k_12_1_U0 /systolic_array_k_12_1_Loop_data_load_proc18_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_Self_attention_fu_2526/grp_gemm_systolic_array_cont_fu_491/\dataflow_parent_loop_proc_U0/dataflow_in_loop_VITIS_LOOP_112_1_U0/systolic_array_k_12_1_U0 /systolic_array_k_12_1_Loop_data_drain_C_proc_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3886] merging instance 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_scale_outp_i9_l_j9_fu_507/select_ln179_1_reg_550_pp0_iter2_reg_reg[0]' (FD) to 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_scale_outp_i9_l_j9_fu_507/trunc_ln179_reg_555_pp0_iter2_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_scale_outp_i9_l_j9_fu_507/select_ln179_1_reg_550_pp0_iter2_reg_reg[1]' (FD) to 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_scale_outp_i9_l_j9_fu_507/trunc_ln179_reg_555_pp0_iter2_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_update_i7_l_j7_fu_454/zext_ln141_reg_581_pp0_iter8_reg_reg[0]' (FD) to 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_update_i7_l_j7_fu_454/trunc_ln141_reg_576_pp0_iter8_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_update_i7_l_j7_fu_454/zext_ln141_reg_581_pp0_iter8_reg_reg[1]' (FD) to 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_update_i7_l_j7_fu_454/trunc_ln141_reg_576_pp0_iter8_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_norm_i5_l_j5_fu_440/select_ln102_1_reg_400_pp0_iter5_reg_reg[0]' (FD) to 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_norm_i5_l_j5_fu_440/trunc_ln102_reg_405_pp0_iter5_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_norm_i5_l_j5_fu_440/select_ln102_1_reg_400_pp0_iter5_reg_reg[1]' (FD) to 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_norm_i5_l_j5_fu_440/trunc_ln102_reg_405_pp0_iter5_reg_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_VITIS_LOOP_125_1_fu_419/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3886] merging instance 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_j6_fu_477/fexp_32ns_32ns_32_14_full_dsp_1_U2985/Bert_layer_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_op/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]' (FDE) to 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_j6_fu_477/fexp_32ns_32ns_32_14_full_dsp_1_U2985/Bert_layer_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_VITIS_LOOP_93_1_VITIS_LOOP_94_2_fu_411/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_Self_attention_fu_2526/grp_gemm_systolic_array_attn_fu_424/\dataflow_parent_loop_proc81_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/init_block_AB_proc_U0/grp_init_block_AB_proc_Pipeline_init_block_AB_fu_160/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_Self_attention_fu_2526/grp_gemm_systolic_array_attn_fu_424/\dataflow_parent_loop_proc81_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/VITIS_LOOP_86_4_proc_U0/grp_VITIS_LOOP_86_4_proc_Pipeline_VITIS_LOOP_86_4_fu_54/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_Self_attention_fu_2526/grp_gemm_systolic_array_attn_fu_424/\dataflow_parent_loop_proc81_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/VITIS_LOOP_86_4_proc26_U0/grp_VITIS_LOOP_86_4_proc26_Pipeline_VITIS_LOOP_86_4_fu_54/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_Self_attention_fu_2526/grp_gemm_systolic_array_attn_fu_424/\dataflow_parent_loop_proc81_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/VITIS_LOOP_86_4_proc27_U0/grp_VITIS_LOOP_86_4_proc27_Pipeline_VITIS_LOOP_86_4_fu_54/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_Self_attention_fu_2526/grp_gemm_systolic_array_attn_fu_424/\dataflow_parent_loop_proc81_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/init_block_AB_proc_U0/grp_init_block_AB_proc_Pipeline_init_block_AB_fu_160/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_Self_attention_fu_2526/grp_gemm_systolic_array_attn_fu_424/\dataflow_parent_loop_proc81_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/VITIS_LOOP_86_4_proc28_U0/grp_VITIS_LOOP_86_4_proc28_Pipeline_VITIS_LOOP_86_4_fu_54/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_Self_attention_fu_2526/grp_gemm_systolic_array_cont_fu_491/\dataflow_parent_loop_proc_U0/dataflow_in_loop_VITIS_LOOP_112_1_U0/init_block_AB_proc29_U0/grp_init_block_AB_proc29_Pipeline_init_block_AB_fu_168/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_Self_attention_fu_2526/grp_gemm_systolic_array_cont_fu_491/\dataflow_parent_loop_proc_U0/dataflow_in_loop_VITIS_LOOP_112_1_U0/VITIS_LOOP_132_4_proc_U0/grp_VITIS_LOOP_132_4_proc_Pipeline_VITIS_LOOP_132_4_fu_52/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_Self_attention_fu_2526/grp_gemm_systolic_array_cont_fu_491/\dataflow_parent_loop_proc_U0/dataflow_in_loop_VITIS_LOOP_112_1_U0/VITIS_LOOP_132_4_proc30_U0/grp_VITIS_LOOP_132_4_proc30_Pipeline_VITIS_LOOP_132_4_fu_52/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_Self_attention_fu_2526/grp_gemm_systolic_array_cont_fu_491/\dataflow_parent_loop_proc_U0/dataflow_in_loop_VITIS_LOOP_112_1_U0/VITIS_LOOP_132_4_proc31_U0/grp_VITIS_LOOP_132_4_proc31_Pipeline_VITIS_LOOP_132_4_fu_52/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_Self_attention_fu_2526/grp_gemm_systolic_array_cont_fu_491/\dataflow_parent_loop_proc_U0/dataflow_in_loop_VITIS_LOOP_112_1_U0/init_block_AB_proc29_U0/grp_init_block_AB_proc29_Pipeline_init_block_AB_fu_168/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_Self_attention_fu_2526/grp_gemm_systolic_array_cont_fu_491/\dataflow_parent_loop_proc_U0/dataflow_in_loop_VITIS_LOOP_112_1_U0/VITIS_LOOP_132_4_proc32_U0/grp_VITIS_LOOP_132_4_proc32_Pipeline_VITIS_LOOP_132_4_fu_52/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_scale_outp_i9_l_j9_fu_507/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3886] merging instance 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_scale_outp_i9_l_j9_fu_507/select_ln179_1_reg_550_pp0_iter3_reg_reg[0]' (FD) to 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_scale_outp_i9_l_j9_fu_507/trunc_ln179_reg_555_pp0_iter3_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_scale_outp_i9_l_j9_fu_507/select_ln179_1_reg_550_pp0_iter3_reg_reg[1]' (FD) to 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_scale_outp_i9_l_j9_fu_507/trunc_ln179_reg_555_pp0_iter3_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_update_i7_l_j7_fu_454/zext_ln141_reg_581_pp0_iter9_reg_reg[0]' (FD) to 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_update_i7_l_j7_fu_454/trunc_ln141_reg_576_pp0_iter9_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_update_i7_l_j7_fu_454/zext_ln141_reg_581_pp0_iter9_reg_reg[1]' (FD) to 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_update_i7_l_j7_fu_454/trunc_ln141_reg_576_pp0_iter9_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_norm_i5_l_j5_fu_440/select_ln102_1_reg_400_pp0_iter6_reg_reg[0]' (FD) to 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_norm_i5_l_j5_fu_440/trunc_ln102_reg_405_pp0_iter6_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_norm_i5_l_j5_fu_440/select_ln102_1_reg_400_pp0_iter6_reg_reg[1]' (FD) to 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_norm_i5_l_j5_fu_440/trunc_ln102_reg_405_pp0_iter6_reg_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_322/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_update_i7_l_j7_fu_454/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_j6_fu_477/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_j6_fu_477/\fexp_32ns_32ns_32_14_full_dsp_1_U2985/Bert_layer_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst /i_synth/\EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_j6_fu_477/\fexp_32ns_32ns_32_14_full_dsp_1_U2985/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_norm_i5_l_j5_fu_440/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_norm_i5_l_j5_fu_440/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_171_2_fu_469/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_171_2_fu_469/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_update_i7_l_j7_fu_454/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_scale_outp_i9_l_j9_fu_507/ap_done_reg_reg)
INFO: [Synth 8-3886] merging instance 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_scale_outp_i9_l_j9_fu_507/select_ln179_1_reg_550_pp0_iter4_reg_reg[0]' (FD) to 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_scale_outp_i9_l_j9_fu_507/trunc_ln179_reg_555_pp0_iter4_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_scale_outp_i9_l_j9_fu_507/select_ln179_1_reg_550_pp0_iter4_reg_reg[1]' (FD) to 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_scale_outp_i9_l_j9_fu_507/trunc_ln179_reg_555_pp0_iter4_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_update_i7_l_j7_fu_454/zext_ln141_reg_581_pp0_iter10_reg_reg[0]' (FD) to 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_update_i7_l_j7_fu_454/trunc_ln141_reg_576_pp0_iter10_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_update_i7_l_j7_fu_454/zext_ln141_reg_581_pp0_iter10_reg_reg[1]' (FD) to 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_update_i7_l_j7_fu_454/trunc_ln141_reg_576_pp0_iter10_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_norm_i5_l_j5_fu_440/select_ln102_1_reg_400_pp0_iter7_reg_reg[0]' (FD) to 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_norm_i5_l_j5_fu_440/trunc_ln102_reg_405_pp0_iter7_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_norm_i5_l_j5_fu_440/select_ln102_1_reg_400_pp0_iter7_reg_reg[1]' (FD) to 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_norm_i5_l_j5_fu_440/trunc_ln102_reg_405_pp0_iter7_reg_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_521/ap_done_reg_reg)
INFO: [Synth 8-3886] merging instance 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_521/trunc_ln230_reg_531_reg[0]' (FDE) to 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_521/select_ln230_1_reg_527_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_521/trunc_ln230_reg_531_reg[1]' (FDE) to 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_521/select_ln230_1_reg_527_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_521/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3886] merging instance 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_scale_outp_i9_l_j9_fu_507/select_ln179_1_reg_550_pp0_iter5_reg_reg[0]' (FD) to 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_scale_outp_i9_l_j9_fu_507/trunc_ln179_reg_555_pp0_iter5_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_scale_outp_i9_l_j9_fu_507/select_ln179_1_reg_550_pp0_iter5_reg_reg[1]' (FD) to 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_scale_outp_i9_l_j9_fu_507/trunc_ln179_reg_555_pp0_iter5_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_update_i7_l_j7_fu_454/zext_ln141_reg_581_pp0_iter11_reg_reg[0]' (FD) to 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_update_i7_l_j7_fu_454/trunc_ln141_reg_576_pp0_iter11_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_update_i7_l_j7_fu_454/zext_ln141_reg_581_pp0_iter11_reg_reg[1]' (FD) to 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_update_i7_l_j7_fu_454/trunc_ln141_reg_576_pp0_iter11_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_norm_i5_l_j5_fu_440/select_ln102_1_reg_400_pp0_iter8_reg_reg[0]' (FD) to 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_norm_i5_l_j5_fu_440/trunc_ln102_reg_405_pp0_iter8_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_norm_i5_l_j5_fu_440/select_ln102_1_reg_400_pp0_iter8_reg_reg[1]' (FD) to 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_norm_i5_l_j5_fu_440/trunc_ln102_reg_405_pp0_iter8_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_Self_attention_fu_2526/tmp_reg_661_reg[0]' (FD) to 'grp_Self_attention_fu_2526/tmp_reg_661_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_Self_attention_fu_2526/tmp_reg_661_reg[1]' (FD) to 'grp_Self_attention_fu_2526/tmp_reg_661_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_Self_attention_fu_2526/tmp_reg_661_reg[2]' (FD) to 'grp_Self_attention_fu_2526/tmp_reg_661_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_Self_attention_fu_2526/tmp_reg_661_reg[3]' (FD) to 'grp_Self_attention_fu_2526/tmp_reg_661_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_Self_attention_fu_2526/tmp_reg_661_reg[4]' (FD) to 'grp_Self_attention_fu_2526/tmp_reg_661_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_Self_attention_fu_2526/\tmp_reg_661_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_322/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3886] merging instance 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_j6_fu_477/fexp_32ns_32ns_32_14_full_dsp_1_U2985/Bert_layer_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[31]' (FDE) to 'grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_j6_fu_477/fexp_32ns_32ns_32_14_full_dsp_1_U2985/Bert_layer_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/DEL_SIGN/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_j6_fu_477/\fexp_32ns_32ns_32_14_full_dsp_1_U2985/Bert_layer_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst /i_synth/\EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/DEL_SIGN/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_j6_fu_477/\fexp_32ns_32ns_32_14_full_dsp_1_U2985/dout_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_j6_fu_477/\v71_reg_323_reg[31] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mul_mul_10ns_11ns_21_4_1_U16/Bert_layer_mul_mul_10ns_11ns_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((A:0x556)'*B2)'.
DSP Report: register mul_mul_10ns_11ns_21_4_1_U16/Bert_layer_mul_mul_10ns_11ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_10ns_11ns_21_4_1_U16/Bert_layer_mul_mul_10ns_11ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_10ns_11ns_21_4_1_U16/Bert_layer_mul_mul_10ns_11ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_10ns_11ns_21_4_1_U16/Bert_layer_mul_mul_10ns_11ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_10ns_11ns_21_4_1_U16/Bert_layer_mul_mul_10ns_11ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_10ns_11ns_21_4_1_U16/Bert_layer_mul_mul_10ns_11ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_10ns_11ns_21_4_1_U16/Bert_layer_mul_mul_10ns_11ns_21_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_10ns_11ns_21_4_1_U16/Bert_layer_mul_mul_10ns_11ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_10ns_11ns_21_4_1_U16/Bert_layer_mul_mul_10ns_11ns_21_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_10ns_11ns_21_4_1_U16/Bert_layer_mul_mul_10ns_11ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_10ns_11ns_21_4_1_U37/Bert_layer_mul_mul_10ns_11ns_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((A:0x556)'*B2)'.
DSP Report: register mul_mul_10ns_11ns_21_4_1_U37/Bert_layer_mul_mul_10ns_11ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_10ns_11ns_21_4_1_U37/Bert_layer_mul_mul_10ns_11ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_10ns_11ns_21_4_1_U37/Bert_layer_mul_mul_10ns_11ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_10ns_11ns_21_4_1_U37/Bert_layer_mul_mul_10ns_11ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_10ns_11ns_21_4_1_U37/Bert_layer_mul_mul_10ns_11ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_10ns_11ns_21_4_1_U37/Bert_layer_mul_mul_10ns_11ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_10ns_11ns_21_4_1_U37/Bert_layer_mul_mul_10ns_11ns_21_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_10ns_11ns_21_4_1_U37/Bert_layer_mul_mul_10ns_11ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_10ns_11ns_21_4_1_U37/Bert_layer_mul_mul_10ns_11ns_21_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_10ns_11ns_21_4_1_U37/Bert_layer_mul_mul_10ns_11ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_10ns_11ns_21_4_1_U56/Bert_layer_mul_mul_10ns_11ns_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((A:0x556)'*B2)'.
DSP Report: register mul_mul_10ns_11ns_21_4_1_U56/Bert_layer_mul_mul_10ns_11ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_10ns_11ns_21_4_1_U56/Bert_layer_mul_mul_10ns_11ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_10ns_11ns_21_4_1_U56/Bert_layer_mul_mul_10ns_11ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_10ns_11ns_21_4_1_U56/Bert_layer_mul_mul_10ns_11ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_10ns_11ns_21_4_1_U56/Bert_layer_mul_mul_10ns_11ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_10ns_11ns_21_4_1_U56/Bert_layer_mul_mul_10ns_11ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_10ns_11ns_21_4_1_U56/Bert_layer_mul_mul_10ns_11ns_21_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_10ns_11ns_21_4_1_U56/Bert_layer_mul_mul_10ns_11ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_10ns_11ns_21_4_1_U56/Bert_layer_mul_mul_10ns_11ns_21_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_10ns_11ns_21_4_1_U56/Bert_layer_mul_mul_10ns_11ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_10ns_11ns_21_4_1_U75/Bert_layer_mul_mul_10ns_11ns_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((A:0x556)'*B2)'.
DSP Report: register mul_mul_10ns_11ns_21_4_1_U75/Bert_layer_mul_mul_10ns_11ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_10ns_11ns_21_4_1_U75/Bert_layer_mul_mul_10ns_11ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_10ns_11ns_21_4_1_U75/Bert_layer_mul_mul_10ns_11ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_10ns_11ns_21_4_1_U75/Bert_layer_mul_mul_10ns_11ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_10ns_11ns_21_4_1_U75/Bert_layer_mul_mul_10ns_11ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_10ns_11ns_21_4_1_U75/Bert_layer_mul_mul_10ns_11ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_10ns_11ns_21_4_1_U75/Bert_layer_mul_mul_10ns_11ns_21_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_10ns_11ns_21_4_1_U75/Bert_layer_mul_mul_10ns_11ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_10ns_11ns_21_4_1_U75/Bert_layer_mul_mul_10ns_11ns_21_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_10ns_11ns_21_4_1_U75/Bert_layer_mul_mul_10ns_11ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_10ns_11ns_21_4_1_U115/Bert_layer_mul_mul_10ns_11ns_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((A:0x556)'*B2)'.
DSP Report: register mul_mul_10ns_11ns_21_4_1_U115/Bert_layer_mul_mul_10ns_11ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_10ns_11ns_21_4_1_U115/Bert_layer_mul_mul_10ns_11ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_10ns_11ns_21_4_1_U115/Bert_layer_mul_mul_10ns_11ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_10ns_11ns_21_4_1_U115/Bert_layer_mul_mul_10ns_11ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_10ns_11ns_21_4_1_U115/Bert_layer_mul_mul_10ns_11ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_10ns_11ns_21_4_1_U115/Bert_layer_mul_mul_10ns_11ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_10ns_11ns_21_4_1_U115/Bert_layer_mul_mul_10ns_11ns_21_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_10ns_11ns_21_4_1_U115/Bert_layer_mul_mul_10ns_11ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_10ns_11ns_21_4_1_U115/Bert_layer_mul_mul_10ns_11ns_21_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_10ns_11ns_21_4_1_U115/Bert_layer_mul_mul_10ns_11ns_21_4_1_DSP48_0_U/p_reg_reg.
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-7124] RAM ("Bert_layer__GCB13/v457_5_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7124] RAM ("Bert_layer__GCB13/v457_6_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7124] RAM ("Bert_layer__GCB13/v457_7_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7124] RAM ("Bert_layer__GCB13/v457_9_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7124] RAM ("buf11_V_11_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 4 for RAM "buf11_V_11_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 4 for RAM "buf11_V_11_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 4 for RAM "buf11_V_11_U/ram_reg"
INFO: [Synth 8-7124] RAM ("buf11_V_10_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 4 for RAM "buf11_V_10_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 4 for RAM "buf11_V_10_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 4 for RAM "buf11_V_10_U/ram_reg"
INFO: [Synth 8-7124] RAM ("buf11_V_9_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 4 for RAM "buf11_V_9_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 4 for RAM "buf11_V_9_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 4 for RAM "buf11_V_9_U/ram_reg"
INFO: [Synth 8-7124] RAM ("buf11_V_8_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 4 for RAM "buf11_V_8_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 4 for RAM "buf11_V_8_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 4 for RAM "buf11_V_8_U/ram_reg"
INFO: [Synth 8-7124] RAM ("buf11_V_7_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 4 for RAM "buf11_V_7_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 4 for RAM "buf11_V_7_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 4 for RAM "buf11_V_7_U/ram_reg"
INFO: [Synth 8-7124] RAM ("buf11_V_6_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 4 for RAM "buf11_V_6_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 4 for RAM "buf11_V_6_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 4 for RAM "buf11_V_6_U/ram_reg"
INFO: [Synth 8-7124] RAM ("buf11_V_5_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 4 for RAM "buf11_V_5_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 4 for RAM "buf11_V_5_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 4 for RAM "buf11_V_5_U/ram_reg"
INFO: [Synth 8-7124] RAM ("buf11_V_4_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 4 for RAM "buf11_V_4_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 4 for RAM "buf11_V_4_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 4 for RAM "buf11_V_4_U/ram_reg"
INFO: [Synth 8-7124] RAM ("buf11_V_3_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 4 for RAM "buf11_V_3_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 4 for RAM "buf11_V_3_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 4 for RAM "buf11_V_3_U/ram_reg"
INFO: [Synth 8-7124] RAM ("buf11_V_2_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 4 for RAM "buf11_V_2_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 4 for RAM "buf11_V_2_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 4 for RAM "buf11_V_2_U/ram_reg"
INFO: [Synth 8-7124] RAM ("buf11_V_1_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 4 for RAM "buf11_V_1_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 4 for RAM "buf11_V_1_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 4 for RAM "buf11_V_1_U/ram_reg"
INFO: [Synth 8-7124] RAM ("buf11_V_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 4 for RAM "buf11_V_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 4 for RAM "buf11_V_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 4 for RAM "buf11_V_U/ram_reg"
INFO: [Synth 8-7124] RAM ("buf7_V_11_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 6 because memory depth for RAM "buf7_V_11_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 6 and width 4 for RAM "buf7_V_11_U/ram_reg"
INFO: [Synth 8-7124] RAM ("buf7_V_10_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 6 because memory depth for RAM "buf7_V_10_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 6 and width 4 for RAM "buf7_V_10_U/ram_reg"
INFO: [Synth 8-7124] RAM ("buf7_V_9_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 6 because memory depth for RAM "buf7_V_9_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 6 and width 4 for RAM "buf7_V_9_U/ram_reg"
INFO: [Synth 8-7124] RAM ("buf7_V_8_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 6 because memory depth for RAM "buf7_V_8_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 6 and width 4 for RAM "buf7_V_8_U/ram_reg"
INFO: [Synth 8-7124] RAM ("buf7_V_7_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 6 because memory depth for RAM "buf7_V_7_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 6 and width 4 for RAM "buf7_V_7_U/ram_reg"
INFO: [Synth 8-7124] RAM ("buf7_V_6_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 6 because memory depth for RAM "buf7_V_6_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 6 and width 4 for RAM "buf7_V_6_U/ram_reg"
INFO: [Synth 8-7124] RAM ("buf7_V_5_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 6 because memory depth for RAM "buf7_V_5_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 6 and width 4 for RAM "buf7_V_5_U/ram_reg"
INFO: [Synth 8-7124] RAM ("buf7_V_4_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 6 because memory depth for RAM "buf7_V_4_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 6 and width 4 for RAM "buf7_V_4_U/ram_reg"
INFO: [Synth 8-7124] RAM ("buf7_V_3_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 6 because memory depth for RAM "buf7_V_3_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 6 and width 4 for RAM "buf7_V_3_U/ram_reg"
INFO: [Synth 8-7124] RAM ("buf7_V_2_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 6 because memory depth for RAM "buf7_V_2_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 6 and width 4 for RAM "buf7_V_2_U/ram_reg"
INFO: [Synth 8-7124] RAM ("buf7_V_1_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 6 because memory depth for RAM "buf7_V_1_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 6 and width 4 for RAM "buf7_V_1_U/ram_reg"
INFO: [Synth 8-7124] RAM ("buf7_V_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 6 because memory depth for RAM "buf7_V_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 6 and width 4 for RAM "buf7_V_U/ram_reg"
INFO: [Synth 8-7124] RAM ("buf5_V_11_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 6 because memory depth for RAM "buf5_V_11_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 6 and width 4 for RAM "buf5_V_11_U/ram_reg"
INFO: [Synth 8-7124] RAM ("buf5_V_10_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 6 because memory depth for RAM "buf5_V_10_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 6 and width 4 for RAM "buf5_V_10_U/ram_reg"
INFO: [Synth 8-7124] RAM ("buf5_V_9_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 6 because memory depth for RAM "buf5_V_9_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 6 and width 4 for RAM "buf5_V_9_U/ram_reg"
INFO: [Synth 8-7124] RAM ("buf5_V_8_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 6 because memory depth for RAM "buf5_V_8_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 6 and width 4 for RAM "buf5_V_8_U/ram_reg"
INFO: [Synth 8-7124] RAM ("buf5_V_7_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 6 because memory depth for RAM "buf5_V_7_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 6 and width 4 for RAM "buf5_V_7_U/ram_reg"
INFO: [Synth 8-7124] RAM ("buf5_V_6_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 6 because memory depth for RAM "buf5_V_6_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 6 and width 4 for RAM "buf5_V_6_U/ram_reg"
INFO: [Synth 8-7124] RAM ("buf5_V_5_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 6 because memory depth for RAM "buf5_V_5_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 6 and width 4 for RAM "buf5_V_5_U/ram_reg"
INFO: [Synth 8-7124] RAM ("buf5_V_4_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 6 because memory depth for RAM "buf5_V_4_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 6 and width 4 for RAM "buf5_V_4_U/ram_reg"
INFO: [Synth 8-7124] RAM ("buf5_V_3_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 6 because memory depth for RAM "buf5_V_3_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 6 and width 4 for RAM "buf5_V_3_U/ram_reg"
INFO: [Synth 8-7124] RAM ("buf5_V_2_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 6 because memory depth for RAM "buf5_V_2_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 6 and width 4 for RAM "buf5_V_2_U/ram_reg"
INFO: [Synth 8-7124] RAM ("buf5_V_1_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 6 because memory depth for RAM "buf5_V_1_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 6 and width 4 for RAM "buf5_V_1_U/ram_reg"
INFO: [Synth 8-7124] RAM ("buf5_V_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 6 because memory depth for RAM "buf5_V_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 6 and width 4 for RAM "buf5_V_U/ram_reg"
INFO: [Synth 8-7124] RAM ("buf3_V_11_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 6 because memory depth for RAM "buf3_V_11_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 6 and width 4 for RAM "buf3_V_11_U/ram_reg"
INFO: [Synth 8-7124] RAM ("buf3_V_10_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 6 because memory depth for RAM "buf3_V_10_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 6 and width 4 for RAM "buf3_V_10_U/ram_reg"
INFO: [Synth 8-7124] RAM ("buf3_V_9_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 6 because memory depth for RAM "buf3_V_9_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 6 and width 4 for RAM "buf3_V_9_U/ram_reg"
INFO: [Synth 8-7124] RAM ("buf3_V_8_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 6 because memory depth for RAM "buf3_V_8_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 6 and width 4 for RAM "buf3_V_8_U/ram_reg"
INFO: [Synth 8-7124] RAM ("buf3_V_7_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 6 because memory depth for RAM "buf3_V_7_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 6 and width 4 for RAM "buf3_V_7_U/ram_reg"
INFO: [Synth 8-7124] RAM ("buf3_V_6_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 6 because memory depth for RAM "buf3_V_6_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 6 and width 4 for RAM "buf3_V_6_U/ram_reg"
INFO: [Synth 8-7124] RAM ("buf3_V_5_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 6 because memory depth for RAM "buf3_V_5_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 6 and width 4 for RAM "buf3_V_5_U/ram_reg"
INFO: [Common 17-14] Message 'Synth 8-5555' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7124] RAM ("buf3_V_4_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 6 because memory depth for RAM "buf3_V_4_U/ram_reg" is not power of 2. 
INFO: [Synth 8-7124] RAM ("buf3_V_3_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 6 because memory depth for RAM "buf3_V_3_U/ram_reg" is not power of 2. 
INFO: [Synth 8-7124] RAM ("buf3_V_2_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 6 because memory depth for RAM "buf3_V_2_U/ram_reg" is not power of 2. 
INFO: [Synth 8-7124] RAM ("buf3_V_1_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 6 because memory depth for RAM "buf3_V_1_U/ram_reg" is not power of 2. 
INFO: [Synth 8-7124] RAM ("buf3_V_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 6 because memory depth for RAM "buf3_V_U/ram_reg" is not power of 2. 
INFO: [Synth 8-7124] RAM ("buf1_V_11_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 6 because memory depth for RAM "buf1_V_11_U/ram_reg" is not power of 2. 
INFO: [Synth 8-7124] RAM ("buf1_V_10_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 6 because memory depth for RAM "buf1_V_10_U/ram_reg" is not power of 2. 
INFO: [Synth 8-7124] RAM ("buf1_V_9_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 6 because memory depth for RAM "buf1_V_9_U/ram_reg" is not power of 2. 
INFO: [Synth 8-7124] RAM ("buf1_V_8_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 6 because memory depth for RAM "buf1_V_8_U/ram_reg" is not power of 2. 
INFO: [Synth 8-7124] RAM ("buf1_V_7_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 6 because memory depth for RAM "buf1_V_7_U/ram_reg" is not power of 2. 
INFO: [Synth 8-7124] RAM ("buf1_V_6_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 6 because memory depth for RAM "buf1_V_6_U/ram_reg" is not power of 2. 
INFO: [Synth 8-7124] RAM ("buf1_V_5_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 6 because memory depth for RAM "buf1_V_5_U/ram_reg" is not power of 2. 
INFO: [Synth 8-7124] RAM ("buf1_V_4_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 6 because memory depth for RAM "buf1_V_4_U/ram_reg" is not power of 2. 
INFO: [Synth 8-7124] RAM ("buf1_V_3_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 6 because memory depth for RAM "buf1_V_3_U/ram_reg" is not power of 2. 
INFO: [Synth 8-7124] RAM ("buf1_V_2_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 6 because memory depth for RAM "buf1_V_2_U/ram_reg" is not power of 2. 
INFO: [Synth 8-7124] RAM ("buf1_V_1_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 6 because memory depth for RAM "buf1_V_1_U/ram_reg" is not power of 2. 
INFO: [Synth 8-7124] RAM ("buf1_V_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 6 because memory depth for RAM "buf1_V_U/ram_reg" is not power of 2. 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:23:53 ; elapsed = 00:24:43 . Memory (MB): peak = 10194.520 ; gain = 6705.184 ; free physical = 23447 ; free virtual = 186440
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:24:26 ; elapsed = 00:25:20 . Memory (MB): peak = 10194.520 ; gain = 6705.184 ; free physical = 22787 ; free virtual = 186149
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5556] The block RAM "inst/acc_outp4_V_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/acc_outp4_V_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5556] The block RAM "inst/acc_outp4_V_1_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/acc_outp4_V_1_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5556] The block RAM "inst/acc_outp4_V_2_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/acc_outp4_V_2_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Common 17-14] Message 'Synth 8-7124' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5556] The block RAM "inst/acc_outp4_V_3_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "inst/acc_outp4_V_4_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "inst/acc_outp4_V_5_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "inst/acc_outp4_V_6_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "inst/acc_outp4_V_7_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "inst/acc_outp4_V_8_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "inst/acc_outp4_V_9_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "inst/acc_outp4_V_10_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "inst/acc_outp4_V_11_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "inst/buf10_V_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5582] The block RAM "inst/i_13/buf11_V_11_U/ram_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "inst/i_13/buf11_V_10_U/ram_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "inst/i_13/buf11_V_9_U/ram_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "inst/i_13/buf11_V_8_U/ram_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "inst/i_13/buf11_V_7_U/ram_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "inst/i_13/buf11_V_6_U/ram_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "inst/i_13/buf11_V_5_U/ram_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "inst/i_13/buf11_V_4_U/ram_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "inst/i_13/buf11_V_3_U/ram_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "inst/i_13/buf11_V_2_U/ram_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "inst/i_13/buf11_V_1_U/ram_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "inst/i_13/buf11_V_U/ram_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5556] The block RAM "inst/i_13/buf7_V_11_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 6 because memory depth for RAM "inst/i_13/buf7_V_11_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5556] The block RAM "inst/i_13/buf7_V_10_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 6 because memory depth for RAM "inst/i_13/buf7_V_10_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5556] The block RAM "inst/i_13/buf7_V_9_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 6 because memory depth for RAM "inst/i_13/buf7_V_9_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5556] The block RAM "inst/i_13/buf7_V_8_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 6 because memory depth for RAM "inst/i_13/buf7_V_8_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5556] The block RAM "inst/i_13/buf7_V_7_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 6 because memory depth for RAM "inst/i_13/buf7_V_7_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5556] The block RAM "inst/i_13/buf7_V_6_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 6 because memory depth for RAM "inst/i_13/buf7_V_6_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5556] The block RAM "inst/i_13/buf7_V_5_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 6 because memory depth for RAM "inst/i_13/buf7_V_5_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5556] The block RAM "inst/i_13/buf7_V_4_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 6 because memory depth for RAM "inst/i_13/buf7_V_4_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5556] The block RAM "inst/i_13/buf7_V_3_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 6 because memory depth for RAM "inst/i_13/buf7_V_3_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5556] The block RAM "inst/i_13/buf7_V_2_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 6 because memory depth for RAM "inst/i_13/buf7_V_2_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5556] The block RAM "inst/i_13/buf7_V_1_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 6 because memory depth for RAM "inst/i_13/buf7_V_1_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5556] The block RAM "inst/i_13/buf7_V_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 6 because memory depth for RAM "inst/i_13/buf7_V_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5582] The block RAM "inst/i_13/buf5_V_11_U/ram_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "inst/i_13/buf5_V_10_U/ram_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "inst/i_13/buf5_V_9_U/ram_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "inst/i_13/buf5_V_8_U/ram_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "inst/i_13/buf5_V_7_U/ram_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "inst/i_13/buf5_V_6_U/ram_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "inst/i_13/buf5_V_5_U/ram_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "inst/i_13/buf5_V_4_U/ram_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "inst/i_13/buf5_V_3_U/ram_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "inst/i_13/buf5_V_2_U/ram_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "inst/i_13/buf5_V_1_U/ram_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "inst/i_13/buf5_V_U/ram_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "inst/i_13/buf3_V_11_U/ram_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "inst/i_13/buf3_V_10_U/ram_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "inst/i_13/buf3_V_9_U/ram_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "inst/i_13/buf3_V_8_U/ram_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "inst/i_13/buf3_V_7_U/ram_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "inst/i_13/buf3_V_6_U/ram_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "inst/i_13/buf3_V_5_U/ram_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "inst/i_13/buf3_V_4_U/ram_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "inst/i_13/buf3_V_3_U/ram_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "inst/i_13/buf3_V_2_U/ram_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "inst/i_13/buf3_V_1_U/ram_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "inst/i_13/buf3_V_U/ram_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "inst/i_13/buf1_V_11_U/ram_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "inst/i_13/buf1_V_10_U/ram_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "inst/i_13/buf1_V_9_U/ram_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "inst/i_13/buf1_V_8_U/ram_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "inst/i_13/buf1_V_7_U/ram_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "inst/i_13/buf1_V_6_U/ram_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "inst/i_13/buf1_V_5_U/ram_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "inst/i_13/buf1_V_4_U/ram_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "inst/i_13/buf1_V_3_U/ram_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "inst/i_13/buf1_V_2_U/ram_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "inst/i_13/buf1_V_1_U/ram_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "inst/i_13/buf1_V_U/ram_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "inst/i_19/buf9_V_U/ram_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "inst/i_19/buf9_V_1_U/ram_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "inst/i_19/buf9_V_2_U/ram_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "inst/i_19/buf9_V_3_U/ram_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "inst/i_19/buf9_V_4_U/ram_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "inst/i_19/buf9_V_5_U/ram_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "inst/i_19/buf9_V_6_U/ram_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "inst/i_19/buf9_V_7_U/ram_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "inst/i_19/buf9_V_8_U/ram_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "inst/i_19/buf9_V_9_U/ram_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "inst/i_19/buf9_V_10_U/ram_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "inst/i_19/buf9_V_11_U/ram_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:27:41 ; elapsed = 00:28:39 . Memory (MB): peak = 10194.520 ; gain = 6705.184 ; free physical = 22402 ; free virtual = 185772
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/grp_Linear_layer_qkv_fu_2434i_2/grp_Linear_layer_qkv_fu_2434/acc_outp_V_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Linear_layer_qkv_fu_2434i_2/grp_Linear_layer_qkv_fu_2434/acc_outp_V_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Linear_layer_qkv_fu_2434i_2/grp_Linear_layer_qkv_fu_2434/acc_outp_V_1_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Linear_layer_qkv_fu_2434i_2/grp_Linear_layer_qkv_fu_2434/acc_outp_V_1_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Linear_layer_qkv_fu_2434i_2/grp_Linear_layer_qkv_fu_2434/acc_outp_V_2_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Linear_layer_qkv_fu_2434i_2/grp_Linear_layer_qkv_fu_2434/acc_outp_V_2_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Linear_layer_qkv_fu_2434i_2/grp_Linear_layer_qkv_fu_2434/acc_outp_V_3_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Linear_layer_qkv_fu_2434i_2/grp_Linear_layer_qkv_fu_2434/acc_outp_V_3_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Linear_layer_qkv_fu_2434i_2/grp_Linear_layer_qkv_fu_2434/acc_outp_V_4_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Linear_layer_qkv_fu_2434i_2/grp_Linear_layer_qkv_fu_2434/acc_outp_V_4_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Linear_layer_qkv_fu_2434i_2/grp_Linear_layer_qkv_fu_2434/acc_outp_V_5_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Linear_layer_qkv_fu_2434i_2/grp_Linear_layer_qkv_fu_2434/acc_outp_V_5_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Linear_layer_qkv_fu_2434i_2/grp_Linear_layer_qkv_fu_2434/acc_outp_V_6_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Linear_layer_qkv_fu_2434i_2/grp_Linear_layer_qkv_fu_2434/acc_outp_V_6_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Linear_layer_qkv_fu_2434i_2/grp_Linear_layer_qkv_fu_2434/acc_outp_V_7_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Linear_layer_qkv_fu_2434i_2/grp_Linear_layer_qkv_fu_2434/acc_outp_V_7_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Linear_layer_qkv_fu_2434i_2/grp_Linear_layer_qkv_fu_2434/acc_outp_V_8_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Linear_layer_qkv_fu_2434i_2/grp_Linear_layer_qkv_fu_2434/acc_outp_V_8_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Linear_layer_qkv_fu_2434i_2/grp_Linear_layer_qkv_fu_2434/acc_outp_V_9_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Linear_layer_qkv_fu_2434i_2/grp_Linear_layer_qkv_fu_2434/acc_outp_V_9_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Linear_layer_qkv_fu_2434i_2/grp_Linear_layer_qkv_fu_2434/acc_outp_V_10_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Linear_layer_qkv_fu_2434i_2/grp_Linear_layer_qkv_fu_2434/acc_outp_V_10_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Linear_layer_qkv_fu_2434i_2/grp_Linear_layer_qkv_fu_2434/acc_outp_V_11_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Linear_layer_qkv_fu_2434i_2/grp_Linear_layer_qkv_fu_2434/acc_outp_V_11_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_5/v457_3_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_5/v457_2_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_5/v457_1_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_5/v457_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_11/v449_6_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_11/v449_7_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_11/v449_8_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_11/v449_10_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_11/v449_11_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_11/v450_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_11/v450_1_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_11/v450_3_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_11/v450_6_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_11/v450_7_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_11/v450_8_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_11/v450_10_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_11/v450_11_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_11/v449_1_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_11/v449_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_11/v448_11_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_11/v448_10_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_11/v448_8_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_11/v448_7_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_11/v448_6_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_11/v448_1_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_11/v448_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_11/acc_outp5_V_11_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_11/acc_outp5_V_11_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_11/acc_outp5_V_10_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_11/acc_outp5_V_10_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_11/acc_outp5_V_9_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_11/acc_outp5_V_9_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_11/acc_outp5_V_8_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_11/acc_outp5_V_8_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_11/acc_outp5_V_5_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_11/acc_outp5_V_5_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_11/acc_outp5_V_4_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_11/acc_outp5_V_4_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10/buf13_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10/v457_10_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10/acc_outp5_V_1_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10/acc_outp5_V_1_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10/acc_outp5_V_2_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10/acc_outp5_V_2_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10/acc_outp5_V_3_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10/acc_outp5_V_3_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10/acc_outp5_V_6_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10/acc_outp5_V_6_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10/acc_outp5_V_7_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10/acc_outp5_V_7_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10/acc_outp4_V_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10/acc_outp4_V_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10/acc_outp4_V_1_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10/acc_outp4_V_1_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10/acc_outp4_V_2_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10/acc_outp4_V_2_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10/acc_outp4_V_3_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10/acc_outp4_V_3_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10/acc_outp4_V_4_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10/acc_outp4_V_4_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10/acc_outp4_V_5_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10/acc_outp4_V_5_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10/acc_outp4_V_6_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10/acc_outp4_V_6_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10/acc_outp4_V_7_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10/acc_outp4_V_7_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10/acc_outp4_V_8_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10/acc_outp4_V_8_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10/acc_outp4_V_9_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10/acc_outp4_V_9_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10/acc_outp4_V_10_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10/acc_outp4_V_10_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10/acc_outp4_V_11_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10/acc_outp4_V_11_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10/acc_outp3_V_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10/acc_outp3_V_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:34:55 ; elapsed = 00:36:09 . Memory (MB): peak = 10202.520 ; gain = 6713.184 ; free physical = 28826 ; free virtual = 185151
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/grp_Bert_layer_Pipeline_l_S_buf10_buf10_l_0_fu_2286/ap_enable_reg_pp0_iter2_reg with forward move, found 1 loads out of which
0 loads can have forward move, 1 loads have (UNCOMPATIBLE REGISTERS) and retiming cannot be done

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/grp_Bert_layer_Pipeline_l_S_buf8_buf8_l_0_fu_2242/ap_enable_reg_pp0_iter2_reg with forward move, found 1 loads out of which
0 loads can have forward move, 1 loads have (UNCOMPATIBLE REGISTERS) and retiming cannot be done

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/grp_Bert_layer_Pipeline_l_S_buf6_buf6_l_0_fu_2215/ap_enable_reg_pp0_iter2_reg with forward move, found 1 loads out of which
0 loads can have forward move, 1 loads have (UNCOMPATIBLE REGISTERS) and retiming cannot be done

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/grp_Bert_layer_Pipeline_l_S_buf4_buf4_l_0_fu_2188/ap_enable_reg_pp0_iter2_reg with forward move, found 1 loads out of which
0 loads can have forward move, 1 loads have (UNCOMPATIBLE REGISTERS) and retiming cannot be done

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/grp_Bert_layer_Pipeline_l_S_buf2_buf2_l_0_fu_2161/ap_enable_reg_pp0_iter2_reg with forward move, found 1 loads out of which
0 loads can have forward move, 1 loads have (UNCOMPATIBLE REGISTERS) and retiming cannot be done

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/grp_Bert_layer_Pipeline_l_S_buf14_buf14_l_0_fu_2329/ap_enable_reg_pp0_iter2_reg with forward move, found 1 loads out of which
0 loads can have forward move, 1 loads have (UNCOMPATIBLE REGISTERS) and retiming cannot be done

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/grp_Bert_layer_Pipeline_l_S_buf15_buf15_l_0_fu_2337/ap_enable_reg_pp0_iter2_reg with forward move, found 1 loads out of which
0 loads can have forward move, 1 loads have (UNCOMPATIBLE REGISTERS) and retiming cannot be done

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/grp_Bert_layer_Pipeline_l_S_buf16_buf16_l_0_fu_2345/ap_enable_reg_pp0_iter2_reg with forward move, found 1 loads out of which
0 loads can have forward move, 1 loads have (UNCOMPATIBLE REGISTERS) and retiming cannot be done

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/grp_Bert_layer_Pipeline_l_S_buf0_buf0_l_0_l_buf0_l_1_fu_2113/ap_enable_reg_pp0_iter2_reg with forward move, found 1 loads out of which
0 loads can have forward move, 1 loads have (UNCOMPATIBLE REGISTERS) and retiming cannot be done

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/grp_Bert_layer_Pipeline_l_S_buf1_buf1_l_0_l_buf1_l_1_fu_2142/ap_enable_reg_pp0_iter13_reg with forward move, found 1 loads out of which
0 loads can have forward move, 1 loads have (UNCOMPATIBLE REGISTERS) and retiming cannot be done

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/grp_Bert_layer_Pipeline_l_S_buf5_buf5_l_0_l_buf5_l_1_fu_2196/ap_enable_reg_pp0_iter13_reg with forward move, found 1 loads out of which
0 loads can have forward move, 1 loads have (UNCOMPATIBLE REGISTERS) and retiming cannot be done

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/grp_Bert_layer_Pipeline_l_S_buf13_buf13_l_0_fu_2321/ap_enable_reg_pp0_iter2_reg with forward move, found 1 loads out of which
0 loads can have forward move, 1 loads have (UNCOMPATIBLE REGISTERS) and retiming cannot be done

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/grp_Bert_layer_Pipeline_l_S_buf3_buf3_l_0_l_buf3_l_1_fu_2169/ap_enable_reg_pp0_iter13_reg with forward move, found 1 loads out of which
0 loads can have forward move, 1 loads have (UNCOMPATIBLE REGISTERS) and retiming cannot be done

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/grp_Bert_layer_Pipeline_l_S_buf7_buf7_l_0_l_buf7_l_1_fu_2223/ap_enable_reg_pp0_iter13_reg with forward move, found 1 loads out of which
0 loads can have forward move, 1 loads have (UNCOMPATIBLE REGISTERS) and retiming cannot be done

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/grp_Bert_layer_Pipeline_l_S_buf11_buf11_l_0_l_buf11_l_1_fu_2294/ap_enable_reg_pp0_iter13_reg with forward move, found 1 loads out of which
0 loads can have forward move, 1 loads have (UNCOMPATIBLE REGISTERS) and retiming cannot be done

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/grp_Bert_layer_Pipeline_l_S_buf12_buf12_l_0_fu_2313/ap_enable_reg_pp0_iter2_reg with forward move, found 1 loads out of which
0 loads can have forward move, 1 loads have (UNCOMPATIBLE REGISTERS) and retiming cannot be done

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/grp_Bert_layer_Pipeline_l_S_buf9_buf9_l_0_l_buf9_l_1_fu_2250/ap_enable_reg_pp0_iter15_reg with forward move, found 1 loads out of which
0 loads can have forward move, 1 loads have (UNCOMPATIBLE REGISTERS) and retiming cannot be done

---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:37:13 ; elapsed = 00:38:31 . Memory (MB): peak = 10202.520 ; gain = 6713.184 ; free physical = 29813 ; free virtual = 186224
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:37:14 ; elapsed = 00:38:33 . Memory (MB): peak = 10202.520 ; gain = 6713.184 ; free physical = 29804 ; free virtual = 186214
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:40:04 ; elapsed = 00:41:25 . Memory (MB): peak = 10202.520 ; gain = 6713.184 ; free physical = 29794 ; free virtual = 186205
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:40:06 ; elapsed = 00:41:28 . Memory (MB): peak = 10202.520 ; gain = 6713.184 ; free physical = 29794 ; free virtual = 186204
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:40:19 ; elapsed = 00:41:41 . Memory (MB): peak = 10202.520 ; gain = 6713.184 ; free physical = 29773 ; free virtual = 186184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:40:21 ; elapsed = 00:41:43 . Memory (MB): peak = 10202.520 ; gain = 6713.184 ; free physical = 29773 ; free virtual = 186184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+---------------------------------------------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                    | DSP Mapping            | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------------------------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp48e1_wrapper__parameterized10_8971                          | Dynamic                | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized9_8972                           | A':B'                  | 29     | 18     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized11_8883                          | C+A:B                  | 0      | 2      | 47     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized7_8796                           | Dynamic                | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 0    | 0    | 
|dsp48e1_wrapper__parameterized8_8749                           | C+A'*B'                | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized7_8714                           | Dynamic                | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 0    | 0    | 
|dsp48e1_wrapper__parameterized8_8667                           | C+A'*B'                | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_8390                                           | (A*B)'                 | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_8391                           | PCIN>>17+(A*B)'        | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized1_8388                           | PCIN+A:B+C             | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_8361                                           | (A*B)'                 | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_8362                           | PCIN>>17+(A*B)'        | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized1_8359                           | PCIN+A:B+C             | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Bert_layer_Bert_layer_Pipeline_l_S_buf11_buf11_l_0_l_buf11_l_1 | ((A'*B)')'             | 10     | 11     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Bert_layer_Bert_layer_Pipeline_l_S_buf1_buf1_l_0_l_buf1_l_1    | ((A'*B)')'             | 10     | 11     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Bert_layer_Bert_layer_Pipeline_l_S_buf3_buf3_l_0_l_buf3_l_1    | ((A'*B)')'             | 10     | 11     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Bert_layer_Bert_layer_Pipeline_l_S_buf5_buf5_l_0_l_buf5_l_1    | ((A'*B)')'             | 10     | 11     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Bert_layer_Bert_layer_Pipeline_l_S_buf7_buf7_l_0_l_buf7_l_1    | ((A'*B)')'             | 10     | 11     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Bert_layer_Bert_layer_Pipeline_l_S_buf9_buf9_l_0_l_buf9_l_1    | ((A'*B)')'             | 12     | 13     | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|dsp48e2_wrapper_8198                                           | (C+A*B)'               | 26     | 8      | 45     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized0_8199                           | PCIN>>17+C'+(A*B)'     | 0      | 16     | -      | -      | 17     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e2_wrapper__parameterized2_8200                           | (PCIN>>17+C'+A'*B')'   | 0      | 16     | -      | -      | 47     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized3_8201                           | (C+A''*B'')'           | 26     | 8      | 17     | -      | 17     | 2    | 2    | 2    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized4_8202                           | PCIN>>17+C'+(A*B'')'   | 0      | 16     | -      | -      | 17     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|dsp48e2_wrapper__parameterized5_8203                           | (PCIN>>17+C'+A'*B'')'  | 0      | 16     | -      | -      | 45     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized1_8204                           | A:B+C                  | 30     | 18     | 47     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized6_8184                           | Dynamic                | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper                                                | (A*B)'                 | 26     | 17     | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized0                                | PCIN>>17+(A*B)'        | 0      | 17     | -      | -      | 17     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e2_wrapper__parameterized2                                | (PCIN>>17+C'+A'*B')'   | 0      | 17     | -      | -      | 47     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized3                                | (C+A''*B'')'           | 26     | 17     | 17     | -      | 17     | 2    | 2    | 2    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized4                                | PCIN>>17+C'+(A*B'')'   | 0      | 17     | -      | -      | 17     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|dsp48e2_wrapper__parameterized5                                | (PCIN>>17+C'+A'*B'')'  | 0      | 17     | -      | -      | 45     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized1                                | A:B+C                  | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized6_8147                           | Dynamic                | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_8127                                           | (A*B)'                 | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_8128                           | PCIN>>17+(A*B)'        | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized1_8125                           | PCIN+A:B+C             | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized10                               | Dynamic                | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized9                                | A':B'                  | 29     | 18     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized11                               | C+A:B                  | 0      | 2      | 47     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized7_7996                           | Dynamic                | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 0    | 0    | 
|dsp48e1_wrapper__parameterized8_7956                           | C+A'*B'                | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized7_7925                           | Dynamic                | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 0    | 0    | 
|dsp48e1_wrapper__parameterized8_7890                           | C+A'*B'                | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized7_7856                           | Dynamic                | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 0    | 0    | 
|dsp48e1_wrapper__parameterized8_7813                           | C+A'*B'                | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_7681                                           | (A*B)'                 | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_7682                           | PCIN>>17+(A*B)'        | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized1_7679                           | PCIN+A:B+C             | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized7_7653                           | Dynamic                | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 0    | 0    | 
|dsp48e1_wrapper__parameterized8_7616                           | C+A'*B'                | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized7                                | Dynamic                | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 0    | 0    | 
|dsp48e1_wrapper__parameterized8                                | C+A'*B'                | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|Bert_layer_mac_muladd_16s_15ns_19s_31_4_1_DSP48_4              | (C+(A'*B)')'           | 30     | 15     | 48     | -      | 31     | 1    | 0    | 0    | -    | -     | 1    | 1    | 
|Bert_layer_exp_generic_double_s                                | (A*B'')'               | 16     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|Bert_layer_exp_generic_double_s                                | (PCIN>>17+(A*B'')')'   | 15     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 1    | 1    | 
|Bert_layer_exp_generic_double_s                                | PCIN>>17+(A*B'')'      | 16     | 0      | -      | -      | 48     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|Bert_layer_exp_generic_double_s                                | (PCIN>>17+(A*B)')'     | 30     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|Bert_layer_exp_generic_double_s                                | (A'*B'')'              | 19     | 9      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|Bert_layer_exp_generic_double_s                                | A*B'                   | 26     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|Bert_layer_exp_generic_double_s                                | (PCIN>>17+A'*B')'      | 19     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|Bert_layer_exp_generic_double_s                                | A'*B'                  | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Bert_layer_exp_generic_double_s                                | (PCIN>>17+A'*B')'      | 19     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|Bert_layer_exp_generic_double_s                                | (A''*B'')'             | 17     | 10     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 0    | 1    | 
|Bert_layer_exp_generic_double_s                                | PCIN+(A''*B'')'        | 17     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|Bert_layer_exp_generic_double_s                                | (PCIN>>17+(A''*B'')')' | 15     | 10     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Bert_layer_exp_generic_double_s                                | (A''*B'')'             | 17     | 10     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 0    | 1    | 
|Bert_layer_exp_generic_double_s                                | PCIN+(A''*B'')'        | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|Bert_layer_exp_generic_double_s                                | (PCIN+(A''*B'')')'     | 17     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Bert_layer_exp_generic_double_s                                | (A''*B'')'             | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|Bert_layer_exp_generic_double_s                                | PCIN>>17+(A''*B'')'    | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|Bert_layer_exp_generic_double_s                                | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Bert_layer_exp_generic_double_s                                | ((A''*B'')')'          | 16     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Bert_layer_exp_generic_double_s                                | (A''*B'')'             | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 0    | 1    | 
|Bert_layer_exp_generic_double_s                                | (PCIN+(A''*B'')')'     | 17     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Bert_layer_exp_generic_double_s                                | PCIN>>17+(A''*B'')'    | 17     | 16     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|Bert_layer_exp_generic_double_s                                | (PCIN+(A''*B'')')'     | 17     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Bert_layer_exp_generic_double_s                                | (A''*B'')'             | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|Bert_layer_exp_generic_double_s                                | (PCIN>>17+(A''*B'')')' | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Bert_layer_exp_generic_double_s                                | PCIN+(A''*B'')'        | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|Bert_layer_exp_generic_double_s                                | (PCIN>>17+(A''*B'')')' | 17     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Bert_layer_pow_generic_double_s__GB0                           | (C+(A''*B)')'          | 30     | 15     | 48     | -      | 31     | 2    | 0    | 0    | -    | -     | 1    | 1    | 
|Bert_layer_pow_generic_double_s__GB0                           | (A*B'')'               | 17     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|Bert_layer_pow_generic_double_s__GB0                           | PCIN>>17+(A*B')'       | 17     | 0      | -      | -      | 48     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|Bert_layer_pow_generic_double_s__GB0                           | (PCIN>>17+(A*B'')')'   | 16     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 1    | 1    | 
|Bert_layer_pow_generic_double_s__GB0                           | PCIN>>17+(A*B'')'      | 17     | 0      | -      | -      | 48     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|Bert_layer_pow_generic_double_s__GB0                           | (PCIN>>17+(A*B)')'     | 11     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|Bert_layer_pow_generic_double_s__GB0                           | (A*B'')'               | 16     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|Bert_layer_pow_generic_double_s__GB0                           | (PCIN>>17+(A*B'')')'   | 15     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 1    | 1    | 
|Bert_layer_pow_generic_double_s__GB0                           | PCIN>>17+(A*B'')'      | 16     | 0      | -      | -      | 48     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|Bert_layer_pow_generic_double_s__GB0                           | (PCIN>>17+(A*B)')'     | 30     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|Bert_layer_pow_generic_double_s__GB0                           | (A'*B')'               | 23     | 6      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|Bert_layer_pow_generic_double_s__GB0                           | A'*B'                  | 23     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Bert_layer_pow_generic_double_s__GB0                           | (PCIN>>17+A'*B')'      | 23     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|Bert_layer_pow_generic_double_s__GB0                           | A'*B'                  | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Bert_layer_pow_generic_double_s__GB0                           | (PCIN>>17+A'*B')'      | 23     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|Bert_layer_pow_generic_double_s__GB0                           | (A'*B'')'              | 19     | 9      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|Bert_layer_pow_generic_double_s__GB0                           | A*B'                   | 26     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|Bert_layer_pow_generic_double_s__GB0                           | (PCIN>>17+A'*B')'      | 19     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|Bert_layer_pow_generic_double_s__GB0                           | A'*B'                  | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Bert_layer_pow_generic_double_s__GB0                           | (PCIN>>17+A'*B')'      | 19     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|Bert_layer                                                     | (A''*B'')'             | 17     | 10     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 0    | 1    | 
|Bert_layer                                                     | PCIN+(A''*B')'         | 17     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|Bert_layer                                                     | (PCIN>>17+(A'*B'')')'  | 15     | 10     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|Bert_layer                                                     | (A''*B'')'             | 17     | 10     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 0    | 1    | 
|Bert_layer                                                     | PCIN+(A''*B'')'        | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|Bert_layer                                                     | (PCIN+(A''*B')')'      | 17     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer                                                     | (A''*B'')'             | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|Bert_layer                                                     | PCIN>>17+(A''*B'')'    | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|Bert_layer                                                     | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Bert_layer_pow_generic_double_s__GB0                           | (A''*B'')'             | 17     | 16     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 0    | 1    | 
|Bert_layer_pow_generic_double_s__GB0                           | PCIN+(A''*B'')'        | 17     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|Bert_layer_pow_generic_double_s__GB0                           | (PCIN>>17+(A''*B'')')' | 16     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Bert_layer_pow_generic_double_s__GB0                           | (A''*B'')'             | 17     | 16     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 0    | 1    | 
|Bert_layer_pow_generic_double_s__GB0                           | PCIN+(A''*B'')'        | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|Bert_layer_pow_generic_double_s__GB0                           | (PCIN+(A''*B'')')'     | 17     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Bert_layer_pow_generic_double_s__GB0                           | (A''*B'')'             | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|Bert_layer_pow_generic_double_s__GB0                           | PCIN>>17+(A''*B'')'    | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|Bert_layer_pow_generic_double_s__GB0                           | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Bert_layer_pow_generic_double_s__GB0                           | (A'*B'')'              | 17     | 6      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|Bert_layer_pow_generic_double_s__GB0                           | (PCIN>>17+(A'*B'')')'  | 17     | 6      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|Bert_layer_pow_generic_double_s__GB0                           | (PCIN>>17+(A''*B'')')' | 30     | 0      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Bert_layer_pow_generic_double_s__GB2                           | (A''*B'')'             | 17     | 6      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|Bert_layer_pow_generic_double_s__GB2                           | (PCIN>>17+(A''*B'')')' | 17     | 6      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Bert_layer_pow_generic_double_s__GB2                           | PCIN>>17+(A''*B'')'    | 17     | 0      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|Bert_layer_pow_generic_double_s__GB2                           | (PCIN>>17+(A''*B'')')' | 22     | 6      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Bert_layer_pow_generic_double_s__GB0                           | (A''*B'')'             | 17     | 6      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|Bert_layer_pow_generic_double_s__GB0                           | (PCIN>>17+(A''*B'')')' | 17     | 6      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Bert_layer_pow_generic_double_s__GB0                           | PCIN>>17+(A''*B'')'    | 17     | 0      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|Bert_layer_pow_generic_double_s__GB0                           | (PCIN>>17+(A''*B'')')' | 26     | 6      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Bert_layer_pow_generic_double_s__GB0                           | (A''*B'')'             | 17     | 6      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|Bert_layer_pow_generic_double_s__GB0                           | PCIN>>17+(A''*B'')'    | 17     | 6      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|Bert_layer_pow_generic_double_s__GB0                           | (PCIN>>17+(A''*B'')')' | 17     | 6      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Bert_layer_pow_generic_double_s__GB0                           | PCIN>>17+(A''*B'')'    | 17     | 0      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|Bert_layer_pow_generic_double_s__GB0                           | (PCIN>>17+(A''*B'')')' | 14     | 6      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Bert_layer_pow_generic_double_s__GB0                           | (A''*B'')'             | 17     | 6      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|Bert_layer_pow_generic_double_s__GB0                           | PCIN>>17+(A''*B'')'    | 17     | 6      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|Bert_layer_pow_generic_double_s__GB0                           | (PCIN>>17+(A''*B'')')' | 17     | 6      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Bert_layer_pow_generic_double_s__GB0                           | PCIN>>17+(A''*B'')'    | 17     | 0      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|Bert_layer_pow_generic_double_s__GB0                           | (PCIN>>17+(A''*B'')')' | 19     | 6      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Bert_layer_pow_generic_double_s__GB0                           | (A''*B'')'             | 17     | 6      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|Bert_layer_pow_generic_double_s__GB0                           | PCIN>>17+(A''*B'')'    | 17     | 6      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|Bert_layer_pow_generic_double_s__GB0                           | (PCIN>>17+(A''*B'')')' | 17     | 6      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Bert_layer_pow_generic_double_s__GB0                           | PCIN>>17+(A''*B'')'    | 17     | 0      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|Bert_layer_pow_generic_double_s__GB0                           | (PCIN>>17+(A''*B'')')' | 24     | 6      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Bert_layer_pow_generic_double_s__GB2                           | (A'*B'')'              | 0      | 4      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|Bert_layer_pow_generic_double_s__GB2                           | (PCIN>>17+(A''*B'')')' | 17     | 4      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Bert_layer_pow_generic_double_s__GB2                           | PCIN>>17+(A''*B'')'    | 17     | 0      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|Bert_layer_pow_generic_double_s__GB2                           | (PCIN>>17+(A''*B'')')' | 20     | 4      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Bert_layer_pow_generic_double_s__GB0                           | ((A*B'')')'            | 19     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 1    | 1    | 
|Bert_layer_pow_generic_double_s__GB0                           | (A*B'')'               | 19     | 17     | -      | -      | 0      | 0    | 2    | -    | -    | -     | 0    | 1    | 
|Bert_layer_pow_generic_double_s__GB0                           | PCIN+(A''*B')'         | 30     | 0      | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|Bert_layer_pow_generic_double_s__GB0                           | (PCIN>>17+(A*B'')')'   | 19     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 1    | 1    | 
|Bert_layer_pow_generic_double_s__GB0                           | (A*B'')'               | 19     | 17     | -      | -      | 0      | 0    | 2    | -    | -    | -     | 0    | 1    | 
|Bert_layer_pow_generic_double_s__GB0                           | PCIN+(A''*B')'         | 17     | 0      | -      | -      | 0      | 2    | 1    | -    | -    | -     | 1    | 0    | 
|Bert_layer_pow_generic_double_s__GB0                           | (PCIN+(A''*B)')'       | 30     | 0      | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|Bert_layer_pow_generic_double_s__GB0                           | (A*B'')'               | 19     | 17     | -      | -      | 0      | 0    | 2    | -    | -    | -     | 0    | 1    | 
|Bert_layer_pow_generic_double_s__GB0                           | PCIN+(A''*B')'         | 17     | 0      | -      | -      | 0      | 2    | 1    | -    | -    | -     | 1    | 0    | 
|Bert_layer_pow_generic_double_s__GB0                           | (PCIN+(A''*B)')'       | 17     | 0      | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|Bert_layer_pow_generic_double_s__GB0                           | (A''*B')'              | 17     | 0      | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|Bert_layer_pow_generic_double_s__GB0                           | PCIN>>17+(A''*B)'      | 17     | 0      | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|Bert_layer_pow_generic_double_s__GB0                           | (PCIN+(A''*B)')'       | 17     | 0      | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|Bert_layer_pow_generic_double_s__GB0                           | ((A*B'')')'            | 20     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 1    | 1    | 
|Bert_layer_pow_generic_double_s__GB0                           | (A*B'')'               | 20     | 17     | -      | -      | 0      | 0    | 2    | -    | -    | -     | 0    | 1    | 
|Bert_layer_pow_generic_double_s__GB0                           | PCIN+(A''*B')'         | 30     | 0      | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|Bert_layer_pow_generic_double_s__GB0                           | (PCIN>>17+(A*B'')')'   | 20     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 1    | 1    | 
|Bert_layer_pow_generic_double_s__GB0                           | (A*B'')'               | 20     | 17     | -      | -      | 0      | 0    | 2    | -    | -    | -     | 0    | 1    | 
|Bert_layer_pow_generic_double_s__GB0                           | PCIN+(A''*B')'         | 17     | 0      | -      | -      | 0      | 2    | 1    | -    | -    | -     | 1    | 0    | 
|Bert_layer_pow_generic_double_s__GB0                           | (PCIN+(A''*B)')'       | 30     | 0      | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|Bert_layer_pow_generic_double_s__GB0                           | (A*B'')'               | 20     | 17     | -      | -      | 0      | 0    | 2    | -    | -    | -     | 0    | 1    | 
|Bert_layer_pow_generic_double_s__GB0                           | PCIN+(A''*B')'         | 17     | 0      | -      | -      | 0      | 2    | 1    | -    | -    | -     | 1    | 0    | 
|Bert_layer_pow_generic_double_s__GB0                           | (PCIN+(A''*B)')'       | 17     | 0      | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|Bert_layer_pow_generic_double_s__GB0                           | (A''*B')'              | 17     | 0      | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|Bert_layer_pow_generic_double_s__GB0                           | PCIN>>17+(A''*B)'      | 17     | 0      | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|Bert_layer_pow_generic_double_s__GB0                           | (PCIN+(A''*B)')'       | 17     | 0      | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|Bert_layer_pow_generic_double_s__GB2                           | (A''*B'')'             | 17     | 6      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|Bert_layer_pow_generic_double_s__GB2                           | PCIN>>17+(A''*B'')'    | 17     | 6      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|Bert_layer_pow_generic_double_s__GB2                           | (PCIN>>17+(A''*B'')')' | 17     | 6      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Bert_layer_pow_generic_double_s__GB2                           | PCIN>>17+(A''*B'')'    | 17     | 0      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|Bert_layer_pow_generic_double_s__GB2                           | (PCIN>>17+(A''*B'')')' | 15     | 6      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper_7512                                           | (A*B)'                 | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_7513                           | PCIN>>17+(A*B)'        | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized1_7510                           | PCIN+A:B+C             | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized5                                | (C'+(D+A)'*B')'        | 6      | 17     | 43     | 16     | 43     | 0    | 1    | 1    | 1    | 1     | 0    | 1    | 
|dsp48e1_wrapper__parameterized4                                | Dynamic                | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3_5782                           | Dynamic                | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized3                                | Dynamic                | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_5780                           | (C+A:B)'               | 0      | 6      | 0      | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2                                | (C+A:B)'               | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized6                                | Dynamic                | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_8s_24s_24_4_1_DSP48_3                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper                                                | (A*B)'                 | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0                                | PCIN>>17+(A*B)'        | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized1                                | PCIN+A:B+C             | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
|Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2                 | Dynamic                | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 1    | 1    | 
+---------------------------------------------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+-------+
|      |Cell            |Count  |
+------+----------------+-------+
|1     |CARRY8          |    856|
|2     |DSP48E1         |     47|
|3     |DSP_ALU         |    755|
|8     |DSP_A_B_DATA    |    755|
|29    |DSP_C_DATA      |    755|
|31    |DSP_MULTIPLIER  |    755|
|33    |DSP_M_DATA      |    755|
|35    |DSP_OUTPUT      |    755|
|40    |DSP_PREADD      |    755|
|41    |DSP_PREADD_DATA |    755|
|44    |LUT1            |   4780|
|45    |LUT2            |  12652|
|46    |LUT3            |  38270|
|47    |LUT4            |  37547|
|48    |LUT5            |  21521|
|49    |LUT6            |  54349|
|50    |MUXCY           |   3816|
|51    |MUXF7           |    928|
|52    |MUXF8           |     65|
|53    |RAM128X1D       |     96|
|54    |RAM128X1S       |    128|
|55    |RAM16X1D        |    352|
|56    |RAM16X1S        |    448|
|57    |RAM32X1D        |    224|
|58    |RAM32X1S        |     32|
|59    |RAM64X1D        |     96|
|60    |RAM64X1S        |    128|
|61    |RAMB18E2        |     90|
|71    |RAMB36E2        |   1132|
|92    |SRL16E          |  15090|
|93    |SRLC32E         |   5003|
|94    |URAM288         |     12|
|95    |XORCY           |   3025|
|96    |FDE             |     59|
|97    |FDRE            | 173707|
|98    |FDSE            |   9010|
+------+----------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:40:22 ; elapsed = 00:41:45 . Memory (MB): peak = 10202.520 ; gain = 6713.184 ; free physical = 29758 ; free virtual = 186168
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 476 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:37:42 ; elapsed = 00:38:55 . Memory (MB): peak = 10202.520 ; gain = 3059.230 ; free physical = 33092 ; free virtual = 189503
Synthesis Optimization Complete : Time (s): cpu = 00:40:29 ; elapsed = 00:41:48 . Memory (MB): peak = 10202.520 ; gain = 6713.184 ; free physical = 33160 ; free virtual = 189502
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10202.520 ; gain = 0.000 ; free physical = 32752 ; free virtual = 189094
INFO: [Netlist 29-17] Analyzing 11055 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 9 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_2916/grp_generic_tanh_float_s_fu_546/grp_exp_generic_double_s_fu_89/table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_2916/grp_generic_tanh_float_s_fu_546/grp_exp_generic_double_s_fu_89/table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_U/q1_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_2916/grp_generic_tanh_float_s_fu_546/grp_exp_generic_double_s_fu_89/Z2_V_reg_1224_pp0_iter12_reg_reg_rep_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_2916/grp_generic_tanh_float_s_fu_546/grp_exp_generic_double_s_fu_89/Z2_V_reg_1224_pp0_iter12_reg_reg_rep_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_2916/grp_generic_tanh_float_s_fu_546/grp_exp_generic_double_s_fu_89/m_diff_hi_V_reg_1219_pp0_iter18_reg_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_2916/grp_pow_generic_double_s_fu_517/pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V_U/q0_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_2916/grp_pow_generic_double_s_fu_517/pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V_U/q0_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_2916/grp_pow_generic_double_s_fu_517/pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V_U/q0_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_2916/grp_pow_generic_double_s_fu_517/pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V_U/q0_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_2916/grp_pow_generic_double_s_fu_517/pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_2916/grp_pow_generic_double_s_fu_517/pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_U/q1_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_2916/grp_pow_generic_double_s_fu_517/Z2_V_reg_2871_pp0_iter70_reg_reg_rep_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_2916/grp_pow_generic_double_s_fu_517/Z2_V_reg_2871_pp0_iter70_reg_reg_rep_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_2916/grp_pow_generic_double_s_fu_517/m_diff_hi_V_reg_2866_pp0_iter76_reg_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_2916/grp_pow_generic_double_s_fu_517/tmp_4_reg_2574_pp0_iter49_reg_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_2916/grp_pow_generic_double_s_fu_517/tmp_4_reg_2574_pp0_iter49_reg_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_2916/grp_pow_generic_double_s_fu_517/tmp_7_reg_2606_pp0_iter49_reg_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_2916/grp_pow_generic_double_s_fu_517/zext_ln541_reg_2391_pp0_iter49_reg_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_2916/grp_pow_generic_double_s_fu_517/zext_ln541_reg_2391_pp0_iter49_reg_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.11 . Memory (MB): peak = 10202.520 ; gain = 0.000 ; free physical = 32236 ; free virtual = 188579
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3001 instances were transformed.
  (CARRY4) => CARRY8: 636 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 47 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 755 instances
  FDE => FDRE: 59 instances
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 96 instances
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E(x2)): 128 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 352 instances
  RAM16X1S => RAM32X1S (RAMS32): 448 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 224 instances
  RAM32X1S => RAM32X1S (RAMS32): 32 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 96 instances
  RAM64X1S => RAM64X1S (RAMS64E): 128 instances

Synth Design complete, checksum: 6c938468
INFO: [Common 17-83] Releasing license: Synthesis
1471 Infos, 374 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:42:19 ; elapsed = 00:43:42 . Memory (MB): peak = 10202.520 ; gain = 7141.730 ; free physical = 33264 ; free virtual = 189622
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_Bert_layer_1_0_synth_1/ulp_Bert_layer_1_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:01 ; elapsed = 00:00:54 . Memory (MB): peak = 10230.621 ; gain = 28.102 ; free physical = 33477 ; free virtual = 189904
write_verilog: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 10230.621 ; gain = 0.000 ; free physical = 33318 ; free virtual = 189889
write_vhdl: Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 10230.621 ; gain = 0.000 ; free physical = 33108 ; free virtual = 189853
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP ulp_Bert_layer_1_0, cache-ID = 15f559edb15fc95d
INFO: [Coretcl 2-1174] Renamed 11315 cell refs.
INFO: [Common 17-1381] The checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_Bert_layer_1_0_synth_1/ulp_Bert_layer_1_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:00 ; elapsed = 00:00:53 . Memory (MB): peak = 10230.621 ; gain = 0.000 ; free physical = 33147 ; free virtual = 189963
INFO: [runtcl-4] Executing : report_utilization -file ulp_Bert_layer_1_0_utilization_synth.rpt -pb ulp_Bert_layer_1_0_utilization_synth.pb
write_verilog: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 10230.621 ; gain = 0.000 ; free physical = 32933 ; free virtual = 189962
write_vhdl: Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 10230.621 ; gain = 0.000 ; free physical = 32750 ; free virtual = 189951
INFO: [Common 17-206] Exiting Vivado at Wed Sep  6 18:08:19 2023...
