{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1666513082146 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666513082152 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 23 16:18:02 2022 " "Processing started: Sun Oct 23 16:18:02 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666513082152 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666513082152 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Giraffe_ADC -c Giraffe_ADC " "Command: quartus_map --read_settings_files=on --write_settings_files=off Giraffe_ADC -c Giraffe_ADC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666513082152 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1666513082672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file src/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "src/uart_tx.v" "" { Text "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/src/uart_tx.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666513091719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666513091719 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "regstyle src/Giraffe_ADC.v(132) " "Unrecognized synthesis attribute \"regstyle\" at src/Giraffe_ADC.v(132)" {  } { { "src/Giraffe_ADC.v" "" { Text "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/src/Giraffe_ADC.v" 132 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666513091723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/giraffe_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file src/giraffe_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 Giraffe_ADC " "Found entity 1: Giraffe_ADC" {  } { { "src/Giraffe_ADC.v" "" { Text "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/src/Giraffe_ADC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666513091725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666513091725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/clk_div.v 1 1 " "Found 1 design units, including 1 entities, in source file src/clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "src/clk_div.v" "" { Text "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/src/clk_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666513091729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666513091729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file my_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_PLL " "Found entity 1: my_PLL" {  } { { "my_PLL.v" "" { Text "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/my_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666513091733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666513091733 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "uart_rdy Giraffe_ADC.v(104) " "Verilog HDL Implicit Net warning at Giraffe_ADC.v(104): created implicit net for \"uart_rdy\"" {  } { { "src/Giraffe_ADC.v" "" { Text "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/src/Giraffe_ADC.v" 104 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666513091734 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx uart_tx.v(39) " "Verilog HDL Parameter Declaration warning at uart_tx.v(39): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/uart_tx.v" "" { Text "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/src/uart_tx.v" 39 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666513091734 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Giraffe_ADC Giraffe_ADC.v(119) " "Verilog HDL Parameter Declaration warning at Giraffe_ADC.v(119): Parameter Declaration in module \"Giraffe_ADC\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/Giraffe_ADC.v" "" { Text "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/src/Giraffe_ADC.v" 119 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666513091735 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Giraffe_ADC Giraffe_ADC.v(120) " "Verilog HDL Parameter Declaration warning at Giraffe_ADC.v(120): Parameter Declaration in module \"Giraffe_ADC\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/Giraffe_ADC.v" "" { Text "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/src/Giraffe_ADC.v" 120 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666513091735 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Giraffe_ADC Giraffe_ADC.v(121) " "Verilog HDL Parameter Declaration warning at Giraffe_ADC.v(121): Parameter Declaration in module \"Giraffe_ADC\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/Giraffe_ADC.v" "" { Text "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/src/Giraffe_ADC.v" 121 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666513091735 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Giraffe_ADC Giraffe_ADC.v(122) " "Verilog HDL Parameter Declaration warning at Giraffe_ADC.v(122): Parameter Declaration in module \"Giraffe_ADC\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/Giraffe_ADC.v" "" { Text "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/src/Giraffe_ADC.v" 122 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666513091735 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Giraffe_ADC Giraffe_ADC.v(123) " "Verilog HDL Parameter Declaration warning at Giraffe_ADC.v(123): Parameter Declaration in module \"Giraffe_ADC\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/Giraffe_ADC.v" "" { Text "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/src/Giraffe_ADC.v" 123 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666513091735 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Giraffe_ADC " "Elaborating entity \"Giraffe_ADC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1666513092179 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ack_unit_delay2 Giraffe_ADC.v(312) " "Verilog HDL or VHDL warning at Giraffe_ADC.v(312): object \"ack_unit_delay2\" assigned a value but never read" {  } { { "src/Giraffe_ADC.v" "" { Text "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/src/Giraffe_ADC.v" 312 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1666513092208 "|Giraffe_ADC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adc_ack_delay2 Giraffe_ADC.v(312) " "Verilog HDL or VHDL warning at Giraffe_ADC.v(312): object \"adc_ack_delay2\" assigned a value but never read" {  } { { "src/Giraffe_ADC.v" "" { Text "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/src/Giraffe_ADC.v" 312 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1666513092208 "|Giraffe_ADC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ns Giraffe_ADC.v(178) " "Verilog HDL Always Construct warning at Giraffe_ADC.v(178): variable \"ns\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "src/Giraffe_ADC.v" "" { Text "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/src/Giraffe_ADC.v" 178 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1666513092214 "|Giraffe_ADC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Giraffe_ADC.v(287) " "Verilog HDL assignment warning at Giraffe_ADC.v(287): truncated value with size 32 to match size of target (8)" {  } { { "src/Giraffe_ADC.v" "" { Text "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/src/Giraffe_ADC.v" 287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666513092215 "|Giraffe_ADC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Giraffe_ADC.v(294) " "Verilog HDL assignment warning at Giraffe_ADC.v(294): truncated value with size 32 to match size of target (8)" {  } { { "src/Giraffe_ADC.v" "" { Text "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/src/Giraffe_ADC.v" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666513092216 "|Giraffe_ADC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "leds_ena Giraffe_ADC.v(283) " "Verilog HDL Always Construct warning at Giraffe_ADC.v(283): inferring latch(es) for variable \"leds_ena\", which holds its previous value in one or more paths through the always construct" {  } { { "src/Giraffe_ADC.v" "" { Text "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/src/Giraffe_ADC.v" 283 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1666513092216 "|Giraffe_ADC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 Giraffe_ADC.v(371) " "Verilog HDL assignment warning at Giraffe_ADC.v(371): truncated value with size 32 to match size of target (18)" {  } { { "src/Giraffe_ADC.v" "" { Text "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/src/Giraffe_ADC.v" 371 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666513092217 "|Giraffe_ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds_ena Giraffe_ADC.v(283) " "Inferred latch for \"leds_ena\" at Giraffe_ADC.v(283)" {  } { { "src/Giraffe_ADC.v" "" { Text "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/src/Giraffe_ADC.v" 283 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666513092267 "|Giraffe_ADC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_PLL my_PLL:u_my_PLL " "Elaborating entity \"my_PLL\" for hierarchy \"my_PLL:u_my_PLL\"" {  } { { "src/Giraffe_ADC.v" "u_my_PLL" { Text "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/src/Giraffe_ADC.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666513092328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll my_PLL:u_my_PLL\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"my_PLL:u_my_PLL\|altpll:altpll_component\"" {  } { { "my_PLL.v" "altpll_component" { Text "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/my_PLL.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666513092501 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_PLL:u_my_PLL\|altpll:altpll_component " "Elaborated megafunction instantiation \"my_PLL:u_my_PLL\|altpll:altpll_component\"" {  } { { "my_PLL.v" "" { Text "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/my_PLL.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666513092512 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_PLL:u_my_PLL\|altpll:altpll_component " "Instantiated megafunction \"my_PLL:u_my_PLL\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666513092514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 10 " "Parameter \"clk0_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666513092514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666513092514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666513092514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666513092514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666513092514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666513092514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666513092514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=my_PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=my_PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666513092514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666513092514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666513092514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666513092514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666513092514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666513092514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666513092514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666513092514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666513092514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666513092514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666513092514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666513092514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666513092514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666513092514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666513092514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666513092514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666513092514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666513092514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666513092514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666513092514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666513092514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666513092514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666513092514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666513092514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666513092514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666513092514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666513092514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666513092514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666513092514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666513092514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666513092514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666513092514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666513092514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666513092514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666513092514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666513092514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666513092514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666513092514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666513092514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666513092514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666513092514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666513092514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666513092514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666513092514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666513092514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666513092514 ""}  } { { "my_PLL.v" "" { Text "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/my_PLL.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1666513092514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/my_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/my_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_PLL_altpll " "Found entity 1: my_PLL_altpll" {  } { { "db/my_pll_altpll.v" "" { Text "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/db/my_pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666513092595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666513092595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_PLL_altpll my_PLL:u_my_PLL\|altpll:altpll_component\|my_PLL_altpll:auto_generated " "Elaborating entity \"my_PLL_altpll\" for hierarchy \"my_PLL:u_my_PLL\|altpll:altpll_component\|my_PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666513092596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:u_uart_tx " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:u_uart_tx\"" {  } { { "src/Giraffe_ADC.v" "u_uart_tx" { Text "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/src/Giraffe_ADC.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666513092614 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "my_memory_rtl_0 " "Inferred RAM node \"my_memory_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1666513092994 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "my_memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"my_memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666513093128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666513093128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666513093128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16384 " "Parameter NUMWORDS_A set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666513093128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666513093128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666513093128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16384 " "Parameter NUMWORDS_B set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666513093128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666513093128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666513093128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666513093128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666513093128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666513093128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666513093128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666513093128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666513093128 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1666513093128 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1666513093128 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:my_memory_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:my_memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666513093254 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:my_memory_rtl_0 " "Instantiated megafunction \"altsyncram:my_memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666513093254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666513093254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 14 " "Parameter \"WIDTHAD_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666513093254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16384 " "Parameter \"NUMWORDS_A\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666513093254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666513093254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 14 " "Parameter \"WIDTHAD_B\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666513093254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16384 " "Parameter \"NUMWORDS_B\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666513093254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666513093254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666513093254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666513093254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666513093254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666513093254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666513093254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666513093254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666513093254 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1666513093254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bbi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bbi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bbi1 " "Found entity 1: altsyncram_bbi1" {  } { { "db/altsyncram_bbi1.tdf" "" { Text "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/db/altsyncram_bbi1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666513093313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666513093313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/db/decode_jsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666513093391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666513093391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_3nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_3nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3nb " "Found entity 1: mux_3nb" {  } { { "db/mux_3nb.tdf" "" { Text "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/db/mux_3nb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666513093455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666513093455 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:my_memory_rtl_0\|altsyncram_bbi1:auto_generated\|ram_block1a0 " "Synthesized away node \"altsyncram:my_memory_rtl_0\|altsyncram_bbi1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_bbi1.tdf" "" { Text "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/db/altsyncram_bbi1.tdf" 46 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666513093642 "|Giraffe_ADC|altsyncram:my_memory_rtl_0|altsyncram_bbi1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:my_memory_rtl_0\|altsyncram_bbi1:auto_generated\|ram_block1a1 " "Synthesized away node \"altsyncram:my_memory_rtl_0\|altsyncram_bbi1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_bbi1.tdf" "" { Text "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/db/altsyncram_bbi1.tdf" 74 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666513093642 "|Giraffe_ADC|altsyncram:my_memory_rtl_0|altsyncram_bbi1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:my_memory_rtl_0\|altsyncram_bbi1:auto_generated\|ram_block1a2 " "Synthesized away node \"altsyncram:my_memory_rtl_0\|altsyncram_bbi1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_bbi1.tdf" "" { Text "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/db/altsyncram_bbi1.tdf" 102 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666513093642 "|Giraffe_ADC|altsyncram:my_memory_rtl_0|altsyncram_bbi1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:my_memory_rtl_0\|altsyncram_bbi1:auto_generated\|ram_block1a3 " "Synthesized away node \"altsyncram:my_memory_rtl_0\|altsyncram_bbi1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_bbi1.tdf" "" { Text "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/db/altsyncram_bbi1.tdf" 130 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666513093642 "|Giraffe_ADC|altsyncram:my_memory_rtl_0|altsyncram_bbi1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:my_memory_rtl_0\|altsyncram_bbi1:auto_generated\|ram_block1a4 " "Synthesized away node \"altsyncram:my_memory_rtl_0\|altsyncram_bbi1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_bbi1.tdf" "" { Text "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/db/altsyncram_bbi1.tdf" 158 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666513093642 "|Giraffe_ADC|altsyncram:my_memory_rtl_0|altsyncram_bbi1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:my_memory_rtl_0\|altsyncram_bbi1:auto_generated\|ram_block1a5 " "Synthesized away node \"altsyncram:my_memory_rtl_0\|altsyncram_bbi1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_bbi1.tdf" "" { Text "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/db/altsyncram_bbi1.tdf" 186 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666513093642 "|Giraffe_ADC|altsyncram:my_memory_rtl_0|altsyncram_bbi1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:my_memory_rtl_0\|altsyncram_bbi1:auto_generated\|ram_block1a6 " "Synthesized away node \"altsyncram:my_memory_rtl_0\|altsyncram_bbi1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_bbi1.tdf" "" { Text "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/db/altsyncram_bbi1.tdf" 214 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666513093642 "|Giraffe_ADC|altsyncram:my_memory_rtl_0|altsyncram_bbi1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:my_memory_rtl_0\|altsyncram_bbi1:auto_generated\|ram_block1a7 " "Synthesized away node \"altsyncram:my_memory_rtl_0\|altsyncram_bbi1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_bbi1.tdf" "" { Text "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/db/altsyncram_bbi1.tdf" 242 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666513093642 "|Giraffe_ADC|altsyncram:my_memory_rtl_0|altsyncram_bbi1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:my_memory_rtl_0\|altsyncram_bbi1:auto_generated\|ram_block1a8 " "Synthesized away node \"altsyncram:my_memory_rtl_0\|altsyncram_bbi1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_bbi1.tdf" "" { Text "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/db/altsyncram_bbi1.tdf" 270 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666513093642 "|Giraffe_ADC|altsyncram:my_memory_rtl_0|altsyncram_bbi1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:my_memory_rtl_0\|altsyncram_bbi1:auto_generated\|ram_block1a9 " "Synthesized away node \"altsyncram:my_memory_rtl_0\|altsyncram_bbi1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_bbi1.tdf" "" { Text "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/db/altsyncram_bbi1.tdf" 298 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666513093642 "|Giraffe_ADC|altsyncram:my_memory_rtl_0|altsyncram_bbi1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:my_memory_rtl_0\|altsyncram_bbi1:auto_generated\|ram_block1a10 " "Synthesized away node \"altsyncram:my_memory_rtl_0\|altsyncram_bbi1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_bbi1.tdf" "" { Text "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/db/altsyncram_bbi1.tdf" 326 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666513093642 "|Giraffe_ADC|altsyncram:my_memory_rtl_0|altsyncram_bbi1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:my_memory_rtl_0\|altsyncram_bbi1:auto_generated\|ram_block1a11 " "Synthesized away node \"altsyncram:my_memory_rtl_0\|altsyncram_bbi1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_bbi1.tdf" "" { Text "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/db/altsyncram_bbi1.tdf" 354 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666513093642 "|Giraffe_ADC|altsyncram:my_memory_rtl_0|altsyncram_bbi1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:my_memory_rtl_0\|altsyncram_bbi1:auto_generated\|ram_block1a12 " "Synthesized away node \"altsyncram:my_memory_rtl_0\|altsyncram_bbi1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_bbi1.tdf" "" { Text "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/db/altsyncram_bbi1.tdf" 382 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666513093642 "|Giraffe_ADC|altsyncram:my_memory_rtl_0|altsyncram_bbi1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:my_memory_rtl_0\|altsyncram_bbi1:auto_generated\|ram_block1a13 " "Synthesized away node \"altsyncram:my_memory_rtl_0\|altsyncram_bbi1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_bbi1.tdf" "" { Text "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/db/altsyncram_bbi1.tdf" 410 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666513093642 "|Giraffe_ADC|altsyncram:my_memory_rtl_0|altsyncram_bbi1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:my_memory_rtl_0\|altsyncram_bbi1:auto_generated\|ram_block1a14 " "Synthesized away node \"altsyncram:my_memory_rtl_0\|altsyncram_bbi1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_bbi1.tdf" "" { Text "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/db/altsyncram_bbi1.tdf" 438 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666513093642 "|Giraffe_ADC|altsyncram:my_memory_rtl_0|altsyncram_bbi1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:my_memory_rtl_0\|altsyncram_bbi1:auto_generated\|ram_block1a15 " "Synthesized away node \"altsyncram:my_memory_rtl_0\|altsyncram_bbi1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_bbi1.tdf" "" { Text "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/db/altsyncram_bbi1.tdf" 466 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666513093642 "|Giraffe_ADC|altsyncram:my_memory_rtl_0|altsyncram_bbi1:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1666513093642 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1666513093642 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "src/Giraffe_ADC.v" "" { Text "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/src/Giraffe_ADC.v" 264 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1666513093713 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1666513093713 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED_out\[0\] GND " "Pin \"LED_out\[0\]\" is stuck at GND" {  } { { "src/Giraffe_ADC.v" "" { Text "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/src/Giraffe_ADC.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666513093737 "|Giraffe_ADC|LED_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_out\[2\] GND " "Pin \"LED_out\[2\]\" is stuck at GND" {  } { { "src/Giraffe_ADC.v" "" { Text "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/src/Giraffe_ADC.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666513093737 "|Giraffe_ADC|LED_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_state\[1\] GND " "Pin \"LED_state\[1\]\" is stuck at GND" {  } { { "src/Giraffe_ADC.v" "" { Text "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/src/Giraffe_ADC.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666513093737 "|Giraffe_ADC|LED_state[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_state\[3\] GND " "Pin \"LED_state\[3\]\" is stuck at GND" {  } { { "src/Giraffe_ADC.v" "" { Text "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/src/Giraffe_ADC.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666513093737 "|Giraffe_ADC|LED_state[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tx2M VCC " "Pin \"tx2M\" is stuck at VCC" {  } { { "src/Giraffe_ADC.v" "" { Text "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/src/Giraffe_ADC.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666513093737 "|Giraffe_ADC|tx2M"} { "Warning" "WMLS_MLS_STUCK_PIN" "cap_comp_ena GND " "Pin \"cap_comp_ena\" is stuck at GND" {  } { { "src/Giraffe_ADC.v" "" { Text "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/src/Giraffe_ADC.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666513093737 "|Giraffe_ADC|cap_comp_ena"} { "Warning" "WMLS_MLS_STUCK_PIN" "cap_wena GND " "Pin \"cap_wena\" is stuck at GND" {  } { { "src/Giraffe_ADC.v" "" { Text "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/src/Giraffe_ADC.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666513093737 "|Giraffe_ADC|cap_wena"} { "Warning" "WMLS_MLS_STUCK_PIN" "cap_rena GND " "Pin \"cap_rena\" is stuck at GND" {  } { { "src/Giraffe_ADC.v" "" { Text "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/src/Giraffe_ADC.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666513093737 "|Giraffe_ADC|cap_rena"} { "Warning" "WMLS_MLS_STUCK_PIN" "cap_sh_vin GND " "Pin \"cap_sh_vin\" is stuck at GND" {  } { { "src/Giraffe_ADC.v" "" { Text "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/src/Giraffe_ADC.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666513093737 "|Giraffe_ADC|cap_sh_vin"} { "Warning" "WMLS_MLS_STUCK_PIN" "cap_position\[0\] GND " "Pin \"cap_position\[0\]\" is stuck at GND" {  } { { "src/Giraffe_ADC.v" "" { Text "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/src/Giraffe_ADC.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666513093737 "|Giraffe_ADC|cap_position[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cap_position\[1\] GND " "Pin \"cap_position\[1\]\" is stuck at GND" {  } { { "src/Giraffe_ADC.v" "" { Text "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/src/Giraffe_ADC.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666513093737 "|Giraffe_ADC|cap_position[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cap_position\[2\] GND " "Pin \"cap_position\[2\]\" is stuck at GND" {  } { { "src/Giraffe_ADC.v" "" { Text "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/src/Giraffe_ADC.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666513093737 "|Giraffe_ADC|cap_position[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cap_position\[3\] GND " "Pin \"cap_position\[3\]\" is stuck at GND" {  } { { "src/Giraffe_ADC.v" "" { Text "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/src/Giraffe_ADC.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666513093737 "|Giraffe_ADC|cap_position[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cap_position\[4\] GND " "Pin \"cap_position\[4\]\" is stuck at GND" {  } { { "src/Giraffe_ADC.v" "" { Text "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/src/Giraffe_ADC.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666513093737 "|Giraffe_ADC|cap_position[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cap_coefficent_in\[0\] GND " "Pin \"cap_coefficent_in\[0\]\" is stuck at GND" {  } { { "src/Giraffe_ADC.v" "" { Text "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/src/Giraffe_ADC.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666513093737 "|Giraffe_ADC|cap_coefficent_in[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cap_coefficent_in\[1\] GND " "Pin \"cap_coefficent_in\[1\]\" is stuck at GND" {  } { { "src/Giraffe_ADC.v" "" { Text "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/src/Giraffe_ADC.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666513093737 "|Giraffe_ADC|cap_coefficent_in[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cap_coefficent_in\[2\] GND " "Pin \"cap_coefficent_in\[2\]\" is stuck at GND" {  } { { "src/Giraffe_ADC.v" "" { Text "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/src/Giraffe_ADC.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666513093737 "|Giraffe_ADC|cap_coefficent_in[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cap_read_ack GND " "Pin \"cap_read_ack\" is stuck at GND" {  } { { "src/Giraffe_ADC.v" "" { Text "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/src/Giraffe_ADC.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666513093737 "|Giraffe_ADC|cap_read_ack"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1666513093737 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1666513093816 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "72 " "72 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1666513094176 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1666513094451 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666513094451 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dout_adc\[0\] " "No output dependent on input pin \"dout_adc\[0\]\"" {  } { { "src/Giraffe_ADC.v" "" { Text "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/src/Giraffe_ADC.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666513094622 "|Giraffe_ADC|dout_adc[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dout_adc\[1\] " "No output dependent on input pin \"dout_adc\[1\]\"" {  } { { "src/Giraffe_ADC.v" "" { Text "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/src/Giraffe_ADC.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666513094622 "|Giraffe_ADC|dout_adc[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dout_adc\[2\] " "No output dependent on input pin \"dout_adc\[2\]\"" {  } { { "src/Giraffe_ADC.v" "" { Text "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/src/Giraffe_ADC.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666513094622 "|Giraffe_ADC|dout_adc[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dout_adc\[3\] " "No output dependent on input pin \"dout_adc\[3\]\"" {  } { { "src/Giraffe_ADC.v" "" { Text "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/src/Giraffe_ADC.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666513094622 "|Giraffe_ADC|dout_adc[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dout_adc\[4\] " "No output dependent on input pin \"dout_adc\[4\]\"" {  } { { "src/Giraffe_ADC.v" "" { Text "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/src/Giraffe_ADC.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666513094622 "|Giraffe_ADC|dout_adc[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dout_adc\[5\] " "No output dependent on input pin \"dout_adc\[5\]\"" {  } { { "src/Giraffe_ADC.v" "" { Text "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/src/Giraffe_ADC.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666513094622 "|Giraffe_ADC|dout_adc[5]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1666513094622 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "166 " "Implemented 166 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1666513094623 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1666513094623 ""} { "Info" "ICUT_CUT_TM_LCELLS" "109 " "Implemented 109 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1666513094623 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1666513094623 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1666513094623 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 60 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4831 " "Peak virtual memory: 4831 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666513094648 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 23 16:18:14 2022 " "Processing ended: Sun Oct 23 16:18:14 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666513094648 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666513094648 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666513094648 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1666513094648 ""}
