// Seed: 1421523822
module module_0 (
    output supply1 id_0,
    output tri id_1,
    output supply1 id_2,
    input supply0 id_3,
    output uwire id_4,
    output supply0 id_5,
    input wor id_6,
    input wand id_7,
    input uwire id_8,
    output wand id_9,
    input tri0 id_10,
    input tri0 id_11,
    output supply0 id_12,
    output wor id_13,
    output tri0 id_14,
    output tri id_15,
    output supply1 id_16
);
  tri id_18 = 1;
endmodule
module module_1 (
    output tri0 id_0,
    output supply0 id_1,
    inout wand id_2,
    output logic id_3,
    input wire id_4,
    output supply0 id_5,
    input uwire id_6,
    output uwire id_7,
    input tri id_8,
    input supply1 id_9,
    output tri0 id_10,
    input tri1 id_11,
    input wand id_12,
    input logic id_13,
    output uwire id_14,
    output wand id_15,
    output uwire id_16
);
  always id_3 <= id_13;
  wire id_18;
  always_ff @(negedge 1'b0);
  module_0 modCall_1 (
      id_15,
      id_16,
      id_0,
      id_2,
      id_2,
      id_16,
      id_4,
      id_2,
      id_11,
      id_10,
      id_2,
      id_4,
      id_15,
      id_2,
      id_10,
      id_1,
      id_1
  );
  assign modCall_1.type_24 = 0;
  wire id_19, id_20;
endmodule
