// Seed: 3312419424
module module_0 (
    input tri id_0,
    input supply0 id_1,
    input wire id_2
);
  wire id_4;
  module_2 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  assign module_1.type_6 = 0;
endmodule
module module_1 (
    input  wor  id_0,
    input  tri0 id_1,
    input  wire id_2,
    input  tri1 id_3,
    output tri  id_4
);
  assign id_4 = id_2;
  or primCall (id_4, id_2, id_3, id_0, id_1);
  module_0 modCall_1 (
      id_3,
      id_3,
      id_2
  );
endmodule
module module_2 #(
    parameter id_7 = 32'd27,
    parameter id_8 = 32'd50
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  tri0 id_6 = 1 == id_6;
  defparam id_7.id_8 = 1;
endmodule
