<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Wed Dec 17 09:32:25 2025" VIVADOVERSION="2018.3">

  <SYSTEMINFO ARCH="artix7" DEVICE="7a35t" NAME="design_1" PACKAGE="ftg256" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="50000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_aclk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xfft_0" PORT="aclk"/>
        <CONNECTION INSTANCE="adc_to_fft_buffer_0" PORT="aclk"/>
        <CONNECTION INSTANCE="ad7606_driver_0" PORT="clk"/>
        <CONNECTION INSTANCE="seg_driver_0" PORT="clk"/>
        <CONNECTION INSTANCE="fft_sys_controller_0" PORT="clk"/>
        <CONNECTION INSTANCE="auto_nrst_0" PORT="sys_clk"/>
        <CONNECTION INSTANCE="fft_freq_meter_0" PORT="clk"/>
        <CONNECTION INSTANCE="digital_agc_0" PORT="clk"/>
        <CONNECTION INSTANCE="freq_screen_driver_0" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="External_Ports_aresetn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="seg_driver_0" PORT="rst_n"/>
        <CONNECTION INSTANCE="auto_nrst_0" PORT="sys_rst_n"/>
        <CONNECTION INSTANCE="digital_agc_0" PORT="rst_n"/>
        <CONNECTION INSTANCE="freq_screen_driver_0" PORT="rst_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="fft_valid" SIGIS="undef" SIGNAME="xfft_0_m_axis_data_tvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xfft_0" PORT="m_axis_data_tvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="measure_done" SIGIS="undef" SIGNAME="fft_freq_meter_0_measure_done">
      <CONNECTIONS>
        <CONNECTION INSTANCE="fft_freq_meter_0" PORT="measure_done"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ad_convst_0" SIGIS="undef" SIGNAME="ad7606_driver_0_ad_convst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ad7606_driver_0" PORT="ad_convst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ad_reset_0" SIGIS="rst" SIGNAME="ad7606_driver_0_ad_reset">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ad7606_driver_0" PORT="ad_reset"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ad_busy_0" SIGIS="undef" SIGNAME="External_Ports_ad_busy_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ad7606_driver_0" PORT="ad_busy"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ad_rd_0" SIGIS="undef" SIGNAME="ad7606_driver_0_ad_rd">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ad7606_driver_0" PORT="ad_rd"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ad_cs_0" SIGIS="undef" SIGNAME="ad7606_driver_0_ad_cs">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ad7606_driver_0" PORT="ad_cs"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="15" NAME="ad_data_in_0" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_ad_data_in_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ad7606_driver_0" PORT="ad_data_in"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="5" NAME="sel" RIGHT="0" SIGIS="undef" SIGNAME="seg_driver_0_sel">
      <CONNECTIONS>
        <CONNECTION INSTANCE="seg_driver_0" PORT="sel"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="seg" RIGHT="0" SIGIS="undef" SIGNAME="seg_driver_0_seg">
      <CONNECTIONS>
        <CONNECTION INSTANCE="seg_driver_0" PORT="seg"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="sw_points_0" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_sw_points_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="fft_sys_controller_0" PORT="sw_points"/>
        <CONNECTION INSTANCE="fft_freq_meter_0" PORT="sw_points"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="uart_tx_0" SIGIS="undef" SIGNAME="freq_screen_driver_0_uart_tx">
      <CONNECTIONS>
        <CONNECTION INSTANCE="freq_screen_driver_0" PORT="uart_tx"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="agc_enable_0" SIGIS="undef" SIGNAME="External_Ports_agc_enable_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="digital_agc_0" PORT="agc_enable"/>
        <CONNECTION INSTANCE="freq_screen_driver_0" PORT="agc_enable"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/ad7606_driver_0" HWVERSION="1.0" INSTANCE="ad7606_driver_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ad7606_driver" VLNV="xilinx.com:module_ref:ad7606_driver:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CLK_FREQ" VALUE="50000000"/>
        <PARAMETER NAME="SAMPLE_RATE" VALUE="48000"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_ad7606_driver_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst_n" SIGIS="rst" SIGNAME="auto_nrst_0_aresetn_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="auto_nrst_0" PORT="aresetn_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ad_busy" SIGIS="undef" SIGNAME="External_Ports_ad_busy_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ad_busy_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ad_data_in" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_ad_data_in_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ad_data_in_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ad_cs" SIGIS="undef" SIGNAME="ad7606_driver_0_ad_cs">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ad_cs_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ad_rd" SIGIS="undef" SIGNAME="ad7606_driver_0_ad_rd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ad_rd_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ad_reset" SIGIS="rst" SIGNAME="ad7606_driver_0_ad_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ad_reset_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ad_convst" SIGIS="undef" SIGNAME="ad7606_driver_0_ad_convst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ad_convst_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sample_valid" SIGIS="undef" SIGNAME="ad7606_driver_0_sample_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc_to_fft_buffer_0" PORT="adc_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="sample_data_out" RIGHT="0" SIGIS="undef" SIGNAME="ad7606_driver_0_sample_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="digital_agc_0" PORT="adc_data_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/adc_to_fft_buffer_0" HWVERSION="1.0" INSTANCE="adc_to_fft_buffer_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="adc_to_fft_buffer" VLNV="xilinx.com:module_ref:adc_to_fft_buffer:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="MEM_DEPTH" VALUE="8192"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_adc_to_fft_buffer_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="auto_nrst_0_aresetn_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="auto_nrst_0" PORT="aresetn_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="cfg_rst" SIGIS="rst" SIGNAME="fft_sys_controller_0_o_force_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fft_sys_controller_0" PORT="o_force_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="12" NAME="frame_length" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="adc_data" RIGHT="0" SIGIS="undef" SIGNAME="xlconcat_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="adc_valid" SIGIS="undef" SIGNAME="ad7606_driver_0_sample_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ad7606_driver_0" PORT="sample_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="adc_to_fft_buffer_0_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xfft_0" PORT="s_axis_data_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef" SIGNAME="adc_to_fft_buffer_0_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xfft_0" PORT="s_axis_data_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tlast" SIGIS="undef" SIGNAME="adc_to_fft_buffer_0_m_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xfft_0" PORT="s_axis_data_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_tready" SIGIS="undef" SIGNAME="adc_to_fft_buffer_0_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xfft_0" PORT="s_axis_data_tready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="adc_to_fft_buffer_0_m_axis" NAME="m_axis" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_aclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_tlast"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/auto_nrst_0" HWVERSION="1.0" INSTANCE="auto_nrst_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="auto_nrst" VLNV="xilinx.com:module_ref:auto_nrst:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CNT_MAX" VALUE="&quot;0111110101111000001111111&quot;"/>
        <PARAMETER NAME="RESET_WIDTH" VALUE="&quot;0000000000000001111101000&quot;"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_auto_nrst_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="sys_clk" SIGIS="clk" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sys_rst_n" SIGIS="rst" SIGNAME="External_Ports_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="aresetn_out" SIGIS="undef" SIGNAME="auto_nrst_0_aresetn_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fft_sys_controller_0" PORT="rst_n"/>
            <CONNECTION INSTANCE="xfft_0" PORT="aresetn"/>
            <CONNECTION INSTANCE="adc_to_fft_buffer_0" PORT="aresetn"/>
            <CONNECTION INSTANCE="fft_freq_meter_0" PORT="rst_n"/>
            <CONNECTION INSTANCE="ad7606_driver_0" PORT="rst_n"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/digital_agc_0" HWVERSION="1.0" INSTANCE="digital_agc_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="digital_agc" VLNV="xilinx.com:module_ref:digital_agc:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_digital_agc_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst_n" SIGIS="rst" SIGNAME="External_Ports_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="agc_enable" SIGIS="undef" SIGNAME="External_Ports_agc_enable_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="agc_enable_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="adc_data_in" RIGHT="0" SIGIS="undef" SIGNAME="ad7606_driver_0_sample_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ad7606_driver_0" PORT="sample_data_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="adc_data_out" RIGHT="0" SIGIS="undef" SIGNAME="digital_agc_0_adc_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_0" PORT="In0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="current_gain" RIGHT="0" SIGIS="undef" SIGNAME="digital_agc_0_current_gain">
          <CONNECTIONS>
            <CONNECTION INSTANCE="freq_screen_driver_0" PORT="current_gain"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="gain_uart_byte" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/fft_freq_meter_0" HWVERSION="1.0" INSTANCE="fft_freq_meter_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="fft_freq_meter" VLNV="xilinx.com:module_ref:fft_freq_meter:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="SAMPLE_RATE_HZ" VALUE="48000"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_fft_freq_meter_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst_n" SIGIS="rst" SIGNAME="auto_nrst_0_aresetn_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="auto_nrst_0" PORT="aresetn_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="sw_points" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_sw_points_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sw_points_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="cfg_rst" SIGIS="rst"/>
        <PORT DIR="I" NAME="fft_valid" SIGIS="undef" SIGNAME="xfft_0_m_axis_data_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xfft_0" PORT="m_axis_data_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="fft_data" RIGHT="0" SIGIS="undef" SIGNAME="xfft_0_m_axis_data_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xfft_0" PORT="m_axis_data_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="freq_out" RIGHT="0" SIGIS="undef" SIGNAME="fft_freq_meter_0_freq_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="seg_driver_0" PORT="data_in"/>
            <CONNECTION INSTANCE="freq_screen_driver_0" PORT="data_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="measure_done" SIGIS="undef" SIGNAME="fft_freq_meter_0_measure_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="measure_done"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/fft_sys_controller_0" HWVERSION="1.0" INSTANCE="fft_sys_controller_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="fft_sys_controller" VLNV="xilinx.com:module_ref:fft_sys_controller:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_fft_sys_controller_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst_n" SIGIS="rst" SIGNAME="auto_nrst_0_aresetn_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="auto_nrst_0" PORT="aresetn_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="sw_points" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_sw_points_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sw_points_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="m_axis_config_tdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axis_config_tvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axis_config_tready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="12" NAME="o_frame_len" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="o_force_rst" SIGIS="rst" SIGNAME="fft_sys_controller_0_o_force_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc_to_fft_buffer_0" PORT="cfg_rst"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="m_axis_config" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_aclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_config_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_config_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_config_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/freq_screen_driver_0" HWVERSION="1.0" INSTANCE="freq_screen_driver_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="freq_screen_driver" VLNV="xilinx.com:module_ref:freq_screen_driver:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CLK_FREQ" VALUE="50000000"/>
        <PARAMETER NAME="BAUD_RATE" VALUE="115200"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_freq_screen_driver_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst_n" SIGIS="rst" SIGNAME="External_Ports_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="data_in" RIGHT="0" SIGIS="undef" SIGNAME="fft_freq_meter_0_freq_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fft_freq_meter_0" PORT="freq_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="agc_enable" SIGIS="undef" SIGNAME="External_Ports_agc_enable_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="agc_enable_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="current_gain" RIGHT="0" SIGIS="undef" SIGNAME="digital_agc_0_current_gain">
          <CONNECTIONS>
            <CONNECTION INSTANCE="digital_agc_0" PORT="current_gain"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="uart_tx" SIGIS="undef" SIGNAME="freq_screen_driver_0_uart_tx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="uart_tx_0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/seg_driver_0" HWVERSION="1.0" INSTANCE="seg_driver_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="seg_driver" VLNV="xilinx.com:module_ref:seg_driver:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_seg_driver_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst_n" SIGIS="rst" SIGNAME="External_Ports_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="data_in" RIGHT="0" SIGIS="undef" SIGNAME="fft_freq_meter_0_freq_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fft_freq_meter_0" PORT="freq_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="sel" RIGHT="0" SIGIS="undef" SIGNAME="seg_driver_0_sel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="seg" RIGHT="0" SIGIS="undef" SIGNAME="seg_driver_0_seg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="seg"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/xfft_0" HWVERSION="9.1" INSTANCE="xfft_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xfft" VLNV="xilinx.com:ip:xfft:9.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=xfft;v=v9_1;d=pg109-xfft.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_S_AXIS_CONFIG_TDATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_S_AXIS_DATA_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXIS_DATA_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXIS_DATA_TUSER_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_M_AXIS_STATUS_TDATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_THROTTLE_SCHEME" VALUE="1"/>
        <PARAMETER NAME="C_CHANNELS" VALUE="1"/>
        <PARAMETER NAME="C_NFFT_MAX" VALUE="12"/>
        <PARAMETER NAME="C_ARCH" VALUE="1"/>
        <PARAMETER NAME="C_HAS_NFFT" VALUE="0"/>
        <PARAMETER NAME="C_USE_FLT_PT" VALUE="0"/>
        <PARAMETER NAME="C_INPUT_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_TWIDDLE_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_OUTPUT_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_HAS_SCALING" VALUE="1"/>
        <PARAMETER NAME="C_HAS_BFP" VALUE="1"/>
        <PARAMETER NAME="C_HAS_ROUNDING" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_HAS_OVFLO" VALUE="0"/>
        <PARAMETER NAME="C_HAS_NATURAL_INPUT" VALUE="1"/>
        <PARAMETER NAME="C_HAS_NATURAL_OUTPUT" VALUE="1"/>
        <PARAMETER NAME="C_HAS_CYCLIC_PREFIX" VALUE="0"/>
        <PARAMETER NAME="C_HAS_XK_INDEX" VALUE="0"/>
        <PARAMETER NAME="C_DATA_MEM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_TWIDDLE_MEM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_BRAM_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_REORDER_MEM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_USE_HYBRID_RAM" VALUE="0"/>
        <PARAMETER NAME="C_OPTIMIZE_GOAL" VALUE="0"/>
        <PARAMETER NAME="C_CMPY_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_BFLY_TYPE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xfft_0_0"/>
        <PARAMETER NAME="channels" VALUE="1"/>
        <PARAMETER NAME="transform_length" VALUE="4096"/>
        <PARAMETER NAME="target_clock_frequency" VALUE="50"/>
        <PARAMETER NAME="implementation_options" VALUE="radix_4_burst_io"/>
        <PARAMETER NAME="target_data_throughput" VALUE="50"/>
        <PARAMETER NAME="run_time_configurable_transform_length" VALUE="false"/>
        <PARAMETER NAME="data_format" VALUE="fixed_point"/>
        <PARAMETER NAME="input_width" VALUE="16"/>
        <PARAMETER NAME="phase_factor_width" VALUE="16"/>
        <PARAMETER NAME="scaling_options" VALUE="block_floating_point"/>
        <PARAMETER NAME="rounding_modes" VALUE="truncation"/>
        <PARAMETER NAME="aclken" VALUE="false"/>
        <PARAMETER NAME="aresetn" VALUE="true"/>
        <PARAMETER NAME="ovflo" VALUE="false"/>
        <PARAMETER NAME="xk_index" VALUE="false"/>
        <PARAMETER NAME="throttle_scheme" VALUE="nonrealtime"/>
        <PARAMETER NAME="output_ordering" VALUE="natural_order"/>
        <PARAMETER NAME="cyclic_prefix_insertion" VALUE="false"/>
        <PARAMETER NAME="memory_options_data" VALUE="block_ram"/>
        <PARAMETER NAME="memory_options_phase_factors" VALUE="block_ram"/>
        <PARAMETER NAME="memory_options_reorder" VALUE="block_ram"/>
        <PARAMETER NAME="number_of_stages_using_block_ram_for_data_and_phase_factors" VALUE="0"/>
        <PARAMETER NAME="memory_options_hybrid" VALUE="false"/>
        <PARAMETER NAME="complex_mult_type" VALUE="use_mults_resources"/>
        <PARAMETER NAME="butterfly_type" VALUE="use_luts"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="auto_nrst_0_aresetn_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="auto_nrst_0" PORT="aresetn_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axis_config_tdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axis_config_tvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="s_axis_config_tready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="s_axis_data_tdata" RIGHT="0" SIGIS="undef" SIGNAME="adc_to_fft_buffer_0_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc_to_fft_buffer_0" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_data_tvalid" SIGIS="undef" SIGNAME="adc_to_fft_buffer_0_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc_to_fft_buffer_0" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_data_tready" SIGIS="undef" SIGNAME="adc_to_fft_buffer_0_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc_to_fft_buffer_0" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_data_tlast" SIGIS="undef" SIGNAME="adc_to_fft_buffer_0_m_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc_to_fft_buffer_0" PORT="m_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axis_data_tdata" RIGHT="0" SIGIS="undef" SIGNAME="xfft_0_m_axis_data_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fft_freq_meter_0" PORT="fft_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axis_data_tuser" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axis_data_tvalid" SIGIS="undef" SIGNAME="xfft_0_m_axis_data_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="fft_valid"/>
            <CONNECTION INSTANCE="fft_freq_meter_0" PORT="fft_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_data_tready" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axis_data_tlast" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="m_axis_status_tdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axis_status_tvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axis_status_tready" SIGIS="undef"/>
        <PORT DIR="O" NAME="event_frame_started" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT"/>
        <PORT DIR="O" NAME="event_tlast_unexpected" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT"/>
        <PORT DIR="O" NAME="event_tlast_missing" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT"/>
        <PORT DIR="O" NAME="event_status_channel_halt" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT"/>
        <PORT DIR="O" NAME="event_data_in_channel_halt" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT"/>
        <PORT DIR="O" NAME="event_data_out_channel_halt" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="adc_to_fft_buffer_0_m_axis" NAME="S_AXIS_DATA" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_aclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_data_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_data_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_data_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_data_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="M_AXIS_STATUS" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_aclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 5} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_blk_exp {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value blk_exp} enabled {attribs {resolve_type generated dependency blk_exp_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 5} bitoffset {attribs {resolve_type immediate dependency blk_exp_offset format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 5} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}} field_ovflo {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value ovflo} enabled {attribs {resolve_type generated dependency ovflo_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type generated dependency ovflo_offset format long minimum {} maximum {}} value 8} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}}}} TDATA_WIDTH 8}"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_status_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_status_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_status_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="M_AXIS_DATA" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="8"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_aclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 131072} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 131072} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_xn_re {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xn_re} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 131056} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency frame_size format long minimum {} maximum {}} value 4096} stride {attribs {resolve_type generated dependency frame_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xn_width format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency xn_fractwidth format long minimum {} maximum {}} value 15} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}} field_xn_im {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xn_im} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 131056} bitoffset {attribs {resolve_type generated dependency xn_im_offset format long minimum {} maximum {}} value 16} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency frame_size format long minimum {} maximum {}} value 4096} stride {attribs {resolve_type generated dependency frame_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xn_width format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency xn_fractwidth format long minimum {} maximum {}} value 15} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 5} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_xk_index {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xk_index} enabled {attribs {resolve_type generated dependency xk_index_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xk_index_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_blk_exp {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value blk_exp} enabled {attribs {resolve_type generated dependency blk_exp_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 5} bitoffset {attribs {resolve_type generated dependency blk_exp_offset format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 5} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}} field_ovflo {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value ovflo} enabled {attribs {resolve_type generated dependency ovflo_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type generated dependency ovflo_offset format long minimum {} maximum {}} value 8} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}}}} TUSER_WIDTH 8}"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_data_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_data_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_data_tready"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="m_axis_data_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_data_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="S_AXIS_CONFIG" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_aclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_config_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_config_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_config_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/xlconcat_0" HWVERSION="2.1" INSTANCE="xlconcat_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="16"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="16"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="32"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xlconcat_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="digital_agc_0_adc_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="digital_agc_0" PORT="adc_data_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconcat_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc_to_fft_buffer_0" PORT="adc_data"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="5" FULLNAME="/xlconstant_0" HWVERSION="1.1" INSTANCE="xlconstant_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="16"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x0000"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xlconstant_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="15" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_0" PORT="In1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
