dist_mem_gen_v8_0.v,verilog,dist_mem_gen_v8_0_12,../../../ipstatic/simulation/dist_mem_gen_v8_0.v,
tb_rom.v,verilog,xil_defaultlib,../../../../project_2.srcs/sources_1/ip/tb_rom_1/sim/tb_rom.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
