INFO: [VRFC 10-163] Analyzing VHDL file "H:/EECS_443/Xilinx_Vivado_Projects/lab_3/project_2/project_2.srcs/sources_1/new/FULL_ADDER.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FULL_ADDER
INFO: [VRFC 10-163] Analyzing VHDL file "H:/EECS_443/Xilinx_Vivado_Projects/lab_3/project_2/project_2.srcs/sim_1/new/adder_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder_tb
