{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1524804679175 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1524804679179 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 26 21:51:19 2018 " "Processing started: Thu Apr 26 21:51:19 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1524804679179 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524804679179 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off seg7 -c seg7 " "Command: quartus_map --read_settings_files=on --write_settings_files=off seg7 -c seg7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524804679180 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1524804679551 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1524804679551 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seg7.v 1 1 " "Using design file seg7.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "seg7.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3/seg7.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524804689557 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1524804689557 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "q seg7.v(119) " "Verilog HDL Implicit Net warning at seg7.v(119): created implicit net for \"q\"" {  } { { "seg7.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3/seg7.v" 119 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524804689557 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r seg7.v(120) " "Verilog HDL Implicit Net warning at seg7.v(120): created implicit net for \"r\"" {  } { { "seg7.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3/seg7.v" 120 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524804689557 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s seg7.v(121) " "Verilog HDL Implicit Net warning at seg7.v(121): created implicit net for \"s\"" {  } { { "seg7.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3/seg7.v" 121 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524804689557 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "t seg7.v(122) " "Verilog HDL Implicit Net warning at seg7.v(122): created implicit net for \"t\"" {  } { { "seg7.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3/seg7.v" 122 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524804689557 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "seg7 " "Elaborating entity \"seg7\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1524804689558 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 seg7.v(128) " "Verilog HDL assignment warning at seg7.v(128): truncated value with size 3 to match size of target (1)" {  } { { "seg7.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3/seg7.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524804689560 "|seg7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 seg7.v(129) " "Verilog HDL assignment warning at seg7.v(129): truncated value with size 3 to match size of target (1)" {  } { { "seg7.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3/seg7.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524804689560 "|seg7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 seg7.v(130) " "Verilog HDL assignment warning at seg7.v(130): truncated value with size 3 to match size of target (1)" {  } { { "seg7.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3/seg7.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524804689560 "|seg7"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "seg7.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3/seg7.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524804689865 "|seg7|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "x\[1\] GND " "Pin \"x\[1\]\" is stuck at GND" {  } { { "seg7.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3/seg7.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524804689865 "|seg7|x[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "x\[2\] GND " "Pin \"x\[2\]\" is stuck at GND" {  } { { "seg7.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3/seg7.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524804689865 "|seg7|x[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[1\] GND " "Pin \"y\[1\]\" is stuck at GND" {  } { { "seg7.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3/seg7.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524804689865 "|seg7|y[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[2\] GND " "Pin \"y\[2\]\" is stuck at GND" {  } { { "seg7.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3/seg7.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524804689865 "|seg7|y[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "z\[1\] GND " "Pin \"z\[1\]\" is stuck at GND" {  } { { "seg7.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3/seg7.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524804689865 "|seg7|z[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "z\[2\] GND " "Pin \"z\[2\]\" is stuck at GND" {  } { { "seg7.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3/seg7.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524804689865 "|seg7|z[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1524804689865 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1524804689917 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1524804690283 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524804690283 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "28 " "Implemented 28 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1524804690323 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1524804690323 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7 " "Implemented 7 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1524804690323 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1524804690323 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "651 " "Peak virtual memory: 651 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1524804690337 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 26 21:51:30 2018 " "Processing ended: Thu Apr 26 21:51:30 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1524804690337 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1524804690337 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1524804690337 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1524804690337 ""}
