#[doc = "Register `LPCORE` reader"]
pub type R = crate::R<LPCORE_SPEC>;
#[doc = "Register `LPCORE` writer"]
pub type W = crate::W<LPCORE_SPEC>;
#[doc = "Field `ETM_WAKEUP_FLAG_CLR` writer - clear etm wakeup latch"]
pub type ETM_WAKEUP_FLAG_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ETM_WAKEUP_FLAG` reader - latch etmwakeup event"]
pub type ETM_WAKEUP_FLAG_R = crate::BitReader;
#[doc = "Field `ETM_WAKEUP_FLAG` writer - latch etmwakeup event"]
pub type ETM_WAKEUP_FLAG_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `DISABLE` reader - disable lp core 1:disable 0:no operation"]
pub type DISABLE_R = crate::BitReader;
#[doc = "Field `DISABLE` writer - disable lp core 1:disable 0:no operation"]
pub type DISABLE_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bit 1 - latch etmwakeup event"]
    #[inline(always)]
    pub fn etm_wakeup_flag(&self) -> ETM_WAKEUP_FLAG_R {
        ETM_WAKEUP_FLAG_R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 31 - disable lp core 1:disable 0:no operation"]
    #[inline(always)]
    pub fn disable(&self) -> DISABLE_R {
        DISABLE_R::new(((self.bits >> 31) & 1) != 0)
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("LPCORE")
            .field("etm_wakeup_flag", &self.etm_wakeup_flag())
            .field("disable", &self.disable())
            .finish()
    }
}
impl W {
    #[doc = "Bit 0 - clear etm wakeup latch"]
    #[inline(always)]
    pub fn etm_wakeup_flag_clr(&mut self) -> ETM_WAKEUP_FLAG_CLR_W<LPCORE_SPEC> {
        ETM_WAKEUP_FLAG_CLR_W::new(self, 0)
    }
    #[doc = "Bit 1 - latch etmwakeup event"]
    #[inline(always)]
    pub fn etm_wakeup_flag(&mut self) -> ETM_WAKEUP_FLAG_W<LPCORE_SPEC> {
        ETM_WAKEUP_FLAG_W::new(self, 1)
    }
    #[doc = "Bit 31 - disable lp core 1:disable 0:no operation"]
    #[inline(always)]
    pub fn disable(&mut self) -> DISABLE_W<LPCORE_SPEC> {
        DISABLE_W::new(self, 31)
    }
}
#[doc = "configure etm wakeup register\n\nYou can [`read`](crate::Reg::read) this register and get [`lpcore::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`lpcore::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct LPCORE_SPEC;
impl crate::RegisterSpec for LPCORE_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [`lpcore::R`](R) reader structure"]
impl crate::Readable for LPCORE_SPEC {}
#[doc = "`write(|w| ..)` method takes [`lpcore::W`](W) writer structure"]
impl crate::Writable for LPCORE_SPEC {
    type Safety = crate::Unsafe;
}
#[doc = "`reset()` method sets LPCORE to value 0"]
impl crate::Resettable for LPCORE_SPEC {}
