|miniProject
horiz_sync_out <= Horiz.DB_MAX_OUTPUT_PORT_TYPE
clk => PLL:inst5.inclk0
mouse_data <> MOUSE:inst1.mouse_data
mouse_clk <> MOUSE:inst1.mouse_clk
Switch_In => FSM:inst12.SW_0
Switch_In => TEXT:inst13.switchIN
Button_In => FSM:inst12.PB_0
vert_sync_out <= Vert.DB_MAX_OUTPUT_PORT_TYPE
blue_out[0] <= Display:inst17.Blue[0]
blue_out[1] <= Display:inst17.Blue[1]
blue_out[2] <= Display:inst17.Blue[2]
blue_out[3] <= Display:inst17.Blue[3]
green_out[0] <= Display:inst17.Green[0]
green_out[1] <= Display:inst17.Green[1]
green_out[2] <= Display:inst17.Green[2]
green_out[3] <= Display:inst17.Green[3]
red_out[0] <= Display:inst17.Red[0]
red_out[1] <= Display:inst17.Red[1]
red_out[2] <= Display:inst17.Red[2]
red_out[3] <= Display:inst17.Red[3]
Seg0_Out[0] <= SevenSegConverter:inst4.Seg0[0]
Seg0_Out[1] <= SevenSegConverter:inst4.Seg0[1]
Seg0_Out[2] <= SevenSegConverter:inst4.Seg0[2]
Seg0_Out[3] <= SevenSegConverter:inst4.Seg0[3]
Seg0_Out[4] <= SevenSegConverter:inst4.Seg0[4]
Seg0_Out[5] <= SevenSegConverter:inst4.Seg0[5]
Seg0_Out[6] <= SevenSegConverter:inst4.Seg0[6]
Seg1_Out[0] <= SevenSegConverter:inst4.Seg1[0]
Seg1_Out[1] <= SevenSegConverter:inst4.Seg1[1]
Seg1_Out[2] <= SevenSegConverter:inst4.Seg1[2]
Seg1_Out[3] <= SevenSegConverter:inst4.Seg1[3]
Seg1_Out[4] <= SevenSegConverter:inst4.Seg1[4]
Seg1_Out[5] <= SevenSegConverter:inst4.Seg1[5]
Seg1_Out[6] <= SevenSegConverter:inst4.Seg1[6]
Seg2_Out[0] <= SevenSegConverter:inst4.Seg2[0]
Seg2_Out[1] <= SevenSegConverter:inst4.Seg2[1]
Seg2_Out[2] <= SevenSegConverter:inst4.Seg2[2]
Seg2_Out[3] <= SevenSegConverter:inst4.Seg2[3]
Seg2_Out[4] <= SevenSegConverter:inst4.Seg2[4]
Seg2_Out[5] <= SevenSegConverter:inst4.Seg2[5]
Seg2_Out[6] <= SevenSegConverter:inst4.Seg2[6]
Seg3_Out[0] <= SevenSegConverter:inst4.Seg3[0]
Seg3_Out[1] <= SevenSegConverter:inst4.Seg3[1]
Seg3_Out[2] <= SevenSegConverter:inst4.Seg3[2]
Seg3_Out[3] <= SevenSegConverter:inst4.Seg3[3]
Seg3_Out[4] <= SevenSegConverter:inst4.Seg3[4]
Seg3_Out[5] <= SevenSegConverter:inst4.Seg3[5]
Seg3_Out[6] <= SevenSegConverter:inst4.Seg3[6]


|miniProject|Display:inst17
Clock => vga_sync:SYNC.clock_25Mhz
State[0] => Equal1.IN3
State[0] => Equal2.IN3
State[0] => Equal3.IN3
State[0] => Equal4.IN3
State[0] => Equal5.IN3
State[0] => Equal6.IN3
State[0] => Equal7.IN3
State[1] => Equal1.IN2
State[1] => Equal2.IN2
State[1] => Equal3.IN2
State[1] => Equal4.IN2
State[1] => Equal5.IN2
State[1] => Equal6.IN2
State[1] => Equal7.IN2
Ship_Y[0] => LessThan11.IN10
Ship_Y[0] => Add10.IN10
Ship_Y[0] => Add1.IN10
Ship_Y[1] => LessThan11.IN9
Ship_Y[1] => Add10.IN9
Ship_Y[1] => Add1.IN9
Ship_Y[2] => LessThan11.IN8
Ship_Y[2] => Add10.IN8
Ship_Y[2] => Add1.IN8
Ship_Y[3] => LessThan11.IN7
Ship_Y[3] => Add10.IN7
Ship_Y[3] => Add1.IN7
Ship_Y[4] => LessThan11.IN6
Ship_Y[4] => Add10.IN6
Ship_Y[4] => Add1.IN6
Ship_Y[5] => LessThan11.IN5
Ship_Y[5] => Add10.IN5
Ship_Y[5] => Add1.IN5
Ship_Y[6] => LessThan11.IN4
Ship_Y[6] => Add10.IN4
Ship_Y[6] => Add1.IN4
Ship_Y[7] => LessThan11.IN3
Ship_Y[7] => Add10.IN3
Ship_Y[7] => Add1.IN3
Ship_Y[8] => LessThan11.IN2
Ship_Y[8] => Add10.IN2
Ship_Y[8] => Add1.IN2
Ship_Y[9] => LessThan11.IN1
Ship_Y[9] => Add10.IN1
Ship_Y[9] => Add1.IN1
Ship_X[0] => LessThan9.IN10
Ship_X[0] => Add9.IN10
Ship_X[0] => Add0.IN10
Ship_X[1] => LessThan9.IN9
Ship_X[1] => Add9.IN9
Ship_X[1] => Add0.IN9
Ship_X[2] => LessThan9.IN8
Ship_X[2] => Add9.IN8
Ship_X[2] => Add0.IN8
Ship_X[3] => LessThan9.IN7
Ship_X[3] => Add9.IN7
Ship_X[3] => Add0.IN7
Ship_X[4] => LessThan9.IN6
Ship_X[4] => Add9.IN6
Ship_X[4] => Add0.IN6
Ship_X[5] => LessThan9.IN5
Ship_X[5] => Add9.IN5
Ship_X[5] => Add0.IN5
Ship_X[6] => LessThan9.IN4
Ship_X[6] => Add9.IN4
Ship_X[6] => Add0.IN4
Ship_X[7] => LessThan9.IN3
Ship_X[7] => Add9.IN3
Ship_X[7] => Add0.IN3
Ship_X[8] => LessThan9.IN2
Ship_X[8] => Add9.IN2
Ship_X[8] => Add0.IN2
Ship_X[9] => LessThan9.IN1
Ship_X[9] => Add9.IN1
Ship_X[9] => Add0.IN1
Ship_Size[0] => Add9.IN20
Ship_Size[0] => Add10.IN20
Ship_Size[1] => Add9.IN19
Ship_Size[1] => Add10.IN19
Ship_Size[2] => Add9.IN18
Ship_Size[2] => Add10.IN18
Ship_Size[3] => Add9.IN17
Ship_Size[3] => Add10.IN17
Ship_Size[4] => Add9.IN16
Ship_Size[4] => Add10.IN16
Ship_Size[5] => Add9.IN15
Ship_Size[5] => Add10.IN15
Ship_Size[6] => Add9.IN14
Ship_Size[6] => Add10.IN14
Ship_Size[7] => Add9.IN13
Ship_Size[7] => Add10.IN13
Ship_Size[8] => Add9.IN12
Ship_Size[8] => Add10.IN12
Ship_Size[9] => Add9.IN11
Ship_Size[9] => Add10.IN11
Alive => ~NO_FANOUT~
Pipe1_X[0] => LessThan0.IN10
Pipe1_X[0] => Add5.IN10
Pipe1_X[1] => LessThan0.IN9
Pipe1_X[1] => Add5.IN9
Pipe1_X[2] => LessThan0.IN8
Pipe1_X[2] => Add5.IN8
Pipe1_X[3] => LessThan0.IN7
Pipe1_X[3] => Add5.IN7
Pipe1_X[4] => LessThan0.IN6
Pipe1_X[4] => Add5.IN6
Pipe1_X[5] => LessThan0.IN5
Pipe1_X[5] => Add5.IN5
Pipe1_X[6] => LessThan0.IN4
Pipe1_X[6] => Add5.IN4
Pipe1_X[7] => LessThan0.IN3
Pipe1_X[7] => Add5.IN3
Pipe1_X[8] => LessThan0.IN2
Pipe1_X[8] => Add5.IN2
Pipe1_X[9] => LessThan0.IN1
Pipe1_X[9] => Add5.IN1
Pipe1_Y[0] => LessThan3.IN10
Pipe1_Y[0] => Add6.IN10
Pipe1_Y[1] => LessThan3.IN9
Pipe1_Y[1] => Add6.IN9
Pipe1_Y[2] => LessThan3.IN8
Pipe1_Y[2] => Add6.IN8
Pipe1_Y[3] => LessThan3.IN7
Pipe1_Y[3] => Add6.IN7
Pipe1_Y[4] => LessThan3.IN6
Pipe1_Y[4] => Add6.IN6
Pipe1_Y[5] => LessThan3.IN5
Pipe1_Y[5] => Add6.IN5
Pipe1_Y[6] => LessThan3.IN4
Pipe1_Y[6] => Add6.IN4
Pipe1_Y[7] => LessThan3.IN3
Pipe1_Y[7] => Add6.IN3
Pipe1_Y[8] => LessThan3.IN2
Pipe1_Y[8] => Add6.IN2
Pipe1_Y[9] => LessThan3.IN1
Pipe1_Y[9] => Add6.IN1
Pipe2_X[0] => LessThan5.IN10
Pipe2_X[0] => Add7.IN10
Pipe2_X[1] => LessThan5.IN9
Pipe2_X[1] => Add7.IN9
Pipe2_X[2] => LessThan5.IN8
Pipe2_X[2] => Add7.IN8
Pipe2_X[3] => LessThan5.IN7
Pipe2_X[3] => Add7.IN7
Pipe2_X[4] => LessThan5.IN6
Pipe2_X[4] => Add7.IN6
Pipe2_X[5] => LessThan5.IN5
Pipe2_X[5] => Add7.IN5
Pipe2_X[6] => LessThan5.IN4
Pipe2_X[6] => Add7.IN4
Pipe2_X[7] => LessThan5.IN3
Pipe2_X[7] => Add7.IN3
Pipe2_X[8] => LessThan5.IN2
Pipe2_X[8] => Add7.IN2
Pipe2_X[9] => LessThan5.IN1
Pipe2_X[9] => Add7.IN1
Pipe2_Y[0] => LessThan7.IN10
Pipe2_Y[0] => Add8.IN10
Pipe2_Y[1] => LessThan7.IN9
Pipe2_Y[1] => Add8.IN9
Pipe2_Y[2] => LessThan7.IN8
Pipe2_Y[2] => Add8.IN8
Pipe2_Y[3] => LessThan7.IN7
Pipe2_Y[3] => Add8.IN7
Pipe2_Y[4] => LessThan7.IN6
Pipe2_Y[4] => Add8.IN6
Pipe2_Y[5] => LessThan7.IN5
Pipe2_Y[5] => Add8.IN5
Pipe2_Y[6] => LessThan7.IN4
Pipe2_Y[6] => Add8.IN4
Pipe2_Y[7] => LessThan7.IN3
Pipe2_Y[7] => Add8.IN3
Pipe2_Y[8] => LessThan7.IN2
Pipe2_Y[8] => Add8.IN2
Pipe2_Y[9] => LessThan7.IN1
Pipe2_Y[9] => Add8.IN1
Pipe1_Size[0] => Add5.IN20
Pipe1_Size[1] => Add5.IN19
Pipe1_Size[2] => Add5.IN18
Pipe1_Size[3] => Add5.IN17
Pipe1_Size[4] => Add5.IN16
Pipe1_Size[5] => Add5.IN15
Pipe1_Size[6] => Add5.IN14
Pipe1_Size[7] => Add5.IN13
Pipe1_Size[8] => Add5.IN12
Pipe1_Size[9] => Add5.IN11
Pipe2_Size[0] => Add7.IN20
Pipe2_Size[1] => Add7.IN19
Pipe2_Size[2] => Add7.IN18
Pipe2_Size[3] => Add7.IN17
Pipe2_Size[4] => Add7.IN16
Pipe2_Size[5] => Add7.IN15
Pipe2_Size[6] => Add7.IN14
Pipe2_Size[7] => Add7.IN13
Pipe2_Size[8] => Add7.IN12
Pipe2_Size[9] => Add7.IN11
Pipe_Gap_Size[0] => Add6.IN20
Pipe_Gap_Size[0] => Add8.IN20
Pipe_Gap_Size[1] => Add6.IN19
Pipe_Gap_Size[1] => Add8.IN19
Pipe_Gap_Size[2] => Add6.IN18
Pipe_Gap_Size[2] => Add8.IN18
Pipe_Gap_Size[3] => Add6.IN17
Pipe_Gap_Size[3] => Add8.IN17
Pipe_Gap_Size[4] => Add6.IN16
Pipe_Gap_Size[4] => Add8.IN16
Pipe_Gap_Size[5] => Add6.IN15
Pipe_Gap_Size[5] => Add8.IN15
Pipe_Gap_Size[6] => Add6.IN14
Pipe_Gap_Size[6] => Add8.IN14
Pipe_Gap_Size[7] => Add6.IN13
Pipe_Gap_Size[7] => Add8.IN13
Pipe_Gap_Size[8] => Add6.IN12
Pipe_Gap_Size[8] => Add8.IN12
Pipe_Gap_Size[9] => Add6.IN11
Pipe_Gap_Size[9] => Add8.IN11
char_on => Red_Data[3].OUTPUTSELECT
char_on => Red_Data[2].OUTPUTSELECT
char_on => Red_Data[1].OUTPUTSELECT
char_on => Red_Data[0].OUTPUTSELECT
char_on => Green_Data[3].OUTPUTSELECT
char_on => Green_Data[2].OUTPUTSELECT
char_on => Green_Data[1].OUTPUTSELECT
char_on => Green_Data[0].OUTPUTSELECT
char_on => Blue_Data[3].OUTPUTSELECT
char_on => Blue_Data[2].OUTPUTSELECT
char_on => Blue_Data[1].OUTPUTSELECT
char_on => Blue_Data[0].OUTPUTSELECT
ship_fuel[0] => LessThan25.IN20
ship_fuel[0] => LessThan26.IN14
ship_fuel[1] => LessThan25.IN19
ship_fuel[1] => LessThan26.IN13
ship_fuel[2] => LessThan25.IN18
ship_fuel[2] => LessThan26.IN12
ship_fuel[3] => LessThan25.IN17
ship_fuel[3] => LessThan26.IN11
ship_fuel[4] => LessThan25.IN16
ship_fuel[4] => LessThan26.IN10
ship_fuel[5] => LessThan25.IN15
ship_fuel[5] => LessThan26.IN9
ship_fuel[6] => LessThan25.IN14
ship_fuel[6] => LessThan26.IN8
Fuel_X[0] => LessThan17.IN10
Fuel_X[0] => Add13.IN10
Fuel_X[1] => LessThan17.IN9
Fuel_X[1] => Add13.IN9
Fuel_X[2] => LessThan17.IN8
Fuel_X[2] => Add13.IN8
Fuel_X[3] => LessThan17.IN7
Fuel_X[3] => Add13.IN7
Fuel_X[4] => LessThan17.IN6
Fuel_X[4] => Add13.IN6
Fuel_X[5] => LessThan17.IN5
Fuel_X[5] => Add13.IN5
Fuel_X[6] => LessThan17.IN4
Fuel_X[6] => Add13.IN4
Fuel_X[7] => LessThan17.IN3
Fuel_X[7] => Add13.IN3
Fuel_X[8] => LessThan17.IN2
Fuel_X[8] => Add13.IN2
Fuel_X[9] => LessThan17.IN1
Fuel_X[9] => Add13.IN1
Fuel_Y[0] => LessThan19.IN10
Fuel_Y[0] => LessThan20.IN10
Fuel_Y[1] => LessThan19.IN9
Fuel_Y[1] => LessThan20.IN9
Fuel_Y[2] => LessThan19.IN8
Fuel_Y[2] => LessThan20.IN8
Fuel_Y[3] => LessThan19.IN7
Fuel_Y[3] => LessThan20.IN7
Fuel_Y[4] => LessThan19.IN6
Fuel_Y[4] => Add14.IN12
Fuel_Y[5] => LessThan19.IN5
Fuel_Y[5] => Add14.IN11
Fuel_Y[6] => LessThan19.IN4
Fuel_Y[6] => Add14.IN10
Fuel_Y[7] => LessThan19.IN3
Fuel_Y[7] => Add14.IN9
Fuel_Y[8] => LessThan19.IN2
Fuel_Y[8] => Add14.IN8
Fuel_Y[9] => LessThan19.IN1
Fuel_Y[9] => Add14.IN7
Gift_X[0] => LessThan21.IN10
Gift_X[0] => Add15.IN10
Gift_X[1] => LessThan21.IN9
Gift_X[1] => Add15.IN9
Gift_X[2] => LessThan21.IN8
Gift_X[2] => Add15.IN8
Gift_X[3] => LessThan21.IN7
Gift_X[3] => Add15.IN7
Gift_X[4] => LessThan21.IN6
Gift_X[4] => Add15.IN6
Gift_X[5] => LessThan21.IN5
Gift_X[5] => Add15.IN5
Gift_X[6] => LessThan21.IN4
Gift_X[6] => Add15.IN4
Gift_X[7] => LessThan21.IN3
Gift_X[7] => Add15.IN3
Gift_X[8] => LessThan21.IN2
Gift_X[8] => Add15.IN2
Gift_X[9] => LessThan21.IN1
Gift_X[9] => Add15.IN1
Gift_Y[0] => LessThan23.IN10
Gift_Y[0] => LessThan24.IN10
Gift_Y[1] => LessThan23.IN9
Gift_Y[1] => LessThan24.IN9
Gift_Y[2] => LessThan23.IN8
Gift_Y[2] => LessThan24.IN8
Gift_Y[3] => LessThan23.IN7
Gift_Y[3] => LessThan24.IN7
Gift_Y[4] => LessThan23.IN6
Gift_Y[4] => Add16.IN12
Gift_Y[5] => LessThan23.IN5
Gift_Y[5] => Add16.IN11
Gift_Y[6] => LessThan23.IN4
Gift_Y[6] => Add16.IN10
Gift_Y[7] => LessThan23.IN3
Gift_Y[7] => Add16.IN9
Gift_Y[8] => LessThan23.IN2
Gift_Y[8] => Add16.IN8
Gift_Y[9] => LessThan23.IN1
Gift_Y[9] => Add16.IN7
FuelSize[0] => Add13.IN20
FuelSize[1] => Add13.IN19
FuelSize[2] => Add13.IN18
FuelSize[3] => Add13.IN17
FuelSize[4] => Add13.IN16
FuelSize[5] => Add13.IN15
FuelSize[6] => Add13.IN14
FuelSize[7] => Add13.IN13
FuelSize[8] => Add13.IN12
FuelSize[9] => Add13.IN11
GiftSize[0] => Add15.IN20
GiftSize[1] => Add15.IN19
GiftSize[2] => Add15.IN18
GiftSize[3] => Add15.IN17
GiftSize[4] => Add15.IN16
GiftSize[5] => Add15.IN15
GiftSize[6] => Add15.IN14
GiftSize[7] => Add15.IN13
GiftSize[8] => Add15.IN12
GiftSize[9] => Add15.IN11
BackgroundColour[0] => Blue_Data.DATAA
BackgroundColour[1] => Blue_Data.DATAA
BackgroundColour[2] => Blue_Data.DATAA
BackgroundColour[3] => Blue_Data.DATAA
BackgroundColour[4] => Green_Data.DATAA
BackgroundColour[5] => Green_Data.DATAA
BackgroundColour[6] => Green_Data.DATAA
BackgroundColour[7] => Green_Data.DATAA
BackgroundColour[8] => Red_Data.DATAA
BackgroundColour[9] => Red_Data.DATAA
BackgroundColour[10] => Red_Data.DATAA
BackgroundColour[11] => Red_Data.DATAA
CharacterColour[0] => Blue_Data[0].DATAB
CharacterColour[1] => Blue_Data[1].DATAB
CharacterColour[2] => Blue_Data[2].DATAB
CharacterColour[3] => Blue_Data[3].DATAB
CharacterColour[4] => Green_Data[0].DATAB
CharacterColour[5] => Green_Data[1].DATAB
CharacterColour[6] => Green_Data[2].DATAB
CharacterColour[7] => Green_Data[3].DATAB
CharacterColour[8] => Red_Data[0].DATAB
CharacterColour[9] => Red_Data[1].DATAB
CharacterColour[10] => Red_Data[2].DATAB
CharacterColour[11] => Red_Data[3].DATAB
ShipColour[0] => Equal0.IN23
ShipColour[0] => Blue_Data.DATAB
ShipColour[1] => Equal0.IN22
ShipColour[1] => Blue_Data.DATAB
ShipColour[2] => Equal0.IN21
ShipColour[2] => Blue_Data.DATAB
ShipColour[3] => Equal0.IN20
ShipColour[3] => Blue_Data.DATAB
ShipColour[4] => Equal0.IN19
ShipColour[4] => Green_Data.DATAB
ShipColour[5] => Equal0.IN18
ShipColour[5] => Green_Data.DATAB
ShipColour[6] => Equal0.IN17
ShipColour[6] => Green_Data.DATAB
ShipColour[7] => Equal0.IN16
ShipColour[7] => Green_Data.DATAB
ShipColour[8] => Equal0.IN15
ShipColour[8] => Red_Data.DATAB
ShipColour[9] => Equal0.IN14
ShipColour[9] => Red_Data.DATAB
ShipColour[10] => Equal0.IN13
ShipColour[10] => Red_Data.DATAB
ShipColour[11] => Equal0.IN12
ShipColour[11] => Red_Data.DATAB
Red[0] <= vga_sync:SYNC.red_out[0]
Red[1] <= vga_sync:SYNC.red_out[1]
Red[2] <= vga_sync:SYNC.red_out[2]
Red[3] <= vga_sync:SYNC.red_out[3]
Green[0] <= vga_sync:SYNC.green_out[0]
Green[1] <= vga_sync:SYNC.green_out[1]
Green[2] <= vga_sync:SYNC.green_out[2]
Green[3] <= vga_sync:SYNC.green_out[3]
Blue[0] <= vga_sync:SYNC.blue_out[0]
Blue[1] <= vga_sync:SYNC.blue_out[1]
Blue[2] <= vga_sync:SYNC.blue_out[2]
Blue[3] <= vga_sync:SYNC.blue_out[3]
Horiz_sync <= vga_sync:SYNC.horiz_sync_out
Vert_sync <= vga_sync:SYNC.vert_sync_out
pixelrow[0] <= vga_sync:SYNC.pixel_row[0]
pixelrow[1] <= vga_sync:SYNC.pixel_row[1]
pixelrow[2] <= vga_sync:SYNC.pixel_row[2]
pixelrow[3] <= vga_sync:SYNC.pixel_row[3]
pixelrow[4] <= vga_sync:SYNC.pixel_row[4]
pixelrow[5] <= vga_sync:SYNC.pixel_row[5]
pixelrow[6] <= vga_sync:SYNC.pixel_row[6]
pixelrow[7] <= vga_sync:SYNC.pixel_row[7]
pixelrow[8] <= vga_sync:SYNC.pixel_row[8]
pixelrow[9] <= vga_sync:SYNC.pixel_row[9]
pixelcol[0] <= vga_sync:SYNC.pixel_column[0]
pixelcol[1] <= vga_sync:SYNC.pixel_column[1]
pixelcol[2] <= vga_sync:SYNC.pixel_column[2]
pixelcol[3] <= vga_sync:SYNC.pixel_column[3]
pixelcol[4] <= vga_sync:SYNC.pixel_column[4]
pixelcol[5] <= vga_sync:SYNC.pixel_column[5]
pixelcol[6] <= vga_sync:SYNC.pixel_column[6]
pixelcol[7] <= vga_sync:SYNC.pixel_column[7]
pixelcol[8] <= vga_sync:SYNC.pixel_column[8]
pixelcol[9] <= vga_sync:SYNC.pixel_column[9]
address[0] <= vga_sync:SYNC.pixel_column[2]
address[1] <= vga_sync:SYNC.pixel_column[3]
address[2] <= vga_sync:SYNC.pixel_column[4]
address[3] <= vga_sync:SYNC.pixel_column[5]
address[4] <= vga_sync:SYNC.pixel_column[6]
address[5] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
address[6] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
address[7] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
address[8] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
address[9] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
address[10] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
address[11] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
address[12] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
address[13] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
address[14] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
shipAddress[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
shipAddress[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
shipAddress[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
shipAddress[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
shipAddress[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
shipAddress[5] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
shipAddress[6] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
shipAddress[7] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
shipAddress[8] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
shipAddress[9] <= Add4.DB_MAX_OUTPUT_PORT_TYPE


|miniProject|Display:inst17|VGA_SYNC:SYNC
clock_25Mhz => vert_sync_out~reg0.CLK
clock_25Mhz => horiz_sync_out~reg0.CLK
clock_25Mhz => blue_out[0]~reg0.CLK
clock_25Mhz => blue_out[1]~reg0.CLK
clock_25Mhz => blue_out[2]~reg0.CLK
clock_25Mhz => blue_out[3]~reg0.CLK
clock_25Mhz => green_out[0]~reg0.CLK
clock_25Mhz => green_out[1]~reg0.CLK
clock_25Mhz => green_out[2]~reg0.CLK
clock_25Mhz => green_out[3]~reg0.CLK
clock_25Mhz => red_out[0]~reg0.CLK
clock_25Mhz => red_out[1]~reg0.CLK
clock_25Mhz => red_out[2]~reg0.CLK
clock_25Mhz => red_out[3]~reg0.CLK
clock_25Mhz => pixel_row[0]~reg0.CLK
clock_25Mhz => pixel_row[1]~reg0.CLK
clock_25Mhz => pixel_row[2]~reg0.CLK
clock_25Mhz => pixel_row[3]~reg0.CLK
clock_25Mhz => pixel_row[4]~reg0.CLK
clock_25Mhz => pixel_row[5]~reg0.CLK
clock_25Mhz => pixel_row[6]~reg0.CLK
clock_25Mhz => pixel_row[7]~reg0.CLK
clock_25Mhz => pixel_row[8]~reg0.CLK
clock_25Mhz => pixel_row[9]~reg0.CLK
clock_25Mhz => video_on_v.CLK
clock_25Mhz => pixel_column[0]~reg0.CLK
clock_25Mhz => pixel_column[1]~reg0.CLK
clock_25Mhz => pixel_column[2]~reg0.CLK
clock_25Mhz => pixel_column[3]~reg0.CLK
clock_25Mhz => pixel_column[4]~reg0.CLK
clock_25Mhz => pixel_column[5]~reg0.CLK
clock_25Mhz => pixel_column[6]~reg0.CLK
clock_25Mhz => pixel_column[7]~reg0.CLK
clock_25Mhz => pixel_column[8]~reg0.CLK
clock_25Mhz => pixel_column[9]~reg0.CLK
clock_25Mhz => video_on_h.CLK
clock_25Mhz => vert_sync.CLK
clock_25Mhz => v_count[0].CLK
clock_25Mhz => v_count[1].CLK
clock_25Mhz => v_count[2].CLK
clock_25Mhz => v_count[3].CLK
clock_25Mhz => v_count[4].CLK
clock_25Mhz => v_count[5].CLK
clock_25Mhz => v_count[6].CLK
clock_25Mhz => v_count[7].CLK
clock_25Mhz => v_count[8].CLK
clock_25Mhz => v_count[9].CLK
clock_25Mhz => horiz_sync.CLK
clock_25Mhz => h_count[0].CLK
clock_25Mhz => h_count[1].CLK
clock_25Mhz => h_count[2].CLK
clock_25Mhz => h_count[3].CLK
clock_25Mhz => h_count[4].CLK
clock_25Mhz => h_count[5].CLK
clock_25Mhz => h_count[6].CLK
clock_25Mhz => h_count[7].CLK
clock_25Mhz => h_count[8].CLK
clock_25Mhz => h_count[9].CLK
red[0] => red_out.IN1
red[1] => red_out.IN1
red[2] => red_out.IN1
red[3] => red_out.IN1
green[0] => green_out.IN1
green[1] => green_out.IN1
green[2] => green_out.IN1
green[3] => green_out.IN1
blue[0] => blue_out.IN1
blue[1] => blue_out.IN1
blue[2] => blue_out.IN1
blue[3] => blue_out.IN1
red_out[0] <= red_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_out[1] <= red_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_out[2] <= red_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_out[3] <= red_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out[0] <= green_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out[1] <= green_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out[2] <= green_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out[3] <= green_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out[0] <= blue_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out[1] <= blue_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out[2] <= blue_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out[3] <= blue_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
horiz_sync_out <= horiz_sync_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
vert_sync_out <= vert_sync_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[0] <= pixel_row[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[1] <= pixel_row[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[2] <= pixel_row[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[3] <= pixel_row[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[4] <= pixel_row[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[5] <= pixel_row[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[6] <= pixel_row[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[7] <= pixel_row[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[8] <= pixel_row[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[9] <= pixel_row[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[0] <= pixel_column[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[1] <= pixel_column[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[2] <= pixel_column[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[3] <= pixel_column[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[4] <= pixel_column[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[5] <= pixel_column[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[6] <= pixel_column[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[7] <= pixel_column[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[8] <= pixel_column[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[9] <= pixel_column[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|miniProject|PLL:inst5
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]


|miniProject|PLL:inst5|altpll:altpll_component
inclk[0] => PLL_altpll:auto_generated.inclk[0]
inclk[1] => PLL_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|miniProject|PLL:inst5|altpll:altpll_component|PLL_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|miniProject|Ship:inst7
Clock => ~NO_FANOUT~
State[0] => Equal0.IN3
State[0] => Equal1.IN3
State[0] => Equal7.IN3
State[1] => Equal0.IN2
State[1] => Equal1.IN2
State[1] => Equal7.IN2
mouse_left => Move_Ball.IN1
mouse_right => ~NO_FANOUT~
Pipe1_X[0] => LessThan5.IN20
Pipe1_X[0] => Add3.IN20
Pipe1_X[1] => LessThan5.IN19
Pipe1_X[1] => Add3.IN19
Pipe1_X[2] => LessThan5.IN18
Pipe1_X[2] => Add3.IN18
Pipe1_X[3] => LessThan5.IN17
Pipe1_X[3] => Add3.IN17
Pipe1_X[4] => LessThan5.IN16
Pipe1_X[4] => Add3.IN16
Pipe1_X[5] => LessThan5.IN15
Pipe1_X[5] => Add3.IN15
Pipe1_X[6] => LessThan5.IN14
Pipe1_X[6] => Add3.IN14
Pipe1_X[7] => LessThan5.IN13
Pipe1_X[7] => Add3.IN13
Pipe1_X[8] => LessThan5.IN12
Pipe1_X[8] => Add3.IN12
Pipe1_X[9] => LessThan5.IN11
Pipe1_X[9] => Add3.IN11
Pipe1_Y[0] => LessThan7.IN10
Pipe1_Y[0] => Add4.IN10
Pipe1_Y[1] => LessThan7.IN9
Pipe1_Y[1] => Add4.IN9
Pipe1_Y[2] => LessThan7.IN8
Pipe1_Y[2] => Add4.IN8
Pipe1_Y[3] => LessThan7.IN7
Pipe1_Y[3] => Add4.IN7
Pipe1_Y[4] => LessThan7.IN6
Pipe1_Y[4] => Add4.IN6
Pipe1_Y[5] => LessThan7.IN5
Pipe1_Y[5] => Add4.IN5
Pipe1_Y[6] => LessThan7.IN4
Pipe1_Y[6] => Add4.IN4
Pipe1_Y[7] => LessThan7.IN3
Pipe1_Y[7] => Add4.IN3
Pipe1_Y[8] => LessThan7.IN2
Pipe1_Y[8] => Add4.IN2
Pipe1_Y[9] => LessThan7.IN1
Pipe1_Y[9] => Add4.IN1
Pipe2_X[0] => LessThan9.IN20
Pipe2_X[0] => Add6.IN20
Pipe2_X[1] => LessThan9.IN19
Pipe2_X[1] => Add6.IN19
Pipe2_X[2] => LessThan9.IN18
Pipe2_X[2] => Add6.IN18
Pipe2_X[3] => LessThan9.IN17
Pipe2_X[3] => Add6.IN17
Pipe2_X[4] => LessThan9.IN16
Pipe2_X[4] => Add6.IN16
Pipe2_X[5] => LessThan9.IN15
Pipe2_X[5] => Add6.IN15
Pipe2_X[6] => LessThan9.IN14
Pipe2_X[6] => Add6.IN14
Pipe2_X[7] => LessThan9.IN13
Pipe2_X[7] => Add6.IN13
Pipe2_X[8] => LessThan9.IN12
Pipe2_X[8] => Add6.IN12
Pipe2_X[9] => LessThan9.IN11
Pipe2_X[9] => Add6.IN11
Pipe2_Y[0] => LessThan11.IN10
Pipe2_Y[0] => Add8.IN10
Pipe2_Y[1] => LessThan11.IN9
Pipe2_Y[1] => Add8.IN9
Pipe2_Y[2] => LessThan11.IN8
Pipe2_Y[2] => Add8.IN8
Pipe2_Y[3] => LessThan11.IN7
Pipe2_Y[3] => Add8.IN7
Pipe2_Y[4] => LessThan11.IN6
Pipe2_Y[4] => Add8.IN6
Pipe2_Y[5] => LessThan11.IN5
Pipe2_Y[5] => Add8.IN5
Pipe2_Y[6] => LessThan11.IN4
Pipe2_Y[6] => Add8.IN4
Pipe2_Y[7] => LessThan11.IN3
Pipe2_Y[7] => Add8.IN3
Pipe2_Y[8] => LessThan11.IN2
Pipe2_Y[8] => Add8.IN2
Pipe2_Y[9] => LessThan11.IN1
Pipe2_Y[9] => Add8.IN1
Pipe_Gap_Size[0] => Add4.IN20
Pipe_Gap_Size[0] => Add8.IN20
Pipe_Gap_Size[1] => Add4.IN19
Pipe_Gap_Size[1] => Add8.IN19
Pipe_Gap_Size[2] => Add4.IN18
Pipe_Gap_Size[2] => Add8.IN18
Pipe_Gap_Size[3] => Add4.IN17
Pipe_Gap_Size[3] => Add8.IN17
Pipe_Gap_Size[4] => Add4.IN16
Pipe_Gap_Size[4] => Add8.IN16
Pipe_Gap_Size[5] => Add4.IN15
Pipe_Gap_Size[5] => Add8.IN15
Pipe_Gap_Size[6] => Add4.IN14
Pipe_Gap_Size[6] => Add8.IN14
Pipe_Gap_Size[7] => Add4.IN13
Pipe_Gap_Size[7] => Add8.IN13
Pipe_Gap_Size[8] => Add4.IN12
Pipe_Gap_Size[8] => Add8.IN12
Pipe_Gap_Size[9] => Add4.IN11
Pipe_Gap_Size[9] => Add8.IN11
vert_sync_int => SpeedOUT[0]~reg0.CLK
vert_sync_int => SpeedOUT[1]~reg0.CLK
vert_sync_int => SpeedOUT[2]~reg0.CLK
vert_sync_int => SpeedOUT[3]~reg0.CLK
vert_sync_int => SpeedOUT[4]~reg0.CLK
vert_sync_int => SpeedOUT[5]~reg0.CLK
vert_sync_int => SpeedOUT[6]~reg0.CLK
vert_sync_int => SpeedOUT[7]~reg0.CLK
vert_sync_int => SpeedOUT[8]~reg0.CLK
vert_sync_int => SpeedOUT[9]~reg0.CLK
vert_sync_int => ScoreONE_OUT[0]~reg0.CLK
vert_sync_int => ScoreONE_OUT[1]~reg0.CLK
vert_sync_int => ScoreONE_OUT[2]~reg0.CLK
vert_sync_int => ScoreONE_OUT[3]~reg0.CLK
vert_sync_int => ScoreTEN_OUT[0]~reg0.CLK
vert_sync_int => ScoreTEN_OUT[1]~reg0.CLK
vert_sync_int => ScoreTEN_OUT[2]~reg0.CLK
vert_sync_int => ScoreTEN_OUT[3]~reg0.CLK
vert_sync_int => ScoreHUNDRED_OUT[0]~reg0.CLK
vert_sync_int => ScoreHUNDRED_OUT[1]~reg0.CLK
vert_sync_int => ScoreHUNDRED_OUT[2]~reg0.CLK
vert_sync_int => ScoreHUNDRED_OUT[3]~reg0.CLK
vert_sync_int => ScoreTHOUSAND_OUT[0]~reg0.CLK
vert_sync_int => ScoreTHOUSAND_OUT[1]~reg0.CLK
vert_sync_int => ScoreTHOUSAND_OUT[2]~reg0.CLK
vert_sync_int => ScoreTHOUSAND_OUT[3]~reg0.CLK
vert_sync_int => Ship_XOUT[0]~reg0.CLK
vert_sync_int => Ship_XOUT[1]~reg0.CLK
vert_sync_int => Ship_XOUT[2]~reg0.CLK
vert_sync_int => Ship_XOUT[3]~reg0.CLK
vert_sync_int => Ship_XOUT[4]~reg0.CLK
vert_sync_int => Ship_XOUT[5]~reg0.CLK
vert_sync_int => Ship_XOUT[6]~reg0.CLK
vert_sync_int => Ship_XOUT[7]~reg0.CLK
vert_sync_int => Ship_XOUT[8]~reg0.CLK
vert_sync_int => Ship_XOUT[9]~reg0.CLK
vert_sync_int => Ship_YOUT[0]~reg0.CLK
vert_sync_int => Ship_YOUT[1]~reg0.CLK
vert_sync_int => Ship_YOUT[2]~reg0.CLK
vert_sync_int => Ship_YOUT[3]~reg0.CLK
vert_sync_int => Ship_YOUT[4]~reg0.CLK
vert_sync_int => Ship_YOUT[5]~reg0.CLK
vert_sync_int => Ship_YOUT[6]~reg0.CLK
vert_sync_int => Ship_YOUT[7]~reg0.CLK
vert_sync_int => Ship_YOUT[8]~reg0.CLK
vert_sync_int => Ship_YOUT[9]~reg0.CLK
vert_sync_int => Ship_X_pos[0].CLK
vert_sync_int => Ship_X_pos[1].CLK
vert_sync_int => Ship_X_pos[2].CLK
vert_sync_int => Ship_X_pos[3].CLK
vert_sync_int => Ship_X_pos[4].CLK
vert_sync_int => Ship_X_pos[5].CLK
vert_sync_int => Ship_X_pos[6].CLK
vert_sync_int => Ship_X_pos[7].CLK
vert_sync_int => Ship_X_pos[8].CLK
vert_sync_int => Ship_X_pos[9].CLK
vert_sync_int => FuelOUT[0]~reg0.CLK
vert_sync_int => FuelOUT[1]~reg0.CLK
vert_sync_int => FuelOUT[2]~reg0.CLK
vert_sync_int => FuelOUT[3]~reg0.CLK
vert_sync_int => FuelOUT[4]~reg0.CLK
vert_sync_int => FuelOUT[5]~reg0.CLK
vert_sync_int => FuelOUT[6]~reg0.CLK
vert_sync_int => Alive~reg0.CLK
vert_sync_int => \Move_Ball:fCount[0].CLK
vert_sync_int => \Move_Ball:fCount[1].CLK
vert_sync_int => \Move_Ball:fCount[2].CLK
vert_sync_int => \Move_Ball:fCount[3].CLK
vert_sync_int => \Move_Ball:fCount[4].CLK
vert_sync_int => \Move_Ball:fCount[5].CLK
vert_sync_int => \Move_Ball:fCount[6].CLK
vert_sync_int => \Move_Ball:fCount[7].CLK
vert_sync_int => \Move_Ball:fCount[8].CLK
vert_sync_int => \Move_Ball:fCount[9].CLK
vert_sync_int => \Move_Ball:fCount[10].CLK
vert_sync_int => \Move_Ball:fCount[11].CLK
vert_sync_int => \Move_Ball:fCount[12].CLK
vert_sync_int => \Move_Ball:fCount[13].CLK
vert_sync_int => \Move_Ball:fCount[14].CLK
vert_sync_int => \Move_Ball:fCount[15].CLK
vert_sync_int => \Move_Ball:fCount[16].CLK
vert_sync_int => \Move_Ball:fCount[17].CLK
vert_sync_int => \Move_Ball:fCount[18].CLK
vert_sync_int => \Move_Ball:fCount[19].CLK
vert_sync_int => \Move_Ball:fCount[20].CLK
vert_sync_int => \Move_Ball:fCount[21].CLK
vert_sync_int => \Move_Ball:fCount[22].CLK
vert_sync_int => \Move_Ball:fCount[23].CLK
vert_sync_int => \Move_Ball:fCount[24].CLK
vert_sync_int => \Move_Ball:fCount[25].CLK
vert_sync_int => \Move_Ball:fCount[26].CLK
vert_sync_int => \Move_Ball:fCount[27].CLK
vert_sync_int => \Move_Ball:fCount[28].CLK
vert_sync_int => \Move_Ball:fCount[29].CLK
vert_sync_int => \Move_Ball:fCount[30].CLK
vert_sync_int => \Move_Ball:fCount[31].CLK
vert_sync_int => \Move_Ball:sCount1000[0].CLK
vert_sync_int => \Move_Ball:sCount1000[1].CLK
vert_sync_int => \Move_Ball:sCount1000[2].CLK
vert_sync_int => \Move_Ball:sCount1000[3].CLK
vert_sync_int => \Move_Ball:sCount100[0].CLK
vert_sync_int => \Move_Ball:sCount100[1].CLK
vert_sync_int => \Move_Ball:sCount100[2].CLK
vert_sync_int => \Move_Ball:sCount100[3].CLK
vert_sync_int => scored2.CLK
vert_sync_int => \Move_Ball:incrementScore.CLK
vert_sync_int => scored1.CLK
vert_sync_int => GiftPickUp~reg0.CLK
vert_sync_int => \Move_Ball:GiftingScore.CLK
vert_sync_int => \Move_Ball:sCount10[0].CLK
vert_sync_int => \Move_Ball:sCount10[1].CLK
vert_sync_int => \Move_Ball:sCount10[2].CLK
vert_sync_int => \Move_Ball:sCount10[3].CLK
vert_sync_int => \Move_Ball:sCount1[0].CLK
vert_sync_int => \Move_Ball:sCount1[1].CLK
vert_sync_int => \Move_Ball:sCount1[2].CLK
vert_sync_int => \Move_Ball:sCount1[3].CLK
vert_sync_int => FuelPickUp~reg0.CLK
vert_sync_int => \Move_Ball:Fuel[0].CLK
vert_sync_int => \Move_Ball:Fuel[1].CLK
vert_sync_int => \Move_Ball:Fuel[2].CLK
vert_sync_int => \Move_Ball:Fuel[3].CLK
vert_sync_int => \Move_Ball:Fuel[4].CLK
vert_sync_int => \Move_Ball:Fuel[5].CLK
vert_sync_int => \Move_Ball:Fuel[6].CLK
vert_sync_int => \Move_Ball:isALIVE.CLK
vert_sync_int => Ship_Y_pos[0].CLK
vert_sync_int => Ship_Y_pos[1].CLK
vert_sync_int => Ship_Y_pos[2].CLK
vert_sync_int => Ship_Y_pos[3].CLK
vert_sync_int => Ship_Y_pos[4].CLK
vert_sync_int => Ship_Y_pos[5].CLK
vert_sync_int => Ship_Y_pos[6].CLK
vert_sync_int => Ship_Y_pos[7].CLK
vert_sync_int => Ship_Y_pos[8].CLK
vert_sync_int => Ship_Y_pos[9].CLK
vert_sync_int => \Move_Ball:aCount[0].CLK
vert_sync_int => \Move_Ball:aCount[1].CLK
vert_sync_int => \Move_Ball:aCount[2].CLK
vert_sync_int => \Move_Ball:aCount[3].CLK
vert_sync_int => \Move_Ball:aCount[4].CLK
vert_sync_int => \Move_Ball:aCount[5].CLK
vert_sync_int => \Move_Ball:aCount[6].CLK
vert_sync_int => \Move_Ball:aCount[7].CLK
vert_sync_int => \Move_Ball:aCount[8].CLK
vert_sync_int => \Move_Ball:aCount[9].CLK
vert_sync_int => \Move_Ball:aCount[10].CLK
vert_sync_int => \Move_Ball:aCount[11].CLK
vert_sync_int => \Move_Ball:aCount[12].CLK
vert_sync_int => \Move_Ball:aCount[13].CLK
vert_sync_int => \Move_Ball:aCount[14].CLK
vert_sync_int => \Move_Ball:aCount[15].CLK
vert_sync_int => \Move_Ball:aCount[16].CLK
vert_sync_int => \Move_Ball:aCount[17].CLK
vert_sync_int => \Move_Ball:aCount[18].CLK
vert_sync_int => \Move_Ball:aCount[19].CLK
vert_sync_int => \Move_Ball:aCount[20].CLK
vert_sync_int => \Move_Ball:aCount[21].CLK
vert_sync_int => \Move_Ball:aCount[22].CLK
vert_sync_int => \Move_Ball:aCount[23].CLK
vert_sync_int => \Move_Ball:aCount[24].CLK
vert_sync_int => \Move_Ball:aCount[25].CLK
vert_sync_int => \Move_Ball:aCount[26].CLK
vert_sync_int => \Move_Ball:aCount[27].CLK
vert_sync_int => \Move_Ball:aCount[28].CLK
vert_sync_int => \Move_Ball:aCount[29].CLK
vert_sync_int => \Move_Ball:aCount[30].CLK
vert_sync_int => \Move_Ball:aCount[31].CLK
vert_sync_int => Ship_Y_motion[0].CLK
vert_sync_int => Ship_Y_motion[1].CLK
vert_sync_int => Ship_Y_motion[2].CLK
vert_sync_int => Ship_Y_motion[3].CLK
vert_sync_int => Ship_Y_motion[4].CLK
vert_sync_int => Ship_Y_motion[5].CLK
vert_sync_int => Ship_Y_motion[6].CLK
vert_sync_int => Ship_Y_motion[7].CLK
vert_sync_int => Ship_Y_motion[8].CLK
vert_sync_int => Ship_Y_motion[9].CLK
vert_sync_int => \Move_Ball:SpeedCount[0].CLK
vert_sync_int => \Move_Ball:SpeedCount[1].CLK
vert_sync_int => \Move_Ball:SpeedCount[2].CLK
vert_sync_int => \Move_Ball:SpeedCount[3].CLK
vert_sync_int => \Move_Ball:SpeedCount[4].CLK
vert_sync_int => \Move_Ball:SpeedCount[5].CLK
vert_sync_int => \Move_Ball:SpeedCount[6].CLK
vert_sync_int => \Move_Ball:SpeedCount[7].CLK
vert_sync_int => \Move_Ball:SpeedCount[8].CLK
vert_sync_int => \Move_Ball:SpeedCount[9].CLK
vert_sync_int => \Move_Ball:SpeedCount[10].CLK
vert_sync_int => \Move_Ball:SpeedCount[11].CLK
vert_sync_int => \Move_Ball:SpeedCount[12].CLK
vert_sync_int => \Move_Ball:SpeedCount[13].CLK
vert_sync_int => \Move_Ball:SpeedCount[14].CLK
vert_sync_int => \Move_Ball:SpeedCount[15].CLK
vert_sync_int => \Move_Ball:SpeedCount[16].CLK
vert_sync_int => \Move_Ball:SpeedCount[17].CLK
vert_sync_int => \Move_Ball:SpeedCount[18].CLK
vert_sync_int => \Move_Ball:SpeedCount[19].CLK
vert_sync_int => \Move_Ball:SpeedCount[20].CLK
vert_sync_int => \Move_Ball:SpeedCount[21].CLK
vert_sync_int => \Move_Ball:SpeedCount[22].CLK
vert_sync_int => \Move_Ball:SpeedCount[23].CLK
vert_sync_int => \Move_Ball:SpeedCount[24].CLK
vert_sync_int => \Move_Ball:SpeedCount[25].CLK
vert_sync_int => \Move_Ball:SpeedCount[26].CLK
vert_sync_int => \Move_Ball:SpeedCount[27].CLK
vert_sync_int => \Move_Ball:SpeedCount[28].CLK
vert_sync_int => \Move_Ball:SpeedCount[29].CLK
vert_sync_int => \Move_Ball:SpeedCount[30].CLK
vert_sync_int => \Move_Ball:SpeedCount[31].CLK
vert_sync_int => Speed[0].CLK
vert_sync_int => Speed[1].CLK
vert_sync_int => Speed[2].CLK
vert_sync_int => Speed[3].CLK
vert_sync_int => Speed[4].CLK
vert_sync_int => Speed[5].CLK
vert_sync_int => Speed[6].CLK
vert_sync_int => Speed[7].CLK
vert_sync_int => Speed[8].CLK
vert_sync_int => Speed[9].CLK
Fuel_X[0] => LessThan15.IN20
Fuel_X[0] => Add9.IN10
Fuel_X[1] => LessThan15.IN19
Fuel_X[1] => Add9.IN9
Fuel_X[2] => LessThan15.IN18
Fuel_X[2] => Add9.IN8
Fuel_X[3] => LessThan15.IN17
Fuel_X[3] => Add9.IN7
Fuel_X[4] => LessThan15.IN16
Fuel_X[4] => Add9.IN6
Fuel_X[5] => LessThan15.IN15
Fuel_X[5] => Add9.IN5
Fuel_X[6] => LessThan15.IN14
Fuel_X[6] => Add9.IN4
Fuel_X[7] => LessThan15.IN13
Fuel_X[7] => Add9.IN3
Fuel_X[8] => LessThan15.IN12
Fuel_X[8] => Add9.IN2
Fuel_X[9] => LessThan15.IN11
Fuel_X[9] => Add9.IN1
Fuel_Y[0] => LessThan17.IN20
Fuel_Y[0] => Add10.IN10
Fuel_Y[1] => LessThan17.IN19
Fuel_Y[1] => Add10.IN9
Fuel_Y[2] => LessThan17.IN18
Fuel_Y[2] => Add10.IN8
Fuel_Y[3] => LessThan17.IN17
Fuel_Y[3] => Add10.IN7
Fuel_Y[4] => LessThan17.IN16
Fuel_Y[4] => Add10.IN6
Fuel_Y[5] => LessThan17.IN15
Fuel_Y[5] => Add10.IN5
Fuel_Y[6] => LessThan17.IN14
Fuel_Y[6] => Add10.IN4
Fuel_Y[7] => LessThan17.IN13
Fuel_Y[7] => Add10.IN3
Fuel_Y[8] => LessThan17.IN12
Fuel_Y[8] => Add10.IN2
Fuel_Y[9] => LessThan17.IN11
Fuel_Y[9] => Add10.IN1
Gift_X[0] => LessThan19.IN20
Gift_X[0] => Add11.IN10
Gift_X[1] => LessThan19.IN19
Gift_X[1] => Add11.IN9
Gift_X[2] => LessThan19.IN18
Gift_X[2] => Add11.IN8
Gift_X[3] => LessThan19.IN17
Gift_X[3] => Add11.IN7
Gift_X[4] => LessThan19.IN16
Gift_X[4] => Add11.IN6
Gift_X[5] => LessThan19.IN15
Gift_X[5] => Add11.IN5
Gift_X[6] => LessThan19.IN14
Gift_X[6] => Add11.IN4
Gift_X[7] => LessThan19.IN13
Gift_X[7] => Add11.IN3
Gift_X[8] => LessThan19.IN12
Gift_X[8] => Add11.IN2
Gift_X[9] => LessThan19.IN11
Gift_X[9] => Add11.IN1
Gift_Y[0] => LessThan21.IN20
Gift_Y[0] => Add12.IN10
Gift_Y[1] => LessThan21.IN19
Gift_Y[1] => Add12.IN9
Gift_Y[2] => LessThan21.IN18
Gift_Y[2] => Add12.IN8
Gift_Y[3] => LessThan21.IN17
Gift_Y[3] => Add12.IN7
Gift_Y[4] => LessThan21.IN16
Gift_Y[4] => Add12.IN6
Gift_Y[5] => LessThan21.IN15
Gift_Y[5] => Add12.IN5
Gift_Y[6] => LessThan21.IN14
Gift_Y[6] => Add12.IN4
Gift_Y[7] => LessThan21.IN13
Gift_Y[7] => Add12.IN3
Gift_Y[8] => LessThan21.IN12
Gift_Y[8] => Add12.IN2
Gift_Y[9] => LessThan21.IN11
Gift_Y[9] => Add12.IN1
FuelSize[0] => Add9.IN20
FuelSize[0] => Add10.IN20
FuelSize[1] => Add9.IN19
FuelSize[1] => Add10.IN19
FuelSize[2] => Add9.IN18
FuelSize[2] => Add10.IN18
FuelSize[3] => Add9.IN17
FuelSize[3] => Add10.IN17
FuelSize[4] => Add9.IN16
FuelSize[4] => Add10.IN16
FuelSize[5] => Add9.IN15
FuelSize[5] => Add10.IN15
FuelSize[6] => Add9.IN14
FuelSize[6] => Add10.IN14
FuelSize[7] => Add9.IN13
FuelSize[7] => Add10.IN13
FuelSize[8] => Add9.IN12
FuelSize[8] => Add10.IN12
FuelSize[9] => Add9.IN11
FuelSize[9] => Add10.IN11
GiftSize[0] => Add11.IN20
GiftSize[0] => Add12.IN20
GiftSize[1] => Add11.IN19
GiftSize[1] => Add12.IN19
GiftSize[2] => Add11.IN18
GiftSize[2] => Add12.IN18
GiftSize[3] => Add11.IN17
GiftSize[3] => Add12.IN17
GiftSize[4] => Add11.IN16
GiftSize[4] => Add12.IN16
GiftSize[5] => Add11.IN15
GiftSize[5] => Add12.IN15
GiftSize[6] => Add11.IN14
GiftSize[6] => Add12.IN14
GiftSize[7] => Add11.IN13
GiftSize[7] => Add12.IN13
GiftSize[8] => Add11.IN12
GiftSize[8] => Add12.IN12
GiftSize[9] => Add11.IN11
GiftSize[9] => Add12.IN11
Ship_YOUT[0] <= Ship_YOUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ship_YOUT[1] <= Ship_YOUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ship_YOUT[2] <= Ship_YOUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ship_YOUT[3] <= Ship_YOUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ship_YOUT[4] <= Ship_YOUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ship_YOUT[5] <= Ship_YOUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ship_YOUT[6] <= Ship_YOUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ship_YOUT[7] <= Ship_YOUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ship_YOUT[8] <= Ship_YOUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ship_YOUT[9] <= Ship_YOUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ship_XOUT[0] <= Ship_XOUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ship_XOUT[1] <= Ship_XOUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ship_XOUT[2] <= Ship_XOUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ship_XOUT[3] <= Ship_XOUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ship_XOUT[4] <= Ship_XOUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ship_XOUT[5] <= Ship_XOUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ship_XOUT[6] <= Ship_XOUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ship_XOUT[7] <= Ship_XOUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ship_XOUT[8] <= Ship_XOUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ship_XOUT[9] <= Ship_XOUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Size_OUT[0] <= <GND>
Size_OUT[1] <= <GND>
Size_OUT[2] <= <GND>
Size_OUT[3] <= <GND>
Size_OUT[4] <= <GND>
Size_OUT[5] <= <VCC>
Size_OUT[6] <= <GND>
Size_OUT[7] <= <GND>
Size_OUT[8] <= <GND>
Size_OUT[9] <= <GND>
Alive <= Alive~reg0.DB_MAX_OUTPUT_PORT_TYPE
ScoreTHOUSAND_OUT[0] <= ScoreTHOUSAND_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ScoreTHOUSAND_OUT[1] <= ScoreTHOUSAND_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ScoreTHOUSAND_OUT[2] <= ScoreTHOUSAND_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ScoreTHOUSAND_OUT[3] <= ScoreTHOUSAND_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ScoreHUNDRED_OUT[0] <= ScoreHUNDRED_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ScoreHUNDRED_OUT[1] <= ScoreHUNDRED_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ScoreHUNDRED_OUT[2] <= ScoreHUNDRED_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ScoreHUNDRED_OUT[3] <= ScoreHUNDRED_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ScoreTEN_OUT[0] <= ScoreTEN_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ScoreTEN_OUT[1] <= ScoreTEN_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ScoreTEN_OUT[2] <= ScoreTEN_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ScoreTEN_OUT[3] <= ScoreTEN_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ScoreONE_OUT[0] <= ScoreONE_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ScoreONE_OUT[1] <= ScoreONE_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ScoreONE_OUT[2] <= ScoreONE_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ScoreONE_OUT[3] <= ScoreONE_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FuelOUT[0] <= FuelOUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FuelOUT[1] <= FuelOUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FuelOUT[2] <= FuelOUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FuelOUT[3] <= FuelOUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FuelOUT[4] <= FuelOUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FuelOUT[5] <= FuelOUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FuelOUT[6] <= FuelOUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GiftPickUp <= GiftPickUp~reg0.DB_MAX_OUTPUT_PORT_TYPE
FuelPickUp <= FuelPickUp~reg0.DB_MAX_OUTPUT_PORT_TYPE
SpeedOUT[0] <= SpeedOUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SpeedOUT[1] <= SpeedOUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SpeedOUT[2] <= SpeedOUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SpeedOUT[3] <= SpeedOUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SpeedOUT[4] <= SpeedOUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SpeedOUT[5] <= SpeedOUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SpeedOUT[6] <= SpeedOUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SpeedOUT[7] <= SpeedOUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SpeedOUT[8] <= SpeedOUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SpeedOUT[9] <= SpeedOUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|miniProject|MOUSE:inst1
clock_25Mhz => MOUSE_CLK_FILTER.CLK
clock_25Mhz => filter[0].CLK
clock_25Mhz => filter[1].CLK
clock_25Mhz => filter[2].CLK
clock_25Mhz => filter[3].CLK
clock_25Mhz => filter[4].CLK
clock_25Mhz => filter[5].CLK
clock_25Mhz => filter[6].CLK
clock_25Mhz => filter[7].CLK
clock_25Mhz => CHAROUT[0].CLK
clock_25Mhz => CHAROUT[1].CLK
clock_25Mhz => CHAROUT[2].CLK
clock_25Mhz => CHAROUT[3].CLK
clock_25Mhz => CHAROUT[4].CLK
clock_25Mhz => CHAROUT[5].CLK
clock_25Mhz => CHAROUT[6].CLK
clock_25Mhz => CHAROUT[7].CLK
clock_25Mhz => send_data.CLK
clock_25Mhz => inhibit_wait_count[0].CLK
clock_25Mhz => inhibit_wait_count[1].CLK
clock_25Mhz => inhibit_wait_count[2].CLK
clock_25Mhz => inhibit_wait_count[3].CLK
clock_25Mhz => inhibit_wait_count[4].CLK
clock_25Mhz => inhibit_wait_count[5].CLK
clock_25Mhz => inhibit_wait_count[6].CLK
clock_25Mhz => inhibit_wait_count[7].CLK
clock_25Mhz => inhibit_wait_count[8].CLK
clock_25Mhz => inhibit_wait_count[9].CLK
clock_25Mhz => inhibit_wait_count[10].CLK
clock_25Mhz => mouse_state~7.DATAIN
reset => right_button~reg0.ACLR
reset => left_button~reg0.ACLR
reset => PACKET_COUNT[0].ACLR
reset => PACKET_COUNT[1].ACLR
reset => READ_CHAR.ACLR
reset => INCNT[0].ACLR
reset => INCNT[1].ACLR
reset => INCNT[2].ACLR
reset => INCNT[3].ACLR
reset => send_data.ACLR
reset => inhibit_wait_count[0].ACLR
reset => inhibit_wait_count[1].ACLR
reset => inhibit_wait_count[2].ACLR
reset => inhibit_wait_count[3].ACLR
reset => inhibit_wait_count[4].ACLR
reset => inhibit_wait_count[5].ACLR
reset => inhibit_wait_count[6].ACLR
reset => inhibit_wait_count[7].ACLR
reset => inhibit_wait_count[8].ACLR
reset => inhibit_wait_count[9].ACLR
reset => inhibit_wait_count[10].ACLR
reset => mouse_state~9.DATAIN
reset => CHAROUT[7].ENA
reset => CHAROUT[6].ENA
reset => CHAROUT[5].ENA
reset => CHAROUT[4].ENA
reset => CHAROUT[3].ENA
reset => CHAROUT[2].ENA
reset => CHAROUT[1].ENA
reset => CHAROUT[0].ENA
reset => iready_set.ENA
reset => SHIFTIN[8].ENA
reset => SHIFTIN[7].ENA
reset => SHIFTIN[6].ENA
reset => SHIFTIN[5].ENA
reset => SHIFTIN[4].ENA
reset => SHIFTIN[3].ENA
reset => SHIFTIN[2].ENA
reset => SHIFTIN[1].ENA
reset => SHIFTIN[0].ENA
reset => cursor_column[9].ENA
reset => cursor_column[8].ENA
reset => cursor_column[7].ENA
reset => cursor_column[6].ENA
reset => cursor_column[5].ENA
reset => cursor_column[4].ENA
reset => cursor_column[3].ENA
reset => cursor_column[2].ENA
reset => cursor_column[1].ENA
reset => cursor_column[0].ENA
reset => cursor_row[9].ENA
reset => cursor_row[8].ENA
reset => cursor_row[7].ENA
reset => cursor_row[6].ENA
reset => cursor_row[5].ENA
reset => cursor_row[4].ENA
reset => cursor_row[3].ENA
reset => cursor_row[2].ENA
reset => cursor_row[1].ENA
reset => cursor_row[0].ENA
reset => new_cursor_column[9].ENA
reset => new_cursor_column[8].ENA
reset => new_cursor_column[7].ENA
reset => new_cursor_column[6].ENA
reset => new_cursor_column[5].ENA
reset => new_cursor_column[4].ENA
reset => new_cursor_column[3].ENA
reset => new_cursor_column[2].ENA
reset => new_cursor_column[1].ENA
reset => new_cursor_column[0].ENA
reset => new_cursor_row[9].ENA
reset => new_cursor_row[8].ENA
reset => new_cursor_row[7].ENA
reset => new_cursor_row[6].ENA
reset => new_cursor_row[5].ENA
reset => new_cursor_row[4].ENA
reset => new_cursor_row[3].ENA
reset => new_cursor_row[2].ENA
reset => new_cursor_row[1].ENA
reset => PACKET_CHAR3[0].ENA
reset => new_cursor_row[0].ENA
reset => PACKET_CHAR1[1].ENA
reset => PACKET_CHAR1[0].ENA
reset => PACKET_CHAR2[7].ENA
reset => PACKET_CHAR2[6].ENA
reset => PACKET_CHAR2[5].ENA
reset => PACKET_CHAR2[4].ENA
reset => PACKET_CHAR2[3].ENA
reset => PACKET_CHAR2[2].ENA
reset => PACKET_CHAR2[1].ENA
reset => PACKET_CHAR2[0].ENA
reset => PACKET_CHAR3[7].ENA
reset => PACKET_CHAR3[6].ENA
reset => PACKET_CHAR3[5].ENA
reset => PACKET_CHAR3[4].ENA
reset => PACKET_CHAR3[3].ENA
reset => PACKET_CHAR3[2].ENA
reset => PACKET_CHAR3[1].ENA
mouse_data <> mouse_data
mouse_clk <> mouse_clk
left_button <= left_button~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_button <= right_button~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[0] <= cursor_row[0].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[1] <= cursor_row[1].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[2] <= cursor_row[2].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[3] <= cursor_row[3].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[4] <= cursor_row[4].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[5] <= cursor_row[5].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[6] <= cursor_row[6].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[7] <= cursor_row[7].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[8] <= cursor_row[8].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[9] <= cursor_row[9].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[0] <= cursor_column[0].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[1] <= cursor_column[1].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[2] <= cursor_column[2].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[3] <= cursor_column[3].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[4] <= cursor_column[4].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[5] <= cursor_column[5].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[6] <= cursor_column[6].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[7] <= cursor_column[7].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[8] <= cursor_column[8].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[9] <= cursor_column[9].DB_MAX_OUTPUT_PORT_TYPE


|miniProject|Objects:inst11
Clock => ~NO_FANOUT~
State[0] => Equal0.IN3
State[1] => Equal0.IN2
vert_sync_int => GiftSizeOUT[0]~reg0.CLK
vert_sync_int => GiftSizeOUT[1]~reg0.CLK
vert_sync_int => GiftSizeOUT[2]~reg0.CLK
vert_sync_int => GiftSizeOUT[3]~reg0.CLK
vert_sync_int => GiftSizeOUT[4]~reg0.CLK
vert_sync_int => GiftSizeOUT[5]~reg0.CLK
vert_sync_int => GiftSizeOUT[6]~reg0.CLK
vert_sync_int => GiftSizeOUT[7]~reg0.CLK
vert_sync_int => GiftSizeOUT[8]~reg0.CLK
vert_sync_int => GiftSizeOUT[9]~reg0.CLK
vert_sync_int => Gift_XOUT[0]~reg0.CLK
vert_sync_int => Gift_XOUT[1]~reg0.CLK
vert_sync_int => Gift_XOUT[2]~reg0.CLK
vert_sync_int => Gift_XOUT[3]~reg0.CLK
vert_sync_int => Gift_XOUT[4]~reg0.CLK
vert_sync_int => Gift_XOUT[5]~reg0.CLK
vert_sync_int => Gift_XOUT[6]~reg0.CLK
vert_sync_int => Gift_XOUT[7]~reg0.CLK
vert_sync_int => Gift_XOUT[8]~reg0.CLK
vert_sync_int => Gift_XOUT[9]~reg0.CLK
vert_sync_int => Gift_YOUT[0]~reg0.CLK
vert_sync_int => Gift_YOUT[1]~reg0.CLK
vert_sync_int => Gift_YOUT[2]~reg0.CLK
vert_sync_int => Gift_YOUT[3]~reg0.CLK
vert_sync_int => Gift_YOUT[4]~reg0.CLK
vert_sync_int => Gift_YOUT[5]~reg0.CLK
vert_sync_int => Gift_YOUT[6]~reg0.CLK
vert_sync_int => Gift_YOUT[7]~reg0.CLK
vert_sync_int => Gift_YOUT[8]~reg0.CLK
vert_sync_int => Gift_YOUT[9]~reg0.CLK
vert_sync_int => FuelSizeOUT[0]~reg0.CLK
vert_sync_int => FuelSizeOUT[1]~reg0.CLK
vert_sync_int => FuelSizeOUT[2]~reg0.CLK
vert_sync_int => FuelSizeOUT[3]~reg0.CLK
vert_sync_int => FuelSizeOUT[4]~reg0.CLK
vert_sync_int => FuelSizeOUT[5]~reg0.CLK
vert_sync_int => FuelSizeOUT[6]~reg0.CLK
vert_sync_int => FuelSizeOUT[7]~reg0.CLK
vert_sync_int => FuelSizeOUT[8]~reg0.CLK
vert_sync_int => FuelSizeOUT[9]~reg0.CLK
vert_sync_int => Fuel_XOUT[0]~reg0.CLK
vert_sync_int => Fuel_XOUT[1]~reg0.CLK
vert_sync_int => Fuel_XOUT[2]~reg0.CLK
vert_sync_int => Fuel_XOUT[3]~reg0.CLK
vert_sync_int => Fuel_XOUT[4]~reg0.CLK
vert_sync_int => Fuel_XOUT[5]~reg0.CLK
vert_sync_int => Fuel_XOUT[6]~reg0.CLK
vert_sync_int => Fuel_XOUT[7]~reg0.CLK
vert_sync_int => Fuel_XOUT[8]~reg0.CLK
vert_sync_int => Fuel_XOUT[9]~reg0.CLK
vert_sync_int => Fuel_YOUT[0]~reg0.CLK
vert_sync_int => Fuel_YOUT[1]~reg0.CLK
vert_sync_int => Fuel_YOUT[2]~reg0.CLK
vert_sync_int => Fuel_YOUT[3]~reg0.CLK
vert_sync_int => Fuel_YOUT[4]~reg0.CLK
vert_sync_int => Fuel_YOUT[5]~reg0.CLK
vert_sync_int => Fuel_YOUT[6]~reg0.CLK
vert_sync_int => Fuel_YOUT[7]~reg0.CLK
vert_sync_int => Fuel_YOUT[8]~reg0.CLK
vert_sync_int => Fuel_YOUT[9]~reg0.CLK
vert_sync_int => Gift_Y_pos[0].CLK
vert_sync_int => Gift_Y_pos[1].CLK
vert_sync_int => Gift_Y_pos[2].CLK
vert_sync_int => Gift_Y_pos[3].CLK
vert_sync_int => Gift_Y_pos[4].CLK
vert_sync_int => Gift_Y_pos[5].CLK
vert_sync_int => Gift_Y_pos[6].CLK
vert_sync_int => Gift_Y_pos[7].CLK
vert_sync_int => Gift_Y_pos[8].CLK
vert_sync_int => Gift_Y_pos[9].CLK
vert_sync_int => Fuel_Y_pos[0].CLK
vert_sync_int => Fuel_Y_pos[1].CLK
vert_sync_int => Fuel_Y_pos[2].CLK
vert_sync_int => Fuel_Y_pos[3].CLK
vert_sync_int => Fuel_Y_pos[4].CLK
vert_sync_int => Fuel_Y_pos[5].CLK
vert_sync_int => Fuel_Y_pos[6].CLK
vert_sync_int => Fuel_Y_pos[7].CLK
vert_sync_int => Fuel_Y_pos[8].CLK
vert_sync_int => Fuel_Y_pos[9].CLK
vert_sync_int => \Move_Objects:MovingGift.CLK
vert_sync_int => GiftSize[0].CLK
vert_sync_int => GiftSize[1].CLK
vert_sync_int => GiftSize[2].CLK
vert_sync_int => GiftSize[3].CLK
vert_sync_int => GiftSize[4].CLK
vert_sync_int => GiftSize[5].CLK
vert_sync_int => GiftSize[6].CLK
vert_sync_int => GiftSize[7].CLK
vert_sync_int => GiftSize[8].CLK
vert_sync_int => GiftSize[9].CLK
vert_sync_int => Gift_X_pos[0].CLK
vert_sync_int => Gift_X_pos[1].CLK
vert_sync_int => Gift_X_pos[2].CLK
vert_sync_int => Gift_X_pos[3].CLK
vert_sync_int => Gift_X_pos[4].CLK
vert_sync_int => Gift_X_pos[5].CLK
vert_sync_int => Gift_X_pos[6].CLK
vert_sync_int => Gift_X_pos[7].CLK
vert_sync_int => Gift_X_pos[8].CLK
vert_sync_int => Gift_X_pos[9].CLK
vert_sync_int => \Move_Objects:MovingFuel.CLK
vert_sync_int => FuelSize[0].CLK
vert_sync_int => FuelSize[1].CLK
vert_sync_int => FuelSize[2].CLK
vert_sync_int => FuelSize[3].CLK
vert_sync_int => FuelSize[4].CLK
vert_sync_int => FuelSize[5].CLK
vert_sync_int => FuelSize[6].CLK
vert_sync_int => FuelSize[7].CLK
vert_sync_int => FuelSize[8].CLK
vert_sync_int => FuelSize[9].CLK
vert_sync_int => Fuel_X_pos[0].CLK
vert_sync_int => Fuel_X_pos[1].CLK
vert_sync_int => Fuel_X_pos[2].CLK
vert_sync_int => Fuel_X_pos[3].CLK
vert_sync_int => Fuel_X_pos[4].CLK
vert_sync_int => Fuel_X_pos[5].CLK
vert_sync_int => Fuel_X_pos[6].CLK
vert_sync_int => Fuel_X_pos[7].CLK
vert_sync_int => Fuel_X_pos[8].CLK
vert_sync_int => Fuel_X_pos[9].CLK
RandomY[0] => LessThan12.IN20
RandomY[0] => LessThan13.IN20
RandomY[0] => Gift_Y_pos.DATAA
RandomY[1] => LessThan12.IN19
RandomY[1] => LessThan13.IN19
RandomY[1] => Gift_Y_pos.DATAA
RandomY[2] => LessThan12.IN18
RandomY[2] => LessThan13.IN18
RandomY[2] => Gift_Y_pos.DATAA
RandomY[3] => LessThan12.IN17
RandomY[3] => LessThan13.IN17
RandomY[3] => Gift_Y_pos.DATAA
RandomY[4] => LessThan12.IN16
RandomY[4] => LessThan13.IN16
RandomY[4] => Gift_Y_pos.DATAA
RandomY[5] => LessThan12.IN15
RandomY[5] => LessThan13.IN15
RandomY[5] => Gift_Y_pos.DATAA
RandomY[6] => LessThan12.IN14
RandomY[6] => LessThan13.IN14
RandomY[6] => Gift_Y_pos.DATAA
RandomY[7] => LessThan12.IN13
RandomY[7] => LessThan13.IN13
RandomY[7] => Gift_Y_pos.DATAA
RandomY[8] => LessThan12.IN12
RandomY[8] => LessThan13.IN12
RandomY[8] => Gift_Y_pos.DATAA
RandomY[9] => LessThan12.IN11
RandomY[9] => LessThan13.IN11
RandomY[9] => Gift_Y_pos.DATAA
RandomGEN[0] => LessThan11.IN20
RandomGEN[1] => LessThan11.IN19
RandomGEN[2] => LessThan11.IN18
RandomGEN[3] => LessThan11.IN17
RandomGEN[4] => LessThan11.IN16
RandomGEN[5] => LessThan11.IN15
RandomGEN[6] => LessThan11.IN14
RandomGEN[7] => LessThan11.IN13
RandomGEN[8] => LessThan11.IN12
RandomGEN[9] => LessThan11.IN11
Ship_Fuel[0] => LessThan3.IN14
Ship_Fuel[1] => LessThan3.IN13
Ship_Fuel[2] => LessThan3.IN12
Ship_Fuel[3] => LessThan3.IN11
Ship_Fuel[4] => LessThan3.IN10
Ship_Fuel[5] => LessThan3.IN9
Ship_Fuel[6] => LessThan3.IN8
Pipe1_X[0] => LessThan4.IN20
Pipe1_X[0] => LessThan5.IN20
Pipe1_X[1] => LessThan4.IN19
Pipe1_X[1] => LessThan5.IN19
Pipe1_X[2] => LessThan4.IN18
Pipe1_X[2] => LessThan5.IN18
Pipe1_X[3] => LessThan4.IN17
Pipe1_X[3] => LessThan5.IN17
Pipe1_X[4] => LessThan4.IN16
Pipe1_X[4] => LessThan5.IN16
Pipe1_X[5] => LessThan4.IN15
Pipe1_X[5] => LessThan5.IN15
Pipe1_X[6] => LessThan4.IN14
Pipe1_X[6] => LessThan5.IN14
Pipe1_X[7] => LessThan4.IN13
Pipe1_X[7] => LessThan5.IN13
Pipe1_X[8] => LessThan4.IN12
Pipe1_X[8] => LessThan5.IN12
Pipe1_X[9] => LessThan4.IN11
Pipe1_X[9] => LessThan5.IN11
Pipe2_X[0] => LessThan6.IN20
Pipe2_X[0] => LessThan7.IN20
Pipe2_X[1] => LessThan6.IN19
Pipe2_X[1] => LessThan7.IN19
Pipe2_X[2] => LessThan6.IN18
Pipe2_X[2] => LessThan7.IN18
Pipe2_X[3] => LessThan6.IN17
Pipe2_X[3] => LessThan7.IN17
Pipe2_X[4] => LessThan6.IN16
Pipe2_X[4] => LessThan7.IN16
Pipe2_X[5] => LessThan6.IN15
Pipe2_X[5] => LessThan7.IN15
Pipe2_X[6] => LessThan6.IN14
Pipe2_X[6] => LessThan7.IN14
Pipe2_X[7] => LessThan6.IN13
Pipe2_X[7] => LessThan7.IN13
Pipe2_X[8] => LessThan6.IN12
Pipe2_X[8] => LessThan7.IN12
Pipe2_X[9] => LessThan6.IN11
Pipe2_X[9] => LessThan7.IN11
ResetFuel => Fuel_X_pos.OUTPUTSELECT
ResetFuel => Fuel_X_pos.OUTPUTSELECT
ResetFuel => Fuel_X_pos.OUTPUTSELECT
ResetFuel => Fuel_X_pos.OUTPUTSELECT
ResetFuel => Fuel_X_pos.OUTPUTSELECT
ResetFuel => Fuel_X_pos.OUTPUTSELECT
ResetFuel => Fuel_X_pos.OUTPUTSELECT
ResetFuel => Fuel_X_pos.OUTPUTSELECT
ResetFuel => Fuel_X_pos.OUTPUTSELECT
ResetFuel => Fuel_X_pos.OUTPUTSELECT
ResetFuel => FuelSize.OUTPUTSELECT
ResetFuel => FuelSize.OUTPUTSELECT
ResetFuel => FuelSize.OUTPUTSELECT
ResetFuel => FuelSize.OUTPUTSELECT
ResetFuel => FuelSize.OUTPUTSELECT
ResetFuel => FuelSize.OUTPUTSELECT
ResetFuel => FuelSize.OUTPUTSELECT
ResetFuel => FuelSize.OUTPUTSELECT
ResetFuel => FuelSize.OUTPUTSELECT
ResetFuel => FuelSize.OUTPUTSELECT
ResetFuel => MovingFuel.OUTPUTSELECT
ResetGift => Gift_X_pos.OUTPUTSELECT
ResetGift => Gift_X_pos.OUTPUTSELECT
ResetGift => Gift_X_pos.OUTPUTSELECT
ResetGift => Gift_X_pos.OUTPUTSELECT
ResetGift => Gift_X_pos.OUTPUTSELECT
ResetGift => Gift_X_pos.OUTPUTSELECT
ResetGift => Gift_X_pos.OUTPUTSELECT
ResetGift => Gift_X_pos.OUTPUTSELECT
ResetGift => Gift_X_pos.OUTPUTSELECT
ResetGift => Gift_X_pos.OUTPUTSELECT
ResetGift => GiftSize.OUTPUTSELECT
ResetGift => GiftSize.OUTPUTSELECT
ResetGift => GiftSize.OUTPUTSELECT
ResetGift => GiftSize.OUTPUTSELECT
ResetGift => GiftSize.OUTPUTSELECT
ResetGift => GiftSize.OUTPUTSELECT
ResetGift => GiftSize.OUTPUTSELECT
ResetGift => GiftSize.OUTPUTSELECT
ResetGift => GiftSize.OUTPUTSELECT
ResetGift => GiftSize.OUTPUTSELECT
ResetGift => MovingGift.OUTPUTSELECT
Speed[0] => LessThan1.IN10
Speed[0] => LessThan2.IN10
Speed[0] => LessThan9.IN10
Speed[0] => LessThan10.IN10
Speed[0] => Add2.IN10
Speed[0] => Add3.IN10
Speed[0] => Add0.IN10
Speed[0] => Add1.IN10
Speed[1] => LessThan1.IN9
Speed[1] => LessThan2.IN9
Speed[1] => LessThan9.IN9
Speed[1] => LessThan10.IN9
Speed[1] => Add2.IN9
Speed[1] => Add3.IN9
Speed[1] => Add0.IN9
Speed[1] => Add1.IN9
Speed[2] => LessThan1.IN8
Speed[2] => LessThan2.IN8
Speed[2] => LessThan9.IN8
Speed[2] => LessThan10.IN8
Speed[2] => Add2.IN8
Speed[2] => Add3.IN8
Speed[2] => Add0.IN8
Speed[2] => Add1.IN8
Speed[3] => LessThan1.IN7
Speed[3] => LessThan2.IN7
Speed[3] => LessThan9.IN7
Speed[3] => LessThan10.IN7
Speed[3] => Add2.IN7
Speed[3] => Add3.IN7
Speed[3] => Add0.IN7
Speed[3] => Add1.IN7
Speed[4] => LessThan1.IN6
Speed[4] => LessThan2.IN6
Speed[4] => LessThan9.IN6
Speed[4] => LessThan10.IN6
Speed[4] => Add2.IN6
Speed[4] => Add3.IN6
Speed[4] => Add0.IN6
Speed[4] => Add1.IN6
Speed[5] => LessThan1.IN5
Speed[5] => LessThan2.IN5
Speed[5] => LessThan9.IN5
Speed[5] => LessThan10.IN5
Speed[5] => Add2.IN5
Speed[5] => Add3.IN5
Speed[5] => Add0.IN5
Speed[5] => Add1.IN5
Speed[6] => LessThan1.IN4
Speed[6] => LessThan2.IN4
Speed[6] => LessThan9.IN4
Speed[6] => LessThan10.IN4
Speed[6] => Add2.IN4
Speed[6] => Add3.IN4
Speed[6] => Add0.IN4
Speed[6] => Add1.IN4
Speed[7] => LessThan1.IN3
Speed[7] => LessThan2.IN3
Speed[7] => LessThan9.IN3
Speed[7] => LessThan10.IN3
Speed[7] => Add2.IN3
Speed[7] => Add3.IN3
Speed[7] => Add0.IN3
Speed[7] => Add1.IN3
Speed[8] => LessThan1.IN2
Speed[8] => LessThan2.IN2
Speed[8] => LessThan9.IN2
Speed[8] => LessThan10.IN2
Speed[8] => Add2.IN2
Speed[8] => Add3.IN2
Speed[8] => Add0.IN2
Speed[8] => Add1.IN2
Speed[9] => LessThan1.IN1
Speed[9] => LessThan2.IN1
Speed[9] => LessThan9.IN1
Speed[9] => LessThan10.IN1
Speed[9] => Add2.IN1
Speed[9] => Add3.IN1
Speed[9] => Add0.IN1
Speed[9] => Add1.IN1
Fuel_XOUT[0] <= Fuel_XOUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fuel_XOUT[1] <= Fuel_XOUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fuel_XOUT[2] <= Fuel_XOUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fuel_XOUT[3] <= Fuel_XOUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fuel_XOUT[4] <= Fuel_XOUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fuel_XOUT[5] <= Fuel_XOUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fuel_XOUT[6] <= Fuel_XOUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fuel_XOUT[7] <= Fuel_XOUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fuel_XOUT[8] <= Fuel_XOUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fuel_XOUT[9] <= Fuel_XOUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fuel_YOUT[0] <= Fuel_YOUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fuel_YOUT[1] <= Fuel_YOUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fuel_YOUT[2] <= Fuel_YOUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fuel_YOUT[3] <= Fuel_YOUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fuel_YOUT[4] <= Fuel_YOUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fuel_YOUT[5] <= Fuel_YOUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fuel_YOUT[6] <= Fuel_YOUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fuel_YOUT[7] <= Fuel_YOUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fuel_YOUT[8] <= Fuel_YOUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fuel_YOUT[9] <= Fuel_YOUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Gift_XOUT[0] <= Gift_XOUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Gift_XOUT[1] <= Gift_XOUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Gift_XOUT[2] <= Gift_XOUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Gift_XOUT[3] <= Gift_XOUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Gift_XOUT[4] <= Gift_XOUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Gift_XOUT[5] <= Gift_XOUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Gift_XOUT[6] <= Gift_XOUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Gift_XOUT[7] <= Gift_XOUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Gift_XOUT[8] <= Gift_XOUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Gift_XOUT[9] <= Gift_XOUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Gift_YOUT[0] <= Gift_YOUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Gift_YOUT[1] <= Gift_YOUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Gift_YOUT[2] <= Gift_YOUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Gift_YOUT[3] <= Gift_YOUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Gift_YOUT[4] <= Gift_YOUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Gift_YOUT[5] <= Gift_YOUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Gift_YOUT[6] <= Gift_YOUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Gift_YOUT[7] <= Gift_YOUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Gift_YOUT[8] <= Gift_YOUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Gift_YOUT[9] <= Gift_YOUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FuelSizeOUT[0] <= FuelSizeOUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FuelSizeOUT[1] <= FuelSizeOUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FuelSizeOUT[2] <= FuelSizeOUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FuelSizeOUT[3] <= FuelSizeOUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FuelSizeOUT[4] <= FuelSizeOUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FuelSizeOUT[5] <= FuelSizeOUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FuelSizeOUT[6] <= FuelSizeOUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FuelSizeOUT[7] <= FuelSizeOUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FuelSizeOUT[8] <= FuelSizeOUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FuelSizeOUT[9] <= FuelSizeOUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GiftSizeOUT[0] <= GiftSizeOUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GiftSizeOUT[1] <= GiftSizeOUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GiftSizeOUT[2] <= GiftSizeOUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GiftSizeOUT[3] <= GiftSizeOUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GiftSizeOUT[4] <= GiftSizeOUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GiftSizeOUT[5] <= GiftSizeOUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GiftSizeOUT[6] <= GiftSizeOUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GiftSizeOUT[7] <= GiftSizeOUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GiftSizeOUT[8] <= GiftSizeOUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GiftSizeOUT[9] <= GiftSizeOUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|miniProject|PIPE:inst8
Clock => ~NO_FANOUT~
State[0] => Equal0.IN3
State[0] => Equal1.IN3
State[1] => Equal0.IN2
State[1] => Equal1.IN2
vert_sync_int => SizeOUT[0]~reg0.CLK
vert_sync_int => SizeOUT[1]~reg0.CLK
vert_sync_int => SizeOUT[2]~reg0.CLK
vert_sync_int => SizeOUT[3]~reg0.CLK
vert_sync_int => SizeOUT[4]~reg0.CLK
vert_sync_int => SizeOUT[5]~reg0.CLK
vert_sync_int => SizeOUT[6]~reg0.CLK
vert_sync_int => SizeOUT[7]~reg0.CLK
vert_sync_int => SizeOUT[8]~reg0.CLK
vert_sync_int => SizeOUT[9]~reg0.CLK
vert_sync_int => Pipe_XOUT[0]~reg0.CLK
vert_sync_int => Pipe_XOUT[1]~reg0.CLK
vert_sync_int => Pipe_XOUT[2]~reg0.CLK
vert_sync_int => Pipe_XOUT[3]~reg0.CLK
vert_sync_int => Pipe_XOUT[4]~reg0.CLK
vert_sync_int => Pipe_XOUT[5]~reg0.CLK
vert_sync_int => Pipe_XOUT[6]~reg0.CLK
vert_sync_int => Pipe_XOUT[7]~reg0.CLK
vert_sync_int => Pipe_XOUT[8]~reg0.CLK
vert_sync_int => Pipe_XOUT[9]~reg0.CLK
vert_sync_int => Pipe_YOUT[0]~reg0.CLK
vert_sync_int => Pipe_YOUT[1]~reg0.CLK
vert_sync_int => Pipe_YOUT[2]~reg0.CLK
vert_sync_int => Pipe_YOUT[3]~reg0.CLK
vert_sync_int => Pipe_YOUT[4]~reg0.CLK
vert_sync_int => Pipe_YOUT[5]~reg0.CLK
vert_sync_int => Pipe_YOUT[6]~reg0.CLK
vert_sync_int => Pipe_YOUT[7]~reg0.CLK
vert_sync_int => Pipe_YOUT[8]~reg0.CLK
vert_sync_int => Pipe_YOUT[9]~reg0.CLK
vert_sync_int => Pipe_Y_pos[0].CLK
vert_sync_int => Pipe_Y_pos[1].CLK
vert_sync_int => Pipe_Y_pos[2].CLK
vert_sync_int => Pipe_Y_pos[3].CLK
vert_sync_int => Pipe_Y_pos[4].CLK
vert_sync_int => Pipe_Y_pos[5].CLK
vert_sync_int => Pipe_Y_pos[6].CLK
vert_sync_int => Pipe_Y_pos[7].CLK
vert_sync_int => Pipe_Y_pos[8].CLK
vert_sync_int => Pipe_Y_pos[9].CLK
vert_sync_int => Pipe_X_pos[0].CLK
vert_sync_int => Pipe_X_pos[1].CLK
vert_sync_int => Pipe_X_pos[2].CLK
vert_sync_int => Pipe_X_pos[3].CLK
vert_sync_int => Pipe_X_pos[4].CLK
vert_sync_int => Pipe_X_pos[5].CLK
vert_sync_int => Pipe_X_pos[6].CLK
vert_sync_int => Pipe_X_pos[7].CLK
vert_sync_int => Pipe_X_pos[8].CLK
vert_sync_int => Pipe_X_pos[9].CLK
vert_sync_int => Size[0].CLK
vert_sync_int => Size[1].CLK
vert_sync_int => Size[2].CLK
vert_sync_int => Size[3].CLK
vert_sync_int => Size[4].CLK
vert_sync_int => Size[5].CLK
vert_sync_int => Size[6].CLK
vert_sync_int => Size[7].CLK
vert_sync_int => Size[8].CLK
vert_sync_int => Size[9].CLK
Random[0] => LessThan2.IN20
Random[0] => LessThan3.IN20
Random[0] => Pipe_Y_pos.DATAA
Random[1] => LessThan2.IN19
Random[1] => LessThan3.IN19
Random[1] => Pipe_Y_pos.DATAA
Random[2] => LessThan2.IN18
Random[2] => LessThan3.IN18
Random[2] => Pipe_Y_pos.DATAA
Random[3] => LessThan2.IN17
Random[3] => LessThan3.IN17
Random[3] => Pipe_Y_pos.DATAA
Random[4] => LessThan2.IN16
Random[4] => LessThan3.IN16
Random[4] => Pipe_Y_pos.DATAA
Random[5] => LessThan2.IN15
Random[5] => LessThan3.IN15
Random[5] => Pipe_Y_pos.DATAA
Random[6] => LessThan2.IN14
Random[6] => LessThan3.IN14
Random[6] => Pipe_Y_pos.DATAA
Random[7] => LessThan2.IN13
Random[7] => LessThan3.IN13
Random[7] => Pipe_Y_pos.DATAA
Random[8] => LessThan2.IN12
Random[8] => LessThan3.IN12
Random[8] => Pipe_Y_pos.DATAA
Random[9] => LessThan2.IN11
Random[9] => LessThan3.IN11
Random[9] => Pipe_Y_pos.DATAA
Speed[0] => LessThan1.IN10
Speed[0] => LessThan4.IN10
Speed[0] => Add1.IN10
Speed[0] => Add0.IN10
Speed[1] => LessThan1.IN9
Speed[1] => LessThan4.IN9
Speed[1] => Add1.IN9
Speed[1] => Add0.IN9
Speed[2] => LessThan1.IN8
Speed[2] => LessThan4.IN8
Speed[2] => Add1.IN8
Speed[2] => Add0.IN8
Speed[3] => LessThan1.IN7
Speed[3] => LessThan4.IN7
Speed[3] => Add1.IN7
Speed[3] => Add0.IN7
Speed[4] => LessThan1.IN6
Speed[4] => LessThan4.IN6
Speed[4] => Add1.IN6
Speed[4] => Add0.IN6
Speed[5] => LessThan1.IN5
Speed[5] => LessThan4.IN5
Speed[5] => Add1.IN5
Speed[5] => Add0.IN5
Speed[6] => LessThan1.IN4
Speed[6] => LessThan4.IN4
Speed[6] => Add1.IN4
Speed[6] => Add0.IN4
Speed[7] => LessThan1.IN3
Speed[7] => LessThan4.IN3
Speed[7] => Add1.IN3
Speed[7] => Add0.IN3
Speed[8] => LessThan1.IN2
Speed[8] => LessThan4.IN2
Speed[8] => Add1.IN2
Speed[8] => Add0.IN2
Speed[9] => LessThan1.IN1
Speed[9] => LessThan4.IN1
Speed[9] => Add1.IN1
Speed[9] => Add0.IN1
Pipe_XOUT[0] <= Pipe_XOUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Pipe_XOUT[1] <= Pipe_XOUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Pipe_XOUT[2] <= Pipe_XOUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Pipe_XOUT[3] <= Pipe_XOUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Pipe_XOUT[4] <= Pipe_XOUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Pipe_XOUT[5] <= Pipe_XOUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Pipe_XOUT[6] <= Pipe_XOUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Pipe_XOUT[7] <= Pipe_XOUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Pipe_XOUT[8] <= Pipe_XOUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Pipe_XOUT[9] <= Pipe_XOUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Pipe_YOUT[0] <= Pipe_YOUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Pipe_YOUT[1] <= Pipe_YOUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Pipe_YOUT[2] <= Pipe_YOUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Pipe_YOUT[3] <= Pipe_YOUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Pipe_YOUT[4] <= Pipe_YOUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Pipe_YOUT[5] <= Pipe_YOUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Pipe_YOUT[6] <= Pipe_YOUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Pipe_YOUT[7] <= Pipe_YOUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Pipe_YOUT[8] <= Pipe_YOUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Pipe_YOUT[9] <= Pipe_YOUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SizeOUT[0] <= SizeOUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SizeOUT[1] <= SizeOUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SizeOUT[2] <= SizeOUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SizeOUT[3] <= SizeOUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SizeOUT[4] <= SizeOUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SizeOUT[5] <= SizeOUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SizeOUT[6] <= SizeOUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SizeOUT[7] <= SizeOUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SizeOUT[8] <= SizeOUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SizeOUT[9] <= SizeOUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GapOUT[0] <= <GND>
GapOUT[1] <= <GND>
GapOUT[2] <= <GND>
GapOUT[3] <= <GND>
GapOUT[4] <= <GND>
GapOUT[5] <= <GND>
GapOUT[6] <= <GND>
GapOUT[7] <= <VCC>
GapOUT[8] <= <GND>
GapOUT[9] <= <GND>


|miniProject|LSFR:inst10
Clk => res[0]~reg0.CLK
Clk => res[1]~reg0.CLK
Clk => res[2]~reg0.CLK
Clk => res[3]~reg0.CLK
Clk => res[4]~reg0.CLK
Clk => res[5]~reg0.CLK
Clk => res[6]~reg0.CLK
Clk => res[7]~reg0.CLK
Clk => res[8]~reg0.CLK
Clk => res[9]~reg0.CLK
Clk => reg[0].CLK
Clk => reg[1].CLK
Clk => reg[2].CLK
Clk => reg[3].CLK
Clk => reg[4].CLK
Clk => reg[5].CLK
Clk => reg[6].CLK
Clk => reg[7].CLK
Clk => reg[8].CLK
Clk => reg[9].CLK
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|miniProject|FSM:inst12
Clk => State[0]~reg0.CLK
Clk => State[1]~reg0.CLK
Clk => CHANGING.CLK
Clk => current_state~1.DATAIN
Clk => next_state~5.DATAIN
SW_0 => next_state.DATAB
SW_0 => next_state.DATAB
PB_0 => CHANGING.OUTPUTSELECT
PB_0 => process_0.IN1
Ship_Alive => next_state.OUTPUTSELECT
Ship_Alive => next_state.OUTPUTSELECT
Ship_Alive => next_state.OUTPUTSELECT
Ship_Alive => next_state.OUTPUTSELECT
Ship_Alive => CHANGING.OUTPUTSELECT
State[0] <= State[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
State[1] <= State[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|miniProject|PIPE:inst9
Clock => ~NO_FANOUT~
State[0] => Equal0.IN3
State[0] => Equal1.IN3
State[1] => Equal0.IN2
State[1] => Equal1.IN2
vert_sync_int => SizeOUT[0]~reg0.CLK
vert_sync_int => SizeOUT[1]~reg0.CLK
vert_sync_int => SizeOUT[2]~reg0.CLK
vert_sync_int => SizeOUT[3]~reg0.CLK
vert_sync_int => SizeOUT[4]~reg0.CLK
vert_sync_int => SizeOUT[5]~reg0.CLK
vert_sync_int => SizeOUT[6]~reg0.CLK
vert_sync_int => SizeOUT[7]~reg0.CLK
vert_sync_int => SizeOUT[8]~reg0.CLK
vert_sync_int => SizeOUT[9]~reg0.CLK
vert_sync_int => Pipe_XOUT[0]~reg0.CLK
vert_sync_int => Pipe_XOUT[1]~reg0.CLK
vert_sync_int => Pipe_XOUT[2]~reg0.CLK
vert_sync_int => Pipe_XOUT[3]~reg0.CLK
vert_sync_int => Pipe_XOUT[4]~reg0.CLK
vert_sync_int => Pipe_XOUT[5]~reg0.CLK
vert_sync_int => Pipe_XOUT[6]~reg0.CLK
vert_sync_int => Pipe_XOUT[7]~reg0.CLK
vert_sync_int => Pipe_XOUT[8]~reg0.CLK
vert_sync_int => Pipe_XOUT[9]~reg0.CLK
vert_sync_int => Pipe_YOUT[0]~reg0.CLK
vert_sync_int => Pipe_YOUT[1]~reg0.CLK
vert_sync_int => Pipe_YOUT[2]~reg0.CLK
vert_sync_int => Pipe_YOUT[3]~reg0.CLK
vert_sync_int => Pipe_YOUT[4]~reg0.CLK
vert_sync_int => Pipe_YOUT[5]~reg0.CLK
vert_sync_int => Pipe_YOUT[6]~reg0.CLK
vert_sync_int => Pipe_YOUT[7]~reg0.CLK
vert_sync_int => Pipe_YOUT[8]~reg0.CLK
vert_sync_int => Pipe_YOUT[9]~reg0.CLK
vert_sync_int => Pipe_Y_pos[0].CLK
vert_sync_int => Pipe_Y_pos[1].CLK
vert_sync_int => Pipe_Y_pos[2].CLK
vert_sync_int => Pipe_Y_pos[3].CLK
vert_sync_int => Pipe_Y_pos[4].CLK
vert_sync_int => Pipe_Y_pos[5].CLK
vert_sync_int => Pipe_Y_pos[6].CLK
vert_sync_int => Pipe_Y_pos[7].CLK
vert_sync_int => Pipe_Y_pos[8].CLK
vert_sync_int => Pipe_Y_pos[9].CLK
vert_sync_int => Pipe_X_pos[0].CLK
vert_sync_int => Pipe_X_pos[1].CLK
vert_sync_int => Pipe_X_pos[2].CLK
vert_sync_int => Pipe_X_pos[3].CLK
vert_sync_int => Pipe_X_pos[4].CLK
vert_sync_int => Pipe_X_pos[5].CLK
vert_sync_int => Pipe_X_pos[6].CLK
vert_sync_int => Pipe_X_pos[7].CLK
vert_sync_int => Pipe_X_pos[8].CLK
vert_sync_int => Pipe_X_pos[9].CLK
vert_sync_int => Size[0].CLK
vert_sync_int => Size[1].CLK
vert_sync_int => Size[2].CLK
vert_sync_int => Size[3].CLK
vert_sync_int => Size[4].CLK
vert_sync_int => Size[5].CLK
vert_sync_int => Size[6].CLK
vert_sync_int => Size[7].CLK
vert_sync_int => Size[8].CLK
vert_sync_int => Size[9].CLK
Random[0] => LessThan2.IN20
Random[0] => LessThan3.IN20
Random[0] => Pipe_Y_pos.DATAA
Random[1] => LessThan2.IN19
Random[1] => LessThan3.IN19
Random[1] => Pipe_Y_pos.DATAA
Random[2] => LessThan2.IN18
Random[2] => LessThan3.IN18
Random[2] => Pipe_Y_pos.DATAA
Random[3] => LessThan2.IN17
Random[3] => LessThan3.IN17
Random[3] => Pipe_Y_pos.DATAA
Random[4] => LessThan2.IN16
Random[4] => LessThan3.IN16
Random[4] => Pipe_Y_pos.DATAA
Random[5] => LessThan2.IN15
Random[5] => LessThan3.IN15
Random[5] => Pipe_Y_pos.DATAA
Random[6] => LessThan2.IN14
Random[6] => LessThan3.IN14
Random[6] => Pipe_Y_pos.DATAA
Random[7] => LessThan2.IN13
Random[7] => LessThan3.IN13
Random[7] => Pipe_Y_pos.DATAA
Random[8] => LessThan2.IN12
Random[8] => LessThan3.IN12
Random[8] => Pipe_Y_pos.DATAA
Random[9] => LessThan2.IN11
Random[9] => LessThan3.IN11
Random[9] => Pipe_Y_pos.DATAA
Speed[0] => LessThan1.IN10
Speed[0] => LessThan4.IN10
Speed[0] => Add1.IN10
Speed[0] => Add0.IN10
Speed[1] => LessThan1.IN9
Speed[1] => LessThan4.IN9
Speed[1] => Add1.IN9
Speed[1] => Add0.IN9
Speed[2] => LessThan1.IN8
Speed[2] => LessThan4.IN8
Speed[2] => Add1.IN8
Speed[2] => Add0.IN8
Speed[3] => LessThan1.IN7
Speed[3] => LessThan4.IN7
Speed[3] => Add1.IN7
Speed[3] => Add0.IN7
Speed[4] => LessThan1.IN6
Speed[4] => LessThan4.IN6
Speed[4] => Add1.IN6
Speed[4] => Add0.IN6
Speed[5] => LessThan1.IN5
Speed[5] => LessThan4.IN5
Speed[5] => Add1.IN5
Speed[5] => Add0.IN5
Speed[6] => LessThan1.IN4
Speed[6] => LessThan4.IN4
Speed[6] => Add1.IN4
Speed[6] => Add0.IN4
Speed[7] => LessThan1.IN3
Speed[7] => LessThan4.IN3
Speed[7] => Add1.IN3
Speed[7] => Add0.IN3
Speed[8] => LessThan1.IN2
Speed[8] => LessThan4.IN2
Speed[8] => Add1.IN2
Speed[8] => Add0.IN2
Speed[9] => LessThan1.IN1
Speed[9] => LessThan4.IN1
Speed[9] => Add1.IN1
Speed[9] => Add0.IN1
Pipe_XOUT[0] <= Pipe_XOUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Pipe_XOUT[1] <= Pipe_XOUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Pipe_XOUT[2] <= Pipe_XOUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Pipe_XOUT[3] <= Pipe_XOUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Pipe_XOUT[4] <= Pipe_XOUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Pipe_XOUT[5] <= Pipe_XOUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Pipe_XOUT[6] <= Pipe_XOUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Pipe_XOUT[7] <= Pipe_XOUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Pipe_XOUT[8] <= Pipe_XOUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Pipe_XOUT[9] <= Pipe_XOUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Pipe_YOUT[0] <= Pipe_YOUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Pipe_YOUT[1] <= Pipe_YOUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Pipe_YOUT[2] <= Pipe_YOUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Pipe_YOUT[3] <= Pipe_YOUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Pipe_YOUT[4] <= Pipe_YOUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Pipe_YOUT[5] <= Pipe_YOUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Pipe_YOUT[6] <= Pipe_YOUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Pipe_YOUT[7] <= Pipe_YOUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Pipe_YOUT[8] <= Pipe_YOUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Pipe_YOUT[9] <= Pipe_YOUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SizeOUT[0] <= SizeOUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SizeOUT[1] <= SizeOUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SizeOUT[2] <= SizeOUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SizeOUT[3] <= SizeOUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SizeOUT[4] <= SizeOUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SizeOUT[5] <= SizeOUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SizeOUT[6] <= SizeOUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SizeOUT[7] <= SizeOUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SizeOUT[8] <= SizeOUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SizeOUT[9] <= SizeOUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GapOUT[0] <= <GND>
GapOUT[1] <= <GND>
GapOUT[2] <= <GND>
GapOUT[3] <= <GND>
GapOUT[4] <= <GND>
GapOUT[5] <= <GND>
GapOUT[6] <= <GND>
GapOUT[7] <= <VCC>
GapOUT[8] <= <GND>
GapOUT[9] <= <GND>


|miniProject|LSFR:inst6
Clk => res[0]~reg0.CLK
Clk => res[1]~reg0.CLK
Clk => res[2]~reg0.CLK
Clk => res[3]~reg0.CLK
Clk => res[4]~reg0.CLK
Clk => res[5]~reg0.CLK
Clk => res[6]~reg0.CLK
Clk => res[7]~reg0.CLK
Clk => res[8]~reg0.CLK
Clk => res[9]~reg0.CLK
Clk => reg[0].CLK
Clk => reg[1].CLK
Clk => reg[2].CLK
Clk => reg[3].CLK
Clk => reg[4].CLK
Clk => reg[5].CLK
Clk => reg[6].CLK
Clk => reg[7].CLK
Clk => reg[8].CLK
Clk => reg[9].CLK
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|miniProject|LSFR:inst15
Clk => res[0]~reg0.CLK
Clk => res[1]~reg0.CLK
Clk => res[2]~reg0.CLK
Clk => res[3]~reg0.CLK
Clk => res[4]~reg0.CLK
Clk => res[5]~reg0.CLK
Clk => res[6]~reg0.CLK
Clk => res[7]~reg0.CLK
Clk => res[8]~reg0.CLK
Clk => res[9]~reg0.CLK
Clk => reg[0].CLK
Clk => reg[1].CLK
Clk => reg[2].CLK
Clk => reg[3].CLK
Clk => reg[4].CLK
Clk => reg[5].CLK
Clk => reg[6].CLK
Clk => reg[7].CLK
Clk => reg[8].CLK
Clk => reg[9].CLK
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|miniProject|LSFR:inst14
Clk => res[0]~reg0.CLK
Clk => res[1]~reg0.CLK
Clk => res[2]~reg0.CLK
Clk => res[3]~reg0.CLK
Clk => res[4]~reg0.CLK
Clk => res[5]~reg0.CLK
Clk => res[6]~reg0.CLK
Clk => res[7]~reg0.CLK
Clk => res[8]~reg0.CLK
Clk => res[9]~reg0.CLK
Clk => reg[0].CLK
Clk => reg[1].CLK
Clk => reg[2].CLK
Clk => reg[3].CLK
Clk => reg[4].CLK
Clk => reg[5].CLK
Clk => reg[6].CLK
Clk => reg[7].CLK
Clk => reg[8].CLK
Clk => reg[9].CLK
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|miniProject|TEXT:inst13
Clk => ~NO_FANOUT~
State[0] => Mux89.IN5
State[0] => Mux90.IN3
State[0] => Mux86.IN4
State[0] => Mux85.IN4
State[0] => Mux88.IN5
State[0] => Mux84.IN4
State[0] => Mux83.IN4
State[0] => Mux82.IN4
State[0] => Mux87.IN5
State[0] => Mux80.IN5
State[0] => Mux79.IN5
State[0] => Mux78.IN5
State[0] => Mux77.IN5
State[0] => Mux44.IN5
State[0] => Mux76.IN5
State[0] => Mux75.IN5
State[0] => Mux74.IN5
State[0] => Mux73.IN5
State[0] => Mux72.IN5
State[0] => Mux71.IN5
State[0] => Mux70.IN5
State[0] => Mux69.IN5
State[0] => Mux68.IN5
State[0] => Mux67.IN5
State[0] => Mux66.IN5
State[0] => Mux65.IN5
State[0] => Mux64.IN5
State[0] => Mux63.IN5
State[0] => Mux62.IN5
State[0] => Mux61.IN5
State[0] => Mux60.IN5
State[0] => Mux45.IN5
State[0] => Mux59.IN5
State[0] => Mux58.IN5
State[0] => Mux57.IN5
State[0] => Mux56.IN5
State[0] => Mux55.IN5
State[0] => Mux54.IN5
State[0] => Mux53.IN5
State[0] => Mux52.IN5
State[0] => Mux51.IN5
State[0] => Mux50.IN5
State[0] => Mux49.IN5
State[0] => Mux48.IN5
State[0] => Mux47.IN5
State[0] => Mux46.IN5
State[0] => Mux81.IN5
State[1] => Mux89.IN4
State[1] => Mux90.IN2
State[1] => Mux86.IN3
State[1] => Mux85.IN3
State[1] => Mux88.IN4
State[1] => Mux84.IN3
State[1] => Mux83.IN3
State[1] => Mux82.IN3
State[1] => Mux87.IN4
State[1] => Mux80.IN4
State[1] => Mux79.IN4
State[1] => Mux78.IN4
State[1] => Mux77.IN4
State[1] => Mux44.IN4
State[1] => Mux76.IN4
State[1] => Mux75.IN4
State[1] => Mux74.IN4
State[1] => Mux73.IN4
State[1] => Mux72.IN4
State[1] => Mux71.IN4
State[1] => Mux70.IN4
State[1] => Mux69.IN4
State[1] => Mux68.IN4
State[1] => Mux67.IN4
State[1] => Mux66.IN4
State[1] => Mux65.IN4
State[1] => Mux64.IN4
State[1] => Mux63.IN4
State[1] => Mux62.IN4
State[1] => Mux61.IN4
State[1] => Mux60.IN4
State[1] => Mux45.IN4
State[1] => Mux59.IN4
State[1] => Mux58.IN4
State[1] => Mux57.IN4
State[1] => Mux56.IN4
State[1] => Mux55.IN4
State[1] => Mux54.IN4
State[1] => Mux53.IN4
State[1] => Mux52.IN4
State[1] => Mux51.IN4
State[1] => Mux50.IN4
State[1] => Mux49.IN4
State[1] => Mux48.IN4
State[1] => Mux47.IN4
State[1] => Mux46.IN4
State[1] => Mux81.IN4
vert_sync_int => ~NO_FANOUT~
pixel_row[0] => LessThan1.IN20
pixel_row[0] => LessThan2.IN20
pixel_row[0] => LessThan3.IN20
pixel_row[0] => LessThan4.IN20
pixel_row[0] => LessThan5.IN20
pixel_row[0] => LessThan44.IN20
pixel_row[0] => LessThan45.IN20
pixel_row[0] => LessThan47.IN20
pixel_row[0] => LessThan48.IN20
pixel_row[0] => LessThan57.IN20
pixel_row[0] => LessThan58.IN20
pixel_row[0] => LessThan74.IN20
pixel_row[0] => LessThan75.IN20
pixel_row[0] => LessThan76.IN20
pixel_row[0] => LessThan77.IN20
pixel_row[0] => LessThan78.IN20
pixel_row[0] => LessThan79.IN20
pixel_row[0] => LessThan80.IN20
pixel_row[0] => LessThan81.IN20
pixel_row[1] => LessThan1.IN19
pixel_row[1] => LessThan2.IN19
pixel_row[1] => LessThan3.IN19
pixel_row[1] => LessThan4.IN19
pixel_row[1] => LessThan5.IN19
pixel_row[1] => LessThan44.IN19
pixel_row[1] => LessThan45.IN19
pixel_row[1] => LessThan47.IN19
pixel_row[1] => LessThan48.IN19
pixel_row[1] => LessThan57.IN19
pixel_row[1] => LessThan58.IN19
pixel_row[1] => LessThan74.IN19
pixel_row[1] => LessThan75.IN19
pixel_row[1] => LessThan76.IN19
pixel_row[1] => LessThan77.IN19
pixel_row[1] => LessThan78.IN19
pixel_row[1] => LessThan79.IN19
pixel_row[1] => LessThan80.IN19
pixel_row[1] => LessThan81.IN19
pixel_row[1] => char_row[0].DATAA
pixel_row[1] => Mux90.IN4
pixel_row[1] => char_row[0].DATAA
pixel_row[1] => Mux90.IN5
pixel_row[2] => LessThan1.IN18
pixel_row[2] => LessThan2.IN18
pixel_row[2] => LessThan3.IN18
pixel_row[2] => Add1.IN16
pixel_row[2] => LessThan4.IN18
pixel_row[2] => LessThan5.IN18
pixel_row[2] => Add3.IN16
pixel_row[2] => LessThan44.IN18
pixel_row[2] => LessThan45.IN18
pixel_row[2] => LessThan47.IN18
pixel_row[2] => LessThan48.IN18
pixel_row[2] => LessThan57.IN18
pixel_row[2] => LessThan58.IN18
pixel_row[2] => Add5.IN16
pixel_row[2] => LessThan74.IN18
pixel_row[2] => LessThan75.IN18
pixel_row[2] => LessThan76.IN18
pixel_row[2] => LessThan77.IN18
pixel_row[2] => Add7.IN16
pixel_row[2] => LessThan78.IN18
pixel_row[2] => LessThan79.IN18
pixel_row[2] => Add9.IN16
pixel_row[2] => LessThan80.IN18
pixel_row[2] => LessThan81.IN18
pixel_row[2] => char_row[1].DATAA
pixel_row[2] => char_row[1].DATAB
pixel_row[2] => char_row[1].DATAB
pixel_row[2] => Mux86.IN5
pixel_row[2] => char_row[1].DATAA
pixel_row[3] => LessThan1.IN17
pixel_row[3] => LessThan2.IN17
pixel_row[3] => LessThan3.IN17
pixel_row[3] => Add1.IN15
pixel_row[3] => LessThan4.IN17
pixel_row[3] => LessThan5.IN17
pixel_row[3] => Add3.IN15
pixel_row[3] => LessThan44.IN17
pixel_row[3] => LessThan45.IN17
pixel_row[3] => LessThan47.IN17
pixel_row[3] => LessThan48.IN17
pixel_row[3] => LessThan57.IN17
pixel_row[3] => LessThan58.IN17
pixel_row[3] => Add5.IN15
pixel_row[3] => LessThan74.IN17
pixel_row[3] => LessThan75.IN17
pixel_row[3] => Add6.IN14
pixel_row[3] => LessThan76.IN17
pixel_row[3] => LessThan77.IN17
pixel_row[3] => Add7.IN15
pixel_row[3] => LessThan78.IN17
pixel_row[3] => LessThan79.IN17
pixel_row[3] => Add9.IN15
pixel_row[3] => LessThan80.IN17
pixel_row[3] => LessThan81.IN17
pixel_row[3] => Add10.IN14
pixel_row[3] => char_row[2].DATAB
pixel_row[3] => char_row[2].DATAB
pixel_row[3] => Mux85.IN5
pixel_row[4] => LessThan1.IN16
pixel_row[4] => LessThan2.IN16
pixel_row[4] => LessThan3.IN16
pixel_row[4] => Add1.IN14
pixel_row[4] => LessThan4.IN16
pixel_row[4] => LessThan5.IN16
pixel_row[4] => Add3.IN14
pixel_row[4] => LessThan44.IN16
pixel_row[4] => LessThan45.IN16
pixel_row[4] => LessThan47.IN16
pixel_row[4] => LessThan48.IN16
pixel_row[4] => LessThan57.IN16
pixel_row[4] => LessThan58.IN16
pixel_row[4] => Add5.IN14
pixel_row[4] => LessThan74.IN16
pixel_row[4] => LessThan75.IN16
pixel_row[4] => Add6.IN13
pixel_row[4] => LessThan76.IN16
pixel_row[4] => LessThan77.IN16
pixel_row[4] => Add7.IN14
pixel_row[4] => LessThan78.IN16
pixel_row[4] => LessThan79.IN16
pixel_row[4] => Add9.IN14
pixel_row[4] => LessThan80.IN16
pixel_row[4] => LessThan81.IN16
pixel_row[4] => Add10.IN13
pixel_row[5] => LessThan1.IN15
pixel_row[5] => LessThan2.IN15
pixel_row[5] => LessThan3.IN15
pixel_row[5] => Add1.IN13
pixel_row[5] => LessThan4.IN15
pixel_row[5] => LessThan5.IN15
pixel_row[5] => Add3.IN13
pixel_row[5] => LessThan44.IN15
pixel_row[5] => LessThan45.IN15
pixel_row[5] => LessThan47.IN15
pixel_row[5] => LessThan48.IN15
pixel_row[5] => LessThan57.IN15
pixel_row[5] => LessThan58.IN15
pixel_row[5] => Add5.IN13
pixel_row[5] => LessThan74.IN15
pixel_row[5] => LessThan75.IN15
pixel_row[5] => Add6.IN12
pixel_row[5] => LessThan76.IN15
pixel_row[5] => LessThan77.IN15
pixel_row[5] => Add7.IN13
pixel_row[5] => LessThan78.IN15
pixel_row[5] => LessThan79.IN15
pixel_row[5] => Add9.IN13
pixel_row[5] => LessThan80.IN15
pixel_row[5] => LessThan81.IN15
pixel_row[5] => Add10.IN12
pixel_row[6] => LessThan1.IN14
pixel_row[6] => LessThan2.IN14
pixel_row[6] => LessThan3.IN14
pixel_row[6] => Add1.IN12
pixel_row[6] => LessThan4.IN14
pixel_row[6] => LessThan5.IN14
pixel_row[6] => Add3.IN12
pixel_row[6] => LessThan44.IN14
pixel_row[6] => LessThan45.IN14
pixel_row[6] => LessThan47.IN14
pixel_row[6] => LessThan48.IN14
pixel_row[6] => LessThan57.IN14
pixel_row[6] => LessThan58.IN14
pixel_row[6] => Add5.IN12
pixel_row[6] => LessThan74.IN14
pixel_row[6] => LessThan75.IN14
pixel_row[6] => Add6.IN11
pixel_row[6] => LessThan76.IN14
pixel_row[6] => LessThan77.IN14
pixel_row[6] => Add7.IN12
pixel_row[6] => LessThan78.IN14
pixel_row[6] => LessThan79.IN14
pixel_row[6] => Add9.IN12
pixel_row[6] => LessThan80.IN14
pixel_row[6] => LessThan81.IN14
pixel_row[6] => Add10.IN11
pixel_row[7] => LessThan1.IN13
pixel_row[7] => LessThan2.IN13
pixel_row[7] => LessThan3.IN13
pixel_row[7] => Add1.IN11
pixel_row[7] => LessThan4.IN13
pixel_row[7] => LessThan5.IN13
pixel_row[7] => Add3.IN11
pixel_row[7] => LessThan44.IN13
pixel_row[7] => LessThan45.IN13
pixel_row[7] => LessThan47.IN13
pixel_row[7] => LessThan48.IN13
pixel_row[7] => LessThan57.IN13
pixel_row[7] => LessThan58.IN13
pixel_row[7] => Add5.IN11
pixel_row[7] => LessThan74.IN13
pixel_row[7] => LessThan75.IN13
pixel_row[7] => Add6.IN10
pixel_row[7] => LessThan76.IN13
pixel_row[7] => LessThan77.IN13
pixel_row[7] => Add7.IN11
pixel_row[7] => LessThan78.IN13
pixel_row[7] => LessThan79.IN13
pixel_row[7] => Add9.IN11
pixel_row[7] => LessThan80.IN13
pixel_row[7] => LessThan81.IN13
pixel_row[7] => Add10.IN10
pixel_row[8] => LessThan1.IN12
pixel_row[8] => LessThan2.IN12
pixel_row[8] => LessThan3.IN12
pixel_row[8] => Add1.IN10
pixel_row[8] => LessThan4.IN12
pixel_row[8] => LessThan5.IN12
pixel_row[8] => Add3.IN10
pixel_row[8] => LessThan44.IN12
pixel_row[8] => LessThan45.IN12
pixel_row[8] => LessThan47.IN12
pixel_row[8] => LessThan48.IN12
pixel_row[8] => LessThan57.IN12
pixel_row[8] => LessThan58.IN12
pixel_row[8] => Add5.IN10
pixel_row[8] => LessThan74.IN12
pixel_row[8] => LessThan75.IN12
pixel_row[8] => Add6.IN9
pixel_row[8] => LessThan76.IN12
pixel_row[8] => LessThan77.IN12
pixel_row[8] => Add7.IN10
pixel_row[8] => LessThan78.IN12
pixel_row[8] => LessThan79.IN12
pixel_row[8] => Add9.IN10
pixel_row[8] => LessThan80.IN12
pixel_row[8] => LessThan81.IN12
pixel_row[8] => Add10.IN9
pixel_row[9] => LessThan1.IN11
pixel_row[9] => LessThan2.IN11
pixel_row[9] => LessThan3.IN11
pixel_row[9] => Add1.IN9
pixel_row[9] => LessThan4.IN11
pixel_row[9] => LessThan5.IN11
pixel_row[9] => Add3.IN9
pixel_row[9] => LessThan44.IN11
pixel_row[9] => LessThan45.IN11
pixel_row[9] => LessThan47.IN11
pixel_row[9] => LessThan48.IN11
pixel_row[9] => LessThan57.IN11
pixel_row[9] => LessThan58.IN11
pixel_row[9] => Add5.IN9
pixel_row[9] => LessThan74.IN11
pixel_row[9] => LessThan75.IN11
pixel_row[9] => Add6.IN8
pixel_row[9] => LessThan76.IN11
pixel_row[9] => LessThan77.IN11
pixel_row[9] => Add7.IN9
pixel_row[9] => LessThan78.IN11
pixel_row[9] => LessThan79.IN11
pixel_row[9] => Add9.IN9
pixel_row[9] => LessThan80.IN11
pixel_row[9] => LessThan81.IN11
pixel_row[9] => Add10.IN8
pixel_column[0] => LessThan0.IN20
pixel_column[0] => LessThan6.IN20
pixel_column[0] => LessThan7.IN20
pixel_column[0] => LessThan8.IN20
pixel_column[0] => LessThan9.IN20
pixel_column[0] => LessThan10.IN20
pixel_column[0] => LessThan11.IN20
pixel_column[0] => LessThan12.IN20
pixel_column[0] => LessThan13.IN20
pixel_column[0] => LessThan14.IN20
pixel_column[0] => LessThan15.IN20
pixel_column[0] => LessThan16.IN20
pixel_column[0] => LessThan17.IN20
pixel_column[0] => LessThan18.IN20
pixel_column[0] => LessThan19.IN20
pixel_column[0] => LessThan20.IN20
pixel_column[0] => LessThan21.IN20
pixel_column[0] => LessThan22.IN20
pixel_column[0] => LessThan23.IN20
pixel_column[0] => LessThan24.IN20
pixel_column[0] => LessThan25.IN20
pixel_column[0] => LessThan26.IN20
pixel_column[0] => LessThan27.IN20
pixel_column[0] => LessThan28.IN20
pixel_column[0] => LessThan29.IN20
pixel_column[0] => LessThan30.IN20
pixel_column[0] => LessThan31.IN20
pixel_column[0] => LessThan32.IN20
pixel_column[0] => LessThan33.IN20
pixel_column[0] => LessThan34.IN20
pixel_column[0] => LessThan35.IN20
pixel_column[0] => LessThan36.IN20
pixel_column[0] => LessThan37.IN20
pixel_column[0] => LessThan38.IN20
pixel_column[0] => LessThan39.IN20
pixel_column[0] => LessThan40.IN20
pixel_column[0] => LessThan41.IN20
pixel_column[0] => LessThan42.IN20
pixel_column[0] => LessThan43.IN20
pixel_column[0] => LessThan46.IN20
pixel_column[0] => LessThan49.IN20
pixel_column[0] => LessThan50.IN20
pixel_column[0] => LessThan51.IN20
pixel_column[0] => LessThan52.IN20
pixel_column[0] => LessThan53.IN20
pixel_column[0] => LessThan54.IN20
pixel_column[0] => LessThan55.IN20
pixel_column[0] => LessThan56.IN20
pixel_column[0] => LessThan59.IN20
pixel_column[0] => LessThan60.IN20
pixel_column[0] => LessThan61.IN20
pixel_column[0] => LessThan62.IN20
pixel_column[0] => LessThan63.IN20
pixel_column[0] => LessThan64.IN20
pixel_column[0] => LessThan65.IN20
pixel_column[0] => LessThan66.IN20
pixel_column[0] => LessThan67.IN20
pixel_column[0] => LessThan68.IN20
pixel_column[0] => LessThan69.IN20
pixel_column[0] => LessThan70.IN20
pixel_column[0] => LessThan71.IN20
pixel_column[0] => LessThan72.IN20
pixel_column[0] => LessThan73.IN20
pixel_column[0] => LessThan82.IN20
pixel_column[0] => LessThan83.IN20
pixel_column[0] => LessThan84.IN20
pixel_column[0] => LessThan85.IN20
pixel_column[0] => LessThan86.IN20
pixel_column[0] => LessThan87.IN20
pixel_column[0] => LessThan88.IN20
pixel_column[0] => LessThan89.IN20
pixel_column[0] => LessThan90.IN20
pixel_column[0] => LessThan91.IN20
pixel_column[0] => LessThan92.IN20
pixel_column[0] => LessThan93.IN20
pixel_column[0] => LessThan94.IN20
pixel_column[0] => LessThan95.IN20
pixel_column[0] => LessThan96.IN20
pixel_column[0] => LessThan97.IN20
pixel_column[0] => LessThan98.IN20
pixel_column[0] => LessThan99.IN20
pixel_column[0] => LessThan100.IN20
pixel_column[0] => LessThan101.IN20
pixel_column[0] => LessThan102.IN20
pixel_column[0] => LessThan103.IN20
pixel_column[0] => LessThan104.IN20
pixel_column[0] => LessThan105.IN20
pixel_column[0] => LessThan106.IN20
pixel_column[0] => LessThan107.IN20
pixel_column[0] => LessThan108.IN20
pixel_column[0] => LessThan109.IN20
pixel_column[0] => LessThan110.IN20
pixel_column[0] => LessThan111.IN20
pixel_column[0] => LessThan112.IN20
pixel_column[0] => LessThan113.IN20
pixel_column[0] => LessThan114.IN20
pixel_column[0] => LessThan115.IN20
pixel_column[0] => LessThan116.IN20
pixel_column[0] => LessThan117.IN20
pixel_column[0] => LessThan118.IN20
pixel_column[0] => LessThan119.IN20
pixel_column[0] => LessThan120.IN20
pixel_column[0] => LessThan121.IN20
pixel_column[0] => LessThan122.IN20
pixel_column[0] => LessThan123.IN20
pixel_column[0] => LessThan124.IN20
pixel_column[0] => LessThan125.IN20
pixel_column[1] => LessThan0.IN19
pixel_column[1] => LessThan6.IN19
pixel_column[1] => LessThan7.IN19
pixel_column[1] => LessThan8.IN19
pixel_column[1] => LessThan9.IN19
pixel_column[1] => LessThan10.IN19
pixel_column[1] => LessThan11.IN19
pixel_column[1] => LessThan12.IN19
pixel_column[1] => LessThan13.IN19
pixel_column[1] => LessThan14.IN19
pixel_column[1] => LessThan15.IN19
pixel_column[1] => LessThan16.IN19
pixel_column[1] => LessThan17.IN19
pixel_column[1] => LessThan18.IN19
pixel_column[1] => LessThan19.IN19
pixel_column[1] => LessThan20.IN19
pixel_column[1] => LessThan21.IN19
pixel_column[1] => LessThan22.IN19
pixel_column[1] => LessThan23.IN19
pixel_column[1] => LessThan24.IN19
pixel_column[1] => LessThan25.IN19
pixel_column[1] => LessThan26.IN19
pixel_column[1] => LessThan27.IN19
pixel_column[1] => LessThan28.IN19
pixel_column[1] => LessThan29.IN19
pixel_column[1] => LessThan30.IN19
pixel_column[1] => LessThan31.IN19
pixel_column[1] => LessThan32.IN19
pixel_column[1] => LessThan33.IN19
pixel_column[1] => LessThan34.IN19
pixel_column[1] => LessThan35.IN19
pixel_column[1] => LessThan36.IN19
pixel_column[1] => LessThan37.IN19
pixel_column[1] => LessThan38.IN19
pixel_column[1] => LessThan39.IN19
pixel_column[1] => LessThan40.IN19
pixel_column[1] => LessThan41.IN19
pixel_column[1] => LessThan42.IN19
pixel_column[1] => LessThan43.IN19
pixel_column[1] => LessThan46.IN19
pixel_column[1] => LessThan49.IN19
pixel_column[1] => LessThan50.IN19
pixel_column[1] => LessThan51.IN19
pixel_column[1] => LessThan52.IN19
pixel_column[1] => LessThan53.IN19
pixel_column[1] => LessThan54.IN19
pixel_column[1] => Add4.IN18
pixel_column[1] => LessThan55.IN19
pixel_column[1] => LessThan56.IN19
pixel_column[1] => LessThan59.IN19
pixel_column[1] => LessThan60.IN19
pixel_column[1] => LessThan61.IN19
pixel_column[1] => LessThan62.IN19
pixel_column[1] => LessThan63.IN19
pixel_column[1] => LessThan64.IN19
pixel_column[1] => LessThan65.IN19
pixel_column[1] => LessThan66.IN19
pixel_column[1] => LessThan67.IN19
pixel_column[1] => LessThan68.IN19
pixel_column[1] => LessThan69.IN19
pixel_column[1] => LessThan70.IN19
pixel_column[1] => LessThan71.IN19
pixel_column[1] => LessThan72.IN19
pixel_column[1] => LessThan73.IN19
pixel_column[1] => LessThan82.IN19
pixel_column[1] => LessThan83.IN19
pixel_column[1] => LessThan84.IN19
pixel_column[1] => LessThan85.IN19
pixel_column[1] => LessThan86.IN19
pixel_column[1] => LessThan87.IN19
pixel_column[1] => LessThan88.IN19
pixel_column[1] => LessThan89.IN19
pixel_column[1] => LessThan90.IN19
pixel_column[1] => LessThan91.IN19
pixel_column[1] => LessThan92.IN19
pixel_column[1] => LessThan93.IN19
pixel_column[1] => LessThan94.IN19
pixel_column[1] => LessThan95.IN19
pixel_column[1] => LessThan96.IN19
pixel_column[1] => LessThan97.IN19
pixel_column[1] => LessThan98.IN19
pixel_column[1] => LessThan99.IN19
pixel_column[1] => LessThan100.IN19
pixel_column[1] => LessThan101.IN19
pixel_column[1] => LessThan102.IN19
pixel_column[1] => LessThan103.IN19
pixel_column[1] => LessThan104.IN19
pixel_column[1] => LessThan105.IN19
pixel_column[1] => LessThan106.IN19
pixel_column[1] => LessThan107.IN19
pixel_column[1] => LessThan108.IN19
pixel_column[1] => LessThan109.IN19
pixel_column[1] => LessThan110.IN19
pixel_column[1] => LessThan111.IN19
pixel_column[1] => LessThan112.IN19
pixel_column[1] => LessThan113.IN19
pixel_column[1] => LessThan114.IN19
pixel_column[1] => LessThan115.IN19
pixel_column[1] => LessThan116.IN19
pixel_column[1] => LessThan117.IN19
pixel_column[1] => LessThan118.IN19
pixel_column[1] => LessThan119.IN19
pixel_column[1] => LessThan120.IN19
pixel_column[1] => LessThan121.IN19
pixel_column[1] => LessThan122.IN19
pixel_column[1] => LessThan123.IN19
pixel_column[1] => LessThan124.IN19
pixel_column[1] => LessThan125.IN19
pixel_column[1] => char_col[0].DATAA
pixel_column[1] => char_col[0].DATAA
pixel_column[1] => char_col[0].DATAB
pixel_column[1] => Mux84.IN5
pixel_column[1] => char_col[0].DATAA
pixel_column[2] => LessThan0.IN18
pixel_column[2] => LessThan6.IN18
pixel_column[2] => LessThan7.IN18
pixel_column[2] => LessThan8.IN18
pixel_column[2] => LessThan9.IN18
pixel_column[2] => LessThan10.IN18
pixel_column[2] => LessThan11.IN18
pixel_column[2] => LessThan12.IN18
pixel_column[2] => LessThan13.IN18
pixel_column[2] => LessThan14.IN18
pixel_column[2] => LessThan15.IN18
pixel_column[2] => LessThan16.IN18
pixel_column[2] => LessThan17.IN18
pixel_column[2] => LessThan18.IN18
pixel_column[2] => LessThan19.IN18
pixel_column[2] => LessThan20.IN18
pixel_column[2] => LessThan21.IN18
pixel_column[2] => LessThan22.IN18
pixel_column[2] => LessThan23.IN18
pixel_column[2] => LessThan24.IN18
pixel_column[2] => LessThan25.IN18
pixel_column[2] => LessThan26.IN18
pixel_column[2] => LessThan27.IN18
pixel_column[2] => LessThan28.IN18
pixel_column[2] => LessThan29.IN18
pixel_column[2] => LessThan30.IN18
pixel_column[2] => LessThan31.IN18
pixel_column[2] => LessThan32.IN18
pixel_column[2] => LessThan33.IN18
pixel_column[2] => LessThan34.IN18
pixel_column[2] => LessThan35.IN18
pixel_column[2] => LessThan36.IN18
pixel_column[2] => LessThan37.IN18
pixel_column[2] => LessThan38.IN18
pixel_column[2] => LessThan39.IN18
pixel_column[2] => LessThan40.IN18
pixel_column[2] => LessThan41.IN18
pixel_column[2] => LessThan42.IN18
pixel_column[2] => LessThan43.IN18
pixel_column[2] => LessThan46.IN18
pixel_column[2] => LessThan49.IN18
pixel_column[2] => LessThan50.IN18
pixel_column[2] => LessThan51.IN18
pixel_column[2] => LessThan52.IN18
pixel_column[2] => LessThan53.IN18
pixel_column[2] => LessThan54.IN18
pixel_column[2] => Add4.IN17
pixel_column[2] => LessThan55.IN18
pixel_column[2] => LessThan56.IN18
pixel_column[2] => LessThan59.IN18
pixel_column[2] => LessThan60.IN18
pixel_column[2] => LessThan61.IN18
pixel_column[2] => LessThan62.IN18
pixel_column[2] => LessThan63.IN18
pixel_column[2] => LessThan64.IN18
pixel_column[2] => LessThan65.IN18
pixel_column[2] => LessThan66.IN18
pixel_column[2] => LessThan67.IN18
pixel_column[2] => LessThan68.IN18
pixel_column[2] => LessThan69.IN18
pixel_column[2] => LessThan70.IN18
pixel_column[2] => LessThan71.IN18
pixel_column[2] => LessThan72.IN18
pixel_column[2] => LessThan73.IN18
pixel_column[2] => LessThan82.IN18
pixel_column[2] => LessThan83.IN18
pixel_column[2] => LessThan84.IN18
pixel_column[2] => LessThan85.IN18
pixel_column[2] => LessThan86.IN18
pixel_column[2] => LessThan87.IN18
pixel_column[2] => LessThan88.IN18
pixel_column[2] => LessThan89.IN18
pixel_column[2] => LessThan90.IN18
pixel_column[2] => LessThan91.IN18
pixel_column[2] => LessThan92.IN18
pixel_column[2] => LessThan93.IN18
pixel_column[2] => LessThan94.IN18
pixel_column[2] => LessThan95.IN18
pixel_column[2] => LessThan96.IN18
pixel_column[2] => LessThan97.IN18
pixel_column[2] => LessThan98.IN18
pixel_column[2] => LessThan99.IN18
pixel_column[2] => LessThan100.IN18
pixel_column[2] => LessThan101.IN18
pixel_column[2] => LessThan102.IN18
pixel_column[2] => LessThan103.IN18
pixel_column[2] => LessThan104.IN18
pixel_column[2] => LessThan105.IN18
pixel_column[2] => LessThan106.IN18
pixel_column[2] => LessThan107.IN18
pixel_column[2] => LessThan108.IN18
pixel_column[2] => LessThan109.IN18
pixel_column[2] => LessThan110.IN18
pixel_column[2] => LessThan111.IN18
pixel_column[2] => LessThan112.IN18
pixel_column[2] => LessThan113.IN18
pixel_column[2] => LessThan114.IN18
pixel_column[2] => LessThan115.IN18
pixel_column[2] => LessThan116.IN18
pixel_column[2] => LessThan117.IN18
pixel_column[2] => LessThan118.IN18
pixel_column[2] => LessThan119.IN18
pixel_column[2] => LessThan120.IN18
pixel_column[2] => LessThan121.IN18
pixel_column[2] => LessThan122.IN18
pixel_column[2] => LessThan123.IN18
pixel_column[2] => LessThan124.IN18
pixel_column[2] => LessThan125.IN18
pixel_column[2] => char_col[0].DATAB
pixel_column[2] => char_col[0].DATAB
pixel_column[2] => char_col[1].DATAA
pixel_column[2] => char_col[1].DATAA
pixel_column[2] => char_col[1].DATAB
pixel_column[2] => Mux83.IN5
pixel_column[2] => char_col[1].DATAA
pixel_column[3] => LessThan0.IN17
pixel_column[3] => LessThan6.IN17
pixel_column[3] => LessThan7.IN17
pixel_column[3] => LessThan8.IN17
pixel_column[3] => LessThan9.IN17
pixel_column[3] => LessThan10.IN17
pixel_column[3] => LessThan11.IN17
pixel_column[3] => LessThan12.IN17
pixel_column[3] => LessThan13.IN17
pixel_column[3] => LessThan14.IN17
pixel_column[3] => LessThan15.IN17
pixel_column[3] => LessThan16.IN17
pixel_column[3] => LessThan17.IN17
pixel_column[3] => LessThan18.IN17
pixel_column[3] => LessThan19.IN17
pixel_column[3] => LessThan20.IN17
pixel_column[3] => LessThan21.IN17
pixel_column[3] => LessThan22.IN17
pixel_column[3] => LessThan23.IN17
pixel_column[3] => LessThan24.IN17
pixel_column[3] => LessThan25.IN17
pixel_column[3] => LessThan26.IN17
pixel_column[3] => LessThan27.IN17
pixel_column[3] => LessThan28.IN17
pixel_column[3] => LessThan29.IN17
pixel_column[3] => LessThan30.IN17
pixel_column[3] => LessThan31.IN17
pixel_column[3] => LessThan32.IN17
pixel_column[3] => LessThan33.IN17
pixel_column[3] => LessThan34.IN17
pixel_column[3] => LessThan35.IN17
pixel_column[3] => LessThan36.IN17
pixel_column[3] => LessThan37.IN17
pixel_column[3] => LessThan38.IN17
pixel_column[3] => LessThan39.IN17
pixel_column[3] => LessThan40.IN17
pixel_column[3] => LessThan41.IN17
pixel_column[3] => Add2.IN14
pixel_column[3] => LessThan42.IN17
pixel_column[3] => LessThan43.IN17
pixel_column[3] => LessThan46.IN17
pixel_column[3] => LessThan49.IN17
pixel_column[3] => LessThan50.IN17
pixel_column[3] => LessThan51.IN17
pixel_column[3] => LessThan52.IN17
pixel_column[3] => LessThan53.IN17
pixel_column[3] => LessThan54.IN17
pixel_column[3] => Add4.IN16
pixel_column[3] => LessThan55.IN17
pixel_column[3] => LessThan56.IN17
pixel_column[3] => LessThan59.IN17
pixel_column[3] => LessThan60.IN17
pixel_column[3] => LessThan61.IN17
pixel_column[3] => LessThan62.IN17
pixel_column[3] => LessThan63.IN17
pixel_column[3] => LessThan64.IN17
pixel_column[3] => LessThan65.IN17
pixel_column[3] => LessThan66.IN17
pixel_column[3] => LessThan67.IN17
pixel_column[3] => LessThan68.IN17
pixel_column[3] => LessThan69.IN17
pixel_column[3] => LessThan70.IN17
pixel_column[3] => LessThan71.IN17
pixel_column[3] => LessThan72.IN17
pixel_column[3] => LessThan73.IN17
pixel_column[3] => LessThan82.IN17
pixel_column[3] => LessThan83.IN17
pixel_column[3] => LessThan84.IN17
pixel_column[3] => LessThan85.IN17
pixel_column[3] => LessThan86.IN17
pixel_column[3] => LessThan87.IN17
pixel_column[3] => LessThan88.IN17
pixel_column[3] => LessThan89.IN17
pixel_column[3] => LessThan90.IN17
pixel_column[3] => LessThan91.IN17
pixel_column[3] => LessThan92.IN17
pixel_column[3] => LessThan93.IN17
pixel_column[3] => LessThan94.IN17
pixel_column[3] => LessThan95.IN17
pixel_column[3] => LessThan96.IN17
pixel_column[3] => LessThan97.IN17
pixel_column[3] => LessThan98.IN17
pixel_column[3] => LessThan99.IN17
pixel_column[3] => LessThan100.IN17
pixel_column[3] => LessThan101.IN17
pixel_column[3] => LessThan102.IN17
pixel_column[3] => LessThan103.IN17
pixel_column[3] => LessThan104.IN17
pixel_column[3] => LessThan105.IN17
pixel_column[3] => LessThan106.IN17
pixel_column[3] => LessThan107.IN17
pixel_column[3] => LessThan108.IN17
pixel_column[3] => LessThan109.IN17
pixel_column[3] => LessThan110.IN17
pixel_column[3] => LessThan111.IN17
pixel_column[3] => LessThan112.IN17
pixel_column[3] => LessThan113.IN17
pixel_column[3] => LessThan114.IN17
pixel_column[3] => LessThan115.IN17
pixel_column[3] => LessThan116.IN17
pixel_column[3] => LessThan117.IN17
pixel_column[3] => LessThan118.IN17
pixel_column[3] => LessThan119.IN17
pixel_column[3] => LessThan120.IN17
pixel_column[3] => LessThan121.IN17
pixel_column[3] => LessThan122.IN17
pixel_column[3] => LessThan123.IN17
pixel_column[3] => LessThan124.IN17
pixel_column[3] => LessThan125.IN17
pixel_column[3] => char_col[0].DATAB
pixel_column[3] => char_col[0].DATAB
pixel_column[3] => char_col[0].DATAB
pixel_column[3] => char_col[1].DATAB
pixel_column[3] => char_col[1].DATAB
pixel_column[3] => char_col[2].DATAA
pixel_column[3] => char_col[2].DATAA
pixel_column[3] => char_col[2].DATAB
pixel_column[3] => Mux82.IN5
pixel_column[3] => char_col[2].DATAA
pixel_column[4] => LessThan0.IN16
pixel_column[4] => Add0.IN12
pixel_column[4] => LessThan6.IN16
pixel_column[4] => LessThan7.IN16
pixel_column[4] => LessThan8.IN16
pixel_column[4] => LessThan9.IN16
pixel_column[4] => LessThan10.IN16
pixel_column[4] => LessThan11.IN16
pixel_column[4] => LessThan12.IN16
pixel_column[4] => LessThan13.IN16
pixel_column[4] => LessThan14.IN16
pixel_column[4] => LessThan15.IN16
pixel_column[4] => LessThan16.IN16
pixel_column[4] => LessThan17.IN16
pixel_column[4] => LessThan18.IN16
pixel_column[4] => LessThan19.IN16
pixel_column[4] => LessThan20.IN16
pixel_column[4] => LessThan21.IN16
pixel_column[4] => LessThan22.IN16
pixel_column[4] => LessThan23.IN16
pixel_column[4] => LessThan24.IN16
pixel_column[4] => LessThan25.IN16
pixel_column[4] => LessThan26.IN16
pixel_column[4] => LessThan27.IN16
pixel_column[4] => LessThan28.IN16
pixel_column[4] => LessThan29.IN16
pixel_column[4] => LessThan30.IN16
pixel_column[4] => LessThan31.IN16
pixel_column[4] => LessThan32.IN16
pixel_column[4] => LessThan33.IN16
pixel_column[4] => LessThan34.IN16
pixel_column[4] => LessThan35.IN16
pixel_column[4] => LessThan36.IN16
pixel_column[4] => LessThan37.IN16
pixel_column[4] => LessThan38.IN16
pixel_column[4] => LessThan39.IN16
pixel_column[4] => LessThan40.IN16
pixel_column[4] => LessThan41.IN16
pixel_column[4] => Add2.IN13
pixel_column[4] => LessThan42.IN16
pixel_column[4] => LessThan43.IN16
pixel_column[4] => LessThan46.IN16
pixel_column[4] => LessThan49.IN16
pixel_column[4] => LessThan50.IN16
pixel_column[4] => LessThan51.IN16
pixel_column[4] => LessThan52.IN16
pixel_column[4] => LessThan53.IN16
pixel_column[4] => LessThan54.IN16
pixel_column[4] => Add4.IN15
pixel_column[4] => LessThan55.IN16
pixel_column[4] => LessThan56.IN16
pixel_column[4] => LessThan59.IN16
pixel_column[4] => LessThan60.IN16
pixel_column[4] => LessThan61.IN16
pixel_column[4] => LessThan62.IN16
pixel_column[4] => LessThan63.IN16
pixel_column[4] => LessThan64.IN16
pixel_column[4] => LessThan65.IN16
pixel_column[4] => LessThan66.IN16
pixel_column[4] => LessThan67.IN16
pixel_column[4] => LessThan68.IN16
pixel_column[4] => LessThan69.IN16
pixel_column[4] => LessThan70.IN16
pixel_column[4] => LessThan71.IN16
pixel_column[4] => LessThan72.IN16
pixel_column[4] => LessThan73.IN16
pixel_column[4] => Add8.IN12
pixel_column[4] => LessThan82.IN16
pixel_column[4] => LessThan83.IN16
pixel_column[4] => LessThan84.IN16
pixel_column[4] => LessThan85.IN16
pixel_column[4] => LessThan86.IN16
pixel_column[4] => LessThan87.IN16
pixel_column[4] => LessThan88.IN16
pixel_column[4] => LessThan89.IN16
pixel_column[4] => LessThan90.IN16
pixel_column[4] => LessThan91.IN16
pixel_column[4] => LessThan92.IN16
pixel_column[4] => LessThan93.IN16
pixel_column[4] => LessThan94.IN16
pixel_column[4] => LessThan95.IN16
pixel_column[4] => LessThan96.IN16
pixel_column[4] => LessThan97.IN16
pixel_column[4] => LessThan98.IN16
pixel_column[4] => LessThan99.IN16
pixel_column[4] => LessThan100.IN16
pixel_column[4] => LessThan101.IN16
pixel_column[4] => LessThan102.IN16
pixel_column[4] => LessThan103.IN16
pixel_column[4] => LessThan104.IN16
pixel_column[4] => LessThan105.IN16
pixel_column[4] => LessThan106.IN16
pixel_column[4] => LessThan107.IN16
pixel_column[4] => LessThan108.IN16
pixel_column[4] => LessThan109.IN16
pixel_column[4] => LessThan110.IN16
pixel_column[4] => LessThan111.IN16
pixel_column[4] => LessThan112.IN16
pixel_column[4] => LessThan113.IN16
pixel_column[4] => LessThan114.IN16
pixel_column[4] => LessThan115.IN16
pixel_column[4] => LessThan116.IN16
pixel_column[4] => LessThan117.IN16
pixel_column[4] => LessThan118.IN16
pixel_column[4] => LessThan119.IN16
pixel_column[4] => LessThan120.IN16
pixel_column[4] => LessThan121.IN16
pixel_column[4] => LessThan122.IN16
pixel_column[4] => LessThan123.IN16
pixel_column[4] => LessThan124.IN16
pixel_column[4] => LessThan125.IN16
pixel_column[4] => char_col[1].DATAB
pixel_column[4] => char_col[1].DATAB
pixel_column[4] => char_col[1].DATAB
pixel_column[5] => LessThan0.IN15
pixel_column[5] => Add0.IN11
pixel_column[5] => LessThan6.IN15
pixel_column[5] => LessThan7.IN15
pixel_column[5] => LessThan8.IN15
pixel_column[5] => LessThan9.IN15
pixel_column[5] => LessThan10.IN15
pixel_column[5] => LessThan11.IN15
pixel_column[5] => LessThan12.IN15
pixel_column[5] => LessThan13.IN15
pixel_column[5] => LessThan14.IN15
pixel_column[5] => LessThan15.IN15
pixel_column[5] => LessThan16.IN15
pixel_column[5] => LessThan17.IN15
pixel_column[5] => LessThan18.IN15
pixel_column[5] => LessThan19.IN15
pixel_column[5] => LessThan20.IN15
pixel_column[5] => LessThan21.IN15
pixel_column[5] => LessThan22.IN15
pixel_column[5] => LessThan23.IN15
pixel_column[5] => LessThan24.IN15
pixel_column[5] => LessThan25.IN15
pixel_column[5] => LessThan26.IN15
pixel_column[5] => LessThan27.IN15
pixel_column[5] => LessThan28.IN15
pixel_column[5] => LessThan29.IN15
pixel_column[5] => LessThan30.IN15
pixel_column[5] => LessThan31.IN15
pixel_column[5] => LessThan32.IN15
pixel_column[5] => LessThan33.IN15
pixel_column[5] => LessThan34.IN15
pixel_column[5] => LessThan35.IN15
pixel_column[5] => LessThan36.IN15
pixel_column[5] => LessThan37.IN15
pixel_column[5] => LessThan38.IN15
pixel_column[5] => LessThan39.IN15
pixel_column[5] => LessThan40.IN15
pixel_column[5] => LessThan41.IN15
pixel_column[5] => Add2.IN12
pixel_column[5] => LessThan42.IN15
pixel_column[5] => LessThan43.IN15
pixel_column[5] => LessThan46.IN15
pixel_column[5] => LessThan49.IN15
pixel_column[5] => LessThan50.IN15
pixel_column[5] => LessThan51.IN15
pixel_column[5] => LessThan52.IN15
pixel_column[5] => LessThan53.IN15
pixel_column[5] => LessThan54.IN15
pixel_column[5] => Add4.IN14
pixel_column[5] => LessThan55.IN15
pixel_column[5] => LessThan56.IN15
pixel_column[5] => LessThan59.IN15
pixel_column[5] => LessThan60.IN15
pixel_column[5] => LessThan61.IN15
pixel_column[5] => LessThan62.IN15
pixel_column[5] => LessThan63.IN15
pixel_column[5] => LessThan64.IN15
pixel_column[5] => LessThan65.IN15
pixel_column[5] => LessThan66.IN15
pixel_column[5] => LessThan67.IN15
pixel_column[5] => LessThan68.IN15
pixel_column[5] => LessThan69.IN15
pixel_column[5] => LessThan70.IN15
pixel_column[5] => LessThan71.IN15
pixel_column[5] => LessThan72.IN15
pixel_column[5] => LessThan73.IN15
pixel_column[5] => Add8.IN11
pixel_column[5] => LessThan82.IN15
pixel_column[5] => LessThan83.IN15
pixel_column[5] => LessThan84.IN15
pixel_column[5] => LessThan85.IN15
pixel_column[5] => LessThan86.IN15
pixel_column[5] => LessThan87.IN15
pixel_column[5] => LessThan88.IN15
pixel_column[5] => LessThan89.IN15
pixel_column[5] => LessThan90.IN15
pixel_column[5] => LessThan91.IN15
pixel_column[5] => LessThan92.IN15
pixel_column[5] => LessThan93.IN15
pixel_column[5] => LessThan94.IN15
pixel_column[5] => LessThan95.IN15
pixel_column[5] => LessThan96.IN15
pixel_column[5] => LessThan97.IN15
pixel_column[5] => LessThan98.IN15
pixel_column[5] => LessThan99.IN15
pixel_column[5] => LessThan100.IN15
pixel_column[5] => LessThan101.IN15
pixel_column[5] => LessThan102.IN15
pixel_column[5] => LessThan103.IN15
pixel_column[5] => LessThan104.IN15
pixel_column[5] => LessThan105.IN15
pixel_column[5] => LessThan106.IN15
pixel_column[5] => LessThan107.IN15
pixel_column[5] => LessThan108.IN15
pixel_column[5] => LessThan109.IN15
pixel_column[5] => LessThan110.IN15
pixel_column[5] => LessThan111.IN15
pixel_column[5] => LessThan112.IN15
pixel_column[5] => LessThan113.IN15
pixel_column[5] => LessThan114.IN15
pixel_column[5] => LessThan115.IN15
pixel_column[5] => LessThan116.IN15
pixel_column[5] => LessThan117.IN15
pixel_column[5] => LessThan118.IN15
pixel_column[5] => LessThan119.IN15
pixel_column[5] => LessThan120.IN15
pixel_column[5] => LessThan121.IN15
pixel_column[5] => LessThan122.IN15
pixel_column[5] => LessThan123.IN15
pixel_column[5] => LessThan124.IN15
pixel_column[5] => LessThan125.IN15
pixel_column[5] => char_col[2].DATAB
pixel_column[5] => char_col[2].DATAB
pixel_column[5] => char_col[2].DATAB
pixel_column[6] => LessThan0.IN14
pixel_column[6] => Add0.IN10
pixel_column[6] => LessThan6.IN14
pixel_column[6] => LessThan7.IN14
pixel_column[6] => LessThan8.IN14
pixel_column[6] => LessThan9.IN14
pixel_column[6] => LessThan10.IN14
pixel_column[6] => LessThan11.IN14
pixel_column[6] => LessThan12.IN14
pixel_column[6] => LessThan13.IN14
pixel_column[6] => LessThan14.IN14
pixel_column[6] => LessThan15.IN14
pixel_column[6] => LessThan16.IN14
pixel_column[6] => LessThan17.IN14
pixel_column[6] => LessThan18.IN14
pixel_column[6] => LessThan19.IN14
pixel_column[6] => LessThan20.IN14
pixel_column[6] => LessThan21.IN14
pixel_column[6] => LessThan22.IN14
pixel_column[6] => LessThan23.IN14
pixel_column[6] => LessThan24.IN14
pixel_column[6] => LessThan25.IN14
pixel_column[6] => LessThan26.IN14
pixel_column[6] => LessThan27.IN14
pixel_column[6] => LessThan28.IN14
pixel_column[6] => LessThan29.IN14
pixel_column[6] => LessThan30.IN14
pixel_column[6] => LessThan31.IN14
pixel_column[6] => LessThan32.IN14
pixel_column[6] => LessThan33.IN14
pixel_column[6] => LessThan34.IN14
pixel_column[6] => LessThan35.IN14
pixel_column[6] => LessThan36.IN14
pixel_column[6] => LessThan37.IN14
pixel_column[6] => LessThan38.IN14
pixel_column[6] => LessThan39.IN14
pixel_column[6] => LessThan40.IN14
pixel_column[6] => LessThan41.IN14
pixel_column[6] => Add2.IN11
pixel_column[6] => LessThan42.IN14
pixel_column[6] => LessThan43.IN14
pixel_column[6] => LessThan46.IN14
pixel_column[6] => LessThan49.IN14
pixel_column[6] => LessThan50.IN14
pixel_column[6] => LessThan51.IN14
pixel_column[6] => LessThan52.IN14
pixel_column[6] => LessThan53.IN14
pixel_column[6] => LessThan54.IN14
pixel_column[6] => Add4.IN13
pixel_column[6] => LessThan55.IN14
pixel_column[6] => LessThan56.IN14
pixel_column[6] => LessThan59.IN14
pixel_column[6] => LessThan60.IN14
pixel_column[6] => LessThan61.IN14
pixel_column[6] => LessThan62.IN14
pixel_column[6] => LessThan63.IN14
pixel_column[6] => LessThan64.IN14
pixel_column[6] => LessThan65.IN14
pixel_column[6] => LessThan66.IN14
pixel_column[6] => LessThan67.IN14
pixel_column[6] => LessThan68.IN14
pixel_column[6] => LessThan69.IN14
pixel_column[6] => LessThan70.IN14
pixel_column[6] => LessThan71.IN14
pixel_column[6] => LessThan72.IN14
pixel_column[6] => LessThan73.IN14
pixel_column[6] => Add8.IN10
pixel_column[6] => LessThan82.IN14
pixel_column[6] => LessThan83.IN14
pixel_column[6] => LessThan84.IN14
pixel_column[6] => LessThan85.IN14
pixel_column[6] => LessThan86.IN14
pixel_column[6] => LessThan87.IN14
pixel_column[6] => LessThan88.IN14
pixel_column[6] => LessThan89.IN14
pixel_column[6] => LessThan90.IN14
pixel_column[6] => LessThan91.IN14
pixel_column[6] => LessThan92.IN14
pixel_column[6] => LessThan93.IN14
pixel_column[6] => LessThan94.IN14
pixel_column[6] => LessThan95.IN14
pixel_column[6] => LessThan96.IN14
pixel_column[6] => LessThan97.IN14
pixel_column[6] => LessThan98.IN14
pixel_column[6] => LessThan99.IN14
pixel_column[6] => LessThan100.IN14
pixel_column[6] => LessThan101.IN14
pixel_column[6] => LessThan102.IN14
pixel_column[6] => LessThan103.IN14
pixel_column[6] => LessThan104.IN14
pixel_column[6] => LessThan105.IN14
pixel_column[6] => LessThan106.IN14
pixel_column[6] => LessThan107.IN14
pixel_column[6] => LessThan108.IN14
pixel_column[6] => LessThan109.IN14
pixel_column[6] => LessThan110.IN14
pixel_column[6] => LessThan111.IN14
pixel_column[6] => LessThan112.IN14
pixel_column[6] => LessThan113.IN14
pixel_column[6] => LessThan114.IN14
pixel_column[6] => LessThan115.IN14
pixel_column[6] => LessThan116.IN14
pixel_column[6] => LessThan117.IN14
pixel_column[6] => LessThan118.IN14
pixel_column[6] => LessThan119.IN14
pixel_column[6] => LessThan120.IN14
pixel_column[6] => LessThan121.IN14
pixel_column[6] => LessThan122.IN14
pixel_column[6] => LessThan123.IN14
pixel_column[6] => LessThan124.IN14
pixel_column[6] => LessThan125.IN14
pixel_column[7] => LessThan0.IN13
pixel_column[7] => Add0.IN9
pixel_column[7] => LessThan6.IN13
pixel_column[7] => LessThan7.IN13
pixel_column[7] => LessThan8.IN13
pixel_column[7] => LessThan9.IN13
pixel_column[7] => LessThan10.IN13
pixel_column[7] => LessThan11.IN13
pixel_column[7] => LessThan12.IN13
pixel_column[7] => LessThan13.IN13
pixel_column[7] => LessThan14.IN13
pixel_column[7] => LessThan15.IN13
pixel_column[7] => LessThan16.IN13
pixel_column[7] => LessThan17.IN13
pixel_column[7] => LessThan18.IN13
pixel_column[7] => LessThan19.IN13
pixel_column[7] => LessThan20.IN13
pixel_column[7] => LessThan21.IN13
pixel_column[7] => LessThan22.IN13
pixel_column[7] => LessThan23.IN13
pixel_column[7] => LessThan24.IN13
pixel_column[7] => LessThan25.IN13
pixel_column[7] => LessThan26.IN13
pixel_column[7] => LessThan27.IN13
pixel_column[7] => LessThan28.IN13
pixel_column[7] => LessThan29.IN13
pixel_column[7] => LessThan30.IN13
pixel_column[7] => LessThan31.IN13
pixel_column[7] => LessThan32.IN13
pixel_column[7] => LessThan33.IN13
pixel_column[7] => LessThan34.IN13
pixel_column[7] => LessThan35.IN13
pixel_column[7] => LessThan36.IN13
pixel_column[7] => LessThan37.IN13
pixel_column[7] => LessThan38.IN13
pixel_column[7] => LessThan39.IN13
pixel_column[7] => LessThan40.IN13
pixel_column[7] => LessThan41.IN13
pixel_column[7] => Add2.IN10
pixel_column[7] => LessThan42.IN13
pixel_column[7] => LessThan43.IN13
pixel_column[7] => LessThan46.IN13
pixel_column[7] => LessThan49.IN13
pixel_column[7] => LessThan50.IN13
pixel_column[7] => LessThan51.IN13
pixel_column[7] => LessThan52.IN13
pixel_column[7] => LessThan53.IN13
pixel_column[7] => LessThan54.IN13
pixel_column[7] => Add4.IN12
pixel_column[7] => LessThan55.IN13
pixel_column[7] => LessThan56.IN13
pixel_column[7] => LessThan59.IN13
pixel_column[7] => LessThan60.IN13
pixel_column[7] => LessThan61.IN13
pixel_column[7] => LessThan62.IN13
pixel_column[7] => LessThan63.IN13
pixel_column[7] => LessThan64.IN13
pixel_column[7] => LessThan65.IN13
pixel_column[7] => LessThan66.IN13
pixel_column[7] => LessThan67.IN13
pixel_column[7] => LessThan68.IN13
pixel_column[7] => LessThan69.IN13
pixel_column[7] => LessThan70.IN13
pixel_column[7] => LessThan71.IN13
pixel_column[7] => LessThan72.IN13
pixel_column[7] => LessThan73.IN13
pixel_column[7] => Add8.IN9
pixel_column[7] => LessThan82.IN13
pixel_column[7] => LessThan83.IN13
pixel_column[7] => LessThan84.IN13
pixel_column[7] => LessThan85.IN13
pixel_column[7] => LessThan86.IN13
pixel_column[7] => LessThan87.IN13
pixel_column[7] => LessThan88.IN13
pixel_column[7] => LessThan89.IN13
pixel_column[7] => LessThan90.IN13
pixel_column[7] => LessThan91.IN13
pixel_column[7] => LessThan92.IN13
pixel_column[7] => LessThan93.IN13
pixel_column[7] => LessThan94.IN13
pixel_column[7] => LessThan95.IN13
pixel_column[7] => LessThan96.IN13
pixel_column[7] => LessThan97.IN13
pixel_column[7] => LessThan98.IN13
pixel_column[7] => LessThan99.IN13
pixel_column[7] => LessThan100.IN13
pixel_column[7] => LessThan101.IN13
pixel_column[7] => LessThan102.IN13
pixel_column[7] => LessThan103.IN13
pixel_column[7] => LessThan104.IN13
pixel_column[7] => LessThan105.IN13
pixel_column[7] => LessThan106.IN13
pixel_column[7] => LessThan107.IN13
pixel_column[7] => LessThan108.IN13
pixel_column[7] => LessThan109.IN13
pixel_column[7] => LessThan110.IN13
pixel_column[7] => LessThan111.IN13
pixel_column[7] => LessThan112.IN13
pixel_column[7] => LessThan113.IN13
pixel_column[7] => LessThan114.IN13
pixel_column[7] => LessThan115.IN13
pixel_column[7] => LessThan116.IN13
pixel_column[7] => LessThan117.IN13
pixel_column[7] => LessThan118.IN13
pixel_column[7] => LessThan119.IN13
pixel_column[7] => LessThan120.IN13
pixel_column[7] => LessThan121.IN13
pixel_column[7] => LessThan122.IN13
pixel_column[7] => LessThan123.IN13
pixel_column[7] => LessThan124.IN13
pixel_column[7] => LessThan125.IN13
pixel_column[8] => LessThan0.IN12
pixel_column[8] => Add0.IN8
pixel_column[8] => LessThan6.IN12
pixel_column[8] => LessThan7.IN12
pixel_column[8] => LessThan8.IN12
pixel_column[8] => LessThan9.IN12
pixel_column[8] => LessThan10.IN12
pixel_column[8] => LessThan11.IN12
pixel_column[8] => LessThan12.IN12
pixel_column[8] => LessThan13.IN12
pixel_column[8] => LessThan14.IN12
pixel_column[8] => LessThan15.IN12
pixel_column[8] => LessThan16.IN12
pixel_column[8] => LessThan17.IN12
pixel_column[8] => LessThan18.IN12
pixel_column[8] => LessThan19.IN12
pixel_column[8] => LessThan20.IN12
pixel_column[8] => LessThan21.IN12
pixel_column[8] => LessThan22.IN12
pixel_column[8] => LessThan23.IN12
pixel_column[8] => LessThan24.IN12
pixel_column[8] => LessThan25.IN12
pixel_column[8] => LessThan26.IN12
pixel_column[8] => LessThan27.IN12
pixel_column[8] => LessThan28.IN12
pixel_column[8] => LessThan29.IN12
pixel_column[8] => LessThan30.IN12
pixel_column[8] => LessThan31.IN12
pixel_column[8] => LessThan32.IN12
pixel_column[8] => LessThan33.IN12
pixel_column[8] => LessThan34.IN12
pixel_column[8] => LessThan35.IN12
pixel_column[8] => LessThan36.IN12
pixel_column[8] => LessThan37.IN12
pixel_column[8] => LessThan38.IN12
pixel_column[8] => LessThan39.IN12
pixel_column[8] => LessThan40.IN12
pixel_column[8] => LessThan41.IN12
pixel_column[8] => Add2.IN9
pixel_column[8] => LessThan42.IN12
pixel_column[8] => LessThan43.IN12
pixel_column[8] => LessThan46.IN12
pixel_column[8] => LessThan49.IN12
pixel_column[8] => LessThan50.IN12
pixel_column[8] => LessThan51.IN12
pixel_column[8] => LessThan52.IN12
pixel_column[8] => LessThan53.IN12
pixel_column[8] => LessThan54.IN12
pixel_column[8] => Add4.IN11
pixel_column[8] => LessThan55.IN12
pixel_column[8] => LessThan56.IN12
pixel_column[8] => LessThan59.IN12
pixel_column[8] => LessThan60.IN12
pixel_column[8] => LessThan61.IN12
pixel_column[8] => LessThan62.IN12
pixel_column[8] => LessThan63.IN12
pixel_column[8] => LessThan64.IN12
pixel_column[8] => LessThan65.IN12
pixel_column[8] => LessThan66.IN12
pixel_column[8] => LessThan67.IN12
pixel_column[8] => LessThan68.IN12
pixel_column[8] => LessThan69.IN12
pixel_column[8] => LessThan70.IN12
pixel_column[8] => LessThan71.IN12
pixel_column[8] => LessThan72.IN12
pixel_column[8] => LessThan73.IN12
pixel_column[8] => Add8.IN8
pixel_column[8] => LessThan82.IN12
pixel_column[8] => LessThan83.IN12
pixel_column[8] => LessThan84.IN12
pixel_column[8] => LessThan85.IN12
pixel_column[8] => LessThan86.IN12
pixel_column[8] => LessThan87.IN12
pixel_column[8] => LessThan88.IN12
pixel_column[8] => LessThan89.IN12
pixel_column[8] => LessThan90.IN12
pixel_column[8] => LessThan91.IN12
pixel_column[8] => LessThan92.IN12
pixel_column[8] => LessThan93.IN12
pixel_column[8] => LessThan94.IN12
pixel_column[8] => LessThan95.IN12
pixel_column[8] => LessThan96.IN12
pixel_column[8] => LessThan97.IN12
pixel_column[8] => LessThan98.IN12
pixel_column[8] => LessThan99.IN12
pixel_column[8] => LessThan100.IN12
pixel_column[8] => LessThan101.IN12
pixel_column[8] => LessThan102.IN12
pixel_column[8] => LessThan103.IN12
pixel_column[8] => LessThan104.IN12
pixel_column[8] => LessThan105.IN12
pixel_column[8] => LessThan106.IN12
pixel_column[8] => LessThan107.IN12
pixel_column[8] => LessThan108.IN12
pixel_column[8] => LessThan109.IN12
pixel_column[8] => LessThan110.IN12
pixel_column[8] => LessThan111.IN12
pixel_column[8] => LessThan112.IN12
pixel_column[8] => LessThan113.IN12
pixel_column[8] => LessThan114.IN12
pixel_column[8] => LessThan115.IN12
pixel_column[8] => LessThan116.IN12
pixel_column[8] => LessThan117.IN12
pixel_column[8] => LessThan118.IN12
pixel_column[8] => LessThan119.IN12
pixel_column[8] => LessThan120.IN12
pixel_column[8] => LessThan121.IN12
pixel_column[8] => LessThan122.IN12
pixel_column[8] => LessThan123.IN12
pixel_column[8] => LessThan124.IN12
pixel_column[8] => LessThan125.IN12
pixel_column[9] => LessThan0.IN11
pixel_column[9] => Add0.IN7
pixel_column[9] => LessThan6.IN11
pixel_column[9] => LessThan7.IN11
pixel_column[9] => LessThan8.IN11
pixel_column[9] => LessThan9.IN11
pixel_column[9] => LessThan10.IN11
pixel_column[9] => LessThan11.IN11
pixel_column[9] => LessThan12.IN11
pixel_column[9] => LessThan13.IN11
pixel_column[9] => LessThan14.IN11
pixel_column[9] => LessThan15.IN11
pixel_column[9] => LessThan16.IN11
pixel_column[9] => LessThan17.IN11
pixel_column[9] => LessThan18.IN11
pixel_column[9] => LessThan19.IN11
pixel_column[9] => LessThan20.IN11
pixel_column[9] => LessThan21.IN11
pixel_column[9] => LessThan22.IN11
pixel_column[9] => LessThan23.IN11
pixel_column[9] => LessThan24.IN11
pixel_column[9] => LessThan25.IN11
pixel_column[9] => LessThan26.IN11
pixel_column[9] => LessThan27.IN11
pixel_column[9] => LessThan28.IN11
pixel_column[9] => LessThan29.IN11
pixel_column[9] => LessThan30.IN11
pixel_column[9] => LessThan31.IN11
pixel_column[9] => LessThan32.IN11
pixel_column[9] => LessThan33.IN11
pixel_column[9] => LessThan34.IN11
pixel_column[9] => LessThan35.IN11
pixel_column[9] => LessThan36.IN11
pixel_column[9] => LessThan37.IN11
pixel_column[9] => LessThan38.IN11
pixel_column[9] => LessThan39.IN11
pixel_column[9] => LessThan40.IN11
pixel_column[9] => LessThan41.IN11
pixel_column[9] => Add2.IN8
pixel_column[9] => LessThan42.IN11
pixel_column[9] => LessThan43.IN11
pixel_column[9] => LessThan46.IN11
pixel_column[9] => LessThan49.IN11
pixel_column[9] => LessThan50.IN11
pixel_column[9] => LessThan51.IN11
pixel_column[9] => LessThan52.IN11
pixel_column[9] => LessThan53.IN11
pixel_column[9] => LessThan54.IN11
pixel_column[9] => Add4.IN10
pixel_column[9] => LessThan55.IN11
pixel_column[9] => LessThan56.IN11
pixel_column[9] => LessThan59.IN11
pixel_column[9] => LessThan60.IN11
pixel_column[9] => LessThan61.IN11
pixel_column[9] => LessThan62.IN11
pixel_column[9] => LessThan63.IN11
pixel_column[9] => LessThan64.IN11
pixel_column[9] => LessThan65.IN11
pixel_column[9] => LessThan66.IN11
pixel_column[9] => LessThan67.IN11
pixel_column[9] => LessThan68.IN11
pixel_column[9] => LessThan69.IN11
pixel_column[9] => LessThan70.IN11
pixel_column[9] => LessThan71.IN11
pixel_column[9] => LessThan72.IN11
pixel_column[9] => LessThan73.IN11
pixel_column[9] => Add8.IN7
pixel_column[9] => LessThan82.IN11
pixel_column[9] => LessThan83.IN11
pixel_column[9] => LessThan84.IN11
pixel_column[9] => LessThan85.IN11
pixel_column[9] => LessThan86.IN11
pixel_column[9] => LessThan87.IN11
pixel_column[9] => LessThan88.IN11
pixel_column[9] => LessThan89.IN11
pixel_column[9] => LessThan90.IN11
pixel_column[9] => LessThan91.IN11
pixel_column[9] => LessThan92.IN11
pixel_column[9] => LessThan93.IN11
pixel_column[9] => LessThan94.IN11
pixel_column[9] => LessThan95.IN11
pixel_column[9] => LessThan96.IN11
pixel_column[9] => LessThan97.IN11
pixel_column[9] => LessThan98.IN11
pixel_column[9] => LessThan99.IN11
pixel_column[9] => LessThan100.IN11
pixel_column[9] => LessThan101.IN11
pixel_column[9] => LessThan102.IN11
pixel_column[9] => LessThan103.IN11
pixel_column[9] => LessThan104.IN11
pixel_column[9] => LessThan105.IN11
pixel_column[9] => LessThan106.IN11
pixel_column[9] => LessThan107.IN11
pixel_column[9] => LessThan108.IN11
pixel_column[9] => LessThan109.IN11
pixel_column[9] => LessThan110.IN11
pixel_column[9] => LessThan111.IN11
pixel_column[9] => LessThan112.IN11
pixel_column[9] => LessThan113.IN11
pixel_column[9] => LessThan114.IN11
pixel_column[9] => LessThan115.IN11
pixel_column[9] => LessThan116.IN11
pixel_column[9] => LessThan117.IN11
pixel_column[9] => LessThan118.IN11
pixel_column[9] => LessThan119.IN11
pixel_column[9] => LessThan120.IN11
pixel_column[9] => LessThan121.IN11
pixel_column[9] => LessThan122.IN11
pixel_column[9] => LessThan123.IN11
pixel_column[9] => LessThan124.IN11
pixel_column[9] => LessThan125.IN11
char_data => process_0.IN1
scoreTHOUSAND[0] => Mux1.IN19
scoreTHOUSAND[0] => Mux2.IN19
scoreTHOUSAND[0] => Mux3.IN19
scoreTHOUSAND[0] => Mux4.IN19
scoreTHOUSAND[0] => Mux5.IN19
scoreTHOUSAND[0] => Mux6.IN19
scoreTHOUSAND[0] => Mux7.IN19
scoreTHOUSAND[0] => Mux8.IN19
scoreTHOUSAND[0] => Mux9.IN19
scoreTHOUSAND[0] => Mux10.IN19
scoreTHOUSAND[1] => Mux0.IN10
scoreTHOUSAND[1] => Mux1.IN18
scoreTHOUSAND[1] => Mux2.IN18
scoreTHOUSAND[1] => Mux3.IN18
scoreTHOUSAND[1] => Mux4.IN18
scoreTHOUSAND[1] => Mux5.IN18
scoreTHOUSAND[1] => Mux6.IN18
scoreTHOUSAND[1] => Mux7.IN18
scoreTHOUSAND[1] => Mux8.IN18
scoreTHOUSAND[1] => Mux9.IN18
scoreTHOUSAND[1] => Mux10.IN18
scoreTHOUSAND[2] => Mux0.IN9
scoreTHOUSAND[2] => Mux1.IN17
scoreTHOUSAND[2] => Mux2.IN17
scoreTHOUSAND[2] => Mux3.IN17
scoreTHOUSAND[2] => Mux4.IN17
scoreTHOUSAND[2] => Mux5.IN17
scoreTHOUSAND[2] => Mux6.IN17
scoreTHOUSAND[2] => Mux7.IN17
scoreTHOUSAND[2] => Mux8.IN17
scoreTHOUSAND[2] => Mux9.IN17
scoreTHOUSAND[2] => Mux10.IN17
scoreTHOUSAND[3] => Mux0.IN8
scoreTHOUSAND[3] => Mux1.IN16
scoreTHOUSAND[3] => Mux2.IN16
scoreTHOUSAND[3] => Mux3.IN16
scoreTHOUSAND[3] => Mux4.IN16
scoreTHOUSAND[3] => Mux5.IN16
scoreTHOUSAND[3] => Mux6.IN16
scoreTHOUSAND[3] => Mux7.IN16
scoreTHOUSAND[3] => Mux8.IN16
scoreTHOUSAND[3] => Mux9.IN16
scoreTHOUSAND[3] => Mux10.IN16
scoreHUNDRED[0] => Mux12.IN19
scoreHUNDRED[0] => Mux13.IN19
scoreHUNDRED[0] => Mux14.IN19
scoreHUNDRED[0] => Mux15.IN19
scoreHUNDRED[0] => Mux16.IN19
scoreHUNDRED[0] => Mux17.IN19
scoreHUNDRED[0] => Mux18.IN19
scoreHUNDRED[0] => Mux19.IN19
scoreHUNDRED[0] => Mux20.IN19
scoreHUNDRED[0] => Mux21.IN19
scoreHUNDRED[1] => Mux11.IN10
scoreHUNDRED[1] => Mux12.IN18
scoreHUNDRED[1] => Mux13.IN18
scoreHUNDRED[1] => Mux14.IN18
scoreHUNDRED[1] => Mux15.IN18
scoreHUNDRED[1] => Mux16.IN18
scoreHUNDRED[1] => Mux17.IN18
scoreHUNDRED[1] => Mux18.IN18
scoreHUNDRED[1] => Mux19.IN18
scoreHUNDRED[1] => Mux20.IN18
scoreHUNDRED[1] => Mux21.IN18
scoreHUNDRED[2] => Mux11.IN9
scoreHUNDRED[2] => Mux12.IN17
scoreHUNDRED[2] => Mux13.IN17
scoreHUNDRED[2] => Mux14.IN17
scoreHUNDRED[2] => Mux15.IN17
scoreHUNDRED[2] => Mux16.IN17
scoreHUNDRED[2] => Mux17.IN17
scoreHUNDRED[2] => Mux18.IN17
scoreHUNDRED[2] => Mux19.IN17
scoreHUNDRED[2] => Mux20.IN17
scoreHUNDRED[2] => Mux21.IN17
scoreHUNDRED[3] => Mux11.IN8
scoreHUNDRED[3] => Mux12.IN16
scoreHUNDRED[3] => Mux13.IN16
scoreHUNDRED[3] => Mux14.IN16
scoreHUNDRED[3] => Mux15.IN16
scoreHUNDRED[3] => Mux16.IN16
scoreHUNDRED[3] => Mux17.IN16
scoreHUNDRED[3] => Mux18.IN16
scoreHUNDRED[3] => Mux19.IN16
scoreHUNDRED[3] => Mux20.IN16
scoreHUNDRED[3] => Mux21.IN16
scoreTEN[0] => Mux23.IN19
scoreTEN[0] => Mux24.IN19
scoreTEN[0] => Mux25.IN19
scoreTEN[0] => Mux26.IN19
scoreTEN[0] => Mux27.IN19
scoreTEN[0] => Mux28.IN19
scoreTEN[0] => Mux29.IN19
scoreTEN[0] => Mux30.IN19
scoreTEN[0] => Mux31.IN19
scoreTEN[0] => Mux32.IN19
scoreTEN[1] => Mux22.IN10
scoreTEN[1] => Mux23.IN18
scoreTEN[1] => Mux24.IN18
scoreTEN[1] => Mux25.IN18
scoreTEN[1] => Mux26.IN18
scoreTEN[1] => Mux27.IN18
scoreTEN[1] => Mux28.IN18
scoreTEN[1] => Mux29.IN18
scoreTEN[1] => Mux30.IN18
scoreTEN[1] => Mux31.IN18
scoreTEN[1] => Mux32.IN18
scoreTEN[2] => Mux22.IN9
scoreTEN[2] => Mux23.IN17
scoreTEN[2] => Mux24.IN17
scoreTEN[2] => Mux25.IN17
scoreTEN[2] => Mux26.IN17
scoreTEN[2] => Mux27.IN17
scoreTEN[2] => Mux28.IN17
scoreTEN[2] => Mux29.IN17
scoreTEN[2] => Mux30.IN17
scoreTEN[2] => Mux31.IN17
scoreTEN[2] => Mux32.IN17
scoreTEN[3] => Mux22.IN8
scoreTEN[3] => Mux23.IN16
scoreTEN[3] => Mux24.IN16
scoreTEN[3] => Mux25.IN16
scoreTEN[3] => Mux26.IN16
scoreTEN[3] => Mux27.IN16
scoreTEN[3] => Mux28.IN16
scoreTEN[3] => Mux29.IN16
scoreTEN[3] => Mux30.IN16
scoreTEN[3] => Mux31.IN16
scoreTEN[3] => Mux32.IN16
scoreONE[0] => Mux34.IN19
scoreONE[0] => Mux35.IN19
scoreONE[0] => Mux36.IN19
scoreONE[0] => Mux37.IN19
scoreONE[0] => Mux38.IN19
scoreONE[0] => Mux39.IN19
scoreONE[0] => Mux40.IN19
scoreONE[0] => Mux41.IN19
scoreONE[0] => Mux42.IN19
scoreONE[0] => Mux43.IN19
scoreONE[1] => Mux33.IN10
scoreONE[1] => Mux34.IN18
scoreONE[1] => Mux35.IN18
scoreONE[1] => Mux36.IN18
scoreONE[1] => Mux37.IN18
scoreONE[1] => Mux38.IN18
scoreONE[1] => Mux39.IN18
scoreONE[1] => Mux40.IN18
scoreONE[1] => Mux41.IN18
scoreONE[1] => Mux42.IN18
scoreONE[1] => Mux43.IN18
scoreONE[2] => Mux33.IN9
scoreONE[2] => Mux34.IN17
scoreONE[2] => Mux35.IN17
scoreONE[2] => Mux36.IN17
scoreONE[2] => Mux37.IN17
scoreONE[2] => Mux38.IN17
scoreONE[2] => Mux39.IN17
scoreONE[2] => Mux40.IN17
scoreONE[2] => Mux41.IN17
scoreONE[2] => Mux42.IN17
scoreONE[2] => Mux43.IN17
scoreONE[3] => Mux33.IN8
scoreONE[3] => Mux34.IN16
scoreONE[3] => Mux35.IN16
scoreONE[3] => Mux36.IN16
scoreONE[3] => Mux37.IN16
scoreONE[3] => Mux38.IN16
scoreONE[3] => Mux39.IN16
scoreONE[3] => Mux40.IN16
scoreONE[3] => Mux41.IN16
scoreONE[3] => Mux42.IN16
scoreONE[3] => Mux43.IN16
switchIN => char_Colour[3].DATAB
switchIN => char_Colour[3].DATAB
char_address[0] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
char_address[1] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
char_address[2] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
char_address[3] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
char_address[4] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
char_address[5] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
char_row[0] <= char_row[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
char_row[1] <= char_row[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
char_row[2] <= char_row[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
char_col[0] <= char_col[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
char_col[1] <= char_col[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
char_col[2] <= char_col[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
char_on <= process_0.DB_MAX_OUTPUT_PORT_TYPE
char_Colour[0] <= char_Colour[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
char_Colour[1] <= char_Colour[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
char_Colour[2] <= char_Colour[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
char_Colour[3] <= char_Colour[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
char_Colour[4] <= <VCC>
char_Colour[5] <= <VCC>
char_Colour[6] <= <VCC>
char_Colour[7] <= <VCC>
char_Colour[8] <= <VCC>
char_Colour[9] <= <VCC>
char_Colour[10] <= <VCC>
char_Colour[11] <= <VCC>


|miniProject|char_rom:inst3
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|miniProject|char_rom:inst3|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_kt91:auto_generated.address_a[0]
address_a[1] => altsyncram_kt91:auto_generated.address_a[1]
address_a[2] => altsyncram_kt91:auto_generated.address_a[2]
address_a[3] => altsyncram_kt91:auto_generated.address_a[3]
address_a[4] => altsyncram_kt91:auto_generated.address_a[4]
address_a[5] => altsyncram_kt91:auto_generated.address_a[5]
address_a[6] => altsyncram_kt91:auto_generated.address_a[6]
address_a[7] => altsyncram_kt91:auto_generated.address_a[7]
address_a[8] => altsyncram_kt91:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_kt91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_kt91:auto_generated.q_a[0]
q_a[1] <= altsyncram_kt91:auto_generated.q_a[1]
q_a[2] <= altsyncram_kt91:auto_generated.q_a[2]
q_a[3] <= altsyncram_kt91:auto_generated.q_a[3]
q_a[4] <= altsyncram_kt91:auto_generated.q_a[4]
q_a[5] <= altsyncram_kt91:auto_generated.q_a[5]
q_a[6] <= altsyncram_kt91:auto_generated.q_a[6]
q_a[7] <= altsyncram_kt91:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|miniProject|char_rom:inst3|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|miniProject|background_rom:inst16
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
address[12] => altsyncram:altsyncram_component.address_a[12]
address[13] => altsyncram:altsyncram_component.address_a[13]
address[14] => altsyncram:altsyncram_component.address_a[14]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]


|miniProject|background_rom:inst16|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_toc1:auto_generated.address_a[0]
address_a[1] => altsyncram_toc1:auto_generated.address_a[1]
address_a[2] => altsyncram_toc1:auto_generated.address_a[2]
address_a[3] => altsyncram_toc1:auto_generated.address_a[3]
address_a[4] => altsyncram_toc1:auto_generated.address_a[4]
address_a[5] => altsyncram_toc1:auto_generated.address_a[5]
address_a[6] => altsyncram_toc1:auto_generated.address_a[6]
address_a[7] => altsyncram_toc1:auto_generated.address_a[7]
address_a[8] => altsyncram_toc1:auto_generated.address_a[8]
address_a[9] => altsyncram_toc1:auto_generated.address_a[9]
address_a[10] => altsyncram_toc1:auto_generated.address_a[10]
address_a[11] => altsyncram_toc1:auto_generated.address_a[11]
address_a[12] => altsyncram_toc1:auto_generated.address_a[12]
address_a[13] => altsyncram_toc1:auto_generated.address_a[13]
address_a[14] => altsyncram_toc1:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_toc1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_toc1:auto_generated.q_a[0]
q_a[1] <= altsyncram_toc1:auto_generated.q_a[1]
q_a[2] <= altsyncram_toc1:auto_generated.q_a[2]
q_a[3] <= altsyncram_toc1:auto_generated.q_a[3]
q_a[4] <= altsyncram_toc1:auto_generated.q_a[4]
q_a[5] <= altsyncram_toc1:auto_generated.q_a[5]
q_a[6] <= altsyncram_toc1:auto_generated.q_a[6]
q_a[7] <= altsyncram_toc1:auto_generated.q_a[7]
q_a[8] <= altsyncram_toc1:auto_generated.q_a[8]
q_a[9] <= altsyncram_toc1:auto_generated.q_a[9]
q_a[10] <= altsyncram_toc1:auto_generated.q_a[10]
q_a[11] <= altsyncram_toc1:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|miniProject|background_rom:inst16|altsyncram:altsyncram_component|altsyncram_toc1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_57a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_57a:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clock0 => out_address_reg_a[1].CLK
clock0 => out_address_reg_a[0].CLK
q_a[0] <= mux_7nb:mux2.result[0]
q_a[1] <= mux_7nb:mux2.result[1]
q_a[2] <= mux_7nb:mux2.result[2]
q_a[3] <= mux_7nb:mux2.result[3]
q_a[4] <= mux_7nb:mux2.result[4]
q_a[5] <= mux_7nb:mux2.result[5]
q_a[6] <= mux_7nb:mux2.result[6]
q_a[7] <= mux_7nb:mux2.result[7]
q_a[8] <= mux_7nb:mux2.result[8]
q_a[9] <= mux_7nb:mux2.result[9]
q_a[10] <= mux_7nb:mux2.result[10]
q_a[11] <= mux_7nb:mux2.result[11]


|miniProject|background_rom:inst16|altsyncram:altsyncram_component|altsyncram_toc1:auto_generated|decode_57a:rden_decode
data[0] => w_anode157w[1].IN0
data[0] => w_anode171w[1].IN1
data[0] => w_anode180w[1].IN0
data[0] => w_anode189w[1].IN1
data[1] => w_anode157w[2].IN0
data[1] => w_anode171w[2].IN0
data[1] => w_anode180w[2].IN1
data[1] => w_anode189w[2].IN1
eq[0] <= w_anode157w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode171w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode180w[2].DB_MAX_OUTPUT_PORT_TYPE


|miniProject|background_rom:inst16|altsyncram:altsyncram_component|altsyncram_toc1:auto_generated|mux_7nb:mux2
data[0] => data0_wire[0].IN0
data[1] => data0_wire[1].IN0
data[2] => data0_wire[2].IN0
data[3] => data0_wire[3].IN0
data[4] => data0_wire[4].IN0
data[5] => data0_wire[5].IN0
data[6] => data0_wire[6].IN0
data[7] => data0_wire[7].IN0
data[8] => data0_wire[8].IN0
data[9] => data0_wire[9].IN0
data[10] => data0_wire[10].IN0
data[11] => data0_wire[11].IN0
data[12] => data1_wire[0].IN0
data[13] => data1_wire[1].IN0
data[14] => data1_wire[2].IN0
data[15] => data1_wire[3].IN0
data[16] => data1_wire[4].IN0
data[17] => data1_wire[5].IN0
data[18] => data1_wire[6].IN0
data[19] => data1_wire[7].IN0
data[20] => data1_wire[8].IN0
data[21] => data1_wire[9].IN0
data[22] => data1_wire[10].IN0
data[23] => data1_wire[11].IN0
data[24] => data2_wire[0].IN0
data[25] => data2_wire[1].IN0
data[26] => data2_wire[2].IN0
data[27] => data2_wire[3].IN0
data[28] => data2_wire[4].IN0
data[29] => data2_wire[5].IN0
data[30] => data2_wire[6].IN0
data[31] => data2_wire[7].IN0
data[32] => data2_wire[8].IN0
data[33] => data2_wire[9].IN0
data[34] => data2_wire[10].IN0
data[35] => data2_wire[11].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[11].IN0
sel[0] => data1_wire[11].IN1
sel[0] => data1_wire[10].IN1
sel[0] => data1_wire[9].IN1
sel[0] => data1_wire[8].IN1
sel[0] => data1_wire[7].IN1
sel[0] => data1_wire[6].IN1
sel[0] => data1_wire[5].IN1
sel[0] => data1_wire[4].IN1
sel[0] => data1_wire[3].IN1
sel[0] => data1_wire[2].IN1
sel[0] => data1_wire[1].IN1
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[11].IN1
sel[1] => data2_wire[10].IN1
sel[1] => data2_wire[9].IN1
sel[1] => data2_wire[8].IN1
sel[1] => data2_wire[7].IN1
sel[1] => data2_wire[6].IN1
sel[1] => data2_wire[5].IN1
sel[1] => data2_wire[4].IN1
sel[1] => data2_wire[3].IN1
sel[1] => data2_wire[2].IN1
sel[1] => data2_wire[1].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|miniProject|ship_rom:inst19
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]


|miniProject|ship_rom:inst19|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_igb1:auto_generated.address_a[0]
address_a[1] => altsyncram_igb1:auto_generated.address_a[1]
address_a[2] => altsyncram_igb1:auto_generated.address_a[2]
address_a[3] => altsyncram_igb1:auto_generated.address_a[3]
address_a[4] => altsyncram_igb1:auto_generated.address_a[4]
address_a[5] => altsyncram_igb1:auto_generated.address_a[5]
address_a[6] => altsyncram_igb1:auto_generated.address_a[6]
address_a[7] => altsyncram_igb1:auto_generated.address_a[7]
address_a[8] => altsyncram_igb1:auto_generated.address_a[8]
address_a[9] => altsyncram_igb1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_igb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_igb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_igb1:auto_generated.q_a[1]
q_a[2] <= altsyncram_igb1:auto_generated.q_a[2]
q_a[3] <= altsyncram_igb1:auto_generated.q_a[3]
q_a[4] <= altsyncram_igb1:auto_generated.q_a[4]
q_a[5] <= altsyncram_igb1:auto_generated.q_a[5]
q_a[6] <= altsyncram_igb1:auto_generated.q_a[6]
q_a[7] <= altsyncram_igb1:auto_generated.q_a[7]
q_a[8] <= altsyncram_igb1:auto_generated.q_a[8]
q_a[9] <= altsyncram_igb1:auto_generated.q_a[9]
q_a[10] <= altsyncram_igb1:auto_generated.q_a[10]
q_a[11] <= altsyncram_igb1:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|miniProject|ship_rom:inst19|altsyncram:altsyncram_component|altsyncram_igb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT


|miniProject|SevenSegConverter:inst4
ScoreTHOUSAND[0] => Mux0.IN19
ScoreTHOUSAND[0] => Mux1.IN19
ScoreTHOUSAND[0] => Mux2.IN19
ScoreTHOUSAND[0] => Mux3.IN19
ScoreTHOUSAND[0] => Mux4.IN19
ScoreTHOUSAND[0] => Mux5.IN19
ScoreTHOUSAND[0] => Mux6.IN19
ScoreTHOUSAND[1] => Mux0.IN18
ScoreTHOUSAND[1] => Mux1.IN18
ScoreTHOUSAND[1] => Mux2.IN18
ScoreTHOUSAND[1] => Mux3.IN18
ScoreTHOUSAND[1] => Mux4.IN18
ScoreTHOUSAND[1] => Mux5.IN18
ScoreTHOUSAND[1] => Mux6.IN18
ScoreTHOUSAND[2] => Mux0.IN17
ScoreTHOUSAND[2] => Mux1.IN17
ScoreTHOUSAND[2] => Mux2.IN17
ScoreTHOUSAND[2] => Mux3.IN17
ScoreTHOUSAND[2] => Mux4.IN17
ScoreTHOUSAND[2] => Mux5.IN17
ScoreTHOUSAND[2] => Mux6.IN17
ScoreTHOUSAND[3] => Mux0.IN16
ScoreTHOUSAND[3] => Mux1.IN16
ScoreTHOUSAND[3] => Mux2.IN16
ScoreTHOUSAND[3] => Mux3.IN16
ScoreTHOUSAND[3] => Mux4.IN16
ScoreTHOUSAND[3] => Mux5.IN16
ScoreTHOUSAND[3] => Mux6.IN16
ScoreHUNDRED[0] => Mux7.IN19
ScoreHUNDRED[0] => Mux8.IN19
ScoreHUNDRED[0] => Mux9.IN19
ScoreHUNDRED[0] => Mux10.IN19
ScoreHUNDRED[0] => Mux11.IN19
ScoreHUNDRED[0] => Mux12.IN19
ScoreHUNDRED[0] => Mux13.IN19
ScoreHUNDRED[1] => Mux7.IN18
ScoreHUNDRED[1] => Mux8.IN18
ScoreHUNDRED[1] => Mux9.IN18
ScoreHUNDRED[1] => Mux10.IN18
ScoreHUNDRED[1] => Mux11.IN18
ScoreHUNDRED[1] => Mux12.IN18
ScoreHUNDRED[1] => Mux13.IN18
ScoreHUNDRED[2] => Mux7.IN17
ScoreHUNDRED[2] => Mux8.IN17
ScoreHUNDRED[2] => Mux9.IN17
ScoreHUNDRED[2] => Mux10.IN17
ScoreHUNDRED[2] => Mux11.IN17
ScoreHUNDRED[2] => Mux12.IN17
ScoreHUNDRED[2] => Mux13.IN17
ScoreHUNDRED[3] => Mux7.IN16
ScoreHUNDRED[3] => Mux8.IN16
ScoreHUNDRED[3] => Mux9.IN16
ScoreHUNDRED[3] => Mux10.IN16
ScoreHUNDRED[3] => Mux11.IN16
ScoreHUNDRED[3] => Mux12.IN16
ScoreHUNDRED[3] => Mux13.IN16
ScoreTEN[0] => Mux14.IN19
ScoreTEN[0] => Mux15.IN19
ScoreTEN[0] => Mux16.IN19
ScoreTEN[0] => Mux17.IN19
ScoreTEN[0] => Mux18.IN19
ScoreTEN[0] => Mux19.IN19
ScoreTEN[0] => Mux20.IN19
ScoreTEN[1] => Mux14.IN18
ScoreTEN[1] => Mux15.IN18
ScoreTEN[1] => Mux16.IN18
ScoreTEN[1] => Mux17.IN18
ScoreTEN[1] => Mux18.IN18
ScoreTEN[1] => Mux19.IN18
ScoreTEN[1] => Mux20.IN18
ScoreTEN[2] => Mux14.IN17
ScoreTEN[2] => Mux15.IN17
ScoreTEN[2] => Mux16.IN17
ScoreTEN[2] => Mux17.IN17
ScoreTEN[2] => Mux18.IN17
ScoreTEN[2] => Mux19.IN17
ScoreTEN[2] => Mux20.IN17
ScoreTEN[3] => Mux14.IN16
ScoreTEN[3] => Mux15.IN16
ScoreTEN[3] => Mux16.IN16
ScoreTEN[3] => Mux17.IN16
ScoreTEN[3] => Mux18.IN16
ScoreTEN[3] => Mux19.IN16
ScoreTEN[3] => Mux20.IN16
ScoreONE[0] => Mux21.IN19
ScoreONE[0] => Mux22.IN19
ScoreONE[0] => Mux23.IN19
ScoreONE[0] => Mux24.IN19
ScoreONE[0] => Mux25.IN19
ScoreONE[0] => Mux26.IN19
ScoreONE[0] => Mux27.IN19
ScoreONE[1] => Mux21.IN18
ScoreONE[1] => Mux22.IN18
ScoreONE[1] => Mux23.IN18
ScoreONE[1] => Mux24.IN18
ScoreONE[1] => Mux25.IN18
ScoreONE[1] => Mux26.IN18
ScoreONE[1] => Mux27.IN18
ScoreONE[2] => Mux21.IN17
ScoreONE[2] => Mux22.IN17
ScoreONE[2] => Mux23.IN17
ScoreONE[2] => Mux24.IN17
ScoreONE[2] => Mux25.IN17
ScoreONE[2] => Mux26.IN17
ScoreONE[2] => Mux27.IN17
ScoreONE[3] => Mux21.IN16
ScoreONE[3] => Mux22.IN16
ScoreONE[3] => Mux23.IN16
ScoreONE[3] => Mux24.IN16
ScoreONE[3] => Mux25.IN16
ScoreONE[3] => Mux26.IN16
ScoreONE[3] => Mux27.IN16
Seg3[0] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
Seg3[1] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
Seg3[2] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
Seg3[3] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
Seg3[4] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
Seg3[5] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
Seg3[6] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
Seg2[0] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
Seg2[1] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
Seg2[2] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
Seg2[3] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
Seg2[4] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
Seg2[5] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Seg2[6] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Seg1[0] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Seg1[1] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Seg1[2] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Seg1[3] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Seg1[4] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Seg1[5] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Seg1[6] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Seg0[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Seg0[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Seg0[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Seg0[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Seg0[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Seg0[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Seg0[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


