/* Definition for CPU ID */
#define XPAR_CPU_ID 0

/* Definitions for peripheral PS7_CORTEXA9_0 */
#define XPAR_PS7_CORTEXA9_0_CPU_CLK_FREQ_HZ 866666687


/******************************************************************/

/* Canonical definitions for peripheral PS7_CORTEXA9_0 */
#define XPAR_CPU_CORTEXA9_0_CPU_CLK_FREQ_HZ 866666687


/******************************************************************/

#include "xparameters_ps.h"

#define STDIN_BASEADDRESS 0xE0000000
#define STDOUT_BASEADDRESS 0xE0000000

/******************************************************************/


/* Definitions for peripheral PS7_DDR_0 */
#define XPAR_PS7_DDR_0_S_AXI_BASEADDR 0x00100000
#define XPAR_PS7_DDR_0_S_AXI_HIGHADDR 0x3FFFFFFF


/******************************************************************/

/* Definitions for driver DEVCFG */
#define XPAR_XDCFG_NUM_INSTANCES 1

/* Definitions for peripheral PS7_DEV_CFG_0 */
#define XPAR_PS7_DEV_CFG_0_DEVICE_ID 0
#define XPAR_PS7_DEV_CFG_0_BASEADDR 0xF8007000
#define XPAR_PS7_DEV_CFG_0_HIGHADDR 0xF80070FF


/******************************************************************/

/* Canonical definitions for peripheral PS7_DEV_CFG_0 */
#define XPAR_XDCFG_0_DEVICE_ID XPAR_PS7_DEV_CFG_0_DEVICE_ID
#define XPAR_XDCFG_0_BASEADDR 0xF8007000
#define XPAR_XDCFG_0_HIGHADDR 0xF80070FF


/******************************************************************/

/* Definitions for driver DMAPS */
#define XPAR_XDMAPS_NUM_INSTANCES 2

/* Definitions for peripheral PS7_DMA_NS */
#define XPAR_PS7_DMA_NS_DEVICE_ID 0
#define XPAR_PS7_DMA_NS_BASEADDR 0xF8004000
#define XPAR_PS7_DMA_NS_HIGHADDR 0xF8004FFF


/* Definitions for peripheral PS7_DMA_S */
#define XPAR_PS7_DMA_S_DEVICE_ID 1
#define XPAR_PS7_DMA_S_BASEADDR 0xF8003000
#define XPAR_PS7_DMA_S_HIGHADDR 0xF8003FFF


/******************************************************************/

/* Canonical definitions for peripheral PS7_DMA_NS */
#define XPAR_XDMAPS_0_DEVICE_ID XPAR_PS7_DMA_NS_DEVICE_ID
#define XPAR_XDMAPS_0_BASEADDR 0xF8004000
#define XPAR_XDMAPS_0_HIGHADDR 0xF8004FFF

/* Canonical definitions for peripheral PS7_DMA_S */
#define XPAR_XDMAPS_1_DEVICE_ID XPAR_PS7_DMA_S_DEVICE_ID
#define XPAR_XDMAPS_1_BASEADDR 0xF8003000
#define XPAR_XDMAPS_1_HIGHADDR 0xF8003FFF


/******************************************************************/


/* Definitions for peripheral PS7_AFI_0 */
#define XPAR_PS7_AFI_0_S_AXI_BASEADDR 0xF8008000
#define XPAR_PS7_AFI_0_S_AXI_HIGHADDR 0xF8008FFF


/* Definitions for peripheral PS7_AFI_1 */
#define XPAR_PS7_AFI_1_S_AXI_BASEADDR 0xF8009000
#define XPAR_PS7_AFI_1_S_AXI_HIGHADDR 0xF8009FFF


/* Definitions for peripheral PS7_AFI_2 */
#define XPAR_PS7_AFI_2_S_AXI_BASEADDR 0xF800A000
#define XPAR_PS7_AFI_2_S_AXI_HIGHADDR 0xF800AFFF


/* Definitions for peripheral PS7_AFI_3 */
#define XPAR_PS7_AFI_3_S_AXI_BASEADDR 0xF800B000
#define XPAR_PS7_AFI_3_S_AXI_HIGHADDR 0xF800BFFF


/* Definitions for peripheral PS7_DDRC_0 */
#define XPAR_PS7_DDRC_0_S_AXI_BASEADDR 0xF8006000
#define XPAR_PS7_DDRC_0_S_AXI_HIGHADDR 0xF8006FFF


/* Definitions for peripheral PS7_GLOBALTIMER_0 */
#define XPAR_PS7_GLOBALTIMER_0_S_AXI_BASEADDR 0xF8F00200
#define XPAR_PS7_GLOBALTIMER_0_S_AXI_HIGHADDR 0xF8F002FF


/* Definitions for peripheral PS7_GPV_0 */
#define XPAR_PS7_GPV_0_S_AXI_BASEADDR 0xF8900000
#define XPAR_PS7_GPV_0_S_AXI_HIGHADDR 0xF89FFFFF


/* Definitions for peripheral PS7_INTC_DIST_0 */
#define XPAR_PS7_INTC_DIST_0_S_AXI_BASEADDR 0xF8F01000
#define XPAR_PS7_INTC_DIST_0_S_AXI_HIGHADDR 0xF8F01FFF


/* Definitions for peripheral PS7_IOP_BUS_CONFIG_0 */
#define XPAR_PS7_IOP_BUS_CONFIG_0_S_AXI_BASEADDR 0xE0200000
#define XPAR_PS7_IOP_BUS_CONFIG_0_S_AXI_HIGHADDR 0xE0200FFF


/* Definitions for peripheral PS7_L2CACHEC_0 */
#define XPAR_PS7_L2CACHEC_0_S_AXI_BASEADDR 0xF8F02000
#define XPAR_PS7_L2CACHEC_0_S_AXI_HIGHADDR 0xF8F02FFF


/* Definitions for peripheral PS7_OCMC_0 */
#define XPAR_PS7_OCMC_0_S_AXI_BASEADDR 0xF800C000
#define XPAR_PS7_OCMC_0_S_AXI_HIGHADDR 0xF800CFFF


/* Definitions for peripheral PS7_PL310_0 */
#define XPAR_PS7_PL310_0_S_AXI_BASEADDR 0xF8F02000
#define XPAR_PS7_PL310_0_S_AXI_HIGHADDR 0xF8F02FFF


/* Definitions for peripheral PS7_PMU_0 */
#define XPAR_PS7_PMU_0_S_AXI_BASEADDR 0xF8891000
#define XPAR_PS7_PMU_0_S_AXI_HIGHADDR 0xF8891FFF
#define XPAR_PS7_PMU_0_PMU1_S_AXI_BASEADDR 0xF8893000
#define XPAR_PS7_PMU_0_PMU1_S_AXI_HIGHADDR 0xF8893FFF


/* Definitions for peripheral PS7_QSPI_LINEAR_0 */
#define XPAR_PS7_QSPI_LINEAR_0_S_AXI_BASEADDR 0xFC000000
#define XPAR_PS7_QSPI_LINEAR_0_S_AXI_HIGHADDR 0xFCFFFFFF


/* Definitions for peripheral PS7_RAM_0 */
#define XPAR_PS7_RAM_0_S_AXI_BASEADDR 0x00000000
#define XPAR_PS7_RAM_0_S_AXI_HIGHADDR 0x0003FFFF


/* Definitions for peripheral PS7_RAM_1 */
#define XPAR_PS7_RAM_1_S_AXI_BASEADDR 0xFFFC0000
#define XPAR_PS7_RAM_1_S_AXI_HIGHADDR 0xFFFFFFFF


/* Definitions for peripheral PS7_SCUC_0 */
#define XPAR_PS7_SCUC_0_S_AXI_BASEADDR 0xF8F00000
#define XPAR_PS7_SCUC_0_S_AXI_HIGHADDR 0xF8F000FC


/* Definitions for peripheral PS7_SLCR_0 */
#define XPAR_PS7_SLCR_0_S_AXI_BASEADDR 0xF8000000
#define XPAR_PS7_SLCR_0_S_AXI_HIGHADDR 0xF8000FFF


/******************************************************************/

/* Definitions for driver GPIOPS */
#define XPAR_XGPIOPS_NUM_INSTANCES 1

/* Definitions for peripheral PS7_GPIO_0 */
#define XPAR_PS7_GPIO_0_DEVICE_ID 0
#define XPAR_PS7_GPIO_0_BASEADDR 0xE000A000
#define XPAR_PS7_GPIO_0_HIGHADDR 0xE000AFFF


/******************************************************************/

/* Canonical definitions for peripheral PS7_GPIO_0 */
#define XPAR_XGPIOPS_0_DEVICE_ID XPAR_PS7_GPIO_0_DEVICE_ID
#define XPAR_XGPIOPS_0_BASEADDR 0xE000A000
#define XPAR_XGPIOPS_0_HIGHADDR 0xE000AFFF


/******************************************************************/

/* Definitions for driver QSPIPS */
#define XPAR_XQSPIPS_NUM_INSTANCES 1

/* Definitions for peripheral PS7_QSPI_0 */
#define XPAR_PS7_QSPI_0_DEVICE_ID 0
#define XPAR_PS7_QSPI_0_BASEADDR 0xE000D000
#define XPAR_PS7_QSPI_0_HIGHADDR 0xE000DFFF
#define XPAR_PS7_QSPI_0_QSPI_CLK_FREQ_HZ 200000000
#define XPAR_PS7_QSPI_0_QSPI_MODE 0


/******************************************************************/

/* Canonical definitions for peripheral PS7_QSPI_0 */
#define XPAR_XQSPIPS_0_DEVICE_ID XPAR_PS7_QSPI_0_DEVICE_ID
#define XPAR_XQSPIPS_0_BASEADDR 0xE000D000
#define XPAR_XQSPIPS_0_HIGHADDR 0xE000DFFF
#define XPAR_XQSPIPS_0_QSPI_CLK_FREQ_HZ 200000000
#define XPAR_XQSPIPS_0_QSPI_MODE 0


/******************************************************************/

/* Definitions for driver SCUGIC */
#define XPAR_XSCUGIC_NUM_INSTANCES 1

/* Definitions for peripheral PS7_SCUGIC_0 */
#define XPAR_PS7_SCUGIC_0_DEVICE_ID 0
#define XPAR_PS7_SCUGIC_0_BASEADDR 0xF8F00100
#define XPAR_PS7_SCUGIC_0_HIGHADDR 0xF8F001FF
#define XPAR_PS7_SCUGIC_0_DIST_BASEADDR 0xF8F01000


/******************************************************************/

/* Canonical definitions for peripheral PS7_SCUGIC_0 */
#define XPAR_SCUGIC_0_DEVICE_ID 0
#define XPAR_SCUGIC_0_CPU_BASEADDR 0xF8F00100
#define XPAR_SCUGIC_0_CPU_HIGHADDR 0xF8F001FF
#define XPAR_SCUGIC_0_DIST_BASEADDR 0xF8F01000


/******************************************************************/

/* Definitions for driver SCUTIMER */
#define XPAR_XSCUTIMER_NUM_INSTANCES 1

/* Definitions for peripheral PS7_SCUTIMER_0 */
#define XPAR_PS7_SCUTIMER_0_DEVICE_ID 0
#define XPAR_PS7_SCUTIMER_0_BASEADDR 0xF8F00600
#define XPAR_PS7_SCUTIMER_0_HIGHADDR 0xF8F0061F


/******************************************************************/

/* Canonical definitions for peripheral PS7_SCUTIMER_0 */
#define XPAR_XSCUTIMER_0_DEVICE_ID XPAR_PS7_SCUTIMER_0_DEVICE_ID
#define XPAR_XSCUTIMER_0_BASEADDR 0xF8F00600
#define XPAR_XSCUTIMER_0_HIGHADDR 0xF8F0061F


/******************************************************************/

/* Definitions for driver SCUWDT */
#define XPAR_XSCUWDT_NUM_INSTANCES 1

/* Definitions for peripheral PS7_SCUWDT_0 */
#define XPAR_PS7_SCUWDT_0_DEVICE_ID 0
#define XPAR_PS7_SCUWDT_0_BASEADDR 0xF8F00620
#define XPAR_PS7_SCUWDT_0_HIGHADDR 0xF8F006FF


/******************************************************************/

/* Canonical definitions for peripheral PS7_SCUWDT_0 */
#define XPAR_SCUWDT_0_DEVICE_ID XPAR_PS7_SCUWDT_0_DEVICE_ID
#define XPAR_SCUWDT_0_BASEADDR 0xF8F00620
#define XPAR_SCUWDT_0_HIGHADDR 0xF8F006FF


/******************************************************************/

/* Definitions for driver SDPS */
#define XPAR_XSDPS_NUM_INSTANCES 2

/* Definitions for peripheral PS7_SD_0 */
#define XPAR_PS7_SD_0_DEVICE_ID 0
#define XPAR_PS7_SD_0_BASEADDR 0xE0100000
#define XPAR_PS7_SD_0_HIGHADDR 0xE0100FFF
#define XPAR_PS7_SD_0_SDIO_CLK_FREQ_HZ 100000000
#define XPAR_PS7_SD_0_HAS_CD 0
#define XPAR_PS7_SD_0_HAS_WP 0


/* Definitions for peripheral PS7_SD_1 */
#define XPAR_PS7_SD_1_DEVICE_ID 1
#define XPAR_PS7_SD_1_BASEADDR 0xE0101000
#define XPAR_PS7_SD_1_HIGHADDR 0xE0101FFF
#define XPAR_PS7_SD_1_SDIO_CLK_FREQ_HZ 100000000
#define XPAR_PS7_SD_1_HAS_CD 0
#define XPAR_PS7_SD_1_HAS_WP 0


/******************************************************************/

/* Canonical definitions for peripheral PS7_SD_0 */
#define XPAR_XSDPS_0_DEVICE_ID XPAR_PS7_SD_0_DEVICE_ID
#define XPAR_XSDPS_0_BASEADDR 0xE0100000
#define XPAR_XSDPS_0_HIGHADDR 0xE0100FFF
#define XPAR_XSDPS_0_SDIO_CLK_FREQ_HZ 100000000
#define XPAR_XSDPS_0_HAS_CD 0
#define XPAR_XSDPS_0_HAS_WP 0

/* Canonical definitions for peripheral PS7_SD_1 */
#define XPAR_XSDPS_1_DEVICE_ID XPAR_PS7_SD_1_DEVICE_ID
#define XPAR_XSDPS_1_BASEADDR 0xE0101000
#define XPAR_XSDPS_1_HIGHADDR 0xE0101FFF
#define XPAR_XSDPS_1_SDIO_CLK_FREQ_HZ 100000000
#define XPAR_XSDPS_1_HAS_CD 0
#define XPAR_XSDPS_1_HAS_WP 0


/******************************************************************/

/* Definitions for driver SPIPS */
#define XPAR_XSPIPS_NUM_INSTANCES 1

/* Definitions for peripheral PS7_SPI_1 */
#define XPAR_PS7_SPI_1_DEVICE_ID 0
#define XPAR_PS7_SPI_1_BASEADDR 0xE0007000
#define XPAR_PS7_SPI_1_HIGHADDR 0xE0007FFF
#define XPAR_PS7_SPI_1_SPI_CLK_FREQ_HZ 166666672


/******************************************************************/

/* Canonical definitions for peripheral PS7_SPI_1 */
#define XPAR_XSPIPS_0_DEVICE_ID XPAR_PS7_SPI_1_DEVICE_ID
#define XPAR_XSPIPS_0_BASEADDR 0xE0007000
#define XPAR_XSPIPS_0_HIGHADDR 0xE0007FFF
#define XPAR_XSPIPS_0_SPI_CLK_FREQ_HZ 166666672


/******************************************************************/

/* Definitions for driver TMRCTR */
#define XPAR_XTMRCTR_NUM_INSTANCES 24

/* Definitions for peripheral AXI_PWM_AXI_TIMER_0 */
#define XPAR_AXI_PWM_AXI_TIMER_0_DEVICE_ID 0
#define XPAR_AXI_PWM_AXI_TIMER_0_BASEADDR 0x42800000
#define XPAR_AXI_PWM_AXI_TIMER_0_HIGHADDR 0x4280FFFF
#define XPAR_AXI_PWM_AXI_TIMER_0_CLOCK_FREQ_HZ 50000000


/* Definitions for peripheral AXI_PWM_AXI_TIMER_1 */
#define XPAR_AXI_PWM_AXI_TIMER_1_DEVICE_ID 1
#define XPAR_AXI_PWM_AXI_TIMER_1_BASEADDR 0x42810000
#define XPAR_AXI_PWM_AXI_TIMER_1_HIGHADDR 0x4281FFFF
#define XPAR_AXI_PWM_AXI_TIMER_1_CLOCK_FREQ_HZ 50000000


/* Definitions for peripheral AXI_PWM_AXI_TIMER_10 */
#define XPAR_AXI_PWM_AXI_TIMER_10_DEVICE_ID 2
#define XPAR_AXI_PWM_AXI_TIMER_10_BASEADDR 0x428A0000
#define XPAR_AXI_PWM_AXI_TIMER_10_HIGHADDR 0x428AFFFF
#define XPAR_AXI_PWM_AXI_TIMER_10_CLOCK_FREQ_HZ 50000000


/* Definitions for peripheral AXI_PWM_AXI_TIMER_11 */
#define XPAR_AXI_PWM_AXI_TIMER_11_DEVICE_ID 3
#define XPAR_AXI_PWM_AXI_TIMER_11_BASEADDR 0x428B0000
#define XPAR_AXI_PWM_AXI_TIMER_11_HIGHADDR 0x428BFFFF
#define XPAR_AXI_PWM_AXI_TIMER_11_CLOCK_FREQ_HZ 50000000


/* Definitions for peripheral AXI_PWM_AXI_TIMER_12 */
#define XPAR_AXI_PWM_AXI_TIMER_12_DEVICE_ID 4
#define XPAR_AXI_PWM_AXI_TIMER_12_BASEADDR 0x428C0000
#define XPAR_AXI_PWM_AXI_TIMER_12_HIGHADDR 0x428CFFFF
#define XPAR_AXI_PWM_AXI_TIMER_12_CLOCK_FREQ_HZ 50000000


/* Definitions for peripheral AXI_PWM_AXI_TIMER_13 */
#define XPAR_AXI_PWM_AXI_TIMER_13_DEVICE_ID 5
#define XPAR_AXI_PWM_AXI_TIMER_13_BASEADDR 0x428D0000
#define XPAR_AXI_PWM_AXI_TIMER_13_HIGHADDR 0x428DFFFF
#define XPAR_AXI_PWM_AXI_TIMER_13_CLOCK_FREQ_HZ 50000000


/* Definitions for peripheral AXI_PWM_AXI_TIMER_14 */
#define XPAR_AXI_PWM_AXI_TIMER_14_DEVICE_ID 6
#define XPAR_AXI_PWM_AXI_TIMER_14_BASEADDR 0x428E0000
#define XPAR_AXI_PWM_AXI_TIMER_14_HIGHADDR 0x428EFFFF
#define XPAR_AXI_PWM_AXI_TIMER_14_CLOCK_FREQ_HZ 50000000


/* Definitions for peripheral AXI_PWM_AXI_TIMER_15 */
#define XPAR_AXI_PWM_AXI_TIMER_15_DEVICE_ID 7
#define XPAR_AXI_PWM_AXI_TIMER_15_BASEADDR 0x428F0000
#define XPAR_AXI_PWM_AXI_TIMER_15_HIGHADDR 0x428FFFFF
#define XPAR_AXI_PWM_AXI_TIMER_15_CLOCK_FREQ_HZ 50000000


/* Definitions for peripheral AXI_PWM_AXI_TIMER_16 */
#define XPAR_AXI_PWM_AXI_TIMER_16_DEVICE_ID 8
#define XPAR_AXI_PWM_AXI_TIMER_16_BASEADDR 0x42900000
#define XPAR_AXI_PWM_AXI_TIMER_16_HIGHADDR 0x4290FFFF
#define XPAR_AXI_PWM_AXI_TIMER_16_CLOCK_FREQ_HZ 50000000


/* Definitions for peripheral AXI_PWM_AXI_TIMER_17 */
#define XPAR_AXI_PWM_AXI_TIMER_17_DEVICE_ID 9
#define XPAR_AXI_PWM_AXI_TIMER_17_BASEADDR 0x42910000
#define XPAR_AXI_PWM_AXI_TIMER_17_HIGHADDR 0x4291FFFF
#define XPAR_AXI_PWM_AXI_TIMER_17_CLOCK_FREQ_HZ 50000000


/* Definitions for peripheral AXI_PWM_AXI_TIMER_18 */
#define XPAR_AXI_PWM_AXI_TIMER_18_DEVICE_ID 10
#define XPAR_AXI_PWM_AXI_TIMER_18_BASEADDR 0x42920000
#define XPAR_AXI_PWM_AXI_TIMER_18_HIGHADDR 0x4292FFFF
#define XPAR_AXI_PWM_AXI_TIMER_18_CLOCK_FREQ_HZ 50000000


/* Definitions for peripheral AXI_PWM_AXI_TIMER_19 */
#define XPAR_AXI_PWM_AXI_TIMER_19_DEVICE_ID 11
#define XPAR_AXI_PWM_AXI_TIMER_19_BASEADDR 0x42930000
#define XPAR_AXI_PWM_AXI_TIMER_19_HIGHADDR 0x4293FFFF
#define XPAR_AXI_PWM_AXI_TIMER_19_CLOCK_FREQ_HZ 50000000


/* Definitions for peripheral AXI_PWM_AXI_TIMER_2 */
#define XPAR_AXI_PWM_AXI_TIMER_2_DEVICE_ID 12
#define XPAR_AXI_PWM_AXI_TIMER_2_BASEADDR 0x42820000
#define XPAR_AXI_PWM_AXI_TIMER_2_HIGHADDR 0x4282FFFF
#define XPAR_AXI_PWM_AXI_TIMER_2_CLOCK_FREQ_HZ 50000000


/* Definitions for peripheral AXI_PWM_AXI_TIMER_20 */
#define XPAR_AXI_PWM_AXI_TIMER_20_DEVICE_ID 13
#define XPAR_AXI_PWM_AXI_TIMER_20_BASEADDR 0x42940000
#define XPAR_AXI_PWM_AXI_TIMER_20_HIGHADDR 0x4294FFFF
#define XPAR_AXI_PWM_AXI_TIMER_20_CLOCK_FREQ_HZ 50000000


/* Definitions for peripheral AXI_PWM_AXI_TIMER_21 */
#define XPAR_AXI_PWM_AXI_TIMER_21_DEVICE_ID 14
#define XPAR_AXI_PWM_AXI_TIMER_21_BASEADDR 0x42950000
#define XPAR_AXI_PWM_AXI_TIMER_21_HIGHADDR 0x4295FFFF
#define XPAR_AXI_PWM_AXI_TIMER_21_CLOCK_FREQ_HZ 50000000


/* Definitions for peripheral AXI_PWM_AXI_TIMER_22 */
#define XPAR_AXI_PWM_AXI_TIMER_22_DEVICE_ID 15
#define XPAR_AXI_PWM_AXI_TIMER_22_BASEADDR 0x42960000
#define XPAR_AXI_PWM_AXI_TIMER_22_HIGHADDR 0x4296FFFF
#define XPAR_AXI_PWM_AXI_TIMER_22_CLOCK_FREQ_HZ 50000000


/* Definitions for peripheral AXI_PWM_AXI_TIMER_23 */
#define XPAR_AXI_PWM_AXI_TIMER_23_DEVICE_ID 16
#define XPAR_AXI_PWM_AXI_TIMER_23_BASEADDR 0x42970000
#define XPAR_AXI_PWM_AXI_TIMER_23_HIGHADDR 0x4297FFFF
#define XPAR_AXI_PWM_AXI_TIMER_23_CLOCK_FREQ_HZ 50000000


/* Definitions for peripheral AXI_PWM_AXI_TIMER_3 */
#define XPAR_AXI_PWM_AXI_TIMER_3_DEVICE_ID 17
#define XPAR_AXI_PWM_AXI_TIMER_3_BASEADDR 0x42830000
#define XPAR_AXI_PWM_AXI_TIMER_3_HIGHADDR 0x4283FFFF
#define XPAR_AXI_PWM_AXI_TIMER_3_CLOCK_FREQ_HZ 50000000


/* Definitions for peripheral AXI_PWM_AXI_TIMER_4 */
#define XPAR_AXI_PWM_AXI_TIMER_4_DEVICE_ID 18
#define XPAR_AXI_PWM_AXI_TIMER_4_BASEADDR 0x42840000
#define XPAR_AXI_PWM_AXI_TIMER_4_HIGHADDR 0x4284FFFF
#define XPAR_AXI_PWM_AXI_TIMER_4_CLOCK_FREQ_HZ 50000000


/* Definitions for peripheral AXI_PWM_AXI_TIMER_5 */
#define XPAR_AXI_PWM_AXI_TIMER_5_DEVICE_ID 19
#define XPAR_AXI_PWM_AXI_TIMER_5_BASEADDR 0x42850000
#define XPAR_AXI_PWM_AXI_TIMER_5_HIGHADDR 0x4285FFFF
#define XPAR_AXI_PWM_AXI_TIMER_5_CLOCK_FREQ_HZ 50000000


/* Definitions for peripheral AXI_PWM_AXI_TIMER_6 */
#define XPAR_AXI_PWM_AXI_TIMER_6_DEVICE_ID 20
#define XPAR_AXI_PWM_AXI_TIMER_6_BASEADDR 0x42860000
#define XPAR_AXI_PWM_AXI_TIMER_6_HIGHADDR 0x4286FFFF
#define XPAR_AXI_PWM_AXI_TIMER_6_CLOCK_FREQ_HZ 50000000


/* Definitions for peripheral AXI_PWM_AXI_TIMER_7 */
#define XPAR_AXI_PWM_AXI_TIMER_7_DEVICE_ID 21
#define XPAR_AXI_PWM_AXI_TIMER_7_BASEADDR 0x42870000
#define XPAR_AXI_PWM_AXI_TIMER_7_HIGHADDR 0x4287FFFF
#define XPAR_AXI_PWM_AXI_TIMER_7_CLOCK_FREQ_HZ 50000000


/* Definitions for peripheral AXI_PWM_AXI_TIMER_8 */
#define XPAR_AXI_PWM_AXI_TIMER_8_DEVICE_ID 22
#define XPAR_AXI_PWM_AXI_TIMER_8_BASEADDR 0x42880000
#define XPAR_AXI_PWM_AXI_TIMER_8_HIGHADDR 0x4288FFFF
#define XPAR_AXI_PWM_AXI_TIMER_8_CLOCK_FREQ_HZ 50000000


/* Definitions for peripheral AXI_PWM_AXI_TIMER_9 */
#define XPAR_AXI_PWM_AXI_TIMER_9_DEVICE_ID 23
#define XPAR_AXI_PWM_AXI_TIMER_9_BASEADDR 0x42890000
#define XPAR_AXI_PWM_AXI_TIMER_9_HIGHADDR 0x4289FFFF
#define XPAR_AXI_PWM_AXI_TIMER_9_CLOCK_FREQ_HZ 50000000


/******************************************************************/

/* Canonical definitions for peripheral AXI_PWM_AXI_TIMER_0 */
#define XPAR_TMRCTR_0_DEVICE_ID 0
#define XPAR_TMRCTR_0_BASEADDR 0x42800000
#define XPAR_TMRCTR_0_HIGHADDR 0x4280FFFF
#define XPAR_TMRCTR_0_CLOCK_FREQ_HZ XPAR_AXI_PWM_AXI_TIMER_0_CLOCK_FREQ_HZ
/* Canonical definitions for peripheral AXI_PWM_AXI_TIMER_1 */
#define XPAR_TMRCTR_1_DEVICE_ID 0
#define XPAR_TMRCTR_1_BASEADDR 0x42810000
#define XPAR_TMRCTR_1_HIGHADDR 0x4281FFFF
#define XPAR_TMRCTR_1_CLOCK_FREQ_HZ XPAR_AXI_PWM_AXI_TIMER_1_CLOCK_FREQ_HZ
/* Canonical definitions for peripheral AXI_PWM_AXI_TIMER_10 */
#define XPAR_TMRCTR_2_DEVICE_ID 0
#define XPAR_TMRCTR_2_BASEADDR 0x428A0000
#define XPAR_TMRCTR_2_HIGHADDR 0x428AFFFF
#define XPAR_TMRCTR_2_CLOCK_FREQ_HZ XPAR_AXI_PWM_AXI_TIMER_10_CLOCK_FREQ_HZ
/* Canonical definitions for peripheral AXI_PWM_AXI_TIMER_11 */
#define XPAR_TMRCTR_3_DEVICE_ID 0
#define XPAR_TMRCTR_3_BASEADDR 0x428B0000
#define XPAR_TMRCTR_3_HIGHADDR 0x428BFFFF
#define XPAR_TMRCTR_3_CLOCK_FREQ_HZ XPAR_AXI_PWM_AXI_TIMER_11_CLOCK_FREQ_HZ
/* Canonical definitions for peripheral AXI_PWM_AXI_TIMER_12 */
#define XPAR_TMRCTR_4_DEVICE_ID 0
#define XPAR_TMRCTR_4_BASEADDR 0x428C0000
#define XPAR_TMRCTR_4_HIGHADDR 0x428CFFFF
#define XPAR_TMRCTR_4_CLOCK_FREQ_HZ XPAR_AXI_PWM_AXI_TIMER_12_CLOCK_FREQ_HZ
/* Canonical definitions for peripheral AXI_PWM_AXI_TIMER_13 */
#define XPAR_TMRCTR_5_DEVICE_ID 0
#define XPAR_TMRCTR_5_BASEADDR 0x428D0000
#define XPAR_TMRCTR_5_HIGHADDR 0x428DFFFF
#define XPAR_TMRCTR_5_CLOCK_FREQ_HZ XPAR_AXI_PWM_AXI_TIMER_13_CLOCK_FREQ_HZ
/* Canonical definitions for peripheral AXI_PWM_AXI_TIMER_14 */
#define XPAR_TMRCTR_6_DEVICE_ID 0
#define XPAR_TMRCTR_6_BASEADDR 0x428E0000
#define XPAR_TMRCTR_6_HIGHADDR 0x428EFFFF
#define XPAR_TMRCTR_6_CLOCK_FREQ_HZ XPAR_AXI_PWM_AXI_TIMER_14_CLOCK_FREQ_HZ
/* Canonical definitions for peripheral AXI_PWM_AXI_TIMER_15 */
#define XPAR_TMRCTR_7_DEVICE_ID 0
#define XPAR_TMRCTR_7_BASEADDR 0x428F0000
#define XPAR_TMRCTR_7_HIGHADDR 0x428FFFFF
#define XPAR_TMRCTR_7_CLOCK_FREQ_HZ XPAR_AXI_PWM_AXI_TIMER_15_CLOCK_FREQ_HZ
/* Canonical definitions for peripheral AXI_PWM_AXI_TIMER_16 */
#define XPAR_TMRCTR_8_DEVICE_ID 0
#define XPAR_TMRCTR_8_BASEADDR 0x42900000
#define XPAR_TMRCTR_8_HIGHADDR 0x4290FFFF
#define XPAR_TMRCTR_8_CLOCK_FREQ_HZ XPAR_AXI_PWM_AXI_TIMER_16_CLOCK_FREQ_HZ
/* Canonical definitions for peripheral AXI_PWM_AXI_TIMER_17 */
#define XPAR_TMRCTR_9_DEVICE_ID 0
#define XPAR_TMRCTR_9_BASEADDR 0x42910000
#define XPAR_TMRCTR_9_HIGHADDR 0x4291FFFF
#define XPAR_TMRCTR_9_CLOCK_FREQ_HZ XPAR_AXI_PWM_AXI_TIMER_17_CLOCK_FREQ_HZ
/* Canonical definitions for peripheral AXI_PWM_AXI_TIMER_18 */
#define XPAR_TMRCTR_10_DEVICE_ID 0
#define XPAR_TMRCTR_10_BASEADDR 0x42920000
#define XPAR_TMRCTR_10_HIGHADDR 0x4292FFFF
#define XPAR_TMRCTR_10_CLOCK_FREQ_HZ XPAR_AXI_PWM_AXI_TIMER_18_CLOCK_FREQ_HZ
/* Canonical definitions for peripheral AXI_PWM_AXI_TIMER_19 */
#define XPAR_TMRCTR_11_DEVICE_ID 0
#define XPAR_TMRCTR_11_BASEADDR 0x42930000
#define XPAR_TMRCTR_11_HIGHADDR 0x4293FFFF
#define XPAR_TMRCTR_11_CLOCK_FREQ_HZ XPAR_AXI_PWM_AXI_TIMER_19_CLOCK_FREQ_HZ
/* Canonical definitions for peripheral AXI_PWM_AXI_TIMER_2 */
#define XPAR_TMRCTR_12_DEVICE_ID 0
#define XPAR_TMRCTR_12_BASEADDR 0x42820000
#define XPAR_TMRCTR_12_HIGHADDR 0x4282FFFF
#define XPAR_TMRCTR_12_CLOCK_FREQ_HZ XPAR_AXI_PWM_AXI_TIMER_2_CLOCK_FREQ_HZ
/* Canonical definitions for peripheral AXI_PWM_AXI_TIMER_20 */
#define XPAR_TMRCTR_13_DEVICE_ID 0
#define XPAR_TMRCTR_13_BASEADDR 0x42940000
#define XPAR_TMRCTR_13_HIGHADDR 0x4294FFFF
#define XPAR_TMRCTR_13_CLOCK_FREQ_HZ XPAR_AXI_PWM_AXI_TIMER_20_CLOCK_FREQ_HZ
/* Canonical definitions for peripheral AXI_PWM_AXI_TIMER_21 */
#define XPAR_TMRCTR_14_DEVICE_ID 0
#define XPAR_TMRCTR_14_BASEADDR 0x42950000
#define XPAR_TMRCTR_14_HIGHADDR 0x4295FFFF
#define XPAR_TMRCTR_14_CLOCK_FREQ_HZ XPAR_AXI_PWM_AXI_TIMER_21_CLOCK_FREQ_HZ
/* Canonical definitions for peripheral AXI_PWM_AXI_TIMER_22 */
#define XPAR_TMRCTR_15_DEVICE_ID 0
#define XPAR_TMRCTR_15_BASEADDR 0x42960000
#define XPAR_TMRCTR_15_HIGHADDR 0x4296FFFF
#define XPAR_TMRCTR_15_CLOCK_FREQ_HZ XPAR_AXI_PWM_AXI_TIMER_22_CLOCK_FREQ_HZ
/* Canonical definitions for peripheral AXI_PWM_AXI_TIMER_23 */
#define XPAR_TMRCTR_16_DEVICE_ID 0
#define XPAR_TMRCTR_16_BASEADDR 0x42970000
#define XPAR_TMRCTR_16_HIGHADDR 0x4297FFFF
#define XPAR_TMRCTR_16_CLOCK_FREQ_HZ XPAR_AXI_PWM_AXI_TIMER_23_CLOCK_FREQ_HZ
/* Canonical definitions for peripheral AXI_PWM_AXI_TIMER_3 */
#define XPAR_TMRCTR_17_DEVICE_ID 0
#define XPAR_TMRCTR_17_BASEADDR 0x42830000
#define XPAR_TMRCTR_17_HIGHADDR 0x4283FFFF
#define XPAR_TMRCTR_17_CLOCK_FREQ_HZ XPAR_AXI_PWM_AXI_TIMER_3_CLOCK_FREQ_HZ
/* Canonical definitions for peripheral AXI_PWM_AXI_TIMER_4 */
#define XPAR_TMRCTR_18_DEVICE_ID 0
#define XPAR_TMRCTR_18_BASEADDR 0x42840000
#define XPAR_TMRCTR_18_HIGHADDR 0x4284FFFF
#define XPAR_TMRCTR_18_CLOCK_FREQ_HZ XPAR_AXI_PWM_AXI_TIMER_4_CLOCK_FREQ_HZ
/* Canonical definitions for peripheral AXI_PWM_AXI_TIMER_5 */
#define XPAR_TMRCTR_19_DEVICE_ID 0
#define XPAR_TMRCTR_19_BASEADDR 0x42850000
#define XPAR_TMRCTR_19_HIGHADDR 0x4285FFFF
#define XPAR_TMRCTR_19_CLOCK_FREQ_HZ XPAR_AXI_PWM_AXI_TIMER_5_CLOCK_FREQ_HZ
/* Canonical definitions for peripheral AXI_PWM_AXI_TIMER_6 */
#define XPAR_TMRCTR_20_DEVICE_ID 0
#define XPAR_TMRCTR_20_BASEADDR 0x42860000
#define XPAR_TMRCTR_20_HIGHADDR 0x4286FFFF
#define XPAR_TMRCTR_20_CLOCK_FREQ_HZ XPAR_AXI_PWM_AXI_TIMER_6_CLOCK_FREQ_HZ
/* Canonical definitions for peripheral AXI_PWM_AXI_TIMER_7 */
#define XPAR_TMRCTR_21_DEVICE_ID 0
#define XPAR_TMRCTR_21_BASEADDR 0x42870000
#define XPAR_TMRCTR_21_HIGHADDR 0x4287FFFF
#define XPAR_TMRCTR_21_CLOCK_FREQ_HZ XPAR_AXI_PWM_AXI_TIMER_7_CLOCK_FREQ_HZ
/* Canonical definitions for peripheral AXI_PWM_AXI_TIMER_8 */
#define XPAR_TMRCTR_22_DEVICE_ID 0
#define XPAR_TMRCTR_22_BASEADDR 0x42880000
#define XPAR_TMRCTR_22_HIGHADDR 0x4288FFFF
#define XPAR_TMRCTR_22_CLOCK_FREQ_HZ XPAR_AXI_PWM_AXI_TIMER_8_CLOCK_FREQ_HZ
/* Canonical definitions for peripheral AXI_PWM_AXI_TIMER_9 */
#define XPAR_TMRCTR_23_DEVICE_ID 0
#define XPAR_TMRCTR_23_BASEADDR 0x42890000
#define XPAR_TMRCTR_23_HIGHADDR 0x4289FFFF
#define XPAR_TMRCTR_23_CLOCK_FREQ_HZ XPAR_AXI_PWM_AXI_TIMER_9_CLOCK_FREQ_HZ

/******************************************************************/

/* Definitions for driver UARTPS */
#define XPAR_XUARTPS_NUM_INSTANCES 1

/* Definitions for peripheral PS7_UART_0 */
#define XPAR_PS7_UART_0_DEVICE_ID 0
#define XPAR_PS7_UART_0_BASEADDR 0xE0000000
#define XPAR_PS7_UART_0_HIGHADDR 0xE0000FFF
#define XPAR_PS7_UART_0_UART_CLK_FREQ_HZ 100000000
#define XPAR_PS7_UART_0_HAS_MODEM 0


/******************************************************************/

/* Canonical definitions for peripheral PS7_UART_0 */
#define XPAR_XUARTPS_0_DEVICE_ID XPAR_PS7_UART_0_DEVICE_ID
#define XPAR_XUARTPS_0_BASEADDR 0xE0000000
#define XPAR_XUARTPS_0_HIGHADDR 0xE0000FFF
#define XPAR_XUARTPS_0_UART_CLK_FREQ_HZ 100000000
#define XPAR_XUARTPS_0_HAS_MODEM 0


/******************************************************************/

/* Definitions for driver XADCPS */
#define XPAR_XADCPS_NUM_INSTANCES 1

/* Definitions for peripheral PS7_XADC_0 */
#define XPAR_PS7_XADC_0_DEVICE_ID 0
#define XPAR_PS7_XADC_0_BASEADDR 0xF8007100
#define XPAR_PS7_XADC_0_HIGHADDR 0xF8007120


/******************************************************************/

/* Canonical definitions for peripheral PS7_XADC_0 */
#define XPAR_XADCPS_0_DEVICE_ID XPAR_PS7_XADC_0_DEVICE_ID
#define XPAR_XADCPS_0_BASEADDR 0xF8007100
#define XPAR_XADCPS_0_HIGHADDR 0xF8007120


/******************************************************************/

/* Xilinx FAT File System Library (XilFFs) User Settings */
#define FILE_SYSTEM_INTERFACE_SD
#define FILE_SYSTEM_INTERFACE_SD
