
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001466                       # Number of seconds simulated
sim_ticks                                  1465867500                       # Number of ticks simulated
final_tick                                 1465867500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  68971                       # Simulator instruction rate (inst/s)
host_op_rate                                   127334                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               39650209                       # Simulator tick rate (ticks/s)
host_mem_usage                                4340408                       # Number of bytes of host memory used
host_seconds                                    36.97                       # Real time elapsed on the host
sim_insts                                     2549819                       # Number of instructions simulated
sim_ops                                       4707478                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   1465867500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          124032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           78912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             202944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       124032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        124032                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst             1938                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             1233                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3171                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           84613377                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           53832969                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             138446347                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      84613377                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         84613377                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          84613377                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          53832969                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            138446347                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        3171                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3171                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 202944                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  202944                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                62                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                88                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               178                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              427                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              236                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1465763000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3171                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2226                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     724                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     179                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          786                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    254.941476                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   161.181572                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   271.267389                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          308     39.19%     39.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          206     26.21%     65.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           91     11.58%     76.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           50      6.36%     83.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           43      5.47%     88.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           17      2.16%     90.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           16      2.04%     93.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            5      0.64%     93.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           50      6.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          786                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     63373250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               122829500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   15855000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     19985.26                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38735.26                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       138.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    138.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.08                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.08                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.16                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2373                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.83                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     462239.99                       # Average gap between requests
system.mem_ctrls.pageHitRate                    74.83                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1884960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   986700                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 6525960                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         46098000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             19375440                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              2236320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       133393110                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        55143360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        243272760                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              508916610                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            347.177770                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           1417501000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      3971500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      19590000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    981423000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    143598000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      24753000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    292532000                       # Time in different power states
system.mem_ctrls_1.actEnergy                  3812760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1996170                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                16114980                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         76830000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             40566900                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              2791680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       268356000                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        76424640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        146886120                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              633796500                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            432.369570                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           1369383250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      4087000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      32578000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    582072500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    199015750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      59614500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    588499750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   1465867500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  879235                       # Number of BP lookups
system.cpu.branchPred.condPredicted            879235                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             66519                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               678827                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   61282                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               2609                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          678827                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             375472                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           303355                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        32743                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1465867500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      705213                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      344101                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          2378                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           652                       # TLB misses on write requests
system.cpu.dtb.spec_tlb_misses                      0                       # TLB misses on speculative memory requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   1465867500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1465867500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      611010                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           478                       # TLB misses on write requests
system.cpu.itb.spec_tlb_misses                      0                       # TLB misses on speculative memory requests
system.cpu.workload.numSyscalls                    43                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      1465867500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          2931736                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             723046                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        5015021                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      879235                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             436754                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1997812                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  133836                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  290                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1682                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           12                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          126                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    610687                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 22434                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            2789886                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.135014                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.534700                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1384722     49.63%     49.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    90793      3.25%     52.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    75043      2.69%     55.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   107828      3.86%     59.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    62621      2.24%     61.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    98523      3.53%     65.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   103731      3.72%     68.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   116517      4.18%     73.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   750108     26.89%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2789886                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.299903                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.710598                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   550704                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1003983                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    850791                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                317490                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  66918                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                8305852                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  66918                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   680443                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  373042                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3710                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1027281                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                638492                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                7996487                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2401                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 497895                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   6307                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  75050                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            10997216                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              20044909                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         13180301                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             61947                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               6618208                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  4379008                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                273                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            279                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1297280                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               778664                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              421068                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             64139                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            54899                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    7400314                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 718                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   6555466                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             24223                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         2693553                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      3609745                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            659                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       2789886                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.349725                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.170365                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              843302     30.23%     30.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              345270     12.38%     42.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              373146     13.37%     55.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              395753     14.19%     70.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              339451     12.17%     82.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              199804      7.16%     89.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              169477      6.07%     95.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               86505      3.10%     98.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               37178      1.33%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2789886                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   45167     96.11%     96.11% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     96.11% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     96.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                   192      0.41%     96.52% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     96.52% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     96.52% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     96.52% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     96.52% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     96.52% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     96.52% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     96.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     96.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     96.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     96.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     96.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     96.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     96.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     96.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     96.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     96.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     96.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     96.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     96.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     96.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     96.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     96.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     96.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     96.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     96.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     96.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     96.52% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    516      1.10%     97.61% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   165      0.35%     97.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               459      0.98%     98.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              497      1.06%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            174512      2.66%      2.66% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               4853588     74.04%     76.70% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                15536      0.24%     76.94% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                339340      5.18%     82.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               17875      0.27%     82.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     82.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  50      0.00%     82.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                 16      0.00%     82.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     82.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     82.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     82.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     82.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     82.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     82.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     82.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     82.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     82.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     82.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     82.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     82.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     82.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     82.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     82.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     82.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     82.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     82.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     82.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.39% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               790072     12.05%     94.44% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              351210      5.36%     99.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            8184      0.12%     99.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           5083      0.08%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                6555466                       # Type of FU issued
system.cpu.iq.rate                           2.236036                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       46996                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.007169                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           15894968                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          10045929                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      6219017                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               77069                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              48856                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses        34751                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                6388992                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                   38958                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.instsSetReady                   6579689                       # Number of instructions added to ready list
system.cpu.iq.instsStalledBeforeSetReady            0                       # Number of instructions stalled before being added to ready list
system.cpu.iew.lsq.thread0.forwLoads           124351                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.taintedforwLoads        58023                       # Number of tainted loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       256990                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          901                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          237                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       139665                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           35                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           100                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.specBuffHits             0                       # Number of times an access hits in speculative buffer
system.cpu.iew.lsq.thread0.specBuffMisses            0                       # Number of times an access misses in speculative buffer
system.cpu.iew.lsq.thread0.numValidates             0                       # Number of validates sent to cache
system.cpu.iew.lsq.thread0.numExposes               0                       # Number of exposes sent to cache
system.cpu.iew.lsq.thread0.numConvertedExposes            0                       # Number of exposes converted from validation
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  66918                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  321952                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 10016                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             7401032                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              4809                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                778664                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               421068                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                371                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    129                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  9842                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            237                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          23047                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        63043                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                86090                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               6304626                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                691856                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            167478                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      1035834                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   575197                       # Number of branches executed
system.cpu.iew.exec_stores                     343978                       # Number of stores executed
system.cpu.iew.exec_rate                     2.150475                       # Inst execution rate
system.cpu.iew.wb_sent                        6278956                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       6253768                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   4736038                       # num instructions producing a value
system.cpu.iew.wb_consumers                   8911084                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.133128                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.531477                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         2693647                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              59                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             66772                       # The number of times a branch was mispredicted
system.cpu.commit.memoryViolations                145                       # The number of times a memory operation(load) has violation
system.cpu.commit.stalledBranchMispredicts         8055                       # The number of times a branch misprediction is stalled(STT)
system.cpu.commit.stalledMemoryViolations            0                       # The number of times a memory violation is stalled(STT)
system.cpu.commit.loadHitInvalidations              0                       # The number of times a load hits a invalidation
system.cpu.commit.loadHitExternalEvictions            0                       # The number of times a load hits an external invalidation
system.cpu.commit.loadValidationFails               0                       # The number of times a load fails validation
system.cpu.commit.validationStalls                  0                       # The number of ticks the commit is stalled due to waiting for validation responses
system.cpu.commit.committed_per_cycle::samples      2405213                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.957198                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.410854                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       745931     31.01%     31.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       747842     31.09%     62.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       289581     12.04%     74.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       193212      8.03%     82.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        97416      4.05%     86.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        53603      2.23%     88.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        24530      1.02%     89.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        28805      1.20%     90.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       224293      9.33%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2405213                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              2549819                       # Number of instructions committed
system.cpu.commit.committedOps                4707478                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         803077                       # Number of memory references committed
system.cpu.commit.loads                        521674                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     445967                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                      32910                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   4569663                       # Number of committed integer instructions.
system.cpu.commit.function_calls                42786                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass       115534      2.45%      2.45% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          3418404     72.62%     75.07% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           15283      0.32%     75.40% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv           338504      7.19%     82.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          16668      0.35%     82.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     82.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     82.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             8      0.00%     82.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     82.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     82.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     82.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     82.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     82.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     82.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     82.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     82.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     82.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     82.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     82.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     82.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     82.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     82.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     82.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     82.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     82.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     82.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     82.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     82.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     82.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     82.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.94% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          516252     10.97%     93.91% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         277154      5.89%     99.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         5422      0.12%     99.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         4249      0.09%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4707478                       # Class of committed instruction
system.cpu.commit.bw_lim_events                224293                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      9582045                       # The number of ROB reads
system.cpu.rob.rob_writes                    15191039                       # The number of ROB writes
system.cpu.timesIdled                            1628                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          141850                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     2549819                       # Number of Instructions Simulated
system.cpu.committedOps                       4707478                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.149782                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.149782                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.869730                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.869730                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 10234242                       # number of integer regfile reads
system.cpu.int_regfile_writes                 5921356                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     54789                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    29530                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   2794272                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2550445                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 2203635                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     32                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1465867500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements               751                       # number of replacements
system.cpu.dcache.tags.tagsinuse           783.016991                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              200397                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               751                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            266.840213                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   783.016991                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.764665                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.764665                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          912                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          415                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          436                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1837531                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1837531                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1465867500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       635224                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          635224                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       280456                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         280456                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data        915680                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           915680                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       915680                       # number of overall hits
system.cpu.dcache.overall_hits::total          915680                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         1204                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1204                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         1050                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1050                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data         2254                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2254                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         2254                       # number of overall misses
system.cpu.dcache.overall_misses::total          2254                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     66547500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     66547500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     79589000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     79589000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    146136500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    146136500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    146136500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    146136500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       636428                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       636428                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       281506                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       281506                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       917934                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       917934                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       917934                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       917934                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.001892                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001892                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.003730                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003730                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.002456                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002456                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.002456                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002456                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 55272.009967                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 55272.009967                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 75799.047619                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 75799.047619                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 64834.294587                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64834.294587                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 64834.294587                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64834.294587                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1324                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           13                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                23                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    57.565217                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           13                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks          529                       # number of writebacks
system.cpu.dcache.writebacks::total               529                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          584                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          584                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          591                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          591                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          591                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          591                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          620                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          620                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         1043                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1043                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         1663                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1663                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         1663                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1663                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     37329500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     37329500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     78326500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     78326500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    115656000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    115656000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    115656000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    115656000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000974                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000974                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.003705                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003705                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.001812                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001812                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.001812                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001812                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 60208.870968                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 60208.870968                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 75097.315436                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75097.315436                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 69546.602526                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 69546.602526                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 69546.602526                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 69546.602526                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1465867500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1465867500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1465867500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              3343                       # number of replacements
system.cpu.icache.tags.tagsinuse           494.649110                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              414803                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3343                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            124.081065                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   494.649110                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.966112                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.966112                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          154                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          239                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           96                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1225227                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1225227                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1465867500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       605869                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          605869                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        605869                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           605869                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       605869                       # number of overall hits
system.cpu.icache.overall_hits::total          605869                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         4818                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4818                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         4818                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4818                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         4818                       # number of overall misses
system.cpu.icache.overall_misses::total          4818                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    259682498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    259682498                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    259682498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    259682498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    259682498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    259682498                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       610687                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       610687                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       610687                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       610687                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       610687                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       610687                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.007889                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007889                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.007889                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007889                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.007889                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007889                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 53898.401411                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 53898.401411                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 53898.401411                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 53898.401411                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 53898.401411                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 53898.401411                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1009                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                37                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    27.270270                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks         3343                       # number of writebacks
system.cpu.icache.writebacks::total              3343                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          964                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          964                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          964                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          964                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          964                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          964                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         3854                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3854                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         3854                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3854                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         3854                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3854                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    202330999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    202330999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    202330999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    202330999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    202330999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    202330999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.006311                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006311                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.006311                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006311                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.006311                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006311                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 52498.961858                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 52498.961858                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 52498.961858                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 52498.961858                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 52498.961858                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 52498.961858                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1465867500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1465867500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   1465867500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  2535.632812                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::cpu.inst       1558.634702                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        976.998111                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::cpu.inst         0.047566                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.029816                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.077381                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3171                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          929                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2146                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.096771                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     80003                       # Number of tag accesses
system.l2.tags.data_accesses                    80003                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   1465867500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks          529                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              529                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         3339                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3339                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data                131                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   131                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst            1915                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1915                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data            299                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               299                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                  1915                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                   430                       # number of demand (read+write) hits
system.l2.demand_hits::total                     2345                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 1915                       # number of overall hits
system.l2.overall_hits::cpu.data                  430                       # number of overall hits
system.l2.overall_hits::total                    2345                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data              914                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 914                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1939                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1939                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data          319                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             319                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1939                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                1233                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3172                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1939                       # number of overall misses
system.l2.overall_misses::cpu.data               1233                       # number of overall misses
system.l2.overall_misses::total                  3172                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data     75474500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      75474500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    176303500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    176303500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data     33133500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     33133500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     176303500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     108608000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        284911500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    176303500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    108608000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       284911500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks          529                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          529                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         3339                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3339                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           1045                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1045                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         3854                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3854                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data          618                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           618                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              3854                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data              1663                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 5517                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             3854                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data             1663                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                5517                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.874641                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.874641                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.503114                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.503114                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.516181                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.516181                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.503114                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.741431                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.574950                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.503114                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.741431                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.574950                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 82576.039387                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82576.039387                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 90924.961320                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 90924.961320                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 103866.771160                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103866.771160                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 90924.961320                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 88084.347121                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89820.775536                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 90924.961320                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 88084.347121                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89820.775536                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::cpu.data          914                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            914                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1939                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1939                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data          319                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          319                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1939                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           1233                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3172                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1939                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          1233                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3172                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data     66334500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     66334500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    156923500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    156923500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data     29943500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     29943500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    156923500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     96278000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    253201500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    156923500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     96278000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    253201500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.874641                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.874641                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.503114                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.503114                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.516181                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.516181                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.503114                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.741431                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.574950                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.503114                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.741431                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.574950                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 72576.039387                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72576.039387                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 80930.118618                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80930.118618                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 93866.771160                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93866.771160                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 80930.118618                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 78084.347121                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79823.928121                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 80930.118618                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 78084.347121                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79823.928121                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          3171                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   1465867500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2257                       # Transaction distribution
system.membus.trans_dist::ReadExReq               914                       # Transaction distribution
system.membus.trans_dist::ReadExResp              914                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2257                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         6342                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         6342                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   6342                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       202944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       202944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  202944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3171                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3171    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3171                       # Request fanout histogram
system.membus.reqLayer2.occupancy             3927000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           16827750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests         9611                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests         4098                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   1465867500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              4471                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          529                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3343                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             222                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1045                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1045                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3854                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          618                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        11050                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         4077                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 15127                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       460544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       140288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 600832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             5517                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001994                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.044612                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   5506     99.80%     99.80% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     11      0.20%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               5517                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            8677500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5779999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           2494500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
