// SPDX-License-Identifier: GPL-2.0
/*
 * Samsung Exynos SoC series Pablo driver
 *
 * Copyright (C) 2020 Samsung Electronics Co., Ltd.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

#ifndef IS_SFR_MCSC_V9_0_H
#define IS_SFR_MCSC_V9_0_H

#include "is-hw-api-common.h"

enum is_mcsc_hwfc_mode {
	MCSC_HWFC_MODE_OFF = 0,		/* Both RegionIdx are turned off */
	MCSC_HWFC_MODE_REGION_A_B_PORT,	/* Trun on both RegionIdx */
	MCSC_HWFC_MODE_REGION_A_PORT	/* Turn on only RegionIdx A port */
};

enum is_mcsc_hwfc_format {
	/* Count up region idx at every 8 line for all plane */
	MCSC_HWFC_FMT_YUV444_YUV422 = 0,
	/* Count up region idx at every 16 line for plane0, others are 8 line */
	MCSC_HWFC_FMT_YUV420
};

enum is_mcsc_reg_name {
	MCSC_R_SC_RESET_CTRL_GLOBAL,
	MCSC_R_APB_CLK_GATE_CTRL,
	MCSC_R_SCALER_RESET_STATUS,
	MCSC_R_SCALER_RUNNING_STATUS,
	MCSC_R_DMA_RUNNING_STATUS,
	MCSC_R_SCALER_VERSION,
	MCSC_R_MCSC_STALL_TIMEOUT_EN,
	MCSC_R_MCSC_STALL_TIMEOUT_NUM,
	MCSC_R_CORE_FREEZE_EN,
	MCSC_R_CORE_FREEZE_TARGET,
	MCSC_R_CORE_FREEZE_POS,
	MCSC_R_STOPEN_CRC_STOP_POS_CNT,
	MCSC_R_STOPEN_CRC_RESULT_POINT_CAC,
	MCSC_R_STOPEN_CRC_RESULT_POINT_DJAG,
	MCSC_R_STOPEN_CRC_RESULT_POINT_SC0,
	MCSC_R_STOPEN_CRC_RESULT_POINT_SC1,
	MCSC_R_STOPEN_CRC_RESULT_POINT_SC2,
	MCSC_R_STOPEN_CRC_RESULT_POINT_SC3,
	MCSC_R_STOPEN_CRC_RESULT_POINT_SC4,
	MCSC_R_SC_RESET_CTRL_0,
	MCSC_R_SC_GCTRL_0,
	MCSC_R_SCALER_INPUT_STATUS_0,
	MCSC_R_INPUT_IMG_SIZE_0,
	MCSC_R_CORE_CLK_GATE_CTRL_0,
	MCSC_R_SCALER_INTERRUPT_0,
	MCSC_R_SCALER_INTERRUPT_MASK_0,
	MCSC_R_SHADOW_REG_CTRL_0,
	MCSC_R_SHADOW_MEM_RD_CTRL_0,
	MCSC_R_SHADOW_MEM_RD_SFR_ADDR_0,
	MCSC_R_SHADOW_MEM_RD_SFR_DATA_0,
	MCSC_R_SCALER_FAST_MODE_CTRL_0,
	MCSC_R_SCALER_FAST_MODE_STATUS_0,
	MCSC_R_SCALER_MONO_CTRL_0,
	MCSC_R_SCALER_FRM_SEQ_COUNTER_0,
	MCSC_R_SCALER_FRM_SEQ_COUNTER_RESET_0,
	MCSC_R_SCALER_FRM_SEQ_COUNTER_LAST_SHADOW_TRIG_0,
	MCSC_R_SECU_CTRL_SEQID_RDMA,
	MCSC_R_SECU_CTRL_TZINFO_SEQID_0,
	MCSC_R_SECU_CTRL_TZINFO_SEQID_1,
	MCSC_R_SECU_CTRL_TZINFO_SEQID_2,
	MCSC_R_SECU_CTRL_TZINFO_SEQID_3,
	MCSC_R_SECU_CTRL_TZINFO_SEQID_4,
	MCSC_R_SECU_CTRL_TZINFO_SEQID_5,
	MCSC_R_SECU_CTRL_TZINFO_SEQID_6,
	MCSC_R_SECU_CTRL_TZINFO_SEQID_7,
	MCSC_R_SC0_CTRL,
	MCSC_R_SC0_SRC_POS,
	MCSC_R_SC0_SRC_SIZE,
	MCSC_R_SC0_DST_SIZE,
	MCSC_R_SC0_H_RATIO,
	MCSC_R_SC0_V_RATIO,
	MCSC_R_SC0_H_INIT_PHASE_OFFSET,
	MCSC_R_SC0_V_INIT_PHASE_OFFSET,
	MCSC_R_SC0_ROUND_MODE,
	MCSC_R_SC0_V_COEFF_0AB,
	MCSC_R_SC0_V_COEFF_0CD,
	MCSC_R_SC0_V_COEFF_1AB,
	MCSC_R_SC0_V_COEFF_1CD,
	MCSC_R_SC0_V_COEFF_2AB,
	MCSC_R_SC0_V_COEFF_2CD,
	MCSC_R_SC0_V_COEFF_3AB,
	MCSC_R_SC0_V_COEFF_3CD,
	MCSC_R_SC0_V_COEFF_4AB,
	MCSC_R_SC0_V_COEFF_4CD,
	MCSC_R_SC0_V_COEFF_5AB,
	MCSC_R_SC0_V_COEFF_5CD,
	MCSC_R_SC0_V_COEFF_6AB,
	MCSC_R_SC0_V_COEFF_6CD,
	MCSC_R_SC0_V_COEFF_7AB,
	MCSC_R_SC0_V_COEFF_7CD,
	MCSC_R_SC0_V_COEFF_8AB,
	MCSC_R_SC0_V_COEFF_8CD,
	MCSC_R_SC0_H_COEFF_0AB,
	MCSC_R_SC0_H_COEFF_0CD,
	MCSC_R_SC0_H_COEFF_0EF,
	MCSC_R_SC0_H_COEFF_0GH,
	MCSC_R_SC0_H_COEFF_1AB,
	MCSC_R_SC0_H_COEFF_1CD,
	MCSC_R_SC0_H_COEFF_1EF,
	MCSC_R_SC0_H_COEFF_1GH,
	MCSC_R_SC0_H_COEFF_2AB,
	MCSC_R_SC0_H_COEFF_2CD,
	MCSC_R_SC0_H_COEFF_2EF,
	MCSC_R_SC0_H_COEFF_2GH,
	MCSC_R_SC0_H_COEFF_3AB,
	MCSC_R_SC0_H_COEFF_3CD,
	MCSC_R_SC0_H_COEFF_3EF,
	MCSC_R_SC0_H_COEFF_3GH,
	MCSC_R_SC0_H_COEFF_4AB,
	MCSC_R_SC0_H_COEFF_4CD,
	MCSC_R_SC0_H_COEFF_4EF,
	MCSC_R_SC0_H_COEFF_4GH,
	MCSC_R_SC0_H_COEFF_5AB,
	MCSC_R_SC0_H_COEFF_5CD,
	MCSC_R_SC0_H_COEFF_5EF,
	MCSC_R_SC0_H_COEFF_5GH,
	MCSC_R_SC0_H_COEFF_6AB,
	MCSC_R_SC0_H_COEFF_6CD,
	MCSC_R_SC0_H_COEFF_6EF,
	MCSC_R_SC0_H_COEFF_6GH,
	MCSC_R_SC0_H_COEFF_7AB,
	MCSC_R_SC0_H_COEFF_7CD,
	MCSC_R_SC0_H_COEFF_7EF,
	MCSC_R_SC0_H_COEFF_7GH,
	MCSC_R_SC0_H_COEFF_8AB,
	MCSC_R_SC0_H_COEFF_8CD,
	MCSC_R_SC0_H_COEFF_8EF,
	MCSC_R_SC0_H_COEFF_8GH,
	MCSC_R_SC1_CTRL,
	MCSC_R_SC1_SRC_POS,
	MCSC_R_SC1_SRC_SIZE,
	MCSC_R_SC1_DST_SIZE,
	MCSC_R_SC1_H_RATIO,
	MCSC_R_SC1_V_RATIO,
	MCSC_R_SC1_H_INIT_PHASE_OFFSET,
	MCSC_R_SC1_V_INIT_PHASE_OFFSET,
	MCSC_R_SC1_ROUND_MODE,
	MCSC_R_SC1_V_COEFF_0AB,
	MCSC_R_SC1_V_COEFF_0CD,
	MCSC_R_SC1_V_COEFF_1AB,
	MCSC_R_SC1_V_COEFF_1CD,
	MCSC_R_SC1_V_COEFF_2AB,
	MCSC_R_SC1_V_COEFF_2CD,
	MCSC_R_SC1_V_COEFF_3AB,
	MCSC_R_SC1_V_COEFF_3CD,
	MCSC_R_SC1_V_COEFF_4AB,
	MCSC_R_SC1_V_COEFF_4CD,
	MCSC_R_SC1_V_COEFF_5AB,
	MCSC_R_SC1_V_COEFF_5CD,
	MCSC_R_SC1_V_COEFF_6AB,
	MCSC_R_SC1_V_COEFF_6CD,
	MCSC_R_SC1_V_COEFF_7AB,
	MCSC_R_SC1_V_COEFF_7CD,
	MCSC_R_SC1_V_COEFF_8AB,
	MCSC_R_SC1_V_COEFF_8CD,
	MCSC_R_SC1_H_COEFF_0AB,
	MCSC_R_SC1_H_COEFF_0CD,
	MCSC_R_SC1_H_COEFF_0EF,
	MCSC_R_SC1_H_COEFF_0GH,
	MCSC_R_SC1_H_COEFF_1AB,
	MCSC_R_SC1_H_COEFF_1CD,
	MCSC_R_SC1_H_COEFF_1EF,
	MCSC_R_SC1_H_COEFF_1GH,
	MCSC_R_SC1_H_COEFF_2AB,
	MCSC_R_SC1_H_COEFF_2CD,
	MCSC_R_SC1_H_COEFF_2EF,
	MCSC_R_SC1_H_COEFF_2GH,
	MCSC_R_SC1_H_COEFF_3AB,
	MCSC_R_SC1_H_COEFF_3CD,
	MCSC_R_SC1_H_COEFF_3EF,
	MCSC_R_SC1_H_COEFF_3GH,
	MCSC_R_SC1_H_COEFF_4AB,
	MCSC_R_SC1_H_COEFF_4CD,
	MCSC_R_SC1_H_COEFF_4EF,
	MCSC_R_SC1_H_COEFF_4GH,
	MCSC_R_SC1_H_COEFF_5AB,
	MCSC_R_SC1_H_COEFF_5CD,
	MCSC_R_SC1_H_COEFF_5EF,
	MCSC_R_SC1_H_COEFF_5GH,
	MCSC_R_SC1_H_COEFF_6AB,
	MCSC_R_SC1_H_COEFF_6CD,
	MCSC_R_SC1_H_COEFF_6EF,
	MCSC_R_SC1_H_COEFF_6GH,
	MCSC_R_SC1_H_COEFF_7AB,
	MCSC_R_SC1_H_COEFF_7CD,
	MCSC_R_SC1_H_COEFF_7EF,
	MCSC_R_SC1_H_COEFF_7GH,
	MCSC_R_SC1_H_COEFF_8AB,
	MCSC_R_SC1_H_COEFF_8CD,
	MCSC_R_SC1_H_COEFF_8EF,
	MCSC_R_SC1_H_COEFF_8GH,
	MCSC_R_SC2_CTRL,
	MCSC_R_SC2_SRC_POS,
	MCSC_R_SC2_SRC_SIZE,
	MCSC_R_SC2_DST_SIZE,
	MCSC_R_SC2_H_RATIO,
	MCSC_R_SC2_V_RATIO,
	MCSC_R_SC2_H_INIT_PHASE_OFFSET,
	MCSC_R_SC2_V_INIT_PHASE_OFFSET,
	MCSC_R_SC2_ROUND_MODE,
	MCSC_R_SC2_V_COEFF_0AB,
	MCSC_R_SC2_V_COEFF_0CD,
	MCSC_R_SC2_V_COEFF_1AB,
	MCSC_R_SC2_V_COEFF_1CD,
	MCSC_R_SC2_V_COEFF_2AB,
	MCSC_R_SC2_V_COEFF_2CD,
	MCSC_R_SC2_V_COEFF_3AB,
	MCSC_R_SC2_V_COEFF_3CD,
	MCSC_R_SC2_V_COEFF_4AB,
	MCSC_R_SC2_V_COEFF_4CD,
	MCSC_R_SC2_V_COEFF_5AB,
	MCSC_R_SC2_V_COEFF_5CD,
	MCSC_R_SC2_V_COEFF_6AB,
	MCSC_R_SC2_V_COEFF_6CD,
	MCSC_R_SC2_V_COEFF_7AB,
	MCSC_R_SC2_V_COEFF_7CD,
	MCSC_R_SC2_V_COEFF_8AB,
	MCSC_R_SC2_V_COEFF_8CD,
	MCSC_R_SC2_H_COEFF_0AB,
	MCSC_R_SC2_H_COEFF_0CD,
	MCSC_R_SC2_H_COEFF_0EF,
	MCSC_R_SC2_H_COEFF_0GH,
	MCSC_R_SC2_H_COEFF_1AB,
	MCSC_R_SC2_H_COEFF_1CD,
	MCSC_R_SC2_H_COEFF_1EF,
	MCSC_R_SC2_H_COEFF_1GH,
	MCSC_R_SC2_H_COEFF_2AB,
	MCSC_R_SC2_H_COEFF_2CD,
	MCSC_R_SC2_H_COEFF_2EF,
	MCSC_R_SC2_H_COEFF_2GH,
	MCSC_R_SC2_H_COEFF_3AB,
	MCSC_R_SC2_H_COEFF_3CD,
	MCSC_R_SC2_H_COEFF_3EF,
	MCSC_R_SC2_H_COEFF_3GH,
	MCSC_R_SC2_H_COEFF_4AB,
	MCSC_R_SC2_H_COEFF_4CD,
	MCSC_R_SC2_H_COEFF_4EF,
	MCSC_R_SC2_H_COEFF_4GH,
	MCSC_R_SC2_H_COEFF_5AB,
	MCSC_R_SC2_H_COEFF_5CD,
	MCSC_R_SC2_H_COEFF_5EF,
	MCSC_R_SC2_H_COEFF_5GH,
	MCSC_R_SC2_H_COEFF_6AB,
	MCSC_R_SC2_H_COEFF_6CD,
	MCSC_R_SC2_H_COEFF_6EF,
	MCSC_R_SC2_H_COEFF_6GH,
	MCSC_R_SC2_H_COEFF_7AB,
	MCSC_R_SC2_H_COEFF_7CD,
	MCSC_R_SC2_H_COEFF_7EF,
	MCSC_R_SC2_H_COEFF_7GH,
	MCSC_R_SC2_H_COEFF_8AB,
	MCSC_R_SC2_H_COEFF_8CD,
	MCSC_R_SC2_H_COEFF_8EF,
	MCSC_R_SC2_H_COEFF_8GH,
	MCSC_R_SC3_CTRL,
	MCSC_R_SC3_SRC_POS,
	MCSC_R_SC3_SRC_SIZE,
	MCSC_R_SC3_DST_SIZE,
	MCSC_R_SC3_H_RATIO,
	MCSC_R_SC3_V_RATIO,
	MCSC_R_SC3_H_INIT_PHASE_OFFSET,
	MCSC_R_SC3_V_INIT_PHASE_OFFSET,
	MCSC_R_SC3_ROUND_MODE,
	MCSC_R_SC3_V_COEFF_0AB,
	MCSC_R_SC3_V_COEFF_0CD,
	MCSC_R_SC3_V_COEFF_1AB,
	MCSC_R_SC3_V_COEFF_1CD,
	MCSC_R_SC3_V_COEFF_2AB,
	MCSC_R_SC3_V_COEFF_2CD,
	MCSC_R_SC3_V_COEFF_3AB,
	MCSC_R_SC3_V_COEFF_3CD,
	MCSC_R_SC3_V_COEFF_4AB,
	MCSC_R_SC3_V_COEFF_4CD,
	MCSC_R_SC3_V_COEFF_5AB,
	MCSC_R_SC3_V_COEFF_5CD,
	MCSC_R_SC3_V_COEFF_6AB,
	MCSC_R_SC3_V_COEFF_6CD,
	MCSC_R_SC3_V_COEFF_7AB,
	MCSC_R_SC3_V_COEFF_7CD,
	MCSC_R_SC3_V_COEFF_8AB,
	MCSC_R_SC3_V_COEFF_8CD,
	MCSC_R_SC3_H_COEFF_0AB,
	MCSC_R_SC3_H_COEFF_0CD,
	MCSC_R_SC3_H_COEFF_0EF,
	MCSC_R_SC3_H_COEFF_0GH,
	MCSC_R_SC3_H_COEFF_1AB,
	MCSC_R_SC3_H_COEFF_1CD,
	MCSC_R_SC3_H_COEFF_1EF,
	MCSC_R_SC3_H_COEFF_1GH,
	MCSC_R_SC3_H_COEFF_2AB,
	MCSC_R_SC3_H_COEFF_2CD,
	MCSC_R_SC3_H_COEFF_2EF,
	MCSC_R_SC3_H_COEFF_2GH,
	MCSC_R_SC3_H_COEFF_3AB,
	MCSC_R_SC3_H_COEFF_3CD,
	MCSC_R_SC3_H_COEFF_3EF,
	MCSC_R_SC3_H_COEFF_3GH,
	MCSC_R_SC3_H_COEFF_4AB,
	MCSC_R_SC3_H_COEFF_4CD,
	MCSC_R_SC3_H_COEFF_4EF,
	MCSC_R_SC3_H_COEFF_4GH,
	MCSC_R_SC3_H_COEFF_5AB,
	MCSC_R_SC3_H_COEFF_5CD,
	MCSC_R_SC3_H_COEFF_5EF,
	MCSC_R_SC3_H_COEFF_5GH,
	MCSC_R_SC3_H_COEFF_6AB,
	MCSC_R_SC3_H_COEFF_6CD,
	MCSC_R_SC3_H_COEFF_6EF,
	MCSC_R_SC3_H_COEFF_6GH,
	MCSC_R_SC3_H_COEFF_7AB,
	MCSC_R_SC3_H_COEFF_7CD,
	MCSC_R_SC3_H_COEFF_7EF,
	MCSC_R_SC3_H_COEFF_7GH,
	MCSC_R_SC3_H_COEFF_8AB,
	MCSC_R_SC3_H_COEFF_8CD,
	MCSC_R_SC3_H_COEFF_8EF,
	MCSC_R_SC3_H_COEFF_8GH,
	MCSC_R_SC4_CTRL,
	MCSC_R_SC4_SRC_POS,
	MCSC_R_SC4_SRC_SIZE,
	MCSC_R_SC4_DST_SIZE,
	MCSC_R_SC4_H_RATIO,
	MCSC_R_SC4_V_RATIO,
	MCSC_R_SC4_H_INIT_PHASE_OFFSET,
	MCSC_R_SC4_V_INIT_PHASE_OFFSET,
	MCSC_R_SC4_ROUND_MODE,
	MCSC_R_SC4_V_COEFF_0AB,
	MCSC_R_SC4_V_COEFF_0CD,
	MCSC_R_SC4_V_COEFF_1AB,
	MCSC_R_SC4_V_COEFF_1CD,
	MCSC_R_SC4_V_COEFF_2AB,
	MCSC_R_SC4_V_COEFF_2CD,
	MCSC_R_SC4_V_COEFF_3AB,
	MCSC_R_SC4_V_COEFF_3CD,
	MCSC_R_SC4_V_COEFF_4AB,
	MCSC_R_SC4_V_COEFF_4CD,
	MCSC_R_SC4_V_COEFF_5AB,
	MCSC_R_SC4_V_COEFF_5CD,
	MCSC_R_SC4_V_COEFF_6AB,
	MCSC_R_SC4_V_COEFF_6CD,
	MCSC_R_SC4_V_COEFF_7AB,
	MCSC_R_SC4_V_COEFF_7CD,
	MCSC_R_SC4_V_COEFF_8AB,
	MCSC_R_SC4_V_COEFF_8CD,
	MCSC_R_SC4_H_COEFF_0AB,
	MCSC_R_SC4_H_COEFF_0CD,
	MCSC_R_SC4_H_COEFF_0EF,
	MCSC_R_SC4_H_COEFF_0GH,
	MCSC_R_SC4_H_COEFF_1AB,
	MCSC_R_SC4_H_COEFF_1CD,
	MCSC_R_SC4_H_COEFF_1EF,
	MCSC_R_SC4_H_COEFF_1GH,
	MCSC_R_SC4_H_COEFF_2AB,
	MCSC_R_SC4_H_COEFF_2CD,
	MCSC_R_SC4_H_COEFF_2EF,
	MCSC_R_SC4_H_COEFF_2GH,
	MCSC_R_SC4_H_COEFF_3AB,
	MCSC_R_SC4_H_COEFF_3CD,
	MCSC_R_SC4_H_COEFF_3EF,
	MCSC_R_SC4_H_COEFF_3GH,
	MCSC_R_SC4_H_COEFF_4AB,
	MCSC_R_SC4_H_COEFF_4CD,
	MCSC_R_SC4_H_COEFF_4EF,
	MCSC_R_SC4_H_COEFF_4GH,
	MCSC_R_SC4_H_COEFF_5AB,
	MCSC_R_SC4_H_COEFF_5CD,
	MCSC_R_SC4_H_COEFF_5EF,
	MCSC_R_SC4_H_COEFF_5GH,
	MCSC_R_SC4_H_COEFF_6AB,
	MCSC_R_SC4_H_COEFF_6CD,
	MCSC_R_SC4_H_COEFF_6EF,
	MCSC_R_SC4_H_COEFF_6GH,
	MCSC_R_SC4_H_COEFF_7AB,
	MCSC_R_SC4_H_COEFF_7CD,
	MCSC_R_SC4_H_COEFF_7EF,
	MCSC_R_SC4_H_COEFF_7GH,
	MCSC_R_SC4_H_COEFF_8AB,
	MCSC_R_SC4_H_COEFF_8CD,
	MCSC_R_SC4_H_COEFF_8EF,
	MCSC_R_SC4_H_COEFF_8GH,
	MCSC_R_PC0_CTRL,
	MCSC_R_PC0_IMG_SIZE,
	MCSC_R_PC0_DST_SIZE,
	MCSC_R_PC0_H_RATIO,
	MCSC_R_PC0_V_RATIO,
	MCSC_R_PC0_H_INIT_PHASE_OFFSET,
	MCSC_R_PC0_V_INIT_PHASE_OFFSET,
	MCSC_R_PC0_ROUND_MODE,
	MCSC_R_PC0_COEFF_CTRL,
	MCSC_R_PC0_STRIP_PRE_DST_SIZE,
	MCSC_R_PC0_STRIP_IN_START_POS,
	MCSC_R_PC0_OUT_CROP_POS,
	MCSC_R_PC0_OUT_CROP_SIZE,
	MCSC_R_PC0_CONV420_CTRL,
	MCSC_R_PC0_CONV420_WEIGHT,
	MCSC_R_PC0_BCHS_CTRL,
	MCSC_R_PC0_BCHS_BC,
	MCSC_R_PC0_BCHS_HS1,
	MCSC_R_PC0_BCHS_HS2,
	MCSC_R_PC0_BCHS_CLAMP_Y,
	MCSC_R_PC0_BCHS_CLAMP_C,
	MCSC_R_PC1_CTRL,
	MCSC_R_PC1_IMG_SIZE,
	MCSC_R_PC1_DST_SIZE,
	MCSC_R_PC1_H_RATIO,
	MCSC_R_PC1_V_RATIO,
	MCSC_R_PC1_H_INIT_PHASE_OFFSET,
	MCSC_R_PC1_V_INIT_PHASE_OFFSET,
	MCSC_R_PC1_ROUND_MODE,
	MCSC_R_PC1_COEFF_CTRL,
	MCSC_R_PC1_STRIP_PRE_DST_SIZE,
	MCSC_R_PC1_STRIP_IN_START_POS,
	MCSC_R_PC1_OUT_CROP_POS,
	MCSC_R_PC1_OUT_CROP_SIZE,
	MCSC_R_PC1_CONV420_CTRL,
	MCSC_R_PC1_CONV420_WEIGHT,
	MCSC_R_PC1_BCHS_CTRL,
	MCSC_R_PC1_BCHS_BC,
	MCSC_R_PC1_BCHS_HS1,
	MCSC_R_PC1_BCHS_HS2,
	MCSC_R_PC1_BCHS_CLAMP_Y,
	MCSC_R_PC1_BCHS_CLAMP_C,
	MCSC_R_PC2_CTRL,
	MCSC_R_PC2_IMG_SIZE,
	MCSC_R_PC2_DST_SIZE,
	MCSC_R_PC2_H_RATIO,
	MCSC_R_PC2_V_RATIO,
	MCSC_R_PC2_H_INIT_PHASE_OFFSET,
	MCSC_R_PC2_V_INIT_PHASE_OFFSET,
	MCSC_R_PC2_ROUND_MODE,
	MCSC_R_PC2_COEFF_CTRL,
	MCSC_R_PC2_STRIP_PRE_DST_SIZE,
	MCSC_R_PC2_STRIP_IN_START_POS,
	MCSC_R_PC2_OUT_CROP_POS,
	MCSC_R_PC2_OUT_CROP_SIZE,
	MCSC_R_PC2_CONV420_CTRL,
	MCSC_R_PC2_CONV420_WEIGHT,
	MCSC_R_PC2_BCHS_CTRL,
	MCSC_R_PC2_BCHS_BC,
	MCSC_R_PC2_BCHS_HS1,
	MCSC_R_PC2_BCHS_HS2,
	MCSC_R_PC2_BCHS_CLAMP_Y,
	MCSC_R_PC2_BCHS_CLAMP_C,
	MCSC_R_PC3_CTRL,
	MCSC_R_PC3_CONV420_CTRL,
	MCSC_R_PC3_CONV420_WEIGHT,
	MCSC_R_PC3_BCHS_CTRL,
	MCSC_R_PC3_BCHS_BC,
	MCSC_R_PC3_BCHS_HS1,
	MCSC_R_PC3_BCHS_HS2,
	MCSC_R_PC3_BCHS_CLAMP_Y,
	MCSC_R_PC3_BCHS_CLAMP_C,
	MCSC_R_PC4_CTRL,
	MCSC_R_PC4_CONV420_CTRL,
	MCSC_R_PC4_CONV420_WEIGHT,
	MCSC_R_PC4_BCHS_CTRL,
	MCSC_R_PC4_BCHS_BC,
	MCSC_R_PC4_BCHS_HS1,
	MCSC_R_PC4_BCHS_HS2,
	MCSC_R_PC4_BCHS_CLAMP_Y,
	MCSC_R_PC4_BCHS_CLAMP_C,
	MCSC_R_SC0_STRIP_PRE_DST_SIZE,
	MCSC_R_SC0_STRIP_IN_START_POS,
	MCSC_R_SC0_OUT_CROP_POS,
	MCSC_R_SC0_OUT_CROP_SIZE,
	MCSC_R_SC1_STRIP_PRE_DST_SIZE,
	MCSC_R_SC1_STRIP_IN_START_POS,
	MCSC_R_SC1_OUT_CROP_POS,
	MCSC_R_SC1_OUT_CROP_SIZE,
	MCSC_R_SC2_STRIP_PRE_DST_SIZE,
	MCSC_R_SC2_STRIP_IN_START_POS,
	MCSC_R_SC2_OUT_CROP_POS,
	MCSC_R_SC2_OUT_CROP_SIZE,
	MCSC_R_SC3_STRIP_PRE_DST_SIZE,
	MCSC_R_SC3_STRIP_IN_START_POS,
	MCSC_R_SC3_OUT_CROP_POS,
	MCSC_R_SC3_OUT_CROP_SIZE,
	MCSC_R_SC4_STRIP_PRE_DST_SIZE,
	MCSC_R_SC4_STRIP_IN_START_POS,
	MCSC_R_SC4_OUT_CROP_POS,
	MCSC_R_SC4_OUT_CROP_SIZE,
	MCSC_R_HWFC_SWRESET,
	MCSC_R_HWFC_MODE,
	MCSC_R_HWFC_REGION_IDX_BIN,
	MCSC_R_HWFC_REGION_IDX_GRAY,
	MCSC_R_HWFC_CURR_REGION,
	MCSC_R_HWFC_CONFIG_IMAGE_A,
	MCSC_R_HWFC_TOTAL_IMAGE_BYTE0_A,
	MCSC_R_HWFC_TOTAL_WIDTH_BYTE0_A,
	MCSC_R_HWFC_TOTAL_IMAGE_BYTE1_A,
	MCSC_R_HWFC_TOTAL_WIDTH_BYTE1_A,
	MCSC_R_HWFC_TOTAL_IMAGE_BYTE2_A,
	MCSC_R_HWFC_TOTAL_WIDTH_BYTE2_A,
	MCSC_R_HWFC_CONFIG_IMAGE_B,
	MCSC_R_HWFC_TOTAL_IMAGE_BYTE0_B,
	MCSC_R_HWFC_TOTAL_WIDTH_BYTE0_B,
	MCSC_R_HWFC_TOTAL_IMAGE_BYTE1_B,
	MCSC_R_HWFC_TOTAL_WIDTH_BYTE1_B,
	MCSC_R_HWFC_TOTAL_IMAGE_BYTE2_B,
	MCSC_R_HWFC_TOTAL_WIDTH_BYTE2_B,
	MCSC_R_HWFC_FRAME_START_SELECT,
	MCSC_R_HWFC_INDEX_RESET,
	MCSC_R_HWFC_ENABLE_AUTO_CLEAR,
	MCSC_R_HWFC_CORE_RESET_INPUT_SEL,
	MCSC_R_HWFC_MASTER_SEL,
	MCSC_R_CAC0_CTRL,
	MCSC_R_CAC0_H_INIT_PHASE_OFFSET,
	MCSC_R_CAC0_MAP_THR,
	MCSC_R_CAC0_CRT_THR,
	MCSC_R_DJAG0_CTRL,
	MCSC_R_DJAG0_IMG_SIZE,
	MCSC_R_DJAG0_PS_SRC_POS,
	MCSC_R_DJAG0_PS_SRC_SIZE,
	MCSC_R_DJAG0_PS_DST_SIZE,
	MCSC_R_DJAG0_PS_H_RATIO,
	MCSC_R_DJAG0_PS_V_RATIO,
	MCSC_R_DJAG0_PS_H_INIT_PHASE_OFFSET,
	MCSC_R_DJAG0_PS_V_INIT_PHASE_OFFSET,
	MCSC_R_DJAG0_PS_ROUND_MODE,
	MCSC_R_DJAG0_PS_STRIP_PRE_DST_SIZE,
	MCSC_R_DJAG0_PS_STRIP_IN_START_POS,
	MCSC_R_DJAG0_OUT_CROP_POS,
	MCSC_R_DJAG0_OUT_CROP_SIZE,
	MCSC_R_DJAG0_XFILTER_DEJAGGING_COEFF,
	MCSC_R_DJAG0_THRES_1X5_MATCHING,
	MCSC_R_DJAG0_THRES_SHOOTING_DETECT_0,
	MCSC_R_DJAG0_THRES_SHOOTING_DETECT_1,
	MCSC_R_DJAG0_LFSR_SEED_0,
	MCSC_R_DJAG0_LFSR_SEED_1,
	MCSC_R_DJAG0_LFSR_SEED_2,
	MCSC_R_DJAG0_DITHER_VALUE_04,
	MCSC_R_DJAG0_DITHER_VALUE_58,
	MCSC_R_DJAG0_DITHER_THRES,
	MCSC_R_DJAG0_CP_HF_THRES,
	MCSC_R_DJAG0_CP_ARBI,
	MCSC_R_DJAG0_DITHER_WB,
	MCSC_R_DBG_SC_0,
	MCSC_R_DBG_SC_1,
	MCSC_R_DBG_SC_2,
	MCSC_R_DBG_SC_3,
	MCSC_R_DBG_SC_4,
	MCSC_R_DBG_SC_5,
	MCSC_R_DBG_SC_6,
	MCSC_R_DBG_SC_7,
	MCSC_R_DBG_SC_8,
	MCSC_R_DBG_SC_9,
	MCSC_R_DBG_SC_10,
	MCSC_R_DBG_SC_11,
	MCSC_R_DBG_SC_12,
	MCSC_R_DBG_SC_13,
	MCSC_R_DBG_SC_14,
	MCSC_R_DBG_SC_15,
	MCSC_R_DBG_SC_16,
	MCSC_R_DBG_SC_17,
	MCSC_R_DBG_SC_18,
	MCSC_R_DBG_SC_19,
	MCSC_R_DBG_SC_20,
	MCSC_R_DBG_SC_21,
	MCSC_R_DBG_SC_22,
	MCSC_R_DBG_SC_23,
	MCSC_R_DBG_SC_24,
	MCSC_R_DBG_SC_25,
	MCSC_R_DBG_SC_26,
	MCSC_R_DBG_SC_27,
	MCSC_R_DBG_SC_28,
	MCSC_R_DBG_SC_29,
	MCSC_R_DBG_SC_30,
	MCSC_R_DBG_SC_31,
	MCSC_R_DBG_SC_32,
	MCSC_R_DBG_SC_33,
	MCSC_R_DBG_SC_34,
	MCSC_R_DBG_SC_35,
	MCSC_R_DBG_SC_36,
	MCSC_R_DBG_SC_37,
	MCSC_R_DBG_CAPTURE_CTRL,
	MCSC_R_DBG_RELEASE_CTRL,
	MCSC_R_WDMA0_ENABLE,
	MCSC_R_WDMA0_COMP_CTRL,
	MCSC_R_WDMA0_DATA_FORMAT,
	MCSC_R_WDMA0_MONO_CTRL,
	MCSC_R_WDMA0_COMP_LOSSY_BYTE32NUM,
	MCSC_R_WDMA0_WIDTH,
	MCSC_R_WDMA0_HEIGHT,
	MCSC_R_WDMA0_STRIDE_1P,
	MCSC_R_WDMA0_STRIDE_2P,
	MCSC_R_WDMA0_STRIDE_3P,
	MCSC_R_WDMA0_STRIDE_HEADER_1P,
	MCSC_R_WDMA0_STRIDE_HEADER_2P,
	MCSC_R_WDMA0_VOTF_EN,
	MCSC_R_WDMA0_MAX_MO,
	MCSC_R_WDMA0_LINE_GAP,
	MCSC_R_WDMA0_MAX_BL,
	MCSC_R_WDMA0_BUSINFO,
	MCSC_R_WDMA0_IMG_BASE_ADDR_1P_FRO_00,
	MCSC_R_WDMA0_IMG_BASE_ADDR_1P_FRO_01,
	MCSC_R_WDMA0_IMG_BASE_ADDR_1P_FRO_02,
	MCSC_R_WDMA0_IMG_BASE_ADDR_1P_FRO_03,
	MCSC_R_WDMA0_IMG_BASE_ADDR_1P_FRO_04,
	MCSC_R_WDMA0_IMG_BASE_ADDR_1P_FRO_05,
	MCSC_R_WDMA0_IMG_BASE_ADDR_1P_FRO_06,
	MCSC_R_WDMA0_IMG_BASE_ADDR_1P_FRO_07,
	MCSC_R_WDMA0_IMG_BASE_ADDR_1P_FRO_08,
	MCSC_R_WDMA0_IMG_BASE_ADDR_1P_FRO_09,
	MCSC_R_WDMA0_IMG_BASE_ADDR_1P_FRO_10,
	MCSC_R_WDMA0_IMG_BASE_ADDR_1P_FRO_11,
	MCSC_R_WDMA0_IMG_BASE_ADDR_1P_FRO_12,
	MCSC_R_WDMA0_IMG_BASE_ADDR_1P_FRO_13,
	MCSC_R_WDMA0_IMG_BASE_ADDR_1P_FRO_14,
	MCSC_R_WDMA0_IMG_BASE_ADDR_1P_FRO_15,
	MCSC_R_WDMA0_IMG_BASE_ADDR_2P_FRO_00,
	MCSC_R_WDMA0_IMG_BASE_ADDR_2P_FRO_01,
	MCSC_R_WDMA0_IMG_BASE_ADDR_2P_FRO_02,
	MCSC_R_WDMA0_IMG_BASE_ADDR_2P_FRO_03,
	MCSC_R_WDMA0_IMG_BASE_ADDR_2P_FRO_04,
	MCSC_R_WDMA0_IMG_BASE_ADDR_2P_FRO_05,
	MCSC_R_WDMA0_IMG_BASE_ADDR_2P_FRO_06,
	MCSC_R_WDMA0_IMG_BASE_ADDR_2P_FRO_07,
	MCSC_R_WDMA0_IMG_BASE_ADDR_2P_FRO_08,
	MCSC_R_WDMA0_IMG_BASE_ADDR_2P_FRO_09,
	MCSC_R_WDMA0_IMG_BASE_ADDR_2P_FRO_10,
	MCSC_R_WDMA0_IMG_BASE_ADDR_2P_FRO_11,
	MCSC_R_WDMA0_IMG_BASE_ADDR_2P_FRO_12,
	MCSC_R_WDMA0_IMG_BASE_ADDR_2P_FRO_13,
	MCSC_R_WDMA0_IMG_BASE_ADDR_2P_FRO_14,
	MCSC_R_WDMA0_IMG_BASE_ADDR_2P_FRO_15,
	MCSC_R_WDMA0_IMG_BASE_ADDR_3P_FRO_00,
	MCSC_R_WDMA0_IMG_BASE_ADDR_3P_FRO_01,
	MCSC_R_WDMA0_IMG_BASE_ADDR_3P_FRO_02,
	MCSC_R_WDMA0_IMG_BASE_ADDR_3P_FRO_03,
	MCSC_R_WDMA0_IMG_BASE_ADDR_3P_FRO_04,
	MCSC_R_WDMA0_IMG_BASE_ADDR_3P_FRO_05,
	MCSC_R_WDMA0_IMG_BASE_ADDR_3P_FRO_06,
	MCSC_R_WDMA0_IMG_BASE_ADDR_3P_FRO_07,
	MCSC_R_WDMA0_IMG_BASE_ADDR_3P_FRO_08,
	MCSC_R_WDMA0_IMG_BASE_ADDR_3P_FRO_09,
	MCSC_R_WDMA0_IMG_BASE_ADDR_3P_FRO_10,
	MCSC_R_WDMA0_IMG_BASE_ADDR_3P_FRO_11,
	MCSC_R_WDMA0_IMG_BASE_ADDR_3P_FRO_12,
	MCSC_R_WDMA0_IMG_BASE_ADDR_3P_FRO_13,
	MCSC_R_WDMA0_IMG_BASE_ADDR_3P_FRO_14,
	MCSC_R_WDMA0_IMG_BASE_ADDR_3P_FRO_15,
	MCSC_R_WDMA0_HEADER_BASE_ADDR_1P_FRO_00,
	MCSC_R_WDMA0_HEADER_BASE_ADDR_1P_FRO_01,
	MCSC_R_WDMA0_HEADER_BASE_ADDR_1P_FRO_02,
	MCSC_R_WDMA0_HEADER_BASE_ADDR_1P_FRO_03,
	MCSC_R_WDMA0_HEADER_BASE_ADDR_1P_FRO_04,
	MCSC_R_WDMA0_HEADER_BASE_ADDR_1P_FRO_05,
	MCSC_R_WDMA0_HEADER_BASE_ADDR_1P_FRO_06,
	MCSC_R_WDMA0_HEADER_BASE_ADDR_1P_FRO_07,
	MCSC_R_WDMA0_HEADER_BASE_ADDR_1P_FRO_08,
	MCSC_R_WDMA0_HEADER_BASE_ADDR_1P_FRO_09,
	MCSC_R_WDMA0_HEADER_BASE_ADDR_1P_FRO_10,
	MCSC_R_WDMA0_HEADER_BASE_ADDR_1P_FRO_11,
	MCSC_R_WDMA0_HEADER_BASE_ADDR_1P_FRO_12,
	MCSC_R_WDMA0_HEADER_BASE_ADDR_1P_FRO_13,
	MCSC_R_WDMA0_HEADER_BASE_ADDR_1P_FRO_14,
	MCSC_R_WDMA0_HEADER_BASE_ADDR_1P_FRO_15,
	MCSC_R_WDMA0_HEADER_BASE_ADDR_2P_FRO_00,
	MCSC_R_WDMA0_HEADER_BASE_ADDR_2P_FRO_01,
	MCSC_R_WDMA0_HEADER_BASE_ADDR_2P_FRO_02,
	MCSC_R_WDMA0_HEADER_BASE_ADDR_2P_FRO_03,
	MCSC_R_WDMA0_HEADER_BASE_ADDR_2P_FRO_04,
	MCSC_R_WDMA0_HEADER_BASE_ADDR_2P_FRO_05,
	MCSC_R_WDMA0_HEADER_BASE_ADDR_2P_FRO_06,
	MCSC_R_WDMA0_HEADER_BASE_ADDR_2P_FRO_07,
	MCSC_R_WDMA0_HEADER_BASE_ADDR_2P_FRO_08,
	MCSC_R_WDMA0_HEADER_BASE_ADDR_2P_FRO_09,
	MCSC_R_WDMA0_HEADER_BASE_ADDR_2P_FRO_10,
	MCSC_R_WDMA0_HEADER_BASE_ADDR_2P_FRO_11,
	MCSC_R_WDMA0_HEADER_BASE_ADDR_2P_FRO_12,
	MCSC_R_WDMA0_HEADER_BASE_ADDR_2P_FRO_13,
	MCSC_R_WDMA0_HEADER_BASE_ADDR_2P_FRO_14,
	MCSC_R_WDMA0_HEADER_BASE_ADDR_2P_FRO_15,
	MCSC_R_WDMA0_IMG_CRC_1P,
	MCSC_R_WDMA0_IMG_CRC_2P,
	MCSC_R_WDMA0_IMG_CRC_3P,
	MCSC_R_WDMA0_HEADER_CRC_1P,
	MCSC_R_WDMA0_HEADER_CRC_2P,
	MCSC_R_WDMA0_MON_STATUS_0,
	MCSC_R_WDMA0_MON_STATUS_1,
	MCSC_R_WDMA0_MON_STATUS_2,
	MCSC_R_WDMA0_MON_STATUS_3,
	MCSC_R_WDMA0_BW_LIMIT_0,
	MCSC_R_WDMA0_BW_LIMIT_1,
	MCSC_R_WDMA0_BW_LIMIT_2,
	MCSC_R_WDMA0_FLIP_CONTROL,
	MCSC_R_WDMA0_RGB_ALPHA,
	MCSC_R_WDMA1_ENABLE,
	MCSC_R_WDMA1_COMP_CTRL,
	MCSC_R_WDMA1_DATA_FORMAT,
	MCSC_R_WDMA1_MONO_CTRL,
	MCSC_R_WDMA1_COMP_LOSSY_BYTE32NUM,
	MCSC_R_WDMA1_WIDTH,
	MCSC_R_WDMA1_HEIGHT,
	MCSC_R_WDMA1_STRIDE_1P,
	MCSC_R_WDMA1_STRIDE_2P,
	MCSC_R_WDMA1_STRIDE_3P,
	MCSC_R_WDMA1_STRIDE_HEADER_1P,
	MCSC_R_WDMA1_STRIDE_HEADER_2P,
	MCSC_R_WDMA1_VOTF_EN,
	MCSC_R_WDMA1_MAX_MO,
	MCSC_R_WDMA1_LINE_GAP,
	MCSC_R_WDMA1_MAX_BL,
	MCSC_R_WDMA1_BUSINFO,
	MCSC_R_WDMA1_IMG_BASE_ADDR_1P_FRO_00,
	MCSC_R_WDMA1_IMG_BASE_ADDR_1P_FRO_01,
	MCSC_R_WDMA1_IMG_BASE_ADDR_1P_FRO_02,
	MCSC_R_WDMA1_IMG_BASE_ADDR_1P_FRO_03,
	MCSC_R_WDMA1_IMG_BASE_ADDR_1P_FRO_04,
	MCSC_R_WDMA1_IMG_BASE_ADDR_1P_FRO_05,
	MCSC_R_WDMA1_IMG_BASE_ADDR_1P_FRO_06,
	MCSC_R_WDMA1_IMG_BASE_ADDR_1P_FRO_07,
	MCSC_R_WDMA1_IMG_BASE_ADDR_1P_FRO_08,
	MCSC_R_WDMA1_IMG_BASE_ADDR_1P_FRO_09,
	MCSC_R_WDMA1_IMG_BASE_ADDR_1P_FRO_10,
	MCSC_R_WDMA1_IMG_BASE_ADDR_1P_FRO_11,
	MCSC_R_WDMA1_IMG_BASE_ADDR_1P_FRO_12,
	MCSC_R_WDMA1_IMG_BASE_ADDR_1P_FRO_13,
	MCSC_R_WDMA1_IMG_BASE_ADDR_1P_FRO_14,
	MCSC_R_WDMA1_IMG_BASE_ADDR_1P_FRO_15,
	MCSC_R_WDMA1_IMG_BASE_ADDR_2P_FRO_00,
	MCSC_R_WDMA1_IMG_BASE_ADDR_2P_FRO_01,
	MCSC_R_WDMA1_IMG_BASE_ADDR_2P_FRO_02,
	MCSC_R_WDMA1_IMG_BASE_ADDR_2P_FRO_03,
	MCSC_R_WDMA1_IMG_BASE_ADDR_2P_FRO_04,
	MCSC_R_WDMA1_IMG_BASE_ADDR_2P_FRO_05,
	MCSC_R_WDMA1_IMG_BASE_ADDR_2P_FRO_06,
	MCSC_R_WDMA1_IMG_BASE_ADDR_2P_FRO_07,
	MCSC_R_WDMA1_IMG_BASE_ADDR_2P_FRO_08,
	MCSC_R_WDMA1_IMG_BASE_ADDR_2P_FRO_09,
	MCSC_R_WDMA1_IMG_BASE_ADDR_2P_FRO_10,
	MCSC_R_WDMA1_IMG_BASE_ADDR_2P_FRO_11,
	MCSC_R_WDMA1_IMG_BASE_ADDR_2P_FRO_12,
	MCSC_R_WDMA1_IMG_BASE_ADDR_2P_FRO_13,
	MCSC_R_WDMA1_IMG_BASE_ADDR_2P_FRO_14,
	MCSC_R_WDMA1_IMG_BASE_ADDR_2P_FRO_15,
	MCSC_R_WDMA1_IMG_BASE_ADDR_3P_FRO_00,
	MCSC_R_WDMA1_IMG_BASE_ADDR_3P_FRO_01,
	MCSC_R_WDMA1_IMG_BASE_ADDR_3P_FRO_02,
	MCSC_R_WDMA1_IMG_BASE_ADDR_3P_FRO_03,
	MCSC_R_WDMA1_IMG_BASE_ADDR_3P_FRO_04,
	MCSC_R_WDMA1_IMG_BASE_ADDR_3P_FRO_05,
	MCSC_R_WDMA1_IMG_BASE_ADDR_3P_FRO_06,
	MCSC_R_WDMA1_IMG_BASE_ADDR_3P_FRO_07,
	MCSC_R_WDMA1_IMG_BASE_ADDR_3P_FRO_08,
	MCSC_R_WDMA1_IMG_BASE_ADDR_3P_FRO_09,
	MCSC_R_WDMA1_IMG_BASE_ADDR_3P_FRO_10,
	MCSC_R_WDMA1_IMG_BASE_ADDR_3P_FRO_11,
	MCSC_R_WDMA1_IMG_BASE_ADDR_3P_FRO_12,
	MCSC_R_WDMA1_IMG_BASE_ADDR_3P_FRO_13,
	MCSC_R_WDMA1_IMG_BASE_ADDR_3P_FRO_14,
	MCSC_R_WDMA1_IMG_BASE_ADDR_3P_FRO_15,
	MCSC_R_WDMA1_HEADER_BASE_ADDR_1P_FRO_00,
	MCSC_R_WDMA1_HEADER_BASE_ADDR_1P_FRO_01,
	MCSC_R_WDMA1_HEADER_BASE_ADDR_1P_FRO_02,
	MCSC_R_WDMA1_HEADER_BASE_ADDR_1P_FRO_03,
	MCSC_R_WDMA1_HEADER_BASE_ADDR_1P_FRO_04,
	MCSC_R_WDMA1_HEADER_BASE_ADDR_1P_FRO_05,
	MCSC_R_WDMA1_HEADER_BASE_ADDR_1P_FRO_06,
	MCSC_R_WDMA1_HEADER_BASE_ADDR_1P_FRO_07,
	MCSC_R_WDMA1_HEADER_BASE_ADDR_1P_FRO_08,
	MCSC_R_WDMA1_HEADER_BASE_ADDR_1P_FRO_09,
	MCSC_R_WDMA1_HEADER_BASE_ADDR_1P_FRO_10,
	MCSC_R_WDMA1_HEADER_BASE_ADDR_1P_FRO_11,
	MCSC_R_WDMA1_HEADER_BASE_ADDR_1P_FRO_12,
	MCSC_R_WDMA1_HEADER_BASE_ADDR_1P_FRO_13,
	MCSC_R_WDMA1_HEADER_BASE_ADDR_1P_FRO_14,
	MCSC_R_WDMA1_HEADER_BASE_ADDR_1P_FRO_15,
	MCSC_R_WDMA1_HEADER_BASE_ADDR_2P_FRO_00,
	MCSC_R_WDMA1_HEADER_BASE_ADDR_2P_FRO_01,
	MCSC_R_WDMA1_HEADER_BASE_ADDR_2P_FRO_02,
	MCSC_R_WDMA1_HEADER_BASE_ADDR_2P_FRO_03,
	MCSC_R_WDMA1_HEADER_BASE_ADDR_2P_FRO_04,
	MCSC_R_WDMA1_HEADER_BASE_ADDR_2P_FRO_05,
	MCSC_R_WDMA1_HEADER_BASE_ADDR_2P_FRO_06,
	MCSC_R_WDMA1_HEADER_BASE_ADDR_2P_FRO_07,
	MCSC_R_WDMA1_HEADER_BASE_ADDR_2P_FRO_08,
	MCSC_R_WDMA1_HEADER_BASE_ADDR_2P_FRO_09,
	MCSC_R_WDMA1_HEADER_BASE_ADDR_2P_FRO_10,
	MCSC_R_WDMA1_HEADER_BASE_ADDR_2P_FRO_11,
	MCSC_R_WDMA1_HEADER_BASE_ADDR_2P_FRO_12,
	MCSC_R_WDMA1_HEADER_BASE_ADDR_2P_FRO_13,
	MCSC_R_WDMA1_HEADER_BASE_ADDR_2P_FRO_14,
	MCSC_R_WDMA1_HEADER_BASE_ADDR_2P_FRO_15,
	MCSC_R_WDMA1_IMG_CRC_1P,
	MCSC_R_WDMA1_IMG_CRC_2P,
	MCSC_R_WDMA1_IMG_CRC_3P,
	MCSC_R_WDMA1_HEADER_CRC_1P,
	MCSC_R_WDMA1_HEADER_CRC_2P,
	MCSC_R_WDMA1_MON_STATUS_0,
	MCSC_R_WDMA1_MON_STATUS_1,
	MCSC_R_WDMA1_MON_STATUS_2,
	MCSC_R_WDMA1_MON_STATUS_3,
	MCSC_R_WDMA1_BW_LIMIT_0,
	MCSC_R_WDMA1_BW_LIMIT_1,
	MCSC_R_WDMA1_BW_LIMIT_2,
	MCSC_R_WDMA1_FLIP_CONTROL,
	MCSC_R_WDMA1_RGB_ALPHA,
	MCSC_R_WDMA2_ENABLE,
	MCSC_R_WDMA2_COMP_CTRL,
	MCSC_R_WDMA2_DATA_FORMAT,
	MCSC_R_WDMA2_MONO_CTRL,
	MCSC_R_WDMA2_WIDTH,
	MCSC_R_WDMA2_HEIGHT,
	MCSC_R_WDMA2_STRIDE_1P,
	MCSC_R_WDMA2_STRIDE_2P,
	MCSC_R_WDMA2_STRIDE_3P,
	MCSC_R_WDMA2_VOTF_EN,
	MCSC_R_WDMA2_MAX_MO,
	MCSC_R_WDMA2_LINE_GAP,
	MCSC_R_WDMA2_MAX_BL,
	MCSC_R_WDMA2_BUSINFO,
	MCSC_R_WDMA2_IMG_BASE_ADDR_1P_FRO_00,
	MCSC_R_WDMA2_IMG_BASE_ADDR_1P_FRO_01,
	MCSC_R_WDMA2_IMG_BASE_ADDR_1P_FRO_02,
	MCSC_R_WDMA2_IMG_BASE_ADDR_1P_FRO_03,
	MCSC_R_WDMA2_IMG_BASE_ADDR_1P_FRO_04,
	MCSC_R_WDMA2_IMG_BASE_ADDR_1P_FRO_05,
	MCSC_R_WDMA2_IMG_BASE_ADDR_1P_FRO_06,
	MCSC_R_WDMA2_IMG_BASE_ADDR_1P_FRO_07,
	MCSC_R_WDMA2_IMG_BASE_ADDR_1P_FRO_08,
	MCSC_R_WDMA2_IMG_BASE_ADDR_1P_FRO_09,
	MCSC_R_WDMA2_IMG_BASE_ADDR_1P_FRO_10,
	MCSC_R_WDMA2_IMG_BASE_ADDR_1P_FRO_11,
	MCSC_R_WDMA2_IMG_BASE_ADDR_1P_FRO_12,
	MCSC_R_WDMA2_IMG_BASE_ADDR_1P_FRO_13,
	MCSC_R_WDMA2_IMG_BASE_ADDR_1P_FRO_14,
	MCSC_R_WDMA2_IMG_BASE_ADDR_1P_FRO_15,
	MCSC_R_WDMA2_IMG_BASE_ADDR_2P_FRO_00,
	MCSC_R_WDMA2_IMG_BASE_ADDR_2P_FRO_01,
	MCSC_R_WDMA2_IMG_BASE_ADDR_2P_FRO_02,
	MCSC_R_WDMA2_IMG_BASE_ADDR_2P_FRO_03,
	MCSC_R_WDMA2_IMG_BASE_ADDR_2P_FRO_04,
	MCSC_R_WDMA2_IMG_BASE_ADDR_2P_FRO_05,
	MCSC_R_WDMA2_IMG_BASE_ADDR_2P_FRO_06,
	MCSC_R_WDMA2_IMG_BASE_ADDR_2P_FRO_07,
	MCSC_R_WDMA2_IMG_BASE_ADDR_2P_FRO_08,
	MCSC_R_WDMA2_IMG_BASE_ADDR_2P_FRO_09,
	MCSC_R_WDMA2_IMG_BASE_ADDR_2P_FRO_10,
	MCSC_R_WDMA2_IMG_BASE_ADDR_2P_FRO_11,
	MCSC_R_WDMA2_IMG_BASE_ADDR_2P_FRO_12,
	MCSC_R_WDMA2_IMG_BASE_ADDR_2P_FRO_13,
	MCSC_R_WDMA2_IMG_BASE_ADDR_2P_FRO_14,
	MCSC_R_WDMA2_IMG_BASE_ADDR_2P_FRO_15,
	MCSC_R_WDMA2_IMG_BASE_ADDR_3P_FRO_00,
	MCSC_R_WDMA2_IMG_BASE_ADDR_3P_FRO_01,
	MCSC_R_WDMA2_IMG_BASE_ADDR_3P_FRO_02,
	MCSC_R_WDMA2_IMG_BASE_ADDR_3P_FRO_03,
	MCSC_R_WDMA2_IMG_BASE_ADDR_3P_FRO_04,
	MCSC_R_WDMA2_IMG_BASE_ADDR_3P_FRO_05,
	MCSC_R_WDMA2_IMG_BASE_ADDR_3P_FRO_06,
	MCSC_R_WDMA2_IMG_BASE_ADDR_3P_FRO_07,
	MCSC_R_WDMA2_IMG_BASE_ADDR_3P_FRO_08,
	MCSC_R_WDMA2_IMG_BASE_ADDR_3P_FRO_09,
	MCSC_R_WDMA2_IMG_BASE_ADDR_3P_FRO_10,
	MCSC_R_WDMA2_IMG_BASE_ADDR_3P_FRO_11,
	MCSC_R_WDMA2_IMG_BASE_ADDR_3P_FRO_12,
	MCSC_R_WDMA2_IMG_BASE_ADDR_3P_FRO_13,
	MCSC_R_WDMA2_IMG_BASE_ADDR_3P_FRO_14,
	MCSC_R_WDMA2_IMG_BASE_ADDR_3P_FRO_15,
	MCSC_R_WDMA2_IMG_CRC_1P,
	MCSC_R_WDMA2_IMG_CRC_2P,
	MCSC_R_WDMA2_IMG_CRC_3P,
	MCSC_R_WDMA2_MON_STATUS_0,
	MCSC_R_WDMA2_MON_STATUS_1,
	MCSC_R_WDMA2_MON_STATUS_2,
	MCSC_R_WDMA2_MON_STATUS_3,
	MCSC_R_WDMA2_BW_LIMIT_0,
	MCSC_R_WDMA2_BW_LIMIT_1,
	MCSC_R_WDMA2_BW_LIMIT_2,
	MCSC_R_WDMA2_FLIP_CONTROL,
	MCSC_R_WDMA2_RGB_ALPHA,
	MCSC_R_WDMA3_ENABLE,
	MCSC_R_WDMA3_COMP_CTRL,
	MCSC_R_WDMA3_DATA_FORMAT,
	MCSC_R_WDMA3_MONO_CTRL,
	MCSC_R_WDMA3_WIDTH,
	MCSC_R_WDMA3_HEIGHT,
	MCSC_R_WDMA3_STRIDE_1P,
	MCSC_R_WDMA3_STRIDE_2P,
	MCSC_R_WDMA3_STRIDE_3P,
	MCSC_R_WDMA3_VOTF_EN,
	MCSC_R_WDMA3_MAX_MO,
	MCSC_R_WDMA3_LINE_GAP,
	MCSC_R_WDMA3_MAX_BL,
	MCSC_R_WDMA3_BUSINFO,
	MCSC_R_WDMA3_IMG_BASE_ADDR_1P_FRO_00,
	MCSC_R_WDMA3_IMG_BASE_ADDR_1P_FRO_01,
	MCSC_R_WDMA3_IMG_BASE_ADDR_1P_FRO_02,
	MCSC_R_WDMA3_IMG_BASE_ADDR_1P_FRO_03,
	MCSC_R_WDMA3_IMG_BASE_ADDR_1P_FRO_04,
	MCSC_R_WDMA3_IMG_BASE_ADDR_1P_FRO_05,
	MCSC_R_WDMA3_IMG_BASE_ADDR_1P_FRO_06,
	MCSC_R_WDMA3_IMG_BASE_ADDR_1P_FRO_07,
	MCSC_R_WDMA3_IMG_BASE_ADDR_1P_FRO_08,
	MCSC_R_WDMA3_IMG_BASE_ADDR_1P_FRO_09,
	MCSC_R_WDMA3_IMG_BASE_ADDR_1P_FRO_10,
	MCSC_R_WDMA3_IMG_BASE_ADDR_1P_FRO_11,
	MCSC_R_WDMA3_IMG_BASE_ADDR_1P_FRO_12,
	MCSC_R_WDMA3_IMG_BASE_ADDR_1P_FRO_13,
	MCSC_R_WDMA3_IMG_BASE_ADDR_1P_FRO_14,
	MCSC_R_WDMA3_IMG_BASE_ADDR_1P_FRO_15,
	MCSC_R_WDMA3_IMG_BASE_ADDR_2P_FRO_00,
	MCSC_R_WDMA3_IMG_BASE_ADDR_2P_FRO_01,
	MCSC_R_WDMA3_IMG_BASE_ADDR_2P_FRO_02,
	MCSC_R_WDMA3_IMG_BASE_ADDR_2P_FRO_03,
	MCSC_R_WDMA3_IMG_BASE_ADDR_2P_FRO_04,
	MCSC_R_WDMA3_IMG_BASE_ADDR_2P_FRO_05,
	MCSC_R_WDMA3_IMG_BASE_ADDR_2P_FRO_06,
	MCSC_R_WDMA3_IMG_BASE_ADDR_2P_FRO_07,
	MCSC_R_WDMA3_IMG_BASE_ADDR_2P_FRO_08,
	MCSC_R_WDMA3_IMG_BASE_ADDR_2P_FRO_09,
	MCSC_R_WDMA3_IMG_BASE_ADDR_2P_FRO_10,
	MCSC_R_WDMA3_IMG_BASE_ADDR_2P_FRO_11,
	MCSC_R_WDMA3_IMG_BASE_ADDR_2P_FRO_12,
	MCSC_R_WDMA3_IMG_BASE_ADDR_2P_FRO_13,
	MCSC_R_WDMA3_IMG_BASE_ADDR_2P_FRO_14,
	MCSC_R_WDMA3_IMG_BASE_ADDR_2P_FRO_15,
	MCSC_R_WDMA3_IMG_BASE_ADDR_3P_FRO_00,
	MCSC_R_WDMA3_IMG_BASE_ADDR_3P_FRO_01,
	MCSC_R_WDMA3_IMG_BASE_ADDR_3P_FRO_02,
	MCSC_R_WDMA3_IMG_BASE_ADDR_3P_FRO_03,
	MCSC_R_WDMA3_IMG_BASE_ADDR_3P_FRO_04,
	MCSC_R_WDMA3_IMG_BASE_ADDR_3P_FRO_05,
	MCSC_R_WDMA3_IMG_BASE_ADDR_3P_FRO_06,
	MCSC_R_WDMA3_IMG_BASE_ADDR_3P_FRO_07,
	MCSC_R_WDMA3_IMG_BASE_ADDR_3P_FRO_08,
	MCSC_R_WDMA3_IMG_BASE_ADDR_3P_FRO_09,
	MCSC_R_WDMA3_IMG_BASE_ADDR_3P_FRO_10,
	MCSC_R_WDMA3_IMG_BASE_ADDR_3P_FRO_11,
	MCSC_R_WDMA3_IMG_BASE_ADDR_3P_FRO_12,
	MCSC_R_WDMA3_IMG_BASE_ADDR_3P_FRO_13,
	MCSC_R_WDMA3_IMG_BASE_ADDR_3P_FRO_14,
	MCSC_R_WDMA3_IMG_BASE_ADDR_3P_FRO_15,
	MCSC_R_WDMA3_IMG_CRC_1P,
	MCSC_R_WDMA3_IMG_CRC_2P,
	MCSC_R_WDMA3_IMG_CRC_3P,
	MCSC_R_WDMA3_MON_STATUS_0,
	MCSC_R_WDMA3_MON_STATUS_1,
	MCSC_R_WDMA3_MON_STATUS_2,
	MCSC_R_WDMA3_MON_STATUS_3,
	MCSC_R_WDMA3_BW_LIMIT_0,
	MCSC_R_WDMA3_BW_LIMIT_1,
	MCSC_R_WDMA3_BW_LIMIT_2,
	MCSC_R_WDMA3_FLIP_CONTROL,
	MCSC_R_WDMA3_RGB_ALPHA,
	MCSC_R_WDMA4_ENABLE,
	MCSC_R_WDMA4_COMP_CTRL,
	MCSC_R_WDMA4_DATA_FORMAT,
	MCSC_R_WDMA4_MONO_CTRL,
	MCSC_R_WDMA4_WIDTH,
	MCSC_R_WDMA4_HEIGHT,
	MCSC_R_WDMA4_STRIDE_1P,
	MCSC_R_WDMA4_STRIDE_2P,
	MCSC_R_WDMA4_STRIDE_3P,
	MCSC_R_WDMA4_VOTF_EN,
	MCSC_R_WDMA4_MAX_MO,
	MCSC_R_WDMA4_LINE_GAP,
	MCSC_R_WDMA4_MAX_BL,
	MCSC_R_WDMA4_BUSINFO,
	MCSC_R_WDMA4_IMG_BASE_ADDR_1P_FRO_00,
	MCSC_R_WDMA4_IMG_BASE_ADDR_1P_FRO_01,
	MCSC_R_WDMA4_IMG_BASE_ADDR_1P_FRO_02,
	MCSC_R_WDMA4_IMG_BASE_ADDR_1P_FRO_03,
	MCSC_R_WDMA4_IMG_BASE_ADDR_1P_FRO_04,
	MCSC_R_WDMA4_IMG_BASE_ADDR_1P_FRO_05,
	MCSC_R_WDMA4_IMG_BASE_ADDR_1P_FRO_06,
	MCSC_R_WDMA4_IMG_BASE_ADDR_1P_FRO_07,
	MCSC_R_WDMA4_IMG_BASE_ADDR_1P_FRO_08,
	MCSC_R_WDMA4_IMG_BASE_ADDR_1P_FRO_09,
	MCSC_R_WDMA4_IMG_BASE_ADDR_1P_FRO_10,
	MCSC_R_WDMA4_IMG_BASE_ADDR_1P_FRO_11,
	MCSC_R_WDMA4_IMG_BASE_ADDR_1P_FRO_12,
	MCSC_R_WDMA4_IMG_BASE_ADDR_1P_FRO_13,
	MCSC_R_WDMA4_IMG_BASE_ADDR_1P_FRO_14,
	MCSC_R_WDMA4_IMG_BASE_ADDR_1P_FRO_15,
	MCSC_R_WDMA4_IMG_BASE_ADDR_2P_FRO_00,
	MCSC_R_WDMA4_IMG_BASE_ADDR_2P_FRO_01,
	MCSC_R_WDMA4_IMG_BASE_ADDR_2P_FRO_02,
	MCSC_R_WDMA4_IMG_BASE_ADDR_2P_FRO_03,
	MCSC_R_WDMA4_IMG_BASE_ADDR_2P_FRO_04,
	MCSC_R_WDMA4_IMG_BASE_ADDR_2P_FRO_05,
	MCSC_R_WDMA4_IMG_BASE_ADDR_2P_FRO_06,
	MCSC_R_WDMA4_IMG_BASE_ADDR_2P_FRO_07,
	MCSC_R_WDMA4_IMG_BASE_ADDR_2P_FRO_08,
	MCSC_R_WDMA4_IMG_BASE_ADDR_2P_FRO_09,
	MCSC_R_WDMA4_IMG_BASE_ADDR_2P_FRO_10,
	MCSC_R_WDMA4_IMG_BASE_ADDR_2P_FRO_11,
	MCSC_R_WDMA4_IMG_BASE_ADDR_2P_FRO_12,
	MCSC_R_WDMA4_IMG_BASE_ADDR_2P_FRO_13,
	MCSC_R_WDMA4_IMG_BASE_ADDR_2P_FRO_14,
	MCSC_R_WDMA4_IMG_BASE_ADDR_2P_FRO_15,
	MCSC_R_WDMA4_IMG_BASE_ADDR_3P_FRO_00,
	MCSC_R_WDMA4_IMG_BASE_ADDR_3P_FRO_01,
	MCSC_R_WDMA4_IMG_BASE_ADDR_3P_FRO_02,
	MCSC_R_WDMA4_IMG_BASE_ADDR_3P_FRO_03,
	MCSC_R_WDMA4_IMG_BASE_ADDR_3P_FRO_04,
	MCSC_R_WDMA4_IMG_BASE_ADDR_3P_FRO_05,
	MCSC_R_WDMA4_IMG_BASE_ADDR_3P_FRO_06,
	MCSC_R_WDMA4_IMG_BASE_ADDR_3P_FRO_07,
	MCSC_R_WDMA4_IMG_BASE_ADDR_3P_FRO_08,
	MCSC_R_WDMA4_IMG_BASE_ADDR_3P_FRO_09,
	MCSC_R_WDMA4_IMG_BASE_ADDR_3P_FRO_10,
	MCSC_R_WDMA4_IMG_BASE_ADDR_3P_FRO_11,
	MCSC_R_WDMA4_IMG_BASE_ADDR_3P_FRO_12,
	MCSC_R_WDMA4_IMG_BASE_ADDR_3P_FRO_13,
	MCSC_R_WDMA4_IMG_BASE_ADDR_3P_FRO_14,
	MCSC_R_WDMA4_IMG_BASE_ADDR_3P_FRO_15,
	MCSC_R_WDMA4_IMG_CRC_1P,
	MCSC_R_WDMA4_IMG_CRC_2P,
	MCSC_R_WDMA4_IMG_CRC_3P,
	MCSC_R_WDMA4_MON_STATUS_0,
	MCSC_R_WDMA4_MON_STATUS_1,
	MCSC_R_WDMA4_MON_STATUS_2,
	MCSC_R_WDMA4_MON_STATUS_3,
	MCSC_R_WDMA4_BW_LIMIT_0,
	MCSC_R_WDMA4_BW_LIMIT_1,
	MCSC_R_WDMA4_BW_LIMIT_2,
	MCSC_R_WDMA4_FLIP_CONTROL,
	MCSC_R_WDMA4_RGB_ALPHA,
	MCSC_R_WDMA_RGB_OFFSET,
	MCSC_R_WDMA_RGB_COEF_0,
	MCSC_R_WDMA_RGB_COEF_1,
	MCSC_R_WDMA_RGB_COEF_2,
	MCSC_R_WDMA_RGB_COEF_3,
	MCSC_R_WDMA_RGB_COEF_4,
	MCSC_R_WDMA0_DITHER,
	MCSC_R_WDMA0_RGB_CONV444_WEIGHT,
	MCSC_R_WDMA0_COMP_SRAM_START_ADDR,
	MCSC_R_WDMA1_DITHER,
	MCSC_R_WDMA1_RGB_CONV444_WEIGHT,
	MCSC_R_WDMA1_COMP_SRAM_START_ADDR,
	MCSC_R_WDMA2_DITHER,
	MCSC_R_WDMA2_RGB_CONV444_WEIGHT,
	MCSC_R_WDMA3_DITHER,
	MCSC_R_WDMA3_RGB_CONV444_WEIGHT,
	MCSC_R_WDMA4_DITHER,
	MCSC_R_WDMA4_RGB_CONV444_WEIGHT,
	MCSC_R_WDMA_VOTF_SLOW_RING_STATUS,
	MCSC_REG_CNT,
};

static const struct is_reg mcsc_regs[MCSC_REG_CNT] = {
	{0x0000, "SC_RESET_CTRL_GLOBAL"},
	{0x0004, "APB_CLK_GATE_CTRL"},
	{0x0010, "SCALER_RESET_STATUS"},
	{0x0014, "SCALER_RUNNING_STATUS"},
	{0x0018, "DMA_RUNNING_STATUS"},
	{0x001C, "SCALER_VERSION"},
	{0x0020, "MCSC_STALL_TIMEOUT_EN"},
	{0x0024, "MCSC_STALL_TIMEOUT_NUM"},
	{0x0040, "CORE_FREEZE_EN"},
	{0x0044, "CORE_FREEZE_TARGET"},
	{0x0048, "CORE_FREEZE_POS"},
	{0x0050, "STOPEN_CRC_STOP_POS_CNT"},
	{0x0054, "STOPEN_CRC_RESULT_POINT_CAC"},
	{0x0058, "STOPEN_CRC_RESULT_POINT_DJAG"},
	{0x005C, "STOPEN_CRC_RESULT_POINT_SC0"},
	{0x0060, "STOPEN_CRC_RESULT_POINT_SC1"},
	{0x0064, "STOPEN_CRC_RESULT_POINT_SC2"},
	{0x0068, "STOPEN_CRC_RESULT_POINT_SC3"},
	{0x006C, "STOPEN_CRC_RESULT_POINT_SC4"},
	{0x0100, "SC_RESET_CTRL_0"},
	{0x0104, "SC_GCTRL_0"},
	{0x010C, "SCALER_INPUT_STATUS_0"},
	{0x0114, "INPUT_IMG_SIZE_0"},
	{0x0118, "CORE_CLK_GATE_CTRL_0"},
	{0x0120, "SCALER_INTERRUPT_0"},
	{0x0124, "SCALER_INTERRUPT_MASK_0"},
	{0x4130, "SHADOW_REG_CTRL_0"},
	{0x4134, "SHADOW_MEM_RD_CTRL_0"},
	{0x4138, "SHADOW_MEM_RD_SFR_ADDR_0"},
	{0x413C, "SHADOW_MEM_RD_SFR_DATA_0"},
	{0x0140, "SCALER_FAST_MODE_CTRL_0"},
	{0x0144, "SCALER_FAST_MODE_STATUS_0"},
	{0x0148, "SCALER_MONO_CTRL_0"},
	{0x014C, "SCALER_FRM_SEQ_COUNTER_0"},
	{0x0150, "SCALER_FRM_SEQ_COUNTER_RESET_0"},
	{0x0154, "SCALER_FRM_SEQ_COUNTER_LAST_SHADOW_TRIG_0"},
	{0x0190, "SECU_CTRL_SEQID_RDMA"},
	{0x01A0, "SECU_CTRL_TZINFO_SEQID_0"},
	{0x01A4, "SECU_CTRL_TZINFO_SEQID_1"},
	{0x01A8, "SECU_CTRL_TZINFO_SEQID_2"},
	{0x01AC, "SECU_CTRL_TZINFO_SEQID_3"},
	{0x01B0, "SECU_CTRL_TZINFO_SEQID_4"},
	{0x01B4, "SECU_CTRL_TZINFO_SEQID_5"},
	{0x01B8, "SECU_CTRL_TZINFO_SEQID_6"},
	{0x01BC, "SECU_CTRL_TZINFO_SEQID_7"},
	{0x0300, "SC0_CTRL"},
	{0x0304, "SC0_SRC_POS"},
	{0x0308, "SC0_SRC_SIZE"},
	{0x030C, "SC0_DST_SIZE"},
	{0x0310, "SC0_H_RATIO"},
	{0x0314, "SC0_V_RATIO"},
	{0x0318, "SC0_H_INIT_PHASE_OFFSET"},
	{0x031C, "SC0_V_INIT_PHASE_OFFSET"},
	{0x0320, "SC0_ROUND_MODE"},
	{0x0324, "SC0_V_COEFF_0AB"},
	{0x0328, "SC0_V_COEFF_0CD"},
	{0x032C, "SC0_V_COEFF_1AB"},
	{0x0330, "SC0_V_COEFF_1CD"},
	{0x0334, "SC0_V_COEFF_2AB"},
	{0x0338, "SC0_V_COEFF_2CD"},
	{0x033C, "SC0_V_COEFF_3AB"},
	{0x0340, "SC0_V_COEFF_3CD"},
	{0x0344, "SC0_V_COEFF_4AB"},
	{0x0348, "SC0_V_COEFF_4CD"},
	{0x034C, "SC0_V_COEFF_5AB"},
	{0x0350, "SC0_V_COEFF_5CD"},
	{0x0354, "SC0_V_COEFF_6AB"},
	{0x0358, "SC0_V_COEFF_6CD"},
	{0x035C, "SC0_V_COEFF_7AB"},
	{0x0360, "SC0_V_COEFF_7CD"},
	{0x0364, "SC0_V_COEFF_8AB"},
	{0x0368, "SC0_V_COEFF_8CD"},
	{0x036C, "SC0_H_COEFF_0AB"},
	{0x0370, "SC0_H_COEFF_0CD"},
	{0x0374, "SC0_H_COEFF_0EF"},
	{0x0378, "SC0_H_COEFF_0GH"},
	{0x037C, "SC0_H_COEFF_1AB"},
	{0x0380, "SC0_H_COEFF_1CD"},
	{0x0384, "SC0_H_COEFF_1EF"},
	{0x0388, "SC0_H_COEFF_1GH"},
	{0x038C, "SC0_H_COEFF_2AB"},
	{0x0390, "SC0_H_COEFF_2CD"},
	{0x0394, "SC0_H_COEFF_2EF"},
	{0x0398, "SC0_H_COEFF_2GH"},
	{0x039C, "SC0_H_COEFF_3AB"},
	{0x03A0, "SC0_H_COEFF_3CD"},
	{0x03A4, "SC0_H_COEFF_3EF"},
	{0x03A8, "SC0_H_COEFF_3GH"},
	{0x03AC, "SC0_H_COEFF_4AB"},
	{0x03B0, "SC0_H_COEFF_4CD"},
	{0x03B4, "SC0_H_COEFF_4EF"},
	{0x03B8, "SC0_H_COEFF_4GH"},
	{0x03BC, "SC0_H_COEFF_5AB"},
	{0x03C0, "SC0_H_COEFF_5CD"},
	{0x03C4, "SC0_H_COEFF_5EF"},
	{0x03C8, "SC0_H_COEFF_5GH"},
	{0x03CC, "SC0_H_COEFF_6AB"},
	{0x03D0, "SC0_H_COEFF_6CD"},
	{0x03D4, "SC0_H_COEFF_6EF"},
	{0x03D8, "SC0_H_COEFF_6GH"},
	{0x03DC, "SC0_H_COEFF_7AB"},
	{0x03E0, "SC0_H_COEFF_7CD"},
	{0x03E4, "SC0_H_COEFF_7EF"},
	{0x03E8, "SC0_H_COEFF_7GH"},
	{0x03EC, "SC0_H_COEFF_8AB"},
	{0x03F0, "SC0_H_COEFF_8CD"},
	{0x03F4, "SC0_H_COEFF_8EF"},
	{0x03F8, "SC0_H_COEFF_8GH"},
	{0x0400, "SC1_CTRL"},
	{0x0404, "SC1_SRC_POS"},
	{0x0408, "SC1_SRC_SIZE"},
	{0x040C, "SC1_DST_SIZE"},
	{0x0410, "SC1_H_RATIO"},
	{0x0414, "SC1_V_RATIO"},
	{0x0418, "SC1_H_INIT_PHASE_OFFSET"},
	{0x041C, "SC1_V_INIT_PHASE_OFFSET"},
	{0x0420, "SC1_ROUND_MODE"},
	{0x0424, "SC1_V_COEFF_0AB"},
	{0x0428, "SC1_V_COEFF_0CD"},
	{0x042C, "SC1_V_COEFF_1AB"},
	{0x0430, "SC1_V_COEFF_1CD"},
	{0x0434, "SC1_V_COEFF_2AB"},
	{0x0438, "SC1_V_COEFF_2CD"},
	{0x043C, "SC1_V_COEFF_3AB"},
	{0x0440, "SC1_V_COEFF_3CD"},
	{0x0444, "SC1_V_COEFF_4AB"},
	{0x0448, "SC1_V_COEFF_4CD"},
	{0x044C, "SC1_V_COEFF_5AB"},
	{0x0450, "SC1_V_COEFF_5CD"},
	{0x0454, "SC1_V_COEFF_6AB"},
	{0x0458, "SC1_V_COEFF_6CD"},
	{0x045C, "SC1_V_COEFF_7AB"},
	{0x0460, "SC1_V_COEFF_7CD"},
	{0x0464, "SC1_V_COEFF_8AB"},
	{0x0468, "SC1_V_COEFF_8CD"},
	{0x046C, "SC1_H_COEFF_0AB"},
	{0x0470, "SC1_H_COEFF_0CD"},
	{0x0474, "SC1_H_COEFF_0EF"},
	{0x0478, "SC1_H_COEFF_0GH"},
	{0x047C, "SC1_H_COEFF_1AB"},
	{0x0480, "SC1_H_COEFF_1CD"},
	{0x0484, "SC1_H_COEFF_1EF"},
	{0x0488, "SC1_H_COEFF_1GH"},
	{0x048C, "SC1_H_COEFF_2AB"},
	{0x0490, "SC1_H_COEFF_2CD"},
	{0x0494, "SC1_H_COEFF_2EF"},
	{0x0498, "SC1_H_COEFF_2GH"},
	{0x049C, "SC1_H_COEFF_3AB"},
	{0x04A0, "SC1_H_COEFF_3CD"},
	{0x04A4, "SC1_H_COEFF_3EF"},
	{0x04A8, "SC1_H_COEFF_3GH"},
	{0x04AC, "SC1_H_COEFF_4AB"},
	{0x04B0, "SC1_H_COEFF_4CD"},
	{0x04B4, "SC1_H_COEFF_4EF"},
	{0x04B8, "SC1_H_COEFF_4GH"},
	{0x04BC, "SC1_H_COEFF_5AB"},
	{0x04C0, "SC1_H_COEFF_5CD"},
	{0x04C4, "SC1_H_COEFF_5EF"},
	{0x04C8, "SC1_H_COEFF_5GH"},
	{0x04CC, "SC1_H_COEFF_6AB"},
	{0x04D0, "SC1_H_COEFF_6CD"},
	{0x04D4, "SC1_H_COEFF_6EF"},
	{0x04D8, "SC1_H_COEFF_6GH"},
	{0x04DC, "SC1_H_COEFF_7AB"},
	{0x04E0, "SC1_H_COEFF_7CD"},
	{0x04E4, "SC1_H_COEFF_7EF"},
	{0x04E8, "SC1_H_COEFF_7GH"},
	{0x04EC, "SC1_H_COEFF_8AB"},
	{0x04F0, "SC1_H_COEFF_8CD"},
	{0x04F4, "SC1_H_COEFF_8EF"},
	{0x04F8, "SC1_H_COEFF_8GH"},
	{0x0500, "SC2_CTRL"},
	{0x0504, "SC2_SRC_POS"},
	{0x0508, "SC2_SRC_SIZE"},
	{0x050C, "SC2_DST_SIZE"},
	{0x0510, "SC2_H_RATIO"},
	{0x0514, "SC2_V_RATIO"},
	{0x0518, "SC2_H_INIT_PHASE_OFFSET"},
	{0x051C, "SC2_V_INIT_PHASE_OFFSET"},
	{0x0520, "SC2_ROUND_MODE"},
	{0x0524, "SC2_V_COEFF_0AB"},
	{0x0528, "SC2_V_COEFF_0CD"},
	{0x052C, "SC2_V_COEFF_1AB"},
	{0x0530, "SC2_V_COEFF_1CD"},
	{0x0534, "SC2_V_COEFF_2AB"},
	{0x0538, "SC2_V_COEFF_2CD"},
	{0x053C, "SC2_V_COEFF_3AB"},
	{0x0540, "SC2_V_COEFF_3CD"},
	{0x0544, "SC2_V_COEFF_4AB"},
	{0x0548, "SC2_V_COEFF_4CD"},
	{0x054C, "SC2_V_COEFF_5AB"},
	{0x0550, "SC2_V_COEFF_5CD"},
	{0x0554, "SC2_V_COEFF_6AB"},
	{0x0558, "SC2_V_COEFF_6CD"},
	{0x055C, "SC2_V_COEFF_7AB"},
	{0x0560, "SC2_V_COEFF_7CD"},
	{0x0564, "SC2_V_COEFF_8AB"},
	{0x0568, "SC2_V_COEFF_8CD"},
	{0x056C, "SC2_H_COEFF_0AB"},
	{0x0570, "SC2_H_COEFF_0CD"},
	{0x0574, "SC2_H_COEFF_0EF"},
	{0x0578, "SC2_H_COEFF_0GH"},
	{0x057C, "SC2_H_COEFF_1AB"},
	{0x0580, "SC2_H_COEFF_1CD"},
	{0x0584, "SC2_H_COEFF_1EF"},
	{0x0588, "SC2_H_COEFF_1GH"},
	{0x058C, "SC2_H_COEFF_2AB"},
	{0x0590, "SC2_H_COEFF_2CD"},
	{0x0594, "SC2_H_COEFF_2EF"},
	{0x0598, "SC2_H_COEFF_2GH"},
	{0x059C, "SC2_H_COEFF_3AB"},
	{0x05A0, "SC2_H_COEFF_3CD"},
	{0x05A4, "SC2_H_COEFF_3EF"},
	{0x05A8, "SC2_H_COEFF_3GH"},
	{0x05AC, "SC2_H_COEFF_4AB"},
	{0x05B0, "SC2_H_COEFF_4CD"},
	{0x05B4, "SC2_H_COEFF_4EF"},
	{0x05B8, "SC2_H_COEFF_4GH"},
	{0x05BC, "SC2_H_COEFF_5AB"},
	{0x05C0, "SC2_H_COEFF_5CD"},
	{0x05C4, "SC2_H_COEFF_5EF"},
	{0x05C8, "SC2_H_COEFF_5GH"},
	{0x05CC, "SC2_H_COEFF_6AB"},
	{0x05D0, "SC2_H_COEFF_6CD"},
	{0x05D4, "SC2_H_COEFF_6EF"},
	{0x05D8, "SC2_H_COEFF_6GH"},
	{0x05DC, "SC2_H_COEFF_7AB"},
	{0x05E0, "SC2_H_COEFF_7CD"},
	{0x05E4, "SC2_H_COEFF_7EF"},
	{0x05E8, "SC2_H_COEFF_7GH"},
	{0x05EC, "SC2_H_COEFF_8AB"},
	{0x05F0, "SC2_H_COEFF_8CD"},
	{0x05F4, "SC2_H_COEFF_8EF"},
	{0x05F8, "SC2_H_COEFF_8GH"},
	{0x0600, "SC3_CTRL"},
	{0x0604, "SC3_SRC_POS"},
	{0x0608, "SC3_SRC_SIZE"},
	{0x060C, "SC3_DST_SIZE"},
	{0x0610, "SC3_H_RATIO"},
	{0x0614, "SC3_V_RATIO"},
	{0x0618, "SC3_H_INIT_PHASE_OFFSET"},
	{0x061C, "SC3_V_INIT_PHASE_OFFSET"},
	{0x0620, "SC3_ROUND_MODE"},
	{0x0624, "SC3_V_COEFF_0AB"},
	{0x0628, "SC3_V_COEFF_0CD"},
	{0x062C, "SC3_V_COEFF_1AB"},
	{0x0630, "SC3_V_COEFF_1CD"},
	{0x0634, "SC3_V_COEFF_2AB"},
	{0x0638, "SC3_V_COEFF_2CD"},
	{0x063C, "SC3_V_COEFF_3AB"},
	{0x0640, "SC3_V_COEFF_3CD"},
	{0x0644, "SC3_V_COEFF_4AB"},
	{0x0648, "SC3_V_COEFF_4CD"},
	{0x064C, "SC3_V_COEFF_5AB"},
	{0x0650, "SC3_V_COEFF_5CD"},
	{0x0654, "SC3_V_COEFF_6AB"},
	{0x0658, "SC3_V_COEFF_6CD"},
	{0x065C, "SC3_V_COEFF_7AB"},
	{0x0660, "SC3_V_COEFF_7CD"},
	{0x0664, "SC3_V_COEFF_8AB"},
	{0x0668, "SC3_V_COEFF_8CD"},
	{0x066C, "SC3_H_COEFF_0AB"},
	{0x0670, "SC3_H_COEFF_0CD"},
	{0x0674, "SC3_H_COEFF_0EF"},
	{0x0678, "SC3_H_COEFF_0GH"},
	{0x067C, "SC3_H_COEFF_1AB"},
	{0x0680, "SC3_H_COEFF_1CD"},
	{0x0684, "SC3_H_COEFF_1EF"},
	{0x0688, "SC3_H_COEFF_1GH"},
	{0x068C, "SC3_H_COEFF_2AB"},
	{0x0690, "SC3_H_COEFF_2CD"},
	{0x0694, "SC3_H_COEFF_2EF"},
	{0x0698, "SC3_H_COEFF_2GH"},
	{0x069C, "SC3_H_COEFF_3AB"},
	{0x06A0, "SC3_H_COEFF_3CD"},
	{0x06A4, "SC3_H_COEFF_3EF"},
	{0x06A8, "SC3_H_COEFF_3GH"},
	{0x06AC, "SC3_H_COEFF_4AB"},
	{0x06B0, "SC3_H_COEFF_4CD"},
	{0x06B4, "SC3_H_COEFF_4EF"},
	{0x06B8, "SC3_H_COEFF_4GH"},
	{0x06BC, "SC3_H_COEFF_5AB"},
	{0x06C0, "SC3_H_COEFF_5CD"},
	{0x06C4, "SC3_H_COEFF_5EF"},
	{0x06C8, "SC3_H_COEFF_5GH"},
	{0x06CC, "SC3_H_COEFF_6AB"},
	{0x06D0, "SC3_H_COEFF_6CD"},
	{0x06D4, "SC3_H_COEFF_6EF"},
	{0x06D8, "SC3_H_COEFF_6GH"},
	{0x06DC, "SC3_H_COEFF_7AB"},
	{0x06E0, "SC3_H_COEFF_7CD"},
	{0x06E4, "SC3_H_COEFF_7EF"},
	{0x06E8, "SC3_H_COEFF_7GH"},
	{0x06EC, "SC3_H_COEFF_8AB"},
	{0x06F0, "SC3_H_COEFF_8CD"},
	{0x06F4, "SC3_H_COEFF_8EF"},
	{0x06F8, "SC3_H_COEFF_8GH"},
	{0x0700, "SC4_CTRL"},
	{0x0704, "SC4_SRC_POS"},
	{0x0708, "SC4_SRC_SIZE"},
	{0x070C, "SC4_DST_SIZE"},
	{0x0710, "SC4_H_RATIO"},
	{0x0714, "SC4_V_RATIO"},
	{0x0718, "SC4_H_INIT_PHASE_OFFSET"},
	{0x071C, "SC4_V_INIT_PHASE_OFFSET"},
	{0x0720, "SC4_ROUND_MODE"},
	{0x0724, "SC4_V_COEFF_0AB"},
	{0x0728, "SC4_V_COEFF_0CD"},
	{0x072C, "SC4_V_COEFF_1AB"},
	{0x0730, "SC4_V_COEFF_1CD"},
	{0x0734, "SC4_V_COEFF_2AB"},
	{0x0738, "SC4_V_COEFF_2CD"},
	{0x073C, "SC4_V_COEFF_3AB"},
	{0x0740, "SC4_V_COEFF_3CD"},
	{0x0744, "SC4_V_COEFF_4AB"},
	{0x0748, "SC4_V_COEFF_4CD"},
	{0x074C, "SC4_V_COEFF_5AB"},
	{0x0750, "SC4_V_COEFF_5CD"},
	{0x0754, "SC4_V_COEFF_6AB"},
	{0x0758, "SC4_V_COEFF_6CD"},
	{0x075C, "SC4_V_COEFF_7AB"},
	{0x0760, "SC4_V_COEFF_7CD"},
	{0x0764, "SC4_V_COEFF_8AB"},
	{0x0768, "SC4_V_COEFF_8CD"},
	{0x076C, "SC4_H_COEFF_0AB"},
	{0x0770, "SC4_H_COEFF_0CD"},
	{0x0774, "SC4_H_COEFF_0EF"},
	{0x0778, "SC4_H_COEFF_0GH"},
	{0x077C, "SC4_H_COEFF_1AB"},
	{0x0780, "SC4_H_COEFF_1CD"},
	{0x0784, "SC4_H_COEFF_1EF"},
	{0x0788, "SC4_H_COEFF_1GH"},
	{0x078C, "SC4_H_COEFF_2AB"},
	{0x0790, "SC4_H_COEFF_2CD"},
	{0x0794, "SC4_H_COEFF_2EF"},
	{0x0798, "SC4_H_COEFF_2GH"},
	{0x079C, "SC4_H_COEFF_3AB"},
	{0x07A0, "SC4_H_COEFF_3CD"},
	{0x07A4, "SC4_H_COEFF_3EF"},
	{0x07A8, "SC4_H_COEFF_3GH"},
	{0x07AC, "SC4_H_COEFF_4AB"},
	{0x07B0, "SC4_H_COEFF_4CD"},
	{0x07B4, "SC4_H_COEFF_4EF"},
	{0x07B8, "SC4_H_COEFF_4GH"},
	{0x07BC, "SC4_H_COEFF_5AB"},
	{0x07C0, "SC4_H_COEFF_5CD"},
	{0x07C4, "SC4_H_COEFF_5EF"},
	{0x07C8, "SC4_H_COEFF_5GH"},
	{0x07CC, "SC4_H_COEFF_6AB"},
	{0x07D0, "SC4_H_COEFF_6CD"},
	{0x07D4, "SC4_H_COEFF_6EF"},
	{0x07D8, "SC4_H_COEFF_6GH"},
	{0x07DC, "SC4_H_COEFF_7AB"},
	{0x07E0, "SC4_H_COEFF_7CD"},
	{0x07E4, "SC4_H_COEFF_7EF"},
	{0x07E8, "SC4_H_COEFF_7GH"},
	{0x07EC, "SC4_H_COEFF_8AB"},
	{0x07F0, "SC4_H_COEFF_8CD"},
	{0x07F4, "SC4_H_COEFF_8EF"},
	{0x07F8, "SC4_H_COEFF_8GH"},
	{0x0800, "PC0_CTRL"},
	{0x0804, "PC0_IMG_SIZE"},
	{0x0808, "PC0_DST_SIZE"},
	{0x080C, "PC0_H_RATIO"},
	{0x0810, "PC0_V_RATIO"},
	{0x0814, "PC0_H_INIT_PHASE_OFFSET"},
	{0x0818, "PC0_V_INIT_PHASE_OFFSET"},
	{0x081C, "PC0_ROUND_MODE"},
	{0x0820, "PC0_COEFF_CTRL"},
	{0x0830, "PC0_STRIP_PRE_DST_SIZE"},
	{0x0834, "PC0_STRIP_IN_START_POS"},
	{0x0838, "PC0_OUT_CROP_POS"},
	{0x083C, "PC0_OUT_CROP_SIZE"},
	{0x0840, "PC0_CONV420_CTRL"},
	{0x0844, "PC0_CONV420_WEIGHT"},
	{0x0848, "PC0_BCHS_CTRL"},
	{0x084C, "PC0_BCHS_BC"},
	{0x0850, "PC0_BCHS_HS1"},
	{0x0854, "PC0_BCHS_HS2"},
	{0x0858, "PC0_BCHS_CLAMP_Y"},
	{0x085C, "PC0_BCHS_CLAMP_C"},
	{0x0900, "PC1_CTRL"},
	{0x0904, "PC1_IMG_SIZE"},
	{0x0908, "PC1_DST_SIZE"},
	{0x090C, "PC1_H_RATIO"},
	{0x0910, "PC1_V_RATIO"},
	{0x0914, "PC1_H_INIT_PHASE_OFFSET"},
	{0x0918, "PC1_V_INIT_PHASE_OFFSET"},
	{0x091C, "PC1_ROUND_MODE"},
	{0x0920, "PC1_COEFF_CTRL"},
	{0x0930, "PC1_STRIP_PRE_DST_SIZE"},
	{0x0934, "PC1_STRIP_IN_START_POS"},
	{0x0938, "PC1_OUT_CROP_POS"},
	{0x093C, "PC1_OUT_CROP_SIZE"},
	{0x0940, "PC1_CONV420_CTRL"},
	{0x0944, "PC1_CONV420_WEIGHT"},
	{0x0948, "PC1_BCHS_CTRL"},
	{0x094C, "PC1_BCHS_BC"},
	{0x0950, "PC1_BCHS_HS1"},
	{0x0954, "PC1_BCHS_HS2"},
	{0x0958, "PC1_BCHS_CLAMP_Y"},
	{0x095C, "PC1_BCHS_CLAMP_C"},
	{0x0A00, "PC2_CTRL"},
	{0x0A04, "PC2_IMG_SIZE"},
	{0x0A08, "PC2_DST_SIZE"},
	{0x0A0C, "PC2_H_RATIO"},
	{0x0A10, "PC2_V_RATIO"},
	{0x0A14, "PC2_H_INIT_PHASE_OFFSET"},
	{0x0A18, "PC2_V_INIT_PHASE_OFFSET"},
	{0x0A1C, "PC2_ROUND_MODE"},
	{0x0A20, "PC2_COEFF_CTRL"},
	{0x0A30, "PC2_STRIP_PRE_DST_SIZE"},
	{0x0A34, "PC2_STRIP_IN_START_POS"},
	{0x0A38, "PC2_OUT_CROP_POS"},
	{0x0A3C, "PC2_OUT_CROP_SIZE"},
	{0x0A40, "PC2_CONV420_CTRL"},
	{0x0A44, "PC2_CONV420_WEIGHT"},
	{0x0A48, "PC2_BCHS_CTRL"},
	{0x0A4C, "PC2_BCHS_BC"},
	{0x0A50, "PC2_BCHS_HS1"},
	{0x0A54, "PC2_BCHS_HS2"},
	{0x0A58, "PC2_BCHS_CLAMP_Y"},
	{0x0A5C, "PC2_BCHS_CLAMP_C"},
	{0x0B00, "PC3_CTRL"},
	{0x0B40, "PC3_CONV420_CTRL"},
	{0x0B44, "PC3_CONV420_WEIGHT"},
	{0x0B48, "PC3_BCHS_CTRL"},
	{0x0B4C, "PC3_BCHS_BC"},
	{0x0B50, "PC3_BCHS_HS1"},
	{0x0B54, "PC3_BCHS_HS2"},
	{0x0B58, "PC3_BCHS_CLAMP_Y"},
	{0x0B5C, "PC3_BCHS_CLAMP_C"},
	{0x0C00, "PC4_CTRL"},
	{0x0C40, "PC4_CONV420_CTRL"},
	{0x0C44, "PC4_CONV420_WEIGHT"},
	{0x0C48, "PC4_BCHS_CTRL"},
	{0x0C4C, "PC4_BCHS_BC"},
	{0x0C50, "PC4_BCHS_HS1"},
	{0x0C54, "PC4_BCHS_HS2"},
	{0x0C58, "PC4_BCHS_CLAMP_Y"},
	{0x0C5C, "PC4_BCHS_CLAMP_C"},
	{0x0F00, "SC0_STRIP_PRE_DST_SIZE"},
	{0x0F04, "SC0_STRIP_IN_START_POS"},
	{0x0F08, "SC0_OUT_CROP_POS"},
	{0x0F0C, "SC0_OUT_CROP_SIZE"},
	{0x0F10, "SC1_STRIP_PRE_DST_SIZE"},
	{0x0F14, "SC1_STRIP_IN_START_POS"},
	{0x0F18, "SC1_OUT_CROP_POS"},
	{0x0F1C, "SC1_OUT_CROP_SIZE"},
	{0x0F20, "SC2_STRIP_PRE_DST_SIZE"},
	{0x0F24, "SC2_STRIP_IN_START_POS"},
	{0x0F28, "SC2_OUT_CROP_POS"},
	{0x0F2C, "SC2_OUT_CROP_SIZE"},
	{0x0F30, "SC3_STRIP_PRE_DST_SIZE"},
	{0x0F34, "SC3_STRIP_IN_START_POS"},
	{0x0F38, "SC3_OUT_CROP_POS"},
	{0x0F3C, "SC3_OUT_CROP_SIZE"},
	{0x0F40, "SC4_STRIP_PRE_DST_SIZE"},
	{0x0F44, "SC4_STRIP_IN_START_POS"},
	{0x0F48, "SC4_OUT_CROP_POS"},
	{0x0F4C, "SC4_OUT_CROP_SIZE"},
	{0x1000, "HWFC_SWRESET"},
	{0x1004, "HWFC_MODE"},
	{0x1008, "HWFC_REGION_IDX_BIN"},
	{0x100C, "HWFC_REGION_IDX_GRAY"},
	{0x1010, "HWFC_CURR_REGION"},
	{0x1014, "HWFC_CONFIG_IMAGE_A"},
	{0x1018, "HWFC_TOTAL_IMAGE_BYTE0_A"},
	{0x101C, "HWFC_TOTAL_WIDTH_BYTE0_A"},
	{0x1020, "HWFC_TOTAL_IMAGE_BYTE1_A"},
	{0x1024, "HWFC_TOTAL_WIDTH_BYTE1_A"},
	{0x1028, "HWFC_TOTAL_IMAGE_BYTE2_A"},
	{0x102C, "HWFC_TOTAL_WIDTH_BYTE2_A"},
	{0x1030, "HWFC_CONFIG_IMAGE_B"},
	{0x1034, "HWFC_TOTAL_IMAGE_BYTE0_B"},
	{0x1038, "HWFC_TOTAL_WIDTH_BYTE0_B"},
	{0x103C, "HWFC_TOTAL_IMAGE_BYTE1_B"},
	{0x1040, "HWFC_TOTAL_WIDTH_BYTE1_B"},
	{0x1044, "HWFC_TOTAL_IMAGE_BYTE2_B"},
	{0x1048, "HWFC_TOTAL_WIDTH_BYTE2_B"},
	{0x104C, "HWFC_FRAME_START_SELECT"},
	{0x1050, "HWFC_INDEX_RESET"},
	{0x1054, "HWFC_ENABLE_AUTO_CLEAR"},
	{0x1058, "HWFC_CORE_RESET_INPUT_SEL"},
	{0x105C, "HWFC_MASTER_SEL"},
	{0x1300, "CAC0_CTRL"},
	{0x1304, "CAC0_H_INIT_PHASE_OFFSET"},
	{0x1308, "CAC0_MAP_THR"},
	{0x130C, "CAC0_CRT_THR"},
	{0x1400, "DJAG0_CTRL"},
	{0x1404, "DJAG0_IMG_SIZE"},
	{0x1408, "DJAG0_PS_SRC_POS"},
	{0x140C, "DJAG0_PS_SRC_SIZE"},
	{0x1410, "DJAG0_PS_DST_SIZE"},
	{0x1414, "DJAG0_PS_H_RATIO"},
	{0x1418, "DJAG0_PS_V_RATIO"},
	{0x141C, "DJAG0_PS_H_INIT_PHASE_OFFSET"},
	{0x1420, "DJAG0_PS_V_INIT_PHASE_OFFSET"},
	{0x1424, "DJAG0_PS_ROUND_MODE"},
	{0x1430, "DJAG0_PS_STRIP_PRE_DST_SIZE"},
	{0x1434, "DJAG0_PS_STRIP_IN_START_POS"},
	{0x1438, "DJAG0_OUT_CROP_POS"},
	{0x143C, "DJAG0_OUT_CROP_SIZE"},
	{0x1440, "DJAG0_XFILTER_DEJAGGING_COEFF"},
	{0x1444, "DJAG0_THRES_1X5_MATCHING"},
	{0x1448, "DJAG0_THRES_SHOOTING_DETECT_0"},
	{0x144C, "DJAG0_THRES_SHOOTING_DETECT_1"},
	{0x1450, "DJAG0_LFSR_SEED_0"},
	{0x1454, "DJAG0_LFSR_SEED_1"},
	{0x1458, "DJAG0_LFSR_SEED_2"},
	{0x145C, "DJAG0_DITHER_VALUE_04"},
	{0x1460, "DJAG0_DITHER_VALUE_58"},
	{0x1464, "DJAG0_DITHER_THRES"},
	{0x1468, "DJAG0_CP_HF_THRES"},
	{0x146C, "DJAG0_CP_ARBI"},
	{0x1470, "DJAG0_DITHER_WB"},
	{0x1F00, "DBG_SC_0"},
	{0x1F04, "DBG_SC_1"},
	{0x1F08, "DBG_SC_2"},
	{0x1F0C, "DBG_SC_3"},
	{0x1F10, "DBG_SC_4"},
	{0x1F14, "DBG_SC_5"},
	{0x1F18, "DBG_SC_6"},
	{0x1F1C, "DBG_SC_7"},
	{0x1F20, "DBG_SC_8"},
	{0x1F24, "DBG_SC_9"},
	{0x1F28, "DBG_SC_10"},
	{0x1F2C, "DBG_SC_11"},
	{0x1F30, "DBG_SC_12"},
	{0x1F34, "DBG_SC_13"},
	{0x1F38, "DBG_SC_14"},
	{0x1F3C, "DBG_SC_15"},
	{0x1F40, "DBG_SC_16"},
	{0x1F44, "DBG_SC_17"},
	{0x1F48, "DBG_SC_18"},
	{0x1F4C, "DBG_SC_19"},
	{0x1F50, "DBG_SC_20"},
	{0x1F54, "DBG_SC_21"},
	{0x1F58, "DBG_SC_22"},
	{0x1F5C, "DBG_SC_23"},
	{0x1F60, "DBG_SC_24"},
	{0x1F64, "DBG_SC_25"},
	{0x1F68, "DBG_SC_26"},
	{0x1F6C, "DBG_SC_27"},
	{0x1F70, "DBG_SC_28"},
	{0x1F74, "DBG_SC_29"},
	{0x1F78, "DBG_SC_30"},
	{0x1F7C, "DBG_SC_31"},
	{0x1F80, "DBG_SC_32"},
	{0x1F84, "DBG_SC_33"},
	{0x1F88, "DBG_SC_34"},
	{0x1F8C, "DBG_SC_35"},
	{0x1F90, "DBG_SC_36"},
	{0x1F94, "DBG_SC_37"},
	{0x1FF8, "DBG_CAPTURE_CTRL"},
	{0x1FFC, "DBG_RELEASE_CTRL"},
	{0x2000, "WDMA0_ENABLE"},
	{0x2004, "WDMA0_COMP_CTRL"},
	{0x2010, "WDMA0_DATA_FORMAT"},
	{0x2014, "WDMA0_MONO_CTRL"},
	{0x2018, "WDMA0_COMP_LOSSY_BYTE32NUM"},
	{0x2020, "WDMA0_WIDTH"},
	{0x2024, "WDMA0_HEIGHT"},
	{0x2028, "WDMA0_STRIDE_1P"},
	{0x202C, "WDMA0_STRIDE_2P"},
	{0x2030, "WDMA0_STRIDE_3P"},
	{0x2034, "WDMA0_STRIDE_HEADER_1P"},
	{0x2038, "WDMA0_STRIDE_HEADER_2P"},
	{0x203C, "WDMA0_VOTF_EN"},
	{0x2040, "WDMA0_MAX_MO"},
	{0x2044, "WDMA0_LINE_GAP"},
	{0x2048, "WDMA0_MAX_BL"},
	{0x204C, "WDMA0_BUSINFO"},
	{0x2050, "WDMA0_IMG_BASE_ADDR_1P_FRO_00"},
	{0x2054, "WDMA0_IMG_BASE_ADDR_1P_FRO_01"},
	{0x2058, "WDMA0_IMG_BASE_ADDR_1P_FRO_02"},
	{0x205C, "WDMA0_IMG_BASE_ADDR_1P_FRO_03"},
	{0x2060, "WDMA0_IMG_BASE_ADDR_1P_FRO_04"},
	{0x2064, "WDMA0_IMG_BASE_ADDR_1P_FRO_05"},
	{0x2068, "WDMA0_IMG_BASE_ADDR_1P_FRO_06"},
	{0x206C, "WDMA0_IMG_BASE_ADDR_1P_FRO_07"},
	{0x2070, "WDMA0_IMG_BASE_ADDR_1P_FRO_08"},
	{0x2074, "WDMA0_IMG_BASE_ADDR_1P_FRO_09"},
	{0x2078, "WDMA0_IMG_BASE_ADDR_1P_FRO_10"},
	{0x207C, "WDMA0_IMG_BASE_ADDR_1P_FRO_11"},
	{0x2080, "WDMA0_IMG_BASE_ADDR_1P_FRO_12"},
	{0x2084, "WDMA0_IMG_BASE_ADDR_1P_FRO_13"},
	{0x2088, "WDMA0_IMG_BASE_ADDR_1P_FRO_14"},
	{0x208C, "WDMA0_IMG_BASE_ADDR_1P_FRO_15"},
	{0x2090, "WDMA0_IMG_BASE_ADDR_2P_FRO_00"},
	{0x2094, "WDMA0_IMG_BASE_ADDR_2P_FRO_01"},
	{0x2098, "WDMA0_IMG_BASE_ADDR_2P_FRO_02"},
	{0x209C, "WDMA0_IMG_BASE_ADDR_2P_FRO_03"},
	{0x20A0, "WDMA0_IMG_BASE_ADDR_2P_FRO_04"},
	{0x20A4, "WDMA0_IMG_BASE_ADDR_2P_FRO_05"},
	{0x20A8, "WDMA0_IMG_BASE_ADDR_2P_FRO_06"},
	{0x20AC, "WDMA0_IMG_BASE_ADDR_2P_FRO_07"},
	{0x20B0, "WDMA0_IMG_BASE_ADDR_2P_FRO_08"},
	{0x20B4, "WDMA0_IMG_BASE_ADDR_2P_FRO_09"},
	{0x20B8, "WDMA0_IMG_BASE_ADDR_2P_FRO_10"},
	{0x20BC, "WDMA0_IMG_BASE_ADDR_2P_FRO_11"},
	{0x20C0, "WDMA0_IMG_BASE_ADDR_2P_FRO_12"},
	{0x20C4, "WDMA0_IMG_BASE_ADDR_2P_FRO_13"},
	{0x20C8, "WDMA0_IMG_BASE_ADDR_2P_FRO_14"},
	{0x20CC, "WDMA0_IMG_BASE_ADDR_2P_FRO_15"},
	{0x20D0, "WDMA0_IMG_BASE_ADDR_3P_FRO_00"},
	{0x20D4, "WDMA0_IMG_BASE_ADDR_3P_FRO_01"},
	{0x20D8, "WDMA0_IMG_BASE_ADDR_3P_FRO_02"},
	{0x20DC, "WDMA0_IMG_BASE_ADDR_3P_FRO_03"},
	{0x20E0, "WDMA0_IMG_BASE_ADDR_3P_FRO_04"},
	{0x20E4, "WDMA0_IMG_BASE_ADDR_3P_FRO_05"},
	{0x20E8, "WDMA0_IMG_BASE_ADDR_3P_FRO_06"},
	{0x20EC, "WDMA0_IMG_BASE_ADDR_3P_FRO_07"},
	{0x20F0, "WDMA0_IMG_BASE_ADDR_3P_FRO_08"},
	{0x20F4, "WDMA0_IMG_BASE_ADDR_3P_FRO_09"},
	{0x20F8, "WDMA0_IMG_BASE_ADDR_3P_FRO_10"},
	{0x20FC, "WDMA0_IMG_BASE_ADDR_3P_FRO_11"},
	{0x2100, "WDMA0_IMG_BASE_ADDR_3P_FRO_12"},
	{0x2104, "WDMA0_IMG_BASE_ADDR_3P_FRO_13"},
	{0x2108, "WDMA0_IMG_BASE_ADDR_3P_FRO_14"},
	{0x210C, "WDMA0_IMG_BASE_ADDR_3P_FRO_15"},
	{0x2110, "WDMA0_HEADER_BASE_ADDR_1P_FRO_00"},
	{0x2114, "WDMA0_HEADER_BASE_ADDR_1P_FRO_01"},
	{0x2118, "WDMA0_HEADER_BASE_ADDR_1P_FRO_02"},
	{0x211C, "WDMA0_HEADER_BASE_ADDR_1P_FRO_03"},
	{0x2120, "WDMA0_HEADER_BASE_ADDR_1P_FRO_04"},
	{0x2124, "WDMA0_HEADER_BASE_ADDR_1P_FRO_05"},
	{0x2128, "WDMA0_HEADER_BASE_ADDR_1P_FRO_06"},
	{0x212C, "WDMA0_HEADER_BASE_ADDR_1P_FRO_07"},
	{0x2130, "WDMA0_HEADER_BASE_ADDR_1P_FRO_08"},
	{0x2134, "WDMA0_HEADER_BASE_ADDR_1P_FRO_09"},
	{0x2138, "WDMA0_HEADER_BASE_ADDR_1P_FRO_10"},
	{0x213C, "WDMA0_HEADER_BASE_ADDR_1P_FRO_11"},
	{0x2140, "WDMA0_HEADER_BASE_ADDR_1P_FRO_12"},
	{0x2144, "WDMA0_HEADER_BASE_ADDR_1P_FRO_13"},
	{0x2148, "WDMA0_HEADER_BASE_ADDR_1P_FRO_14"},
	{0x214C, "WDMA0_HEADER_BASE_ADDR_1P_FRO_15"},
	{0x2150, "WDMA0_HEADER_BASE_ADDR_2P_FRO_00"},
	{0x2154, "WDMA0_HEADER_BASE_ADDR_2P_FRO_01"},
	{0x2158, "WDMA0_HEADER_BASE_ADDR_2P_FRO_02"},
	{0x215C, "WDMA0_HEADER_BASE_ADDR_2P_FRO_03"},
	{0x2160, "WDMA0_HEADER_BASE_ADDR_2P_FRO_04"},
	{0x2164, "WDMA0_HEADER_BASE_ADDR_2P_FRO_05"},
	{0x2168, "WDMA0_HEADER_BASE_ADDR_2P_FRO_06"},
	{0x216C, "WDMA0_HEADER_BASE_ADDR_2P_FRO_07"},
	{0x2170, "WDMA0_HEADER_BASE_ADDR_2P_FRO_08"},
	{0x2174, "WDMA0_HEADER_BASE_ADDR_2P_FRO_09"},
	{0x2178, "WDMA0_HEADER_BASE_ADDR_2P_FRO_10"},
	{0x217C, "WDMA0_HEADER_BASE_ADDR_2P_FRO_11"},
	{0x2180, "WDMA0_HEADER_BASE_ADDR_2P_FRO_12"},
	{0x2184, "WDMA0_HEADER_BASE_ADDR_2P_FRO_13"},
	{0x2188, "WDMA0_HEADER_BASE_ADDR_2P_FRO_14"},
	{0x218C, "WDMA0_HEADER_BASE_ADDR_2P_FRO_15"},
	{0x2190, "WDMA0_IMG_CRC_1P"},
	{0x2194, "WDMA0_IMG_CRC_2P"},
	{0x2198, "WDMA0_IMG_CRC_3P"},
	{0x219C, "WDMA0_HEADER_CRC_1P"},
	{0x21A0, "WDMA0_HEADER_CRC_2P"},
	{0x21B0, "WDMA0_MON_STATUS_0"},
	{0x21B4, "WDMA0_MON_STATUS_1"},
	{0x21B8, "WDMA0_MON_STATUS_2"},
	{0x21BC, "WDMA0_MON_STATUS_3"},
	{0x21D0, "WDMA0_BW_LIMIT_0"},
	{0x21D4, "WDMA0_BW_LIMIT_1"},
	{0x21D8, "WDMA0_BW_LIMIT_2"},
	{0x21F8, "WDMA0_FLIP_CONTROL"},
	{0x21FC, "WDMA0_RGB_ALPHA"},
	{0x2200, "WDMA1_ENABLE"},
	{0x2204, "WDMA1_COMP_CTRL"},
	{0x2210, "WDMA1_DATA_FORMAT"},
	{0x2214, "WDMA1_MONO_CTRL"},
	{0x2218, "WDMA1_COMP_LOSSY_BYTE32NUM"},
	{0x2220, "WDMA1_WIDTH"},
	{0x2224, "WDMA1_HEIGHT"},
	{0x2228, "WDMA1_STRIDE_1P"},
	{0x222C, "WDMA1_STRIDE_2P"},
	{0x2230, "WDMA1_STRIDE_3P"},
	{0x2234, "WDMA1_STRIDE_HEADER_1P"},
	{0x2238, "WDMA1_STRIDE_HEADER_2P"},
	{0x223C, "WDMA1_VOTF_EN"},
	{0x2240, "WDMA1_MAX_MO"},
	{0x2244, "WDMA1_LINE_GAP"},
	{0x2248, "WDMA1_MAX_BL"},
	{0x224C, "WDMA1_BUSINFO"},
	{0x2250, "WDMA1_IMG_BASE_ADDR_1P_FRO_00"},
	{0x2254, "WDMA1_IMG_BASE_ADDR_1P_FRO_01"},
	{0x2258, "WDMA1_IMG_BASE_ADDR_1P_FRO_02"},
	{0x225C, "WDMA1_IMG_BASE_ADDR_1P_FRO_03"},
	{0x2260, "WDMA1_IMG_BASE_ADDR_1P_FRO_04"},
	{0x2264, "WDMA1_IMG_BASE_ADDR_1P_FRO_05"},
	{0x2268, "WDMA1_IMG_BASE_ADDR_1P_FRO_06"},
	{0x226C, "WDMA1_IMG_BASE_ADDR_1P_FRO_07"},
	{0x2270, "WDMA1_IMG_BASE_ADDR_1P_FRO_08"},
	{0x2274, "WDMA1_IMG_BASE_ADDR_1P_FRO_09"},
	{0x2278, "WDMA1_IMG_BASE_ADDR_1P_FRO_10"},
	{0x227C, "WDMA1_IMG_BASE_ADDR_1P_FRO_11"},
	{0x2280, "WDMA1_IMG_BASE_ADDR_1P_FRO_12"},
	{0x2284, "WDMA1_IMG_BASE_ADDR_1P_FRO_13"},
	{0x2288, "WDMA1_IMG_BASE_ADDR_1P_FRO_14"},
	{0x228C, "WDMA1_IMG_BASE_ADDR_1P_FRO_15"},
	{0x2290, "WDMA1_IMG_BASE_ADDR_2P_FRO_00"},
	{0x2294, "WDMA1_IMG_BASE_ADDR_2P_FRO_01"},
	{0x2298, "WDMA1_IMG_BASE_ADDR_2P_FRO_02"},
	{0x229C, "WDMA1_IMG_BASE_ADDR_2P_FRO_03"},
	{0x22A0, "WDMA1_IMG_BASE_ADDR_2P_FRO_04"},
	{0x22A4, "WDMA1_IMG_BASE_ADDR_2P_FRO_05"},
	{0x22A8, "WDMA1_IMG_BASE_ADDR_2P_FRO_06"},
	{0x22AC, "WDMA1_IMG_BASE_ADDR_2P_FRO_07"},
	{0x22B0, "WDMA1_IMG_BASE_ADDR_2P_FRO_08"},
	{0x22B4, "WDMA1_IMG_BASE_ADDR_2P_FRO_09"},
	{0x22B8, "WDMA1_IMG_BASE_ADDR_2P_FRO_10"},
	{0x22BC, "WDMA1_IMG_BASE_ADDR_2P_FRO_11"},
	{0x22C0, "WDMA1_IMG_BASE_ADDR_2P_FRO_12"},
	{0x22C4, "WDMA1_IMG_BASE_ADDR_2P_FRO_13"},
	{0x22C8, "WDMA1_IMG_BASE_ADDR_2P_FRO_14"},
	{0x22CC, "WDMA1_IMG_BASE_ADDR_2P_FRO_15"},
	{0x22D0, "WDMA1_IMG_BASE_ADDR_3P_FRO_00"},
	{0x22D4, "WDMA1_IMG_BASE_ADDR_3P_FRO_01"},
	{0x22D8, "WDMA1_IMG_BASE_ADDR_3P_FRO_02"},
	{0x22DC, "WDMA1_IMG_BASE_ADDR_3P_FRO_03"},
	{0x22E0, "WDMA1_IMG_BASE_ADDR_3P_FRO_04"},
	{0x22E4, "WDMA1_IMG_BASE_ADDR_3P_FRO_05"},
	{0x22E8, "WDMA1_IMG_BASE_ADDR_3P_FRO_06"},
	{0x22EC, "WDMA1_IMG_BASE_ADDR_3P_FRO_07"},
	{0x22F0, "WDMA1_IMG_BASE_ADDR_3P_FRO_08"},
	{0x22F4, "WDMA1_IMG_BASE_ADDR_3P_FRO_09"},
	{0x22F8, "WDMA1_IMG_BASE_ADDR_3P_FRO_10"},
	{0x22FC, "WDMA1_IMG_BASE_ADDR_3P_FRO_11"},
	{0x2300, "WDMA1_IMG_BASE_ADDR_3P_FRO_12"},
	{0x2304, "WDMA1_IMG_BASE_ADDR_3P_FRO_13"},
	{0x2308, "WDMA1_IMG_BASE_ADDR_3P_FRO_14"},
	{0x230C, "WDMA1_IMG_BASE_ADDR_3P_FRO_15"},
	{0x2310, "WDMA1_HEADER_BASE_ADDR_1P_FRO_00"},
	{0x2314, "WDMA1_HEADER_BASE_ADDR_1P_FRO_01"},
	{0x2318, "WDMA1_HEADER_BASE_ADDR_1P_FRO_02"},
	{0x231C, "WDMA1_HEADER_BASE_ADDR_1P_FRO_03"},
	{0x2320, "WDMA1_HEADER_BASE_ADDR_1P_FRO_04"},
	{0x2324, "WDMA1_HEADER_BASE_ADDR_1P_FRO_05"},
	{0x2328, "WDMA1_HEADER_BASE_ADDR_1P_FRO_06"},
	{0x232C, "WDMA1_HEADER_BASE_ADDR_1P_FRO_07"},
	{0x2330, "WDMA1_HEADER_BASE_ADDR_1P_FRO_08"},
	{0x2334, "WDMA1_HEADER_BASE_ADDR_1P_FRO_09"},
	{0x2338, "WDMA1_HEADER_BASE_ADDR_1P_FRO_10"},
	{0x233C, "WDMA1_HEADER_BASE_ADDR_1P_FRO_11"},
	{0x2340, "WDMA1_HEADER_BASE_ADDR_1P_FRO_12"},
	{0x2344, "WDMA1_HEADER_BASE_ADDR_1P_FRO_13"},
	{0x2348, "WDMA1_HEADER_BASE_ADDR_1P_FRO_14"},
	{0x234C, "WDMA1_HEADER_BASE_ADDR_1P_FRO_15"},
	{0x2350, "WDMA1_HEADER_BASE_ADDR_2P_FRO_00"},
	{0x2354, "WDMA1_HEADER_BASE_ADDR_2P_FRO_01"},
	{0x2358, "WDMA1_HEADER_BASE_ADDR_2P_FRO_02"},
	{0x235C, "WDMA1_HEADER_BASE_ADDR_2P_FRO_03"},
	{0x2360, "WDMA1_HEADER_BASE_ADDR_2P_FRO_04"},
	{0x2364, "WDMA1_HEADER_BASE_ADDR_2P_FRO_05"},
	{0x2368, "WDMA1_HEADER_BASE_ADDR_2P_FRO_06"},
	{0x236C, "WDMA1_HEADER_BASE_ADDR_2P_FRO_07"},
	{0x2370, "WDMA1_HEADER_BASE_ADDR_2P_FRO_08"},
	{0x2374, "WDMA1_HEADER_BASE_ADDR_2P_FRO_09"},
	{0x2378, "WDMA1_HEADER_BASE_ADDR_2P_FRO_10"},
	{0x237C, "WDMA1_HEADER_BASE_ADDR_2P_FRO_11"},
	{0x2380, "WDMA1_HEADER_BASE_ADDR_2P_FRO_12"},
	{0x2384, "WDMA1_HEADER_BASE_ADDR_2P_FRO_13"},
	{0x2388, "WDMA1_HEADER_BASE_ADDR_2P_FRO_14"},
	{0x238C, "WDMA1_HEADER_BASE_ADDR_2P_FRO_15"},
	{0x2390, "WDMA1_IMG_CRC_1P"},
	{0x2394, "WDMA1_IMG_CRC_2P"},
	{0x2398, "WDMA1_IMG_CRC_3P"},
	{0x239C, "WDMA1_HEADER_CRC_1P"},
	{0x23A0, "WDMA1_HEADER_CRC_2P"},
	{0x23B0, "WDMA1_MON_STATUS_0"},
	{0x23B4, "WDMA1_MON_STATUS_1"},
	{0x23B8, "WDMA1_MON_STATUS_2"},
	{0x23BC, "WDMA1_MON_STATUS_3"},
	{0x23D0, "WDMA1_BW_LIMIT_0"},
	{0x23D4, "WDMA1_BW_LIMIT_1"},
	{0x23D8, "WDMA1_BW_LIMIT_2"},
	{0x23F8, "WDMA1_FLIP_CONTROL"},
	{0x23FC, "WDMA1_RGB_ALPHA"},
	{0x2400, "WDMA2_ENABLE"},
	{0x2404, "WDMA2_COMP_CTRL"},
	{0x2410, "WDMA2_DATA_FORMAT"},
	{0x2414, "WDMA2_MONO_CTRL"},
	{0x2420, "WDMA2_WIDTH"},
	{0x2424, "WDMA2_HEIGHT"},
	{0x2428, "WDMA2_STRIDE_1P"},
	{0x242C, "WDMA2_STRIDE_2P"},
	{0x2430, "WDMA2_STRIDE_3P"},
	{0x243C, "WDMA2_VOTF_EN"},
	{0x2440, "WDMA2_MAX_MO"},
	{0x2444, "WDMA2_LINE_GAP"},
	{0x2448, "WDMA2_MAX_BL"},
	{0x244C, "WDMA2_BUSINFO"},
	{0x2450, "WDMA2_IMG_BASE_ADDR_1P_FRO_00"},
	{0x2454, "WDMA2_IMG_BASE_ADDR_1P_FRO_01"},
	{0x2458, "WDMA2_IMG_BASE_ADDR_1P_FRO_02"},
	{0x245C, "WDMA2_IMG_BASE_ADDR_1P_FRO_03"},
	{0x2460, "WDMA2_IMG_BASE_ADDR_1P_FRO_04"},
	{0x2464, "WDMA2_IMG_BASE_ADDR_1P_FRO_05"},
	{0x2468, "WDMA2_IMG_BASE_ADDR_1P_FRO_06"},
	{0x246C, "WDMA2_IMG_BASE_ADDR_1P_FRO_07"},
	{0x2470, "WDMA2_IMG_BASE_ADDR_1P_FRO_08"},
	{0x2474, "WDMA2_IMG_BASE_ADDR_1P_FRO_09"},
	{0x2478, "WDMA2_IMG_BASE_ADDR_1P_FRO_10"},
	{0x247C, "WDMA2_IMG_BASE_ADDR_1P_FRO_11"},
	{0x2480, "WDMA2_IMG_BASE_ADDR_1P_FRO_12"},
	{0x2484, "WDMA2_IMG_BASE_ADDR_1P_FRO_13"},
	{0x2488, "WDMA2_IMG_BASE_ADDR_1P_FRO_14"},
	{0x248C, "WDMA2_IMG_BASE_ADDR_1P_FRO_15"},
	{0x2490, "WDMA2_IMG_BASE_ADDR_2P_FRO_00"},
	{0x2494, "WDMA2_IMG_BASE_ADDR_2P_FRO_01"},
	{0x2498, "WDMA2_IMG_BASE_ADDR_2P_FRO_02"},
	{0x249C, "WDMA2_IMG_BASE_ADDR_2P_FRO_03"},
	{0x24A0, "WDMA2_IMG_BASE_ADDR_2P_FRO_04"},
	{0x24A4, "WDMA2_IMG_BASE_ADDR_2P_FRO_05"},
	{0x24A8, "WDMA2_IMG_BASE_ADDR_2P_FRO_06"},
	{0x24AC, "WDMA2_IMG_BASE_ADDR_2P_FRO_07"},
	{0x24B0, "WDMA2_IMG_BASE_ADDR_2P_FRO_08"},
	{0x24B4, "WDMA2_IMG_BASE_ADDR_2P_FRO_09"},
	{0x24B8, "WDMA2_IMG_BASE_ADDR_2P_FRO_10"},
	{0x24BC, "WDMA2_IMG_BASE_ADDR_2P_FRO_11"},
	{0x24C0, "WDMA2_IMG_BASE_ADDR_2P_FRO_12"},
	{0x24C4, "WDMA2_IMG_BASE_ADDR_2P_FRO_13"},
	{0x24C8, "WDMA2_IMG_BASE_ADDR_2P_FRO_14"},
	{0x24CC, "WDMA2_IMG_BASE_ADDR_2P_FRO_15"},
	{0x24D0, "WDMA2_IMG_BASE_ADDR_3P_FRO_00"},
	{0x24D4, "WDMA2_IMG_BASE_ADDR_3P_FRO_01"},
	{0x24D8, "WDMA2_IMG_BASE_ADDR_3P_FRO_02"},
	{0x24DC, "WDMA2_IMG_BASE_ADDR_3P_FRO_03"},
	{0x24E0, "WDMA2_IMG_BASE_ADDR_3P_FRO_04"},
	{0x24E4, "WDMA2_IMG_BASE_ADDR_3P_FRO_05"},
	{0x24E8, "WDMA2_IMG_BASE_ADDR_3P_FRO_06"},
	{0x24EC, "WDMA2_IMG_BASE_ADDR_3P_FRO_07"},
	{0x24F0, "WDMA2_IMG_BASE_ADDR_3P_FRO_08"},
	{0x24F4, "WDMA2_IMG_BASE_ADDR_3P_FRO_09"},
	{0x24F8, "WDMA2_IMG_BASE_ADDR_3P_FRO_10"},
	{0x24FC, "WDMA2_IMG_BASE_ADDR_3P_FRO_11"},
	{0x2500, "WDMA2_IMG_BASE_ADDR_3P_FRO_12"},
	{0x2504, "WDMA2_IMG_BASE_ADDR_3P_FRO_13"},
	{0x2508, "WDMA2_IMG_BASE_ADDR_3P_FRO_14"},
	{0x250C, "WDMA2_IMG_BASE_ADDR_3P_FRO_15"},
	{0x2590, "WDMA2_IMG_CRC_1P"},
	{0x2594, "WDMA2_IMG_CRC_2P"},
	{0x2598, "WDMA2_IMG_CRC_3P"},
	{0x25B0, "WDMA2_MON_STATUS_0"},
	{0x25B4, "WDMA2_MON_STATUS_1"},
	{0x25B8, "WDMA2_MON_STATUS_2"},
	{0x25BC, "WDMA2_MON_STATUS_3"},
	{0x25D0, "WDMA2_BW_LIMIT_0"},
	{0x25D4, "WDMA2_BW_LIMIT_1"},
	{0x25D8, "WDMA2_BW_LIMIT_2"},
	{0x25F8, "WDMA2_FLIP_CONTROL"},
	{0x25FC, "WDMA2_RGB_ALPHA"},
	{0x2600, "WDMA3_ENABLE"},
	{0x2604, "WDMA3_COMP_CTRL"},
	{0x2610, "WDMA3_DATA_FORMAT"},
	{0x2614, "WDMA3_MONO_CTRL"},
	{0x2620, "WDMA3_WIDTH"},
	{0x2624, "WDMA3_HEIGHT"},
	{0x2628, "WDMA3_STRIDE_1P"},
	{0x262C, "WDMA3_STRIDE_2P"},
	{0x2630, "WDMA3_STRIDE_3P"},
	{0x263C, "WDMA3_VOTF_EN"},
	{0x2640, "WDMA3_MAX_MO"},
	{0x2644, "WDMA3_LINE_GAP"},
	{0x2648, "WDMA3_MAX_BL"},
	{0x264C, "WDMA3_BUSINFO"},
	{0x2650, "WDMA3_IMG_BASE_ADDR_1P_FRO_00"},
	{0x2654, "WDMA3_IMG_BASE_ADDR_1P_FRO_01"},
	{0x2658, "WDMA3_IMG_BASE_ADDR_1P_FRO_02"},
	{0x265C, "WDMA3_IMG_BASE_ADDR_1P_FRO_03"},
	{0x2660, "WDMA3_IMG_BASE_ADDR_1P_FRO_04"},
	{0x2664, "WDMA3_IMG_BASE_ADDR_1P_FRO_05"},
	{0x2668, "WDMA3_IMG_BASE_ADDR_1P_FRO_06"},
	{0x266C, "WDMA3_IMG_BASE_ADDR_1P_FRO_07"},
	{0x2670, "WDMA3_IMG_BASE_ADDR_1P_FRO_08"},
	{0x2674, "WDMA3_IMG_BASE_ADDR_1P_FRO_09"},
	{0x2678, "WDMA3_IMG_BASE_ADDR_1P_FRO_10"},
	{0x267C, "WDMA3_IMG_BASE_ADDR_1P_FRO_11"},
	{0x2680, "WDMA3_IMG_BASE_ADDR_1P_FRO_12"},
	{0x2684, "WDMA3_IMG_BASE_ADDR_1P_FRO_13"},
	{0x2688, "WDMA3_IMG_BASE_ADDR_1P_FRO_14"},
	{0x268C, "WDMA3_IMG_BASE_ADDR_1P_FRO_15"},
	{0x2690, "WDMA3_IMG_BASE_ADDR_2P_FRO_00"},
	{0x2694, "WDMA3_IMG_BASE_ADDR_2P_FRO_01"},
	{0x2698, "WDMA3_IMG_BASE_ADDR_2P_FRO_02"},
	{0x269C, "WDMA3_IMG_BASE_ADDR_2P_FRO_03"},
	{0x26A0, "WDMA3_IMG_BASE_ADDR_2P_FRO_04"},
	{0x26A4, "WDMA3_IMG_BASE_ADDR_2P_FRO_05"},
	{0x26A8, "WDMA3_IMG_BASE_ADDR_2P_FRO_06"},
	{0x26AC, "WDMA3_IMG_BASE_ADDR_2P_FRO_07"},
	{0x26B0, "WDMA3_IMG_BASE_ADDR_2P_FRO_08"},
	{0x26B4, "WDMA3_IMG_BASE_ADDR_2P_FRO_09"},
	{0x26B8, "WDMA3_IMG_BASE_ADDR_2P_FRO_10"},
	{0x26BC, "WDMA3_IMG_BASE_ADDR_2P_FRO_11"},
	{0x26C0, "WDMA3_IMG_BASE_ADDR_2P_FRO_12"},
	{0x26C4, "WDMA3_IMG_BASE_ADDR_2P_FRO_13"},
	{0x26C8, "WDMA3_IMG_BASE_ADDR_2P_FRO_14"},
	{0x26CC, "WDMA3_IMG_BASE_ADDR_2P_FRO_15"},
	{0x26D0, "WDMA3_IMG_BASE_ADDR_3P_FRO_00"},
	{0x26D4, "WDMA3_IMG_BASE_ADDR_3P_FRO_01"},
	{0x26D8, "WDMA3_IMG_BASE_ADDR_3P_FRO_02"},
	{0x26DC, "WDMA3_IMG_BASE_ADDR_3P_FRO_03"},
	{0x26E0, "WDMA3_IMG_BASE_ADDR_3P_FRO_04"},
	{0x26E4, "WDMA3_IMG_BASE_ADDR_3P_FRO_05"},
	{0x26E8, "WDMA3_IMG_BASE_ADDR_3P_FRO_06"},
	{0x26EC, "WDMA3_IMG_BASE_ADDR_3P_FRO_07"},
	{0x26F0, "WDMA3_IMG_BASE_ADDR_3P_FRO_08"},
	{0x26F4, "WDMA3_IMG_BASE_ADDR_3P_FRO_09"},
	{0x26F8, "WDMA3_IMG_BASE_ADDR_3P_FRO_10"},
	{0x26FC, "WDMA3_IMG_BASE_ADDR_3P_FRO_11"},
	{0x2700, "WDMA3_IMG_BASE_ADDR_3P_FRO_12"},
	{0x2704, "WDMA3_IMG_BASE_ADDR_3P_FRO_13"},
	{0x2708, "WDMA3_IMG_BASE_ADDR_3P_FRO_14"},
	{0x270C, "WDMA3_IMG_BASE_ADDR_3P_FRO_15"},
	{0x2790, "WDMA3_IMG_CRC_1P"},
	{0x2794, "WDMA3_IMG_CRC_2P"},
	{0x2798, "WDMA3_IMG_CRC_3P"},
	{0x27B0, "WDMA3_MON_STATUS_0"},
	{0x27B4, "WDMA3_MON_STATUS_1"},
	{0x27B8, "WDMA3_MON_STATUS_2"},
	{0x27BC, "WDMA3_MON_STATUS_3"},
	{0x27D0, "WDMA3_BW_LIMIT_0"},
	{0x27D4, "WDMA3_BW_LIMIT_1"},
	{0x27D8, "WDMA3_BW_LIMIT_2"},
	{0x27F8, "WDMA3_FLIP_CONTROL"},
	{0x27FC, "WDMA3_RGB_ALPHA"},
	{0x2800, "WDMA4_ENABLE"},
	{0x2804, "WDMA4_COMP_CTRL"},
	{0x2810, "WDMA4_DATA_FORMAT"},
	{0x2814, "WDMA4_MONO_CTRL"},
	{0x2820, "WDMA4_WIDTH"},
	{0x2824, "WDMA4_HEIGHT"},
	{0x2828, "WDMA4_STRIDE_1P"},
	{0x282C, "WDMA4_STRIDE_2P"},
	{0x2830, "WDMA4_STRIDE_3P"},
	{0x283C, "WDMA4_VOTF_EN"},
	{0x2840, "WDMA4_MAX_MO"},
	{0x2844, "WDMA4_LINE_GAP"},
	{0x2848, "WDMA4_MAX_BL"},
	{0x284C, "WDMA4_BUSINFO"},
	{0x2850, "WDMA4_IMG_BASE_ADDR_1P_FRO_00"},
	{0x2854, "WDMA4_IMG_BASE_ADDR_1P_FRO_01"},
	{0x2858, "WDMA4_IMG_BASE_ADDR_1P_FRO_02"},
	{0x285C, "WDMA4_IMG_BASE_ADDR_1P_FRO_03"},
	{0x2860, "WDMA4_IMG_BASE_ADDR_1P_FRO_04"},
	{0x2864, "WDMA4_IMG_BASE_ADDR_1P_FRO_05"},
	{0x2868, "WDMA4_IMG_BASE_ADDR_1P_FRO_06"},
	{0x286C, "WDMA4_IMG_BASE_ADDR_1P_FRO_07"},
	{0x2870, "WDMA4_IMG_BASE_ADDR_1P_FRO_08"},
	{0x2874, "WDMA4_IMG_BASE_ADDR_1P_FRO_09"},
	{0x2878, "WDMA4_IMG_BASE_ADDR_1P_FRO_10"},
	{0x287C, "WDMA4_IMG_BASE_ADDR_1P_FRO_11"},
	{0x2880, "WDMA4_IMG_BASE_ADDR_1P_FRO_12"},
	{0x2884, "WDMA4_IMG_BASE_ADDR_1P_FRO_13"},
	{0x2888, "WDMA4_IMG_BASE_ADDR_1P_FRO_14"},
	{0x288C, "WDMA4_IMG_BASE_ADDR_1P_FRO_15"},
	{0x2890, "WDMA4_IMG_BASE_ADDR_2P_FRO_00"},
	{0x2894, "WDMA4_IMG_BASE_ADDR_2P_FRO_01"},
	{0x2898, "WDMA4_IMG_BASE_ADDR_2P_FRO_02"},
	{0x289C, "WDMA4_IMG_BASE_ADDR_2P_FRO_03"},
	{0x28A0, "WDMA4_IMG_BASE_ADDR_2P_FRO_04"},
	{0x28A4, "WDMA4_IMG_BASE_ADDR_2P_FRO_05"},
	{0x28A8, "WDMA4_IMG_BASE_ADDR_2P_FRO_06"},
	{0x28AC, "WDMA4_IMG_BASE_ADDR_2P_FRO_07"},
	{0x28B0, "WDMA4_IMG_BASE_ADDR_2P_FRO_08"},
	{0x28B4, "WDMA4_IMG_BASE_ADDR_2P_FRO_09"},
	{0x28B8, "WDMA4_IMG_BASE_ADDR_2P_FRO_10"},
	{0x28BC, "WDMA4_IMG_BASE_ADDR_2P_FRO_11"},
	{0x28C0, "WDMA4_IMG_BASE_ADDR_2P_FRO_12"},
	{0x28C4, "WDMA4_IMG_BASE_ADDR_2P_FRO_13"},
	{0x28C8, "WDMA4_IMG_BASE_ADDR_2P_FRO_14"},
	{0x28CC, "WDMA4_IMG_BASE_ADDR_2P_FRO_15"},
	{0x28D0, "WDMA4_IMG_BASE_ADDR_3P_FRO_00"},
	{0x28D4, "WDMA4_IMG_BASE_ADDR_3P_FRO_01"},
	{0x28D8, "WDMA4_IMG_BASE_ADDR_3P_FRO_02"},
	{0x28DC, "WDMA4_IMG_BASE_ADDR_3P_FRO_03"},
	{0x28E0, "WDMA4_IMG_BASE_ADDR_3P_FRO_04"},
	{0x28E4, "WDMA4_IMG_BASE_ADDR_3P_FRO_05"},
	{0x28E8, "WDMA4_IMG_BASE_ADDR_3P_FRO_06"},
	{0x28EC, "WDMA4_IMG_BASE_ADDR_3P_FRO_07"},
	{0x28F0, "WDMA4_IMG_BASE_ADDR_3P_FRO_08"},
	{0x28F4, "WDMA4_IMG_BASE_ADDR_3P_FRO_09"},
	{0x28F8, "WDMA4_IMG_BASE_ADDR_3P_FRO_10"},
	{0x28FC, "WDMA4_IMG_BASE_ADDR_3P_FRO_11"},
	{0x2900, "WDMA4_IMG_BASE_ADDR_3P_FRO_12"},
	{0x2904, "WDMA4_IMG_BASE_ADDR_3P_FRO_13"},
	{0x2908, "WDMA4_IMG_BASE_ADDR_3P_FRO_14"},
	{0x290C, "WDMA4_IMG_BASE_ADDR_3P_FRO_15"},
	{0x2990, "WDMA4_IMG_CRC_1P"},
	{0x2994, "WDMA4_IMG_CRC_2P"},
	{0x2998, "WDMA4_IMG_CRC_3P"},
	{0x29B0, "WDMA4_MON_STATUS_0"},
	{0x29B4, "WDMA4_MON_STATUS_1"},
	{0x29B8, "WDMA4_MON_STATUS_2"},
	{0x29BC, "WDMA4_MON_STATUS_3"},
	{0x29D0, "WDMA4_BW_LIMIT_0"},
	{0x29D4, "WDMA4_BW_LIMIT_1"},
	{0x29D8, "WDMA4_BW_LIMIT_2"},
	{0x29F8, "WDMA4_FLIP_CONTROL"},
	{0x29FC, "WDMA4_RGB_ALPHA"},
	{0x2E00, "WDMA_RGB_OFFSET"},
	{0x2E04, "WDMA_RGB_COEF_0"},
	{0x2E08, "WDMA_RGB_COEF_1"},
	{0x2E0C, "WDMA_RGB_COEF_2"},
	{0x2E10, "WDMA_RGB_COEF_3"},
	{0x2E14, "WDMA_RGB_COEF_4"},
	{0x2F00, "WDMA0_DITHER"},
	{0x2F04, "WDMA0_RGB_CONV444_WEIGHT"},
	{0x2F0C, "WDMA0_COMP_SRAM_START_ADDR"},
	{0x2F10, "WDMA1_DITHER"},
	{0x2F14, "WDMA1_RGB_CONV444_WEIGHT"},
	{0x2F1C, "WDMA1_COMP_SRAM_START_ADDR"},
	{0x2F20, "WDMA2_DITHER"},
	{0x2F24, "WDMA2_RGB_CONV444_WEIGHT"},
	{0x2F30, "WDMA3_DITHER"},
	{0x2F34, "WDMA3_RGB_CONV444_WEIGHT"},
	{0x2F40, "WDMA4_DITHER"},
	{0x2F44, "WDMA4_RGB_CONV444_WEIGHT"},
	{0x2FF0, "WDMA_VOTF_SLOW_RING_STATUS"},
};

enum is_mcsc_reg_field {
	MCSC_F_SW_RESET_GLOBAL,
	MCSC_F_QCH_STATUS,
	MCSC_F_QACTIVE_ENABLE,
	MCSC_F_APB_CLK_GATE_DISABLE,
	MCSC_F_SW_RESET_0_STATUS,
	MCSC_F_SW_RESET_GLOBAL_STATUS,
	MCSC_F_DJAG0_BUSY,
	MCSC_F_CAC0_BUSY,
	MCSC_F_PC4_BCHS_RUNNING,
	MCSC_F_PC4_CONV420_RUNNING,
	MCSC_F_PC4_POST_SC_RUNNING,
	MCSC_F_PC3_BCHS_RUNNING,
	MCSC_F_PC3_CONV420_RUNNING,
	MCSC_F_PC3_POST_SC_RUNNING,
	MCSC_F_PC2_BCHS_RUNNING,
	MCSC_F_PC2_CONV420_RUNNING,
	MCSC_F_PC2_POST_SC_RUNNING,
	MCSC_F_PC1_BCHS_RUNNING,
	MCSC_F_PC1_CONV420_RUNNING,
	MCSC_F_PC1_POST_SC_RUNNING,
	MCSC_F_PC0_BCHS_RUNNING,
	MCSC_F_PC0_CONV420_RUNNING,
	MCSC_F_PC0_POST_SC_RUNNING,
	MCSC_F_SC4_RUNNING,
	MCSC_F_SC3_RUNNING,
	MCSC_F_SC2_RUNNING,
	MCSC_F_SC1_RUNNING,
	MCSC_F_SC0_RUNNING,
	MCSC_F_SCALER_IDLE_0,
	MCSC_F_WDMA4_BUSY,
	MCSC_F_WDMA3_BUSY,
	MCSC_F_WDMA2_BUSY,
	MCSC_F_WDMA1_BUSY,
	MCSC_F_WDMA0_BUSY,
	MCSC_F_MCSC_VERSION,
	MCSC_F_MCSC_STALL_TIMEOUT_EN,
	MCSC_F_MCSC_STALL_TIMEOUT_NUM,
	MCSC_F_CORE_FREEZE_EN,
	MCSC_F_CORE_FREEZE_TARGET_H,
	MCSC_F_CORE_FREEZE_TARGET_V,
	MCSC_F_CORE_FREEZE_POS_H,
	MCSC_F_CORE_FREEZE_POS_V,
	MCSC_F_STOPEN_CRC_STOP_POS_CNT,
	MCSC_F_STOPEN_CRC_RESULT_POINT_CAC,
	MCSC_F_STOPEN_CRC_RESULT_POINT_DJAG,
	MCSC_F_STOPEN_CRC_RESULT_POINT_BCHS_0,
	MCSC_F_STOPEN_CRC_RESULT_POINT_CONV_0,
	MCSC_F_STOPEN_CRC_RESULT_POINT_POST_0,
	MCSC_F_STOPEN_CRC_RESULT_POINT_POLY_0,
	MCSC_F_STOPEN_CRC_RESULT_POINT_BCHS_1,
	MCSC_F_STOPEN_CRC_RESULT_POINT_CONV_1,
	MCSC_F_STOPEN_CRC_RESULT_POINT_POST_1,
	MCSC_F_STOPEN_CRC_RESULT_POINT_POLY_1,
	MCSC_F_STOPEN_CRC_RESULT_POINT_BCHS_2,
	MCSC_F_STOPEN_CRC_RESULT_POINT_CONV_2,
	MCSC_F_STOPEN_CRC_RESULT_POINT_POST_2,
	MCSC_F_STOPEN_CRC_RESULT_POINT_POLY_2,
	MCSC_F_STOPEN_CRC_RESULT_POINT_BCHS_3,
	MCSC_F_STOPEN_CRC_RESULT_POINT_CONV_3,
	MCSC_F_STOPEN_CRC_RESULT_POINT_POLY_3,
	MCSC_F_STOPEN_CRC_RESULT_POINT_BCHS_4,
	MCSC_F_STOPEN_CRC_RESULT_POINT_CONV_4,
	MCSC_F_STOPEN_CRC_RESULT_POINT_POLY_4,
	MCSC_F_SW_RESET_0,
	MCSC_F_SCALER_ENABLE_0,
	MCSC_F_CUR_HORIZONTAL_CNT_0,
	MCSC_F_CUR_VERTICAL_CNT_0,
	MCSC_F_INPUT_IMG_HSIZE_0,
	MCSC_F_INPUT_IMG_VSIZE_0,
	MCSC_F_LB_CTRL_CLK_GATE_DISABLE_0,
	MCSC_F_CORE_GLOBAL_CLK_GATE_DISABLE_0,
	MCSC_F_VOTF_WDMA_SLOW_RING_STATUS_INT_0,
	MCSC_F_VOTF_WDMA_LOST_FLUSH_INT_0,
	MCSC_F_STALL_TIMEOUT_INT_0,
	MCSC_F_FM_SUB_FRAME_START_INT_0,
	MCSC_F_FM_SUB_FRAME_FINISH_INT_0,
	MCSC_F_SHADOW_COPY_FINISH_OVER_INT_0,
	MCSC_F_SHADOW_COPY_FINISH_INT_0,
	MCSC_F_INPUT_FRAME_CRUSH_INT_0,
	MCSC_F_SCALER_OVERFLOW_INT_0,
	MCSC_F_INPUT_VERTICAL_UNF_INT_0,
	MCSC_F_INPUT_VERTICAL_OVF_INT_0,
	MCSC_F_INPUT_HORIZONTAL_UNF_INT_0,
	MCSC_F_INPUT_HORIZONTAL_OVF_INT_0,
	MCSC_F_CORE_FINISH_INT_0,
	MCSC_F_WDMA_FINISH_INT_0,
	MCSC_F_FRAME_START_INT_0,
	MCSC_F_FRAME_END_INT_0,
	MCSC_F_VOTF_WDMA_SLOW_RING_STATUS_INT_MASK_0,
	MCSC_F_VOTF_WDMA_LOST_FLUSH_INT_MASK_0,
	MCSC_F_STALL_TIMEOUT_INT_MASK_0,
	MCSC_F_FM_SUB_FRAME_START_INT_MASK_0,
	MCSC_F_FM_SUB_FRAME_FINISH_INT_MASK_0,
	MCSC_F_SHADOW_COPY_FINISH_OVER_INT_MASK_0,
	MCSC_F_SHADOW_COPY_FINISH_INT_MASK_0,
	MCSC_F_INPUT_FRAME_CRUSH_INT_MASK_0,
	MCSC_F_SCALER_OVERFLOW_INT_MASK_0,
	MCSC_F_INPUT_VERTICAL_UNF_INT_MASK_0,
	MCSC_F_INPUT_VERTICAL_OVF_INT_MASK_0,
	MCSC_F_INPUT_HORIZONTAL_UNF_INT_MASK_0,
	MCSC_F_INPUT_HORIZONTAL_OVF_INT_MASK_0,
	MCSC_F_CORE_FINISH_INT_MASK_0,
	MCSC_F_WDMA_FINISH_INT_MASK_0,
	MCSC_F_FRAME_START_INT_MASK_0,
	MCSC_F_FRAME_END_INT_MASK_0,
	MCSC_F_SHADOW_FSM_STATUS_0,
	MCSC_F_SHADOW_RD_BUSY_0,
	MCSC_F_SHADOW_WR_BUSY_0,
	MCSC_F_SHADOW_WR_FINISH_0,
	MCSC_F_SHADOW_WR_START_0,
	MCSC_F_SHADOW_MEM_RD_EN_0,
	MCSC_F_SHADOW_MEM_RD_ADDR_0,
	MCSC_F_SHADOW_MEM_RD_SFR_ADDR_0,
	MCSC_F_SHADOW_MEM_RD_SFR_DATA_0,
	MCSC_F_FAST_MODE_NUM_MINUS1_0,
	MCSC_F_FAST_MODE_EN_0,
	MCSC_F_FAST_MODE_FRAME_CNT_0,
	MCSC_F_FAST_MODE_ERROR_STATUS_0,
	MCSC_F_MONO_ENABLE_0,
	MCSC_F_FRM_SEQ_COUNTER_0,
	MCSC_F_FRM_SEQ_COUNTER_RESET_0,
	MCSC_F_FRM_SEQ_COUNTER_LAST_SHADOW_TRIG_0,
	MCSC_F_SECU_CTRL_SEQID_RDMA,
	MCSC_F_SECU_CTRL_TZINFO_SEQID_0,
	MCSC_F_SECU_CTRL_TZINFO_SEQID_1,
	MCSC_F_SECU_CTRL_TZINFO_SEQID_2,
	MCSC_F_SECU_CTRL_TZINFO_SEQID_3,
	MCSC_F_SECU_CTRL_TZINFO_SEQID_4,
	MCSC_F_SECU_CTRL_TZINFO_SEQID_5,
	MCSC_F_SECU_CTRL_TZINFO_SEQID_6,
	MCSC_F_SECU_CTRL_TZINFO_SEQID_7,
	MCSC_F_SC0_OUT_CROP_ENABLE,
	MCSC_F_SC0_STRIP_ENABLE,
	MCSC_F_SC0_CLK_GATE_DISABLE,
	MCSC_F_SC0_BYPASS,
	MCSC_F_SC0_ENABLE,
	MCSC_F_SC0_SRC_HPOS,
	MCSC_F_SC0_SRC_VPOS,
	MCSC_F_SC0_SRC_HSIZE,
	MCSC_F_SC0_SRC_VSIZE,
	MCSC_F_SC0_DST_HSIZE,
	MCSC_F_SC0_DST_VSIZE,
	MCSC_F_SC0_H_RATIO,
	MCSC_F_SC0_V_RATIO,
	MCSC_F_SC0_H_INIT_PHASE_OFFSET,
	MCSC_F_SC0_V_INIT_PHASE_OFFSET,
	MCSC_F_SC0_ROUND_MODE,
	MCSC_F_SC0_V_COEFF_0B,
	MCSC_F_SC0_V_COEFF_0A,
	MCSC_F_SC0_V_COEFF_0D,
	MCSC_F_SC0_V_COEFF_0C,
	MCSC_F_SC0_V_COEFF_1B,
	MCSC_F_SC0_V_COEFF_1A,
	MCSC_F_SC0_V_COEFF_1D,
	MCSC_F_SC0_V_COEFF_1C,
	MCSC_F_SC0_V_COEFF_2B,
	MCSC_F_SC0_V_COEFF_2A,
	MCSC_F_SC0_V_COEFF_2D,
	MCSC_F_SC0_V_COEFF_2C,
	MCSC_F_SC0_V_COEFF_3B,
	MCSC_F_SC0_V_COEFF_3A,
	MCSC_F_SC0_V_COEFF_3D,
	MCSC_F_SC0_V_COEFF_3C,
	MCSC_F_SC0_V_COEFF_4B,
	MCSC_F_SC0_V_COEFF_4A,
	MCSC_F_SC0_V_COEFF_4D,
	MCSC_F_SC0_V_COEFF_4C,
	MCSC_F_SC0_V_COEFF_5B,
	MCSC_F_SC0_V_COEFF_5A,
	MCSC_F_SC0_V_COEFF_5D,
	MCSC_F_SC0_V_COEFF_5C,
	MCSC_F_SC0_V_COEFF_6B,
	MCSC_F_SC0_V_COEFF_6A,
	MCSC_F_SC0_V_COEFF_6D,
	MCSC_F_SC0_V_COEFF_6C,
	MCSC_F_SC0_V_COEFF_7B,
	MCSC_F_SC0_V_COEFF_7A,
	MCSC_F_SC0_V_COEFF_7D,
	MCSC_F_SC0_V_COEFF_7C,
	MCSC_F_SC0_V_COEFF_8B,
	MCSC_F_SC0_V_COEFF_8A,
	MCSC_F_SC0_V_COEFF_8D,
	MCSC_F_SC0_V_COEFF_8C,
	MCSC_F_SC0_H_COEFF_0B,
	MCSC_F_SC0_H_COEFF_0A,
	MCSC_F_SC0_H_COEFF_0D,
	MCSC_F_SC0_H_COEFF_0C,
	MCSC_F_SC0_H_COEFF_0F,
	MCSC_F_SC0_H_COEFF_0E,
	MCSC_F_SC0_H_COEFF_0H,
	MCSC_F_SC0_H_COEFF_0G,
	MCSC_F_SC0_H_COEFF_1B,
	MCSC_F_SC0_H_COEFF_1A,
	MCSC_F_SC0_H_COEFF_1D,
	MCSC_F_SC0_H_COEFF_1C,
	MCSC_F_SC0_H_COEFF_1F,
	MCSC_F_SC0_H_COEFF_1E,
	MCSC_F_SC0_H_COEFF_1H,
	MCSC_F_SC0_H_COEFF_1G,
	MCSC_F_SC0_H_COEFF_2B,
	MCSC_F_SC0_H_COEFF_2A,
	MCSC_F_SC0_H_COEFF_2D,
	MCSC_F_SC0_H_COEFF_2C,
	MCSC_F_SC0_H_COEFF_2F,
	MCSC_F_SC0_H_COEFF_2E,
	MCSC_F_SC0_H_COEFF_2H,
	MCSC_F_SC0_H_COEFF_2G,
	MCSC_F_SC0_H_COEFF_3B,
	MCSC_F_SC0_H_COEFF_3A,
	MCSC_F_SC0_H_COEFF_3D,
	MCSC_F_SC0_H_COEFF_3C,
	MCSC_F_SC0_H_COEFF_3F,
	MCSC_F_SC0_H_COEFF_3E,
	MCSC_F_SC0_H_COEFF_3H,
	MCSC_F_SC0_H_COEFF_3G,
	MCSC_F_SC0_H_COEFF_4B,
	MCSC_F_SC0_H_COEFF_4A,
	MCSC_F_SC0_H_COEFF_4D,
	MCSC_F_SC0_H_COEFF_4C,
	MCSC_F_SC0_H_COEFF_4F,
	MCSC_F_SC0_H_COEFF_4E,
	MCSC_F_SC0_H_COEFF_4H,
	MCSC_F_SC0_H_COEFF_4G,
	MCSC_F_SC0_H_COEFF_5B,
	MCSC_F_SC0_H_COEFF_5A,
	MCSC_F_SC0_H_COEFF_5D,
	MCSC_F_SC0_H_COEFF_5C,
	MCSC_F_SC0_H_COEFF_5F,
	MCSC_F_SC0_H_COEFF_5E,
	MCSC_F_SC0_H_COEFF_5H,
	MCSC_F_SC0_H_COEFF_5G,
	MCSC_F_SC0_H_COEFF_6B,
	MCSC_F_SC0_H_COEFF_6A,
	MCSC_F_SC0_H_COEFF_6D,
	MCSC_F_SC0_H_COEFF_6C,
	MCSC_F_SC0_H_COEFF_6F,
	MCSC_F_SC0_H_COEFF_6E,
	MCSC_F_SC0_H_COEFF_6H,
	MCSC_F_SC0_H_COEFF_6G,
	MCSC_F_SC0_H_COEFF_7B,
	MCSC_F_SC0_H_COEFF_7A,
	MCSC_F_SC0_H_COEFF_7D,
	MCSC_F_SC0_H_COEFF_7C,
	MCSC_F_SC0_H_COEFF_7F,
	MCSC_F_SC0_H_COEFF_7E,
	MCSC_F_SC0_H_COEFF_7H,
	MCSC_F_SC0_H_COEFF_7G,
	MCSC_F_SC0_H_COEFF_8B,
	MCSC_F_SC0_H_COEFF_8A,
	MCSC_F_SC0_H_COEFF_8D,
	MCSC_F_SC0_H_COEFF_8C,
	MCSC_F_SC0_H_COEFF_8F,
	MCSC_F_SC0_H_COEFF_8E,
	MCSC_F_SC0_H_COEFF_8H,
	MCSC_F_SC0_H_COEFF_8G,
	MCSC_F_SC1_OUT_CROP_ENABLE,
	MCSC_F_SC1_STRIP_ENABLE,
	MCSC_F_SC1_CLK_GATE_DISABLE,
	MCSC_F_SC1_BYPASS,
	MCSC_F_SC1_ENABLE,
	MCSC_F_SC1_SRC_HPOS,
	MCSC_F_SC1_SRC_VPOS,
	MCSC_F_SC1_SRC_HSIZE,
	MCSC_F_SC1_SRC_VSIZE,
	MCSC_F_SC1_DST_HSIZE,
	MCSC_F_SC1_DST_VSIZE,
	MCSC_F_SC1_H_RATIO,
	MCSC_F_SC1_V_RATIO,
	MCSC_F_SC1_H_INIT_PHASE_OFFSET,
	MCSC_F_SC1_V_INIT_PHASE_OFFSET,
	MCSC_F_SC1_ROUND_MODE,
	MCSC_F_SC1_V_COEFF_0B,
	MCSC_F_SC1_V_COEFF_0A,
	MCSC_F_SC1_V_COEFF_0D,
	MCSC_F_SC1_V_COEFF_0C,
	MCSC_F_SC1_V_COEFF_1B,
	MCSC_F_SC1_V_COEFF_1A,
	MCSC_F_SC1_V_COEFF_1D,
	MCSC_F_SC1_V_COEFF_1C,
	MCSC_F_SC1_V_COEFF_2B,
	MCSC_F_SC1_V_COEFF_2A,
	MCSC_F_SC1_V_COEFF_2D,
	MCSC_F_SC1_V_COEFF_2C,
	MCSC_F_SC1_V_COEFF_3B,
	MCSC_F_SC1_V_COEFF_3A,
	MCSC_F_SC1_V_COEFF_3D,
	MCSC_F_SC1_V_COEFF_3C,
	MCSC_F_SC1_V_COEFF_4B,
	MCSC_F_SC1_V_COEFF_4A,
	MCSC_F_SC1_V_COEFF_4D,
	MCSC_F_SC1_V_COEFF_4C,
	MCSC_F_SC1_V_COEFF_5B,
	MCSC_F_SC1_V_COEFF_5A,
	MCSC_F_SC1_V_COEFF_5D,
	MCSC_F_SC1_V_COEFF_5C,
	MCSC_F_SC1_V_COEFF_6B,
	MCSC_F_SC1_V_COEFF_6A,
	MCSC_F_SC1_V_COEFF_6D,
	MCSC_F_SC1_V_COEFF_6C,
	MCSC_F_SC1_V_COEFF_7B,
	MCSC_F_SC1_V_COEFF_7A,
	MCSC_F_SC1_V_COEFF_7D,
	MCSC_F_SC1_V_COEFF_7C,
	MCSC_F_SC1_V_COEFF_8B,
	MCSC_F_SC1_V_COEFF_8A,
	MCSC_F_SC1_V_COEFF_8D,
	MCSC_F_SC1_V_COEFF_8C,
	MCSC_F_SC1_H_COEFF_0B,
	MCSC_F_SC1_H_COEFF_0A,
	MCSC_F_SC1_H_COEFF_0D,
	MCSC_F_SC1_H_COEFF_0C,
	MCSC_F_SC1_H_COEFF_0F,
	MCSC_F_SC1_H_COEFF_0E,
	MCSC_F_SC1_H_COEFF_0H,
	MCSC_F_SC1_H_COEFF_0G,
	MCSC_F_SC1_H_COEFF_1B,
	MCSC_F_SC1_H_COEFF_1A,
	MCSC_F_SC1_H_COEFF_1D,
	MCSC_F_SC1_H_COEFF_1C,
	MCSC_F_SC1_H_COEFF_1F,
	MCSC_F_SC1_H_COEFF_1E,
	MCSC_F_SC1_H_COEFF_1H,
	MCSC_F_SC1_H_COEFF_1G,
	MCSC_F_SC1_H_COEFF_2B,
	MCSC_F_SC1_H_COEFF_2A,
	MCSC_F_SC1_H_COEFF_2D,
	MCSC_F_SC1_H_COEFF_2C,
	MCSC_F_SC1_H_COEFF_2F,
	MCSC_F_SC1_H_COEFF_2E,
	MCSC_F_SC1_H_COEFF_2H,
	MCSC_F_SC1_H_COEFF_2G,
	MCSC_F_SC1_H_COEFF_3B,
	MCSC_F_SC1_H_COEFF_3A,
	MCSC_F_SC1_H_COEFF_3D,
	MCSC_F_SC1_H_COEFF_3C,
	MCSC_F_SC1_H_COEFF_3F,
	MCSC_F_SC1_H_COEFF_3E,
	MCSC_F_SC1_H_COEFF_3H,
	MCSC_F_SC1_H_COEFF_3G,
	MCSC_F_SC1_H_COEFF_4B,
	MCSC_F_SC1_H_COEFF_4A,
	MCSC_F_SC1_H_COEFF_4D,
	MCSC_F_SC1_H_COEFF_4C,
	MCSC_F_SC1_H_COEFF_4F,
	MCSC_F_SC1_H_COEFF_4E,
	MCSC_F_SC1_H_COEFF_4H,
	MCSC_F_SC1_H_COEFF_4G,
	MCSC_F_SC1_H_COEFF_5B,
	MCSC_F_SC1_H_COEFF_5A,
	MCSC_F_SC1_H_COEFF_5D,
	MCSC_F_SC1_H_COEFF_5C,
	MCSC_F_SC1_H_COEFF_5F,
	MCSC_F_SC1_H_COEFF_5E,
	MCSC_F_SC1_H_COEFF_5H,
	MCSC_F_SC1_H_COEFF_5G,
	MCSC_F_SC1_H_COEFF_6B,
	MCSC_F_SC1_H_COEFF_6A,
	MCSC_F_SC1_H_COEFF_6D,
	MCSC_F_SC1_H_COEFF_6C,
	MCSC_F_SC1_H_COEFF_6F,
	MCSC_F_SC1_H_COEFF_6E,
	MCSC_F_SC1_H_COEFF_6H,
	MCSC_F_SC1_H_COEFF_6G,
	MCSC_F_SC1_H_COEFF_7B,
	MCSC_F_SC1_H_COEFF_7A,
	MCSC_F_SC1_H_COEFF_7D,
	MCSC_F_SC1_H_COEFF_7C,
	MCSC_F_SC1_H_COEFF_7F,
	MCSC_F_SC1_H_COEFF_7E,
	MCSC_F_SC1_H_COEFF_7H,
	MCSC_F_SC1_H_COEFF_7G,
	MCSC_F_SC1_H_COEFF_8B,
	MCSC_F_SC1_H_COEFF_8A,
	MCSC_F_SC1_H_COEFF_8D,
	MCSC_F_SC1_H_COEFF_8C,
	MCSC_F_SC1_H_COEFF_8F,
	MCSC_F_SC1_H_COEFF_8E,
	MCSC_F_SC1_H_COEFF_8H,
	MCSC_F_SC1_H_COEFF_8G,
	MCSC_F_SC2_OUT_CROP_ENABLE,
	MCSC_F_SC2_STRIP_ENABLE,
	MCSC_F_SC2_CLK_GATE_DISABLE,
	MCSC_F_SC2_BYPASS,
	MCSC_F_SC2_ENABLE,
	MCSC_F_SC2_SRC_HPOS,
	MCSC_F_SC2_SRC_VPOS,
	MCSC_F_SC2_SRC_HSIZE,
	MCSC_F_SC2_SRC_VSIZE,
	MCSC_F_SC2_DST_HSIZE,
	MCSC_F_SC2_DST_VSIZE,
	MCSC_F_SC2_H_RATIO,
	MCSC_F_SC2_V_RATIO,
	MCSC_F_SC2_H_INIT_PHASE_OFFSET,
	MCSC_F_SC2_V_INIT_PHASE_OFFSET,
	MCSC_F_SC2_ROUND_MODE,
	MCSC_F_SC2_V_COEFF_0B,
	MCSC_F_SC2_V_COEFF_0A,
	MCSC_F_SC2_V_COEFF_0D,
	MCSC_F_SC2_V_COEFF_0C,
	MCSC_F_SC2_V_COEFF_1B,
	MCSC_F_SC2_V_COEFF_1A,
	MCSC_F_SC2_V_COEFF_1D,
	MCSC_F_SC2_V_COEFF_1C,
	MCSC_F_SC2_V_COEFF_2B,
	MCSC_F_SC2_V_COEFF_2A,
	MCSC_F_SC2_V_COEFF_2D,
	MCSC_F_SC2_V_COEFF_2C,
	MCSC_F_SC2_V_COEFF_3B,
	MCSC_F_SC2_V_COEFF_3A,
	MCSC_F_SC2_V_COEFF_3D,
	MCSC_F_SC2_V_COEFF_3C,
	MCSC_F_SC2_V_COEFF_4B,
	MCSC_F_SC2_V_COEFF_4A,
	MCSC_F_SC2_V_COEFF_4D,
	MCSC_F_SC2_V_COEFF_4C,
	MCSC_F_SC2_V_COEFF_5B,
	MCSC_F_SC2_V_COEFF_5A,
	MCSC_F_SC2_V_COEFF_5D,
	MCSC_F_SC2_V_COEFF_5C,
	MCSC_F_SC2_V_COEFF_6B,
	MCSC_F_SC2_V_COEFF_6A,
	MCSC_F_SC2_V_COEFF_6D,
	MCSC_F_SC2_V_COEFF_6C,
	MCSC_F_SC2_V_COEFF_7B,
	MCSC_F_SC2_V_COEFF_7A,
	MCSC_F_SC2_V_COEFF_7D,
	MCSC_F_SC2_V_COEFF_7C,
	MCSC_F_SC2_V_COEFF_8B,
	MCSC_F_SC2_V_COEFF_8A,
	MCSC_F_SC2_V_COEFF_8D,
	MCSC_F_SC2_V_COEFF_8C,
	MCSC_F_SC2_H_COEFF_0B,
	MCSC_F_SC2_H_COEFF_0A,
	MCSC_F_SC2_H_COEFF_0D,
	MCSC_F_SC2_H_COEFF_0C,
	MCSC_F_SC2_H_COEFF_0F,
	MCSC_F_SC2_H_COEFF_0E,
	MCSC_F_SC2_H_COEFF_0H,
	MCSC_F_SC2_H_COEFF_0G,
	MCSC_F_SC2_H_COEFF_1B,
	MCSC_F_SC2_H_COEFF_1A,
	MCSC_F_SC2_H_COEFF_1D,
	MCSC_F_SC2_H_COEFF_1C,
	MCSC_F_SC2_H_COEFF_1F,
	MCSC_F_SC2_H_COEFF_1E,
	MCSC_F_SC2_H_COEFF_1H,
	MCSC_F_SC2_H_COEFF_1G,
	MCSC_F_SC2_H_COEFF_2B,
	MCSC_F_SC2_H_COEFF_2A,
	MCSC_F_SC2_H_COEFF_2D,
	MCSC_F_SC2_H_COEFF_2C,
	MCSC_F_SC2_H_COEFF_2F,
	MCSC_F_SC2_H_COEFF_2E,
	MCSC_F_SC2_H_COEFF_2H,
	MCSC_F_SC2_H_COEFF_2G,
	MCSC_F_SC2_H_COEFF_3B,
	MCSC_F_SC2_H_COEFF_3A,
	MCSC_F_SC2_H_COEFF_3D,
	MCSC_F_SC2_H_COEFF_3C,
	MCSC_F_SC2_H_COEFF_3F,
	MCSC_F_SC2_H_COEFF_3E,
	MCSC_F_SC2_H_COEFF_3H,
	MCSC_F_SC2_H_COEFF_3G,
	MCSC_F_SC2_H_COEFF_4B,
	MCSC_F_SC2_H_COEFF_4A,
	MCSC_F_SC2_H_COEFF_4D,
	MCSC_F_SC2_H_COEFF_4C,
	MCSC_F_SC2_H_COEFF_4F,
	MCSC_F_SC2_H_COEFF_4E,
	MCSC_F_SC2_H_COEFF_4H,
	MCSC_F_SC2_H_COEFF_4G,
	MCSC_F_SC2_H_COEFF_5B,
	MCSC_F_SC2_H_COEFF_5A,
	MCSC_F_SC2_H_COEFF_5D,
	MCSC_F_SC2_H_COEFF_5C,
	MCSC_F_SC2_H_COEFF_5F,
	MCSC_F_SC2_H_COEFF_5E,
	MCSC_F_SC2_H_COEFF_5H,
	MCSC_F_SC2_H_COEFF_5G,
	MCSC_F_SC2_H_COEFF_6B,
	MCSC_F_SC2_H_COEFF_6A,
	MCSC_F_SC2_H_COEFF_6D,
	MCSC_F_SC2_H_COEFF_6C,
	MCSC_F_SC2_H_COEFF_6F,
	MCSC_F_SC2_H_COEFF_6E,
	MCSC_F_SC2_H_COEFF_6H,
	MCSC_F_SC2_H_COEFF_6G,
	MCSC_F_SC2_H_COEFF_7B,
	MCSC_F_SC2_H_COEFF_7A,
	MCSC_F_SC2_H_COEFF_7D,
	MCSC_F_SC2_H_COEFF_7C,
	MCSC_F_SC2_H_COEFF_7F,
	MCSC_F_SC2_H_COEFF_7E,
	MCSC_F_SC2_H_COEFF_7H,
	MCSC_F_SC2_H_COEFF_7G,
	MCSC_F_SC2_H_COEFF_8B,
	MCSC_F_SC2_H_COEFF_8A,
	MCSC_F_SC2_H_COEFF_8D,
	MCSC_F_SC2_H_COEFF_8C,
	MCSC_F_SC2_H_COEFF_8F,
	MCSC_F_SC2_H_COEFF_8E,
	MCSC_F_SC2_H_COEFF_8H,
	MCSC_F_SC2_H_COEFF_8G,
	MCSC_F_SC3_OUT_CROP_ENABLE,
	MCSC_F_SC3_STRIP_ENABLE,
	MCSC_F_SC3_CLK_GATE_DISABLE,
	MCSC_F_SC3_BYPASS,
	MCSC_F_SC3_ENABLE,
	MCSC_F_SC3_SRC_HPOS,
	MCSC_F_SC3_SRC_VPOS,
	MCSC_F_SC3_SRC_HSIZE,
	MCSC_F_SC3_SRC_VSIZE,
	MCSC_F_SC3_DST_HSIZE,
	MCSC_F_SC3_DST_VSIZE,
	MCSC_F_SC3_H_RATIO,
	MCSC_F_SC3_V_RATIO,
	MCSC_F_SC3_H_INIT_PHASE_OFFSET,
	MCSC_F_SC3_V_INIT_PHASE_OFFSET,
	MCSC_F_SC3_ROUND_MODE,
	MCSC_F_SC3_V_COEFF_0B,
	MCSC_F_SC3_V_COEFF_0A,
	MCSC_F_SC3_V_COEFF_0D,
	MCSC_F_SC3_V_COEFF_0C,
	MCSC_F_SC3_V_COEFF_1B,
	MCSC_F_SC3_V_COEFF_1A,
	MCSC_F_SC3_V_COEFF_1D,
	MCSC_F_SC3_V_COEFF_1C,
	MCSC_F_SC3_V_COEFF_2B,
	MCSC_F_SC3_V_COEFF_2A,
	MCSC_F_SC3_V_COEFF_2D,
	MCSC_F_SC3_V_COEFF_2C,
	MCSC_F_SC3_V_COEFF_3B,
	MCSC_F_SC3_V_COEFF_3A,
	MCSC_F_SC3_V_COEFF_3D,
	MCSC_F_SC3_V_COEFF_3C,
	MCSC_F_SC3_V_COEFF_4B,
	MCSC_F_SC3_V_COEFF_4A,
	MCSC_F_SC3_V_COEFF_4D,
	MCSC_F_SC3_V_COEFF_4C,
	MCSC_F_SC3_V_COEFF_5B,
	MCSC_F_SC3_V_COEFF_5A,
	MCSC_F_SC3_V_COEFF_5D,
	MCSC_F_SC3_V_COEFF_5C,
	MCSC_F_SC3_V_COEFF_6B,
	MCSC_F_SC3_V_COEFF_6A,
	MCSC_F_SC3_V_COEFF_6D,
	MCSC_F_SC3_V_COEFF_6C,
	MCSC_F_SC3_V_COEFF_7B,
	MCSC_F_SC3_V_COEFF_7A,
	MCSC_F_SC3_V_COEFF_7D,
	MCSC_F_SC3_V_COEFF_7C,
	MCSC_F_SC3_V_COEFF_8B,
	MCSC_F_SC3_V_COEFF_8A,
	MCSC_F_SC3_V_COEFF_8D,
	MCSC_F_SC3_V_COEFF_8C,
	MCSC_F_SC3_H_COEFF_0B,
	MCSC_F_SC3_H_COEFF_0A,
	MCSC_F_SC3_H_COEFF_0D,
	MCSC_F_SC3_H_COEFF_0C,
	MCSC_F_SC3_H_COEFF_0F,
	MCSC_F_SC3_H_COEFF_0E,
	MCSC_F_SC3_H_COEFF_0H,
	MCSC_F_SC3_H_COEFF_0G,
	MCSC_F_SC3_H_COEFF_1B,
	MCSC_F_SC3_H_COEFF_1A,
	MCSC_F_SC3_H_COEFF_1D,
	MCSC_F_SC3_H_COEFF_1C,
	MCSC_F_SC3_H_COEFF_1F,
	MCSC_F_SC3_H_COEFF_1E,
	MCSC_F_SC3_H_COEFF_1H,
	MCSC_F_SC3_H_COEFF_1G,
	MCSC_F_SC3_H_COEFF_2B,
	MCSC_F_SC3_H_COEFF_2A,
	MCSC_F_SC3_H_COEFF_2D,
	MCSC_F_SC3_H_COEFF_2C,
	MCSC_F_SC3_H_COEFF_2F,
	MCSC_F_SC3_H_COEFF_2E,
	MCSC_F_SC3_H_COEFF_2H,
	MCSC_F_SC3_H_COEFF_2G,
	MCSC_F_SC3_H_COEFF_3B,
	MCSC_F_SC3_H_COEFF_3A,
	MCSC_F_SC3_H_COEFF_3D,
	MCSC_F_SC3_H_COEFF_3C,
	MCSC_F_SC3_H_COEFF_3F,
	MCSC_F_SC3_H_COEFF_3E,
	MCSC_F_SC3_H_COEFF_3H,
	MCSC_F_SC3_H_COEFF_3G,
	MCSC_F_SC3_H_COEFF_4B,
	MCSC_F_SC3_H_COEFF_4A,
	MCSC_F_SC3_H_COEFF_4D,
	MCSC_F_SC3_H_COEFF_4C,
	MCSC_F_SC3_H_COEFF_4F,
	MCSC_F_SC3_H_COEFF_4E,
	MCSC_F_SC3_H_COEFF_4H,
	MCSC_F_SC3_H_COEFF_4G,
	MCSC_F_SC3_H_COEFF_5B,
	MCSC_F_SC3_H_COEFF_5A,
	MCSC_F_SC3_H_COEFF_5D,
	MCSC_F_SC3_H_COEFF_5C,
	MCSC_F_SC3_H_COEFF_5F,
	MCSC_F_SC3_H_COEFF_5E,
	MCSC_F_SC3_H_COEFF_5H,
	MCSC_F_SC3_H_COEFF_5G,
	MCSC_F_SC3_H_COEFF_6B,
	MCSC_F_SC3_H_COEFF_6A,
	MCSC_F_SC3_H_COEFF_6D,
	MCSC_F_SC3_H_COEFF_6C,
	MCSC_F_SC3_H_COEFF_6F,
	MCSC_F_SC3_H_COEFF_6E,
	MCSC_F_SC3_H_COEFF_6H,
	MCSC_F_SC3_H_COEFF_6G,
	MCSC_F_SC3_H_COEFF_7B,
	MCSC_F_SC3_H_COEFF_7A,
	MCSC_F_SC3_H_COEFF_7D,
	MCSC_F_SC3_H_COEFF_7C,
	MCSC_F_SC3_H_COEFF_7F,
	MCSC_F_SC3_H_COEFF_7E,
	MCSC_F_SC3_H_COEFF_7H,
	MCSC_F_SC3_H_COEFF_7G,
	MCSC_F_SC3_H_COEFF_8B,
	MCSC_F_SC3_H_COEFF_8A,
	MCSC_F_SC3_H_COEFF_8D,
	MCSC_F_SC3_H_COEFF_8C,
	MCSC_F_SC3_H_COEFF_8F,
	MCSC_F_SC3_H_COEFF_8E,
	MCSC_F_SC3_H_COEFF_8H,
	MCSC_F_SC3_H_COEFF_8G,
	MCSC_F_SC4_OUT_CROP_ENABLE,
	MCSC_F_SC4_STRIP_ENABLE,
	MCSC_F_SC4_CLK_GATE_DISABLE,
	MCSC_F_SC4_BYPASS,
	MCSC_F_SC4_ENABLE,
	MCSC_F_SC4_SRC_HPOS,
	MCSC_F_SC4_SRC_VPOS,
	MCSC_F_SC4_SRC_HSIZE,
	MCSC_F_SC4_SRC_VSIZE,
	MCSC_F_SC4_DST_HSIZE,
	MCSC_F_SC4_DST_VSIZE,
	MCSC_F_SC4_H_RATIO,
	MCSC_F_SC4_V_RATIO,
	MCSC_F_SC4_H_INIT_PHASE_OFFSET,
	MCSC_F_SC4_V_INIT_PHASE_OFFSET,
	MCSC_F_SC4_ROUND_MODE,
	MCSC_F_SC4_V_COEFF_0B,
	MCSC_F_SC4_V_COEFF_0A,
	MCSC_F_SC4_V_COEFF_0D,
	MCSC_F_SC4_V_COEFF_0C,
	MCSC_F_SC4_V_COEFF_1B,
	MCSC_F_SC4_V_COEFF_1A,
	MCSC_F_SC4_V_COEFF_1D,
	MCSC_F_SC4_V_COEFF_1C,
	MCSC_F_SC4_V_COEFF_2B,
	MCSC_F_SC4_V_COEFF_2A,
	MCSC_F_SC4_V_COEFF_2D,
	MCSC_F_SC4_V_COEFF_2C,
	MCSC_F_SC4_V_COEFF_3B,
	MCSC_F_SC4_V_COEFF_3A,
	MCSC_F_SC4_V_COEFF_3D,
	MCSC_F_SC4_V_COEFF_3C,
	MCSC_F_SC4_V_COEFF_4B,
	MCSC_F_SC4_V_COEFF_4A,
	MCSC_F_SC4_V_COEFF_4D,
	MCSC_F_SC4_V_COEFF_4C,
	MCSC_F_SC4_V_COEFF_5B,
	MCSC_F_SC4_V_COEFF_5A,
	MCSC_F_SC4_V_COEFF_5D,
	MCSC_F_SC4_V_COEFF_5C,
	MCSC_F_SC4_V_COEFF_6B,
	MCSC_F_SC4_V_COEFF_6A,
	MCSC_F_SC4_V_COEFF_6D,
	MCSC_F_SC4_V_COEFF_6C,
	MCSC_F_SC4_V_COEFF_7B,
	MCSC_F_SC4_V_COEFF_7A,
	MCSC_F_SC4_V_COEFF_7D,
	MCSC_F_SC4_V_COEFF_7C,
	MCSC_F_SC4_V_COEFF_8B,
	MCSC_F_SC4_V_COEFF_8A,
	MCSC_F_SC4_V_COEFF_8D,
	MCSC_F_SC4_V_COEFF_8C,
	MCSC_F_SC4_H_COEFF_0B,
	MCSC_F_SC4_H_COEFF_0A,
	MCSC_F_SC4_H_COEFF_0D,
	MCSC_F_SC4_H_COEFF_0C,
	MCSC_F_SC4_H_COEFF_0F,
	MCSC_F_SC4_H_COEFF_0E,
	MCSC_F_SC4_H_COEFF_0H,
	MCSC_F_SC4_H_COEFF_0G,
	MCSC_F_SC4_H_COEFF_1B,
	MCSC_F_SC4_H_COEFF_1A,
	MCSC_F_SC4_H_COEFF_1D,
	MCSC_F_SC4_H_COEFF_1C,
	MCSC_F_SC4_H_COEFF_1F,
	MCSC_F_SC4_H_COEFF_1E,
	MCSC_F_SC4_H_COEFF_1H,
	MCSC_F_SC4_H_COEFF_1G,
	MCSC_F_SC4_H_COEFF_2B,
	MCSC_F_SC4_H_COEFF_2A,
	MCSC_F_SC4_H_COEFF_2D,
	MCSC_F_SC4_H_COEFF_2C,
	MCSC_F_SC4_H_COEFF_2F,
	MCSC_F_SC4_H_COEFF_2E,
	MCSC_F_SC4_H_COEFF_2H,
	MCSC_F_SC4_H_COEFF_2G,
	MCSC_F_SC4_H_COEFF_3B,
	MCSC_F_SC4_H_COEFF_3A,
	MCSC_F_SC4_H_COEFF_3D,
	MCSC_F_SC4_H_COEFF_3C,
	MCSC_F_SC4_H_COEFF_3F,
	MCSC_F_SC4_H_COEFF_3E,
	MCSC_F_SC4_H_COEFF_3H,
	MCSC_F_SC4_H_COEFF_3G,
	MCSC_F_SC4_H_COEFF_4B,
	MCSC_F_SC4_H_COEFF_4A,
	MCSC_F_SC4_H_COEFF_4D,
	MCSC_F_SC4_H_COEFF_4C,
	MCSC_F_SC4_H_COEFF_4F,
	MCSC_F_SC4_H_COEFF_4E,
	MCSC_F_SC4_H_COEFF_4H,
	MCSC_F_SC4_H_COEFF_4G,
	MCSC_F_SC4_H_COEFF_5B,
	MCSC_F_SC4_H_COEFF_5A,
	MCSC_F_SC4_H_COEFF_5D,
	MCSC_F_SC4_H_COEFF_5C,
	MCSC_F_SC4_H_COEFF_5F,
	MCSC_F_SC4_H_COEFF_5E,
	MCSC_F_SC4_H_COEFF_5H,
	MCSC_F_SC4_H_COEFF_5G,
	MCSC_F_SC4_H_COEFF_6B,
	MCSC_F_SC4_H_COEFF_6A,
	MCSC_F_SC4_H_COEFF_6D,
	MCSC_F_SC4_H_COEFF_6C,
	MCSC_F_SC4_H_COEFF_6F,
	MCSC_F_SC4_H_COEFF_6E,
	MCSC_F_SC4_H_COEFF_6H,
	MCSC_F_SC4_H_COEFF_6G,
	MCSC_F_SC4_H_COEFF_7B,
	MCSC_F_SC4_H_COEFF_7A,
	MCSC_F_SC4_H_COEFF_7D,
	MCSC_F_SC4_H_COEFF_7C,
	MCSC_F_SC4_H_COEFF_7F,
	MCSC_F_SC4_H_COEFF_7E,
	MCSC_F_SC4_H_COEFF_7H,
	MCSC_F_SC4_H_COEFF_7G,
	MCSC_F_SC4_H_COEFF_8B,
	MCSC_F_SC4_H_COEFF_8A,
	MCSC_F_SC4_H_COEFF_8D,
	MCSC_F_SC4_H_COEFF_8C,
	MCSC_F_SC4_H_COEFF_8F,
	MCSC_F_SC4_H_COEFF_8E,
	MCSC_F_SC4_H_COEFF_8H,
	MCSC_F_SC4_H_COEFF_8G,
	MCSC_F_PC0_OUT_CROP_ENABLE,
	MCSC_F_PC0_STRIP_ENABLE,
	MCSC_F_PC0_LB_CTRL_CLK_GATE_DISABLE,
	MCSC_F_PC0_BCHS_CLK_GATE_DISABLE,
	MCSC_F_PC0_CONV420_CLK_GATE_DISABLE,
	MCSC_F_PC0_CLK_GATE_DISABLE,
	MCSC_F_PC0_ENABLE,
	MCSC_F_PC0_IMG_HSIZE,
	MCSC_F_PC0_IMG_VSIZE,
	MCSC_F_PC0_DST_HSIZE,
	MCSC_F_PC0_DST_VSIZE,
	MCSC_F_PC0_H_RATIO,
	MCSC_F_PC0_V_RATIO,
	MCSC_F_PC0_H_INIT_PHASE_OFFSET,
	MCSC_F_PC0_V_INIT_PHASE_OFFSET,
	MCSC_F_PC0_ROUND_MODE,
	MCSC_F_PC0_H_COEFF_SEL,
	MCSC_F_PC0_V_COEFF_SEL,
	MCSC_F_PC0_STRIP_PRE_DST_SIZE_H,
	MCSC_F_PC0_STRIP_IN_START_POS_H,
	MCSC_F_PC0_OUT_CROP_POS_H,
	MCSC_F_PC0_OUT_CROP_POS_V,
	MCSC_F_PC0_OUT_CROP_SIZE_H,
	MCSC_F_PC0_OUT_CROP_SIZE_V,
	MCSC_F_PC0_CONV420_ENABLE,
	MCSC_F_PC0_CONV420_WEIGHT,
	MCSC_F_PC0_BCHS_ENABLE,
	MCSC_F_PC0_BCHS_Y_OFFSET,
	MCSC_F_PC0_BCHS_Y_GAIN,
	MCSC_F_PC0_BCHS_C_GAIN_01,
	MCSC_F_PC0_BCHS_C_GAIN_00,
	MCSC_F_PC0_BCHS_C_GAIN_11,
	MCSC_F_PC0_BCHS_C_GAIN_10,
	MCSC_F_PC0_BCHS_Y_CLAMP_MAX,
	MCSC_F_PC0_BCHS_Y_CLAMP_MIN,
	MCSC_F_PC0_BCHS_C_CLAMP_MAX,
	MCSC_F_PC0_BCHS_C_CLAMP_MIN,
	MCSC_F_PC1_OUT_CROP_ENABLE,
	MCSC_F_PC1_STRIP_ENABLE,
	MCSC_F_PC1_LB_CTRL_CLK_GATE_DISABLE,
	MCSC_F_PC1_BCHS_CLK_GATE_DISABLE,
	MCSC_F_PC1_CONV420_CLK_GATE_DISABLE,
	MCSC_F_PC1_CLK_GATE_DISABLE,
	MCSC_F_PC1_ENABLE,
	MCSC_F_PC1_IMG_HSIZE,
	MCSC_F_PC1_IMG_VSIZE,
	MCSC_F_PC1_DST_HSIZE,
	MCSC_F_PC1_DST_VSIZE,
	MCSC_F_PC1_H_RATIO,
	MCSC_F_PC1_V_RATIO,
	MCSC_F_PC1_H_INIT_PHASE_OFFSET,
	MCSC_F_PC1_V_INIT_PHASE_OFFSET,
	MCSC_F_PC1_ROUND_MODE,
	MCSC_F_PC1_H_COEFF_SEL,
	MCSC_F_PC1_V_COEFF_SEL,
	MCSC_F_PC1_STRIP_PRE_DST_SIZE_H,
	MCSC_F_PC1_STRIP_IN_START_POS_H,
	MCSC_F_PC1_OUT_CROP_POS_H,
	MCSC_F_PC1_OUT_CROP_POS_V,
	MCSC_F_PC1_OUT_CROP_SIZE_H,
	MCSC_F_PC1_OUT_CROP_SIZE_V,
	MCSC_F_PC1_CONV420_ENABLE,
	MCSC_F_PC1_CONV420_WEIGHT,
	MCSC_F_PC1_BCHS_ENABLE,
	MCSC_F_PC1_BCHS_Y_OFFSET,
	MCSC_F_PC1_BCHS_Y_GAIN,
	MCSC_F_PC1_BCHS_C_GAIN_01,
	MCSC_F_PC1_BCHS_C_GAIN_00,
	MCSC_F_PC1_BCHS_C_GAIN_11,
	MCSC_F_PC1_BCHS_C_GAIN_10,
	MCSC_F_PC1_BCHS_Y_CLAMP_MAX,
	MCSC_F_PC1_BCHS_Y_CLAMP_MIN,
	MCSC_F_PC1_BCHS_C_CLAMP_MAX,
	MCSC_F_PC1_BCHS_C_CLAMP_MIN,
	MCSC_F_PC2_OUT_CROP_ENABLE,
	MCSC_F_PC2_STRIP_ENABLE,
	MCSC_F_PC2_LB_CTRL_CLK_GATE_DISABLE,
	MCSC_F_PC2_BCHS_CLK_GATE_DISABLE,
	MCSC_F_PC2_CONV420_CLK_GATE_DISABLE,
	MCSC_F_PC2_CLK_GATE_DISABLE,
	MCSC_F_PC2_ENABLE,
	MCSC_F_PC2_IMG_HSIZE,
	MCSC_F_PC2_IMG_VSIZE,
	MCSC_F_PC2_DST_HSIZE,
	MCSC_F_PC2_DST_VSIZE,
	MCSC_F_PC2_H_RATIO,
	MCSC_F_PC2_V_RATIO,
	MCSC_F_PC2_H_INIT_PHASE_OFFSET,
	MCSC_F_PC2_V_INIT_PHASE_OFFSET,
	MCSC_F_PC2_ROUND_MODE,
	MCSC_F_PC2_H_COEFF_SEL,
	MCSC_F_PC2_V_COEFF_SEL,
	MCSC_F_PC2_STRIP_PRE_DST_SIZE_H,
	MCSC_F_PC2_STRIP_IN_START_POS_H,
	MCSC_F_PC2_OUT_CROP_POS_H,
	MCSC_F_PC2_OUT_CROP_POS_V,
	MCSC_F_PC2_OUT_CROP_SIZE_H,
	MCSC_F_PC2_OUT_CROP_SIZE_V,
	MCSC_F_PC2_CONV420_ENABLE,
	MCSC_F_PC2_CONV420_WEIGHT,
	MCSC_F_PC2_BCHS_ENABLE,
	MCSC_F_PC2_BCHS_Y_OFFSET,
	MCSC_F_PC2_BCHS_Y_GAIN,
	MCSC_F_PC2_BCHS_C_GAIN_01,
	MCSC_F_PC2_BCHS_C_GAIN_00,
	MCSC_F_PC2_BCHS_C_GAIN_11,
	MCSC_F_PC2_BCHS_C_GAIN_10,
	MCSC_F_PC2_BCHS_Y_CLAMP_MAX,
	MCSC_F_PC2_BCHS_Y_CLAMP_MIN,
	MCSC_F_PC2_BCHS_C_CLAMP_MAX,
	MCSC_F_PC2_BCHS_C_CLAMP_MIN,
	MCSC_F_PC3_BCHS_CLK_GATE_DISABLE,
	MCSC_F_PC3_CONV420_CLK_GATE_DISABLE,
	MCSC_F_PC3_CONV420_ENABLE,
	MCSC_F_PC3_CONV420_WEIGHT,
	MCSC_F_PC3_BCHS_ENABLE,
	MCSC_F_PC3_BCHS_Y_OFFSET,
	MCSC_F_PC3_BCHS_Y_GAIN,
	MCSC_F_PC3_BCHS_C_GAIN_01,
	MCSC_F_PC3_BCHS_C_GAIN_00,
	MCSC_F_PC3_BCHS_C_GAIN_11,
	MCSC_F_PC3_BCHS_C_GAIN_10,
	MCSC_F_PC3_BCHS_Y_CLAMP_MAX,
	MCSC_F_PC3_BCHS_Y_CLAMP_MIN,
	MCSC_F_PC3_BCHS_C_CLAMP_MAX,
	MCSC_F_PC3_BCHS_C_CLAMP_MIN,
	MCSC_F_PC4_BCHS_CLK_GATE_DISABLE,
	MCSC_F_PC4_CONV420_CLK_GATE_DISABLE,
	MCSC_F_PC4_CONV420_ENABLE,
	MCSC_F_PC4_CONV420_WEIGHT,
	MCSC_F_PC4_BCHS_ENABLE,
	MCSC_F_PC4_BCHS_Y_OFFSET,
	MCSC_F_PC4_BCHS_Y_GAIN,
	MCSC_F_PC4_BCHS_C_GAIN_01,
	MCSC_F_PC4_BCHS_C_GAIN_00,
	MCSC_F_PC4_BCHS_C_GAIN_11,
	MCSC_F_PC4_BCHS_C_GAIN_10,
	MCSC_F_PC4_BCHS_Y_CLAMP_MAX,
	MCSC_F_PC4_BCHS_Y_CLAMP_MIN,
	MCSC_F_PC4_BCHS_C_CLAMP_MAX,
	MCSC_F_PC4_BCHS_C_CLAMP_MIN,
	MCSC_F_SC0_STRIP_PRE_DST_SIZE_H,
	MCSC_F_SC0_STRIP_IN_START_POS_H,
	MCSC_F_SC0_OUT_CROP_POS_H,
	MCSC_F_SC0_OUT_CROP_POS_V,
	MCSC_F_SC0_OUT_CROP_SIZE_H,
	MCSC_F_SC0_OUT_CROP_SIZE_V,
	MCSC_F_SC1_STRIP_PRE_DST_SIZE_H,
	MCSC_F_SC1_STRIP_IN_START_POS_H,
	MCSC_F_SC1_OUT_CROP_POS_H,
	MCSC_F_SC1_OUT_CROP_POS_V,
	MCSC_F_SC1_OUT_CROP_SIZE_H,
	MCSC_F_SC1_OUT_CROP_SIZE_V,
	MCSC_F_SC2_STRIP_PRE_DST_SIZE_H,
	MCSC_F_SC2_STRIP_IN_START_POS_H,
	MCSC_F_SC2_OUT_CROP_POS_H,
	MCSC_F_SC2_OUT_CROP_POS_V,
	MCSC_F_SC2_OUT_CROP_SIZE_H,
	MCSC_F_SC2_OUT_CROP_SIZE_V,
	MCSC_F_SC3_STRIP_PRE_DST_SIZE_H,
	MCSC_F_SC3_STRIP_IN_START_POS_H,
	MCSC_F_SC3_OUT_CROP_POS_H,
	MCSC_F_SC3_OUT_CROP_POS_V,
	MCSC_F_SC3_OUT_CROP_SIZE_H,
	MCSC_F_SC3_OUT_CROP_SIZE_V,
	MCSC_F_SC4_STRIP_PRE_DST_SIZE_H,
	MCSC_F_SC4_STRIP_IN_START_POS_H,
	MCSC_F_SC4_OUT_CROP_POS_H,
	MCSC_F_SC4_OUT_CROP_POS_V,
	MCSC_F_SC4_OUT_CROP_SIZE_H,
	MCSC_F_SC4_OUT_CROP_SIZE_V,
	MCSC_F_HWFC_SWRESET,
	MCSC_F_HWFC_MODE,
	MCSC_F_HWFC_REGION_IDX_BIN_B,
	MCSC_F_HWFC_REGION_IDX_BIN_A,
	MCSC_F_HWFC_REGION_IDX_GRAY_B,
	MCSC_F_HWFC_REGION_IDX_GRAY_A,
	MCSC_F_HWFC_CURR_REGION_B,
	MCSC_F_HWFC_CURR_REGION_A,
	MCSC_F_HWFC_FORMAT_A,
	MCSC_F_HWFC_ID2_A,
	MCSC_F_HWFC_ID1_A,
	MCSC_F_HWFC_ID0_A,
	MCSC_F_HWFC_PLANE_A,
	MCSC_F_HWFC_TOTAL_IMAGE_BYTE0_A,
	MCSC_F_HWFC_TOTAL_WIDTH_BYTE0_A,
	MCSC_F_HWFC_TOTAL_IMAGE_BYTE1_A,
	MCSC_F_HWFC_TOTAL_WIDTH_BYTE1_A,
	MCSC_F_HWFC_TOTAL_IMAGE_BYTE2_A,
	MCSC_F_HWFC_TOTAL_WIDTH_BYTE2_A,
	MCSC_F_HWFC_FORMAT_B,
	MCSC_F_HWFC_ID2_B,
	MCSC_F_HWFC_ID1_B,
	MCSC_F_HWFC_ID0_B,
	MCSC_F_HWFC_PLANE_B,
	MCSC_F_HWFC_TOTAL_IMAGE_BYTE0_B,
	MCSC_F_HWFC_TOTAL_WIDTH_BYTE0_B,
	MCSC_F_HWFC_TOTAL_IMAGE_BYTE1_B,
	MCSC_F_HWFC_TOTAL_WIDTH_BYTE1_B,
	MCSC_F_HWFC_TOTAL_IMAGE_BYTE2_B,
	MCSC_F_HWFC_TOTAL_WIDTH_BYTE2_B,
	MCSC_F_HWFC_FRAME_START_SELECT,
	MCSC_F_HWFC_INDEX_RESET,
	MCSC_F_HWFC_ENABLE_AUTO_CLEAR,
	MCSC_F_HWFC_CORE_RESET_INPUT_SEL_B,
	MCSC_F_HWFC_CORE_RESET_INPUT_SEL_A,
	MCSC_F_HWFC_MASTER_SEL_B,
	MCSC_F_HWFC_MASTER_SEL_A,
	MCSC_F_CAC0_CLK_GATE_DISABLE,
	MCSC_F_CAC0_ENABLE,
	MCSC_F_CAC0_H_INIT_PHASE_OFFSET,
	MCSC_F_CAC0_MAP_SPOT_NR_STRENGTH,
	MCSC_F_CAC0_MAP_SPOT_THR,
	MCSC_F_CAC0_MAP_SPOT_THR_H,
	MCSC_F_CAC0_MAP_SPOT_THR_L,
	MCSC_F_CAC0_CRT_COLOR_THR_H,
	MCSC_F_CAC0_CRT_COLOR_THR_L_LINE,
	MCSC_F_CAC0_CRT_COLOR_THR_L_DOT,
	MCSC_F_DJAG0_OUT_CROP_ENABLE,
	MCSC_F_DJAG0_PS_STRIP_ENABLE,
	MCSC_F_DJAG0_CLK_GATE_DISABLE_PS_LB,
	MCSC_F_DJAG0_CLK_GATE_DISABLE_PS,
	MCSC_F_DJAG0_PS_ENABLE,
	MCSC_F_DJAG0_ENABLE,
	MCSC_F_DJAG0_INPUT_IMG_HSIZE,
	MCSC_F_DJAG0_INPUT_IMG_VSIZE,
	MCSC_F_DJAG0_PS_SRC_HPOS,
	MCSC_F_DJAG0_PS_SRC_VPOS,
	MCSC_F_DJAG0_PS_SRC_HSIZE,
	MCSC_F_DJAG0_PS_SRC_VSIZE,
	MCSC_F_DJAG0_PS_DST_HSIZE,
	MCSC_F_DJAG0_PS_DST_VSIZE,
	MCSC_F_DJAG0_PS_H_RATIO,
	MCSC_F_DJAG0_PS_V_RATIO,
	MCSC_F_DJAG0_PS_H_INIT_PHASE_OFFSET,
	MCSC_F_DJAG0_PS_V_INIT_PHASE_OFFSET,
	MCSC_F_DJAG0_PS_ROUND_MODE,
	MCSC_F_DJAG0_PS_STRIP_PRE_DST_SIZE_H,
	MCSC_F_DJAG0_PS_STRIP_IN_START_POS_H,
	MCSC_F_DJAG0_OUT_CROP_POS_H,
	MCSC_F_DJAG0_OUT_CROP_POS_V,
	MCSC_F_DJAG0_OUT_CROP_SIZE_H,
	MCSC_F_DJAG0_OUT_CROP_SIZE_V,
	MCSC_F_DJAG0_CENTER_WEIGHTED_MEAN_WEIGHT,
	MCSC_F_DJAG0_DIAGONAL_HF_BOOST_WEIGHT,
	MCSC_F_DJAG0_CENTER_HF_BOOST_WEIGHT,
	MCSC_F_DJAG0_XFILTER_HF_BOOST_WEIGHT,
	MCSC_F_DJAG0_XFILTER_DEJAGGING_WEIGHT1,
	MCSC_F_DJAG0_XFILTER_DEJAGGING_WEIGHT0,
	MCSC_F_DJAG0_THRES_1X5_ABSHF,
	MCSC_F_DJAG0_THRES_1X5_MATCHING_SAD,
	MCSC_F_DJAG0_THRES_SHOOTING_NEIGHBOR,
	MCSC_F_DJAG0_THRES_SHOOTING_LCR,
	MCSC_F_DJAG0_THRES_SHOOTING_LLCRR,
	MCSC_F_DJAG0_MIN_MAX_WEIGHT,
	MCSC_F_DJAG0_THRES_SHOOTING_UCD,
	MCSC_F_DJAG0_THRES_SHOOTING_UUCDD,
	MCSC_F_DJAG0_LFSR_SEED_0,
	MCSC_F_DJAG0_LFSR_SEED_1,
	MCSC_F_DJAG0_LFSR_SEED_2,
	MCSC_F_DJAG0_DITHER_VALUE_4,
	MCSC_F_DJAG0_DITHER_VALUE_3,
	MCSC_F_DJAG0_DITHER_VALUE_2,
	MCSC_F_DJAG0_DITHER_VALUE_1,
	MCSC_F_DJAG0_DITHER_VALUE_0,
	MCSC_F_DJAG0_DITHER_VALUE_8,
	MCSC_F_DJAG0_DITHER_VALUE_7,
	MCSC_F_DJAG0_DITHER_VALUE_6,
	MCSC_F_DJAG0_DITHER_VALUE_5,
	MCSC_F_DJAG0_DITHER_THRES,
	MCSC_F_DJAG0_SAT_CTRL,
	MCSC_F_DJAG0_CP_HF_THRES,
	MCSC_F_DJAG0_CP_ARBI_MODE,
	MCSC_F_DJAG0_CP_ARBI_DENOM,
	MCSC_F_DJAG0_CP_ARBI_MAX_COV_SHIFT,
	MCSC_F_DJAG0_CP_ARBI_MAX_COV_OFFSET,
	MCSC_F_DJAG0_DITHER_WHITE_LEVEL,
	MCSC_F_DJAG0_DITHER_BLACK_LEVEL,
	MCSC_F_DJAG0_DITHER_WB_THRES,
	MCSC_F_DBG_SC_0,
	MCSC_F_DBG_SC_1,
	MCSC_F_DBG_SC_2,
	MCSC_F_DBG_SC_3,
	MCSC_F_DBG_SC_4,
	MCSC_F_DBG_SC_5,
	MCSC_F_DBG_SC_6,
	MCSC_F_DBG_SC_7,
	MCSC_F_DBG_SC_8,
	MCSC_F_DBG_SC_9,
	MCSC_F_DBG_SC_10,
	MCSC_F_DBG_SC_11,
	MCSC_F_DBG_SC_12,
	MCSC_F_DBG_SC_13,
	MCSC_F_DBG_SC_14,
	MCSC_F_DBG_SC_15,
	MCSC_F_DBG_SC_16,
	MCSC_F_DBG_SC_17,
	MCSC_F_DBG_SC_18,
	MCSC_F_DBG_SC_19,
	MCSC_F_DBG_SC_20,
	MCSC_F_DBG_SC_21,
	MCSC_F_DBG_SC_22,
	MCSC_F_DBG_SC_23,
	MCSC_F_DBG_SC_24,
	MCSC_F_DBG_SC_25,
	MCSC_F_DBG_SC_26,
	MCSC_F_DBG_SC_27,
	MCSC_F_DBG_SC_28,
	MCSC_F_DBG_SC_29,
	MCSC_F_DBG_SC_30,
	MCSC_F_DBG_SC_31,
	MCSC_F_DBG_SC_32,
	MCSC_F_DBG_SC_33,
	MCSC_F_DBG_SC_34,
	MCSC_F_DBG_SC_35,
	MCSC_F_DBG_SC_36,
	MCSC_F_DBG_SC_37,
	MCSC_F_DBG_CAPTURE,
	MCSC_F_DBG_RELEASE,
	MCSC_F_WDMA0_EN,
	MCSC_F_WDMA0_SBWC_64B_ALIGN,
	MCSC_F_WDMA0_SBWC_EN,
	MCSC_F_WDMA0_DATA_FORMAT_TYPE,
	MCSC_F_WDMA0_DATA_FORMAT_RGB,
	MCSC_F_WDMA0_DATA_FORMAT_YUV,
	MCSC_F_WDMA0_MONO_EN,
	MCSC_F_WDMA0_COMP_LOSSY_BYTE32NUM,
	MCSC_F_WDMA0_WIDTH,
	MCSC_F_WDMA0_HEIGHT,
	MCSC_F_WDMA0_STRIDE_1P,
	MCSC_F_WDMA0_STRIDE_2P,
	MCSC_F_WDMA0_STRIDE_3P,
	MCSC_F_WDMA0_STRIDE_HEADER_1P,
	MCSC_F_WDMA0_STRIDE_HEADER_2P,
	MCSC_F_WDMA0_VOTF_EN,
	MCSC_F_WDMA0_MAX_MO,
	MCSC_F_WDMA0_LINE_GAP,
	MCSC_F_WDMA0_MAX_BL,
	MCSC_F_WDMA0_BUSINFO,
	MCSC_F_WDMA0_IMG_BASE_ADDR_1P_FRO_00,
	MCSC_F_WDMA0_IMG_BASE_ADDR_1P_FRO_01,
	MCSC_F_WDMA0_IMG_BASE_ADDR_1P_FRO_02,
	MCSC_F_WDMA0_IMG_BASE_ADDR_1P_FRO_03,
	MCSC_F_WDMA0_IMG_BASE_ADDR_1P_FRO_04,
	MCSC_F_WDMA0_IMG_BASE_ADDR_1P_FRO_05,
	MCSC_F_WDMA0_IMG_BASE_ADDR_1P_FRO_06,
	MCSC_F_WDMA0_IMG_BASE_ADDR_1P_FRO_07,
	MCSC_F_WDMA0_IMG_BASE_ADDR_1P_FRO_08,
	MCSC_F_WDMA0_IMG_BASE_ADDR_1P_FRO_09,
	MCSC_F_WDMA0_IMG_BASE_ADDR_1P_FRO_10,
	MCSC_F_WDMA0_IMG_BASE_ADDR_1P_FRO_11,
	MCSC_F_WDMA0_IMG_BASE_ADDR_1P_FRO_12,
	MCSC_F_WDMA0_IMG_BASE_ADDR_1P_FRO_13,
	MCSC_F_WDMA0_IMG_BASE_ADDR_1P_FRO_14,
	MCSC_F_WDMA0_IMG_BASE_ADDR_1P_FRO_15,
	MCSC_F_WDMA0_IMG_BASE_ADDR_2P_FRO_00,
	MCSC_F_WDMA0_IMG_BASE_ADDR_2P_FRO_01,
	MCSC_F_WDMA0_IMG_BASE_ADDR_2P_FRO_02,
	MCSC_F_WDMA0_IMG_BASE_ADDR_2P_FRO_03,
	MCSC_F_WDMA0_IMG_BASE_ADDR_2P_FRO_04,
	MCSC_F_WDMA0_IMG_BASE_ADDR_2P_FRO_05,
	MCSC_F_WDMA0_IMG_BASE_ADDR_2P_FRO_06,
	MCSC_F_WDMA0_IMG_BASE_ADDR_2P_FRO_07,
	MCSC_F_WDMA0_IMG_BASE_ADDR_2P_FRO_08,
	MCSC_F_WDMA0_IMG_BASE_ADDR_2P_FRO_09,
	MCSC_F_WDMA0_IMG_BASE_ADDR_2P_FRO_10,
	MCSC_F_WDMA0_IMG_BASE_ADDR_2P_FRO_11,
	MCSC_F_WDMA0_IMG_BASE_ADDR_2P_FRO_12,
	MCSC_F_WDMA0_IMG_BASE_ADDR_2P_FRO_13,
	MCSC_F_WDMA0_IMG_BASE_ADDR_2P_FRO_14,
	MCSC_F_WDMA0_IMG_BASE_ADDR_2P_FRO_15,
	MCSC_F_WDMA0_IMG_BASE_ADDR_3P_FRO_00,
	MCSC_F_WDMA0_IMG_BASE_ADDR_3P_FRO_01,
	MCSC_F_WDMA0_IMG_BASE_ADDR_3P_FRO_02,
	MCSC_F_WDMA0_IMG_BASE_ADDR_3P_FRO_03,
	MCSC_F_WDMA0_IMG_BASE_ADDR_3P_FRO_04,
	MCSC_F_WDMA0_IMG_BASE_ADDR_3P_FRO_05,
	MCSC_F_WDMA0_IMG_BASE_ADDR_3P_FRO_06,
	MCSC_F_WDMA0_IMG_BASE_ADDR_3P_FRO_07,
	MCSC_F_WDMA0_IMG_BASE_ADDR_3P_FRO_08,
	MCSC_F_WDMA0_IMG_BASE_ADDR_3P_FRO_09,
	MCSC_F_WDMA0_IMG_BASE_ADDR_3P_FRO_10,
	MCSC_F_WDMA0_IMG_BASE_ADDR_3P_FRO_11,
	MCSC_F_WDMA0_IMG_BASE_ADDR_3P_FRO_12,
	MCSC_F_WDMA0_IMG_BASE_ADDR_3P_FRO_13,
	MCSC_F_WDMA0_IMG_BASE_ADDR_3P_FRO_14,
	MCSC_F_WDMA0_IMG_BASE_ADDR_3P_FRO_15,
	MCSC_F_WDMA0_HEADER_BASE_ADDR_1P_FRO_00,
	MCSC_F_WDMA0_HEADER_BASE_ADDR_1P_FRO_01,
	MCSC_F_WDMA0_HEADER_BASE_ADDR_1P_FRO_02,
	MCSC_F_WDMA0_HEADER_BASE_ADDR_1P_FRO_03,
	MCSC_F_WDMA0_HEADER_BASE_ADDR_1P_FRO_04,
	MCSC_F_WDMA0_HEADER_BASE_ADDR_1P_FRO_05,
	MCSC_F_WDMA0_HEADER_BASE_ADDR_1P_FRO_06,
	MCSC_F_WDMA0_HEADER_BASE_ADDR_1P_FRO_07,
	MCSC_F_WDMA0_HEADER_BASE_ADDR_1P_FRO_08,
	MCSC_F_WDMA0_HEADER_BASE_ADDR_1P_FRO_09,
	MCSC_F_WDMA0_HEADER_BASE_ADDR_1P_FRO_10,
	MCSC_F_WDMA0_HEADER_BASE_ADDR_1P_FRO_11,
	MCSC_F_WDMA0_HEADER_BASE_ADDR_1P_FRO_12,
	MCSC_F_WDMA0_HEADER_BASE_ADDR_1P_FRO_13,
	MCSC_F_WDMA0_HEADER_BASE_ADDR_1P_FRO_14,
	MCSC_F_WDMA0_HEADER_BASE_ADDR_1P_FRO_15,
	MCSC_F_WDMA0_HEADER_BASE_ADDR_2P_FRO_00,
	MCSC_F_WDMA0_HEADER_BASE_ADDR_2P_FRO_01,
	MCSC_F_WDMA0_HEADER_BASE_ADDR_2P_FRO_02,
	MCSC_F_WDMA0_HEADER_BASE_ADDR_2P_FRO_03,
	MCSC_F_WDMA0_HEADER_BASE_ADDR_2P_FRO_04,
	MCSC_F_WDMA0_HEADER_BASE_ADDR_2P_FRO_05,
	MCSC_F_WDMA0_HEADER_BASE_ADDR_2P_FRO_06,
	MCSC_F_WDMA0_HEADER_BASE_ADDR_2P_FRO_07,
	MCSC_F_WDMA0_HEADER_BASE_ADDR_2P_FRO_08,
	MCSC_F_WDMA0_HEADER_BASE_ADDR_2P_FRO_09,
	MCSC_F_WDMA0_HEADER_BASE_ADDR_2P_FRO_10,
	MCSC_F_WDMA0_HEADER_BASE_ADDR_2P_FRO_11,
	MCSC_F_WDMA0_HEADER_BASE_ADDR_2P_FRO_12,
	MCSC_F_WDMA0_HEADER_BASE_ADDR_2P_FRO_13,
	MCSC_F_WDMA0_HEADER_BASE_ADDR_2P_FRO_14,
	MCSC_F_WDMA0_HEADER_BASE_ADDR_2P_FRO_15,
	MCSC_F_WDMA0_IMG_CRC_1P,
	MCSC_F_WDMA0_IMG_CRC_2P,
	MCSC_F_WDMA0_IMG_CRC_3P,
	MCSC_F_WDMA0_HEADER_CRC_1P,
	MCSC_F_WDMA0_HEADER_CRC_2P,
	MCSC_F_WDMA0_MON_STATUS_0,
	MCSC_F_WDMA0_MON_STATUS_1,
	MCSC_F_WDMA0_MON_STATUS_2,
	MCSC_F_WDMA0_MON_STATUS_3,
	MCSC_F_WDMA0_BW_LIMIT_FREQ_NUM_CYCLE,
	MCSC_F_WDMA0_BW_LIMIT_EN,
	MCSC_F_WDMA0_BW_LIMIT_SLOT_BW,
	MCSC_F_WDMA0_BW_LIMIT_AVG_BW,
	MCSC_F_WDMA0_BW_LIMIT_COMPENSATION_BW,
	MCSC_F_WDMA0_BW_LIMIT_COMPENSATION_PERIOD,
	MCSC_F_WDMA0_FLIP_CONTROL,
	MCSC_F_WDMA0_RGB_ALPHA,
	MCSC_F_WDMA1_EN,
	MCSC_F_WDMA1_SBWC_64B_ALIGN,
	MCSC_F_WDMA1_SBWC_EN,
	MCSC_F_WDMA1_DATA_FORMAT_TYPE,
	MCSC_F_WDMA1_DATA_FORMAT_RGB,
	MCSC_F_WDMA1_DATA_FORMAT_YUV,
	MCSC_F_WDMA1_MONO_EN,
	MCSC_F_WDMA1_COMP_LOSSY_BYTE32NUM,
	MCSC_F_WDMA1_WIDTH,
	MCSC_F_WDMA1_HEIGHT,
	MCSC_F_WDMA1_STRIDE_1P,
	MCSC_F_WDMA1_STRIDE_2P,
	MCSC_F_WDMA1_STRIDE_3P,
	MCSC_F_WDMA1_STRIDE_HEADER_1P,
	MCSC_F_WDMA1_STRIDE_HEADER_2P,
	MCSC_F_WDMA1_VOTF_EN,
	MCSC_F_WDMA1_MAX_MO,
	MCSC_F_WDMA1_LINE_GAP,
	MCSC_F_WDMA1_MAX_BL,
	MCSC_F_WDMA1_BUSINFO,
	MCSC_F_WDMA1_IMG_BASE_ADDR_1P_FRO_00,
	MCSC_F_WDMA1_IMG_BASE_ADDR_1P_FRO_01,
	MCSC_F_WDMA1_IMG_BASE_ADDR_1P_FRO_02,
	MCSC_F_WDMA1_IMG_BASE_ADDR_1P_FRO_03,
	MCSC_F_WDMA1_IMG_BASE_ADDR_1P_FRO_04,
	MCSC_F_WDMA1_IMG_BASE_ADDR_1P_FRO_05,
	MCSC_F_WDMA1_IMG_BASE_ADDR_1P_FRO_06,
	MCSC_F_WDMA1_IMG_BASE_ADDR_1P_FRO_07,
	MCSC_F_WDMA1_IMG_BASE_ADDR_1P_FRO_08,
	MCSC_F_WDMA1_IMG_BASE_ADDR_1P_FRO_09,
	MCSC_F_WDMA1_IMG_BASE_ADDR_1P_FRO_10,
	MCSC_F_WDMA1_IMG_BASE_ADDR_1P_FRO_11,
	MCSC_F_WDMA1_IMG_BASE_ADDR_1P_FRO_12,
	MCSC_F_WDMA1_IMG_BASE_ADDR_1P_FRO_13,
	MCSC_F_WDMA1_IMG_BASE_ADDR_1P_FRO_14,
	MCSC_F_WDMA1_IMG_BASE_ADDR_1P_FRO_15,
	MCSC_F_WDMA1_IMG_BASE_ADDR_2P_FRO_00,
	MCSC_F_WDMA1_IMG_BASE_ADDR_2P_FRO_01,
	MCSC_F_WDMA1_IMG_BASE_ADDR_2P_FRO_02,
	MCSC_F_WDMA1_IMG_BASE_ADDR_2P_FRO_03,
	MCSC_F_WDMA1_IMG_BASE_ADDR_2P_FRO_04,
	MCSC_F_WDMA1_IMG_BASE_ADDR_2P_FRO_05,
	MCSC_F_WDMA1_IMG_BASE_ADDR_2P_FRO_06,
	MCSC_F_WDMA1_IMG_BASE_ADDR_2P_FRO_07,
	MCSC_F_WDMA1_IMG_BASE_ADDR_2P_FRO_08,
	MCSC_F_WDMA1_IMG_BASE_ADDR_2P_FRO_09,
	MCSC_F_WDMA1_IMG_BASE_ADDR_2P_FRO_10,
	MCSC_F_WDMA1_IMG_BASE_ADDR_2P_FRO_11,
	MCSC_F_WDMA1_IMG_BASE_ADDR_2P_FRO_12,
	MCSC_F_WDMA1_IMG_BASE_ADDR_2P_FRO_13,
	MCSC_F_WDMA1_IMG_BASE_ADDR_2P_FRO_14,
	MCSC_F_WDMA1_IMG_BASE_ADDR_2P_FRO_15,
	MCSC_F_WDMA1_IMG_BASE_ADDR_3P_FRO_00,
	MCSC_F_WDMA1_IMG_BASE_ADDR_3P_FRO_01,
	MCSC_F_WDMA1_IMG_BASE_ADDR_3P_FRO_02,
	MCSC_F_WDMA1_IMG_BASE_ADDR_3P_FRO_03,
	MCSC_F_WDMA1_IMG_BASE_ADDR_3P_FRO_04,
	MCSC_F_WDMA1_IMG_BASE_ADDR_3P_FRO_05,
	MCSC_F_WDMA1_IMG_BASE_ADDR_3P_FRO_06,
	MCSC_F_WDMA1_IMG_BASE_ADDR_3P_FRO_07,
	MCSC_F_WDMA1_IMG_BASE_ADDR_3P_FRO_08,
	MCSC_F_WDMA1_IMG_BASE_ADDR_3P_FRO_09,
	MCSC_F_WDMA1_IMG_BASE_ADDR_3P_FRO_10,
	MCSC_F_WDMA1_IMG_BASE_ADDR_3P_FRO_11,
	MCSC_F_WDMA1_IMG_BASE_ADDR_3P_FRO_12,
	MCSC_F_WDMA1_IMG_BASE_ADDR_3P_FRO_13,
	MCSC_F_WDMA1_IMG_BASE_ADDR_3P_FRO_14,
	MCSC_F_WDMA1_IMG_BASE_ADDR_3P_FRO_15,
	MCSC_F_WDMA1_HEADER_BASE_ADDR_1P_FRO_00,
	MCSC_F_WDMA1_HEADER_BASE_ADDR_1P_FRO_01,
	MCSC_F_WDMA1_HEADER_BASE_ADDR_1P_FRO_02,
	MCSC_F_WDMA1_HEADER_BASE_ADDR_1P_FRO_03,
	MCSC_F_WDMA1_HEADER_BASE_ADDR_1P_FRO_04,
	MCSC_F_WDMA1_HEADER_BASE_ADDR_1P_FRO_05,
	MCSC_F_WDMA1_HEADER_BASE_ADDR_1P_FRO_06,
	MCSC_F_WDMA1_HEADER_BASE_ADDR_1P_FRO_07,
	MCSC_F_WDMA1_HEADER_BASE_ADDR_1P_FRO_08,
	MCSC_F_WDMA1_HEADER_BASE_ADDR_1P_FRO_09,
	MCSC_F_WDMA1_HEADER_BASE_ADDR_1P_FRO_10,
	MCSC_F_WDMA1_HEADER_BASE_ADDR_1P_FRO_11,
	MCSC_F_WDMA1_HEADER_BASE_ADDR_1P_FRO_12,
	MCSC_F_WDMA1_HEADER_BASE_ADDR_1P_FRO_13,
	MCSC_F_WDMA1_HEADER_BASE_ADDR_1P_FRO_14,
	MCSC_F_WDMA1_HEADER_BASE_ADDR_1P_FRO_15,
	MCSC_F_WDMA1_HEADER_BASE_ADDR_2P_FRO_00,
	MCSC_F_WDMA1_HEADER_BASE_ADDR_2P_FRO_01,
	MCSC_F_WDMA1_HEADER_BASE_ADDR_2P_FRO_02,
	MCSC_F_WDMA1_HEADER_BASE_ADDR_2P_FRO_03,
	MCSC_F_WDMA1_HEADER_BASE_ADDR_2P_FRO_04,
	MCSC_F_WDMA1_HEADER_BASE_ADDR_2P_FRO_05,
	MCSC_F_WDMA1_HEADER_BASE_ADDR_2P_FRO_06,
	MCSC_F_WDMA1_HEADER_BASE_ADDR_2P_FRO_07,
	MCSC_F_WDMA1_HEADER_BASE_ADDR_2P_FRO_08,
	MCSC_F_WDMA1_HEADER_BASE_ADDR_2P_FRO_09,
	MCSC_F_WDMA1_HEADER_BASE_ADDR_2P_FRO_10,
	MCSC_F_WDMA1_HEADER_BASE_ADDR_2P_FRO_11,
	MCSC_F_WDMA1_HEADER_BASE_ADDR_2P_FRO_12,
	MCSC_F_WDMA1_HEADER_BASE_ADDR_2P_FRO_13,
	MCSC_F_WDMA1_HEADER_BASE_ADDR_2P_FRO_14,
	MCSC_F_WDMA1_HEADER_BASE_ADDR_2P_FRO_15,
	MCSC_F_WDMA1_IMG_CRC_1P,
	MCSC_F_WDMA1_IMG_CRC_2P,
	MCSC_F_WDMA1_IMG_CRC_3P,
	MCSC_F_WDMA1_HEADER_CRC_1P,
	MCSC_F_WDMA1_HEADER_CRC_2P,
	MCSC_F_WDMA1_MON_STATUS_0,
	MCSC_F_WDMA1_MON_STATUS_1,
	MCSC_F_WDMA1_MON_STATUS_2,
	MCSC_F_WDMA1_MON_STATUS_3,
	MCSC_F_WDMA1_BW_LIMIT_FREQ_NUM_CYCLE,
	MCSC_F_WDMA1_BW_LIMIT_EN,
	MCSC_F_WDMA1_BW_LIMIT_SLOT_BW,
	MCSC_F_WDMA1_BW_LIMIT_AVG_BW,
	MCSC_F_WDMA1_BW_LIMIT_COMPENSATION_BW,
	MCSC_F_WDMA1_BW_LIMIT_COMPENSATION_PERIOD,
	MCSC_F_WDMA1_FLIP_CONTROL,
	MCSC_F_WDMA1_RGB_ALPHA,
	MCSC_F_WDMA2_EN,
	MCSC_F_WDMA2_SBWC_64B_ALIGN,
	MCSC_F_WDMA2_SBWC_EN,
	MCSC_F_WDMA2_DATA_FORMAT_TYPE,
	MCSC_F_WDMA2_DATA_FORMAT_RGB,
	MCSC_F_WDMA2_DATA_FORMAT_YUV,
	MCSC_F_WDMA2_MONO_EN,
	MCSC_F_WDMA2_WIDTH,
	MCSC_F_WDMA2_HEIGHT,
	MCSC_F_WDMA2_STRIDE_1P,
	MCSC_F_WDMA2_STRIDE_2P,
	MCSC_F_WDMA2_STRIDE_3P,
	MCSC_F_WDMA2_VOTF_EN,
	MCSC_F_WDMA2_MAX_MO,
	MCSC_F_WDMA2_LINE_GAP,
	MCSC_F_WDMA2_MAX_BL,
	MCSC_F_WDMA2_BUSINFO,
	MCSC_F_WDMA2_IMG_BASE_ADDR_1P_FRO_00,
	MCSC_F_WDMA2_IMG_BASE_ADDR_1P_FRO_01,
	MCSC_F_WDMA2_IMG_BASE_ADDR_1P_FRO_02,
	MCSC_F_WDMA2_IMG_BASE_ADDR_1P_FRO_03,
	MCSC_F_WDMA2_IMG_BASE_ADDR_1P_FRO_04,
	MCSC_F_WDMA2_IMG_BASE_ADDR_1P_FRO_05,
	MCSC_F_WDMA2_IMG_BASE_ADDR_1P_FRO_06,
	MCSC_F_WDMA2_IMG_BASE_ADDR_1P_FRO_07,
	MCSC_F_WDMA2_IMG_BASE_ADDR_1P_FRO_08,
	MCSC_F_WDMA2_IMG_BASE_ADDR_1P_FRO_09,
	MCSC_F_WDMA2_IMG_BASE_ADDR_1P_FRO_10,
	MCSC_F_WDMA2_IMG_BASE_ADDR_1P_FRO_11,
	MCSC_F_WDMA2_IMG_BASE_ADDR_1P_FRO_12,
	MCSC_F_WDMA2_IMG_BASE_ADDR_1P_FRO_13,
	MCSC_F_WDMA2_IMG_BASE_ADDR_1P_FRO_14,
	MCSC_F_WDMA2_IMG_BASE_ADDR_1P_FRO_15,
	MCSC_F_WDMA2_IMG_BASE_ADDR_2P_FRO_00,
	MCSC_F_WDMA2_IMG_BASE_ADDR_2P_FRO_01,
	MCSC_F_WDMA2_IMG_BASE_ADDR_2P_FRO_02,
	MCSC_F_WDMA2_IMG_BASE_ADDR_2P_FRO_03,
	MCSC_F_WDMA2_IMG_BASE_ADDR_2P_FRO_04,
	MCSC_F_WDMA2_IMG_BASE_ADDR_2P_FRO_05,
	MCSC_F_WDMA2_IMG_BASE_ADDR_2P_FRO_06,
	MCSC_F_WDMA2_IMG_BASE_ADDR_2P_FRO_07,
	MCSC_F_WDMA2_IMG_BASE_ADDR_2P_FRO_08,
	MCSC_F_WDMA2_IMG_BASE_ADDR_2P_FRO_09,
	MCSC_F_WDMA2_IMG_BASE_ADDR_2P_FRO_10,
	MCSC_F_WDMA2_IMG_BASE_ADDR_2P_FRO_11,
	MCSC_F_WDMA2_IMG_BASE_ADDR_2P_FRO_12,
	MCSC_F_WDMA2_IMG_BASE_ADDR_2P_FRO_13,
	MCSC_F_WDMA2_IMG_BASE_ADDR_2P_FRO_14,
	MCSC_F_WDMA2_IMG_BASE_ADDR_2P_FRO_15,
	MCSC_F_WDMA2_IMG_BASE_ADDR_3P_FRO_00,
	MCSC_F_WDMA2_IMG_BASE_ADDR_3P_FRO_01,
	MCSC_F_WDMA2_IMG_BASE_ADDR_3P_FRO_02,
	MCSC_F_WDMA2_IMG_BASE_ADDR_3P_FRO_03,
	MCSC_F_WDMA2_IMG_BASE_ADDR_3P_FRO_04,
	MCSC_F_WDMA2_IMG_BASE_ADDR_3P_FRO_05,
	MCSC_F_WDMA2_IMG_BASE_ADDR_3P_FRO_06,
	MCSC_F_WDMA2_IMG_BASE_ADDR_3P_FRO_07,
	MCSC_F_WDMA2_IMG_BASE_ADDR_3P_FRO_08,
	MCSC_F_WDMA2_IMG_BASE_ADDR_3P_FRO_09,
	MCSC_F_WDMA2_IMG_BASE_ADDR_3P_FRO_10,
	MCSC_F_WDMA2_IMG_BASE_ADDR_3P_FRO_11,
	MCSC_F_WDMA2_IMG_BASE_ADDR_3P_FRO_12,
	MCSC_F_WDMA2_IMG_BASE_ADDR_3P_FRO_13,
	MCSC_F_WDMA2_IMG_BASE_ADDR_3P_FRO_14,
	MCSC_F_WDMA2_IMG_BASE_ADDR_3P_FRO_15,
	MCSC_F_WDMA2_IMG_CRC_1P,
	MCSC_F_WDMA2_IMG_CRC_2P,
	MCSC_F_WDMA2_IMG_CRC_3P,
	MCSC_F_WDMA2_MON_STATUS_0,
	MCSC_F_WDMA2_MON_STATUS_1,
	MCSC_F_WDMA2_MON_STATUS_2,
	MCSC_F_WDMA2_MON_STATUS_3,
	MCSC_F_WDMA2_BW_LIMIT_FREQ_NUM_CYCLE,
	MCSC_F_WDMA2_BW_LIMIT_EN,
	MCSC_F_WDMA2_BW_LIMIT_SLOT_BW,
	MCSC_F_WDMA2_BW_LIMIT_AVG_BW,
	MCSC_F_WDMA2_BW_LIMIT_COMPENSATION_BW,
	MCSC_F_WDMA2_BW_LIMIT_COMPENSATION_PERIOD,
	MCSC_F_WDMA2_FLIP_CONTROL,
	MCSC_F_WDMA2_RGB_ALPHA,
	MCSC_F_WDMA3_EN,
	MCSC_F_WDMA3_SBWC_64B_ALIGN,
	MCSC_F_WDMA3_SBWC_EN,
	MCSC_F_WDMA3_DATA_FORMAT_TYPE,
	MCSC_F_WDMA3_DATA_FORMAT_RGB,
	MCSC_F_WDMA3_DATA_FORMAT_YUV,
	MCSC_F_WDMA3_MONO_EN,
	MCSC_F_WDMA3_WIDTH,
	MCSC_F_WDMA3_HEIGHT,
	MCSC_F_WDMA3_STRIDE_1P,
	MCSC_F_WDMA3_STRIDE_2P,
	MCSC_F_WDMA3_STRIDE_3P,
	MCSC_F_WDMA3_VOTF_EN,
	MCSC_F_WDMA3_MAX_MO,
	MCSC_F_WDMA3_LINE_GAP,
	MCSC_F_WDMA3_MAX_BL,
	MCSC_F_WDMA3_BUSINFO,
	MCSC_F_WDMA3_IMG_BASE_ADDR_1P_FRO_00,
	MCSC_F_WDMA3_IMG_BASE_ADDR_1P_FRO_01,
	MCSC_F_WDMA3_IMG_BASE_ADDR_1P_FRO_02,
	MCSC_F_WDMA3_IMG_BASE_ADDR_1P_FRO_03,
	MCSC_F_WDMA3_IMG_BASE_ADDR_1P_FRO_04,
	MCSC_F_WDMA3_IMG_BASE_ADDR_1P_FRO_05,
	MCSC_F_WDMA3_IMG_BASE_ADDR_1P_FRO_06,
	MCSC_F_WDMA3_IMG_BASE_ADDR_1P_FRO_07,
	MCSC_F_WDMA3_IMG_BASE_ADDR_1P_FRO_08,
	MCSC_F_WDMA3_IMG_BASE_ADDR_1P_FRO_09,
	MCSC_F_WDMA3_IMG_BASE_ADDR_1P_FRO_10,
	MCSC_F_WDMA3_IMG_BASE_ADDR_1P_FRO_11,
	MCSC_F_WDMA3_IMG_BASE_ADDR_1P_FRO_12,
	MCSC_F_WDMA3_IMG_BASE_ADDR_1P_FRO_13,
	MCSC_F_WDMA3_IMG_BASE_ADDR_1P_FRO_14,
	MCSC_F_WDMA3_IMG_BASE_ADDR_1P_FRO_15,
	MCSC_F_WDMA3_IMG_BASE_ADDR_2P_FRO_00,
	MCSC_F_WDMA3_IMG_BASE_ADDR_2P_FRO_01,
	MCSC_F_WDMA3_IMG_BASE_ADDR_2P_FRO_02,
	MCSC_F_WDMA3_IMG_BASE_ADDR_2P_FRO_03,
	MCSC_F_WDMA3_IMG_BASE_ADDR_2P_FRO_04,
	MCSC_F_WDMA3_IMG_BASE_ADDR_2P_FRO_05,
	MCSC_F_WDMA3_IMG_BASE_ADDR_2P_FRO_06,
	MCSC_F_WDMA3_IMG_BASE_ADDR_2P_FRO_07,
	MCSC_F_WDMA3_IMG_BASE_ADDR_2P_FRO_08,
	MCSC_F_WDMA3_IMG_BASE_ADDR_2P_FRO_09,
	MCSC_F_WDMA3_IMG_BASE_ADDR_2P_FRO_10,
	MCSC_F_WDMA3_IMG_BASE_ADDR_2P_FRO_11,
	MCSC_F_WDMA3_IMG_BASE_ADDR_2P_FRO_12,
	MCSC_F_WDMA3_IMG_BASE_ADDR_2P_FRO_13,
	MCSC_F_WDMA3_IMG_BASE_ADDR_2P_FRO_14,
	MCSC_F_WDMA3_IMG_BASE_ADDR_2P_FRO_15,
	MCSC_F_WDMA3_IMG_BASE_ADDR_3P_FRO_00,
	MCSC_F_WDMA3_IMG_BASE_ADDR_3P_FRO_01,
	MCSC_F_WDMA3_IMG_BASE_ADDR_3P_FRO_02,
	MCSC_F_WDMA3_IMG_BASE_ADDR_3P_FRO_03,
	MCSC_F_WDMA3_IMG_BASE_ADDR_3P_FRO_04,
	MCSC_F_WDMA3_IMG_BASE_ADDR_3P_FRO_05,
	MCSC_F_WDMA3_IMG_BASE_ADDR_3P_FRO_06,
	MCSC_F_WDMA3_IMG_BASE_ADDR_3P_FRO_07,
	MCSC_F_WDMA3_IMG_BASE_ADDR_3P_FRO_08,
	MCSC_F_WDMA3_IMG_BASE_ADDR_3P_FRO_09,
	MCSC_F_WDMA3_IMG_BASE_ADDR_3P_FRO_10,
	MCSC_F_WDMA3_IMG_BASE_ADDR_3P_FRO_11,
	MCSC_F_WDMA3_IMG_BASE_ADDR_3P_FRO_12,
	MCSC_F_WDMA3_IMG_BASE_ADDR_3P_FRO_13,
	MCSC_F_WDMA3_IMG_BASE_ADDR_3P_FRO_14,
	MCSC_F_WDMA3_IMG_BASE_ADDR_3P_FRO_15,
	MCSC_F_WDMA3_IMG_CRC_1P,
	MCSC_F_WDMA3_IMG_CRC_2P,
	MCSC_F_WDMA3_IMG_CRC_3P,
	MCSC_F_WDMA3_MON_STATUS_0,
	MCSC_F_WDMA3_MON_STATUS_1,
	MCSC_F_WDMA3_MON_STATUS_2,
	MCSC_F_WDMA3_MON_STATUS_3,
	MCSC_F_WDMA3_BW_LIMIT_FREQ_NUM_CYCLE,
	MCSC_F_WDMA3_BW_LIMIT_EN,
	MCSC_F_WDMA3_BW_LIMIT_SLOT_BW,
	MCSC_F_WDMA3_BW_LIMIT_AVG_BW,
	MCSC_F_WDMA3_BW_LIMIT_COMPENSATION_BW,
	MCSC_F_WDMA3_BW_LIMIT_COMPENSATION_PERIOD,
	MCSC_F_WDMA3_FLIP_CONTROL,
	MCSC_F_WDMA3_RGB_ALPHA,
	MCSC_F_WDMA4_EN,
	MCSC_F_WDMA4_SBWC_64B_ALIGN,
	MCSC_F_WDMA4_SBWC_EN,
	MCSC_F_WDMA4_DATA_FORMAT_TYPE,
	MCSC_F_WDMA4_DATA_FORMAT_RGB,
	MCSC_F_WDMA4_DATA_FORMAT_YUV,
	MCSC_F_WDMA4_MONO_EN,
	MCSC_F_WDMA4_WIDTH,
	MCSC_F_WDMA4_HEIGHT,
	MCSC_F_WDMA4_STRIDE_1P,
	MCSC_F_WDMA4_STRIDE_2P,
	MCSC_F_WDMA4_STRIDE_3P,
	MCSC_F_WDMA4_VOTF_EN,
	MCSC_F_WDMA4_MAX_MO,
	MCSC_F_WDMA4_LINE_GAP,
	MCSC_F_WDMA4_MAX_BL,
	MCSC_F_WDMA4_BUSINFO,
	MCSC_F_WDMA4_IMG_BASE_ADDR_1P_FRO_00,
	MCSC_F_WDMA4_IMG_BASE_ADDR_1P_FRO_01,
	MCSC_F_WDMA4_IMG_BASE_ADDR_1P_FRO_02,
	MCSC_F_WDMA4_IMG_BASE_ADDR_1P_FRO_03,
	MCSC_F_WDMA4_IMG_BASE_ADDR_1P_FRO_04,
	MCSC_F_WDMA4_IMG_BASE_ADDR_1P_FRO_05,
	MCSC_F_WDMA4_IMG_BASE_ADDR_1P_FRO_06,
	MCSC_F_WDMA4_IMG_BASE_ADDR_1P_FRO_07,
	MCSC_F_WDMA4_IMG_BASE_ADDR_1P_FRO_08,
	MCSC_F_WDMA4_IMG_BASE_ADDR_1P_FRO_09,
	MCSC_F_WDMA4_IMG_BASE_ADDR_1P_FRO_10,
	MCSC_F_WDMA4_IMG_BASE_ADDR_1P_FRO_11,
	MCSC_F_WDMA4_IMG_BASE_ADDR_1P_FRO_12,
	MCSC_F_WDMA4_IMG_BASE_ADDR_1P_FRO_13,
	MCSC_F_WDMA4_IMG_BASE_ADDR_1P_FRO_14,
	MCSC_F_WDMA4_IMG_BASE_ADDR_1P_FRO_15,
	MCSC_F_WDMA4_IMG_BASE_ADDR_2P_FRO_00,
	MCSC_F_WDMA4_IMG_BASE_ADDR_2P_FRO_01,
	MCSC_F_WDMA4_IMG_BASE_ADDR_2P_FRO_02,
	MCSC_F_WDMA4_IMG_BASE_ADDR_2P_FRO_03,
	MCSC_F_WDMA4_IMG_BASE_ADDR_2P_FRO_04,
	MCSC_F_WDMA4_IMG_BASE_ADDR_2P_FRO_05,
	MCSC_F_WDMA4_IMG_BASE_ADDR_2P_FRO_06,
	MCSC_F_WDMA4_IMG_BASE_ADDR_2P_FRO_07,
	MCSC_F_WDMA4_IMG_BASE_ADDR_2P_FRO_08,
	MCSC_F_WDMA4_IMG_BASE_ADDR_2P_FRO_09,
	MCSC_F_WDMA4_IMG_BASE_ADDR_2P_FRO_10,
	MCSC_F_WDMA4_IMG_BASE_ADDR_2P_FRO_11,
	MCSC_F_WDMA4_IMG_BASE_ADDR_2P_FRO_12,
	MCSC_F_WDMA4_IMG_BASE_ADDR_2P_FRO_13,
	MCSC_F_WDMA4_IMG_BASE_ADDR_2P_FRO_14,
	MCSC_F_WDMA4_IMG_BASE_ADDR_2P_FRO_15,
	MCSC_F_WDMA4_IMG_BASE_ADDR_3P_FRO_00,
	MCSC_F_WDMA4_IMG_BASE_ADDR_3P_FRO_01,
	MCSC_F_WDMA4_IMG_BASE_ADDR_3P_FRO_02,
	MCSC_F_WDMA4_IMG_BASE_ADDR_3P_FRO_03,
	MCSC_F_WDMA4_IMG_BASE_ADDR_3P_FRO_04,
	MCSC_F_WDMA4_IMG_BASE_ADDR_3P_FRO_05,
	MCSC_F_WDMA4_IMG_BASE_ADDR_3P_FRO_06,
	MCSC_F_WDMA4_IMG_BASE_ADDR_3P_FRO_07,
	MCSC_F_WDMA4_IMG_BASE_ADDR_3P_FRO_08,
	MCSC_F_WDMA4_IMG_BASE_ADDR_3P_FRO_09,
	MCSC_F_WDMA4_IMG_BASE_ADDR_3P_FRO_10,
	MCSC_F_WDMA4_IMG_BASE_ADDR_3P_FRO_11,
	MCSC_F_WDMA4_IMG_BASE_ADDR_3P_FRO_12,
	MCSC_F_WDMA4_IMG_BASE_ADDR_3P_FRO_13,
	MCSC_F_WDMA4_IMG_BASE_ADDR_3P_FRO_14,
	MCSC_F_WDMA4_IMG_BASE_ADDR_3P_FRO_15,
	MCSC_F_WDMA4_IMG_CRC_1P,
	MCSC_F_WDMA4_IMG_CRC_2P,
	MCSC_F_WDMA4_IMG_CRC_3P,
	MCSC_F_WDMA4_MON_STATUS_0,
	MCSC_F_WDMA4_MON_STATUS_1,
	MCSC_F_WDMA4_MON_STATUS_2,
	MCSC_F_WDMA4_MON_STATUS_3,
	MCSC_F_WDMA4_BW_LIMIT_FREQ_NUM_CYCLE,
	MCSC_F_WDMA4_BW_LIMIT_EN,
	MCSC_F_WDMA4_BW_LIMIT_SLOT_BW,
	MCSC_F_WDMA4_BW_LIMIT_AVG_BW,
	MCSC_F_WDMA4_BW_LIMIT_COMPENSATION_BW,
	MCSC_F_WDMA4_BW_LIMIT_COMPENSATION_PERIOD,
	MCSC_F_WDMA4_FLIP_CONTROL,
	MCSC_F_WDMA4_RGB_ALPHA,
	MCSC_F_RGB_SRC_Y_OFFSET,
	MCSC_F_RGB_COEF_C00,
	MCSC_F_RGB_COEF_C10,
	MCSC_F_RGB_COEF_C20,
	MCSC_F_RGB_COEF_C01,
	MCSC_F_RGB_COEF_C11,
	MCSC_F_RGB_COEF_C21,
	MCSC_F_RGB_COEF_C02,
	MCSC_F_RGB_COEF_C12,
	MCSC_F_RGB_COEF_C22,
	MCSC_F_WDMA0_ROUND_EN,
	MCSC_F_WDMA0_DITHER_EN_Y,
	MCSC_F_WDMA0_DITHER_EN_C,
	MCSC_F_WDMA0_RGB_CONV444_WEIGHT,
	MCSC_F_WDMA0_COMP_SRAM_START_ADDR,
	MCSC_F_WDMA1_ROUND_EN,
	MCSC_F_WDMA1_DITHER_EN_Y,
	MCSC_F_WDMA1_DITHER_EN_C,
	MCSC_F_WDMA1_RGB_CONV444_WEIGHT,
	MCSC_F_WDMA1_COMP_SRAM_START_ADDR,
	MCSC_F_WDMA2_ROUND_EN,
	MCSC_F_WDMA2_DITHER_EN_Y,
	MCSC_F_WDMA2_DITHER_EN_C,
	MCSC_F_WDMA2_RGB_CONV444_WEIGHT,
	MCSC_F_WDMA3_ROUND_EN,
	MCSC_F_WDMA3_DITHER_EN_Y,
	MCSC_F_WDMA3_DITHER_EN_C,
	MCSC_F_WDMA3_RGB_CONV444_WEIGHT,
	MCSC_F_WDMA4_ROUND_EN,
	MCSC_F_WDMA4_DITHER_EN_Y,
	MCSC_F_WDMA4_DITHER_EN_C,
	MCSC_F_WDMA4_RGB_CONV444_WEIGHT,
	MCSC_F_VOTF_C2COM_SLOW_RING_STATUS,
	MCSC_REG_FIELD_CNT,
};

/* RiW : write only / RWi : Read only  / RW : read write */
static const struct is_field mcsc_fields[MCSC_REG_FIELD_CNT] = {
	{"SW_RESET_GLOBAL", 0, 1, RIW, 0x0}, /*  */
	{"QCH_STATUS", 16, 16, RWI, 0xDBA7}, /*  */
	{"QACTIVE_ENABLE", 1, 1, RW, 0x0}, /*  */
	{"APB_CLK_GATE_DISABLE", 0, 1, RW, 0x0}, /*  */
	{"SW_RESET_0_STATUS", 1, 1, RWI, 0x0}, /*  */
	{"SW_RESET_GLOBAL_STATUS", 0, 1, RWI, 0x0}, /*  */
	{"DJAG0_BUSY", 26, 1, RWI, 0x0}, /*  */
	{"CAC0_BUSY", 23, 1, RWI, 0x0}, /*  */
	{"PC4_BCHS_RUNNING", 21, 1, RWI, 0x0}, /*  */
	{"PC4_CONV420_RUNNING", 20, 1, RWI, 0x0}, /*  */
	{"PC4_POST_SC_RUNNING", 19, 1, RWI, 0x0}, /*  */
	{"PC3_BCHS_RUNNING", 18, 1, RWI, 0x0}, /*  */
	{"PC3_CONV420_RUNNING", 17, 1, RWI, 0x0}, /*  */
	{"PC3_POST_SC_RUNNING", 16, 1, RWI, 0x0}, /*  */
	{"PC2_BCHS_RUNNING", 15, 1, RWI, 0x0}, /*  */
	{"PC2_CONV420_RUNNING", 14, 1, RWI, 0x0}, /*  */
	{"PC2_POST_SC_RUNNING", 13, 1, RWI, 0x0}, /*  */
	{"PC1_BCHS_RUNNING", 12, 1, RWI, 0x0}, /*  */
	{"PC1_CONV420_RUNNING", 11, 1, RWI, 0x0}, /*  */
	{"PC1_POST_SC_RUNNING", 10, 1, RWI, 0x0}, /*  */
	{"PC0_BCHS_RUNNING", 9, 1, RWI, 0x0}, /*  */
	{"PC0_CONV420_RUNNING", 8, 1, RWI, 0x0}, /*  */
	{"PC0_POST_SC_RUNNING", 7, 1, RWI, 0x0}, /*  */
	{"SC4_RUNNING", 6, 1, RWI, 0x0}, /*  */
	{"SC3_RUNNING", 5, 1, RWI, 0x0}, /*  */
	{"SC2_RUNNING", 4, 1, RWI, 0x0}, /*  */
	{"SC1_RUNNING", 3, 1, RWI, 0x0}, /*  */
	{"SC0_RUNNING", 2, 1, RWI, 0x0}, /*  */
	{"SCALER_IDLE_0", 0, 1, RWI, 0x1}, /*  */
	{"WDMA4_BUSY", 4, 1, RWI, 0x0}, /*  */
	{"WDMA3_BUSY", 3, 1, RWI, 0x0}, /*  */
	{"WDMA2_BUSY", 2, 1, RWI, 0x0}, /*  */
	{"WDMA1_BUSY", 1, 1, RWI, 0x0}, /*  */
	{"WDMA0_BUSY", 0, 1, RWI, 0x0}, /*  */
	{"MCSC_VERSION", 0, 32, RWI, 0x09000000}, /*  */
	{"MCSC_STALL_TIMEOUT_EN", 0, 1, RW, 0x0}, /*  */
	{"MCSC_STALL_TIMEOUT_NUM", 0, 32, RW, 0xFFFFFFFF}, /*  */
	{"CORE_FREEZE_EN", 0, 1, RW, 0x0}, /*  */
	{"CORE_FREEZE_TARGET_H", 16, 14, RW, 0x0}, /*  */
	{"CORE_FREEZE_TARGET_V", 0, 14, RW, 0x0}, /*  */
	{"CORE_FREEZE_POS_H", 16, 14, RWI, 0x0}, /*  */
	{"CORE_FREEZE_POS_V", 0, 14, RWI, 0x0}, /*  */
	{"STOPEN_CRC_STOP_POS_CNT", 0, 28, RW, 0x0FFFFFFF}, /*  */
	{"STOPEN_CRC_RESULT_POINT_CAC", 0, 8, RWI, 0x0}, /*  */
	{"STOPEN_CRC_RESULT_POINT_DJAG", 0, 8, RWI, 0x0}, /*  */
	{"STOPEN_CRC_RESULT_POINT_BCHS_0", 24, 8, RWI, 0x0}, /*  */
	{"STOPEN_CRC_RESULT_POINT_CONV_0", 16, 8, RWI, 0x0}, /*  */
	{"STOPEN_CRC_RESULT_POINT_POST_0", 8, 8, RWI, 0x0}, /*  */
	{"STOPEN_CRC_RESULT_POINT_POLY_0", 0, 8, RWI, 0x0}, /*  */
	{"STOPEN_CRC_RESULT_POINT_BCHS_1", 24, 8, RWI, 0x0}, /*  */
	{"STOPEN_CRC_RESULT_POINT_CONV_1", 16, 8, RWI, 0x0}, /*  */
	{"STOPEN_CRC_RESULT_POINT_POST_1", 8, 8, RWI, 0x0}, /*  */
	{"STOPEN_CRC_RESULT_POINT_POLY_1", 0, 8, RWI, 0x0}, /*  */
	{"STOPEN_CRC_RESULT_POINT_BCHS_2", 24, 8, RWI, 0x0}, /*  */
	{"STOPEN_CRC_RESULT_POINT_CONV_2", 16, 8, RWI, 0x0}, /*  */
	{"STOPEN_CRC_RESULT_POINT_POST_2", 8, 8, RWI, 0x0}, /*  */
	{"STOPEN_CRC_RESULT_POINT_POLY_2", 0, 8, RWI, 0x0}, /*  */
	{"STOPEN_CRC_RESULT_POINT_BCHS_3", 24, 8, RWI, 0x0}, /*  */
	{"STOPEN_CRC_RESULT_POINT_CONV_3", 16, 8, RWI, 0x0}, /*  */
	{"STOPEN_CRC_RESULT_POINT_POLY_3", 0, 8, RWI, 0x0}, /*  */
	{"STOPEN_CRC_RESULT_POINT_BCHS_4", 24, 8, RWI, 0x0}, /*  */
	{"STOPEN_CRC_RESULT_POINT_CONV_4", 16, 8, RWI, 0x0}, /*  */
	{"STOPEN_CRC_RESULT_POINT_POLY_4", 0, 8, RWI, 0x0}, /*  */
	{"SW_RESET_0", 0, 1, RIW, 0x0}, /*  */
	{"SCALER_ENABLE_0", 0, 1, RW, 0x0}, /*  */
	{"CUR_HORIZONTAL_CNT_0", 16, 14, RWI, 0x0}, /*  */
	{"CUR_VERTICAL_CNT_0", 0, 14, RWI, 0x0}, /*  */
	{"INPUT_IMG_HSIZE_0", 16, 14, RW, 0x0}, /*  */
	{"INPUT_IMG_VSIZE_0", 0, 14, RW, 0x0}, /*  */
	{"LB_CTRL_CLK_GATE_DISABLE_0", 1, 1, RW, 0x0}, /*  */
	{"CORE_GLOBAL_CLK_GATE_DISABLE_0", 0, 1, RW, 0x0}, /*  */
	{"VOTF_WDMA_SLOW_RING_STATUS_INT_0", 31, 1, RW, 0x0}, /*  */
	{"VOTF_WDMA_LOST_FLUSH_INT_0", 30, 1, RW, 0x0}, /*  */
	{"STALL_TIMEOUT_INT_0", 24, 1, RW, 0x0}, /*  */
	{"FM_SUB_FRAME_START_INT_0", 21, 1, RW, 0x0}, /*  */
	{"FM_SUB_FRAME_FINISH_INT_0", 20, 1, RW, 0x0}, /*  */
	{"SHADOW_COPY_FINISH_OVER_INT_0", 17, 1, RW, 0x0}, /*  */
	{"SHADOW_COPY_FINISH_INT_0", 16, 1, RW, 0x0}, /*  */
	{"INPUT_FRAME_CRUSH_INT_0", 12, 1, RW, 0x0}, /*  */
	{"SCALER_OVERFLOW_INT_0", 11, 1, RW, 0x0}, /*  */
	{"INPUT_VERTICAL_UNF_INT_0", 10, 1, RW, 0x0}, /*  */
	{"INPUT_VERTICAL_OVF_INT_0", 9, 1, RW, 0x0}, /*  */
	{"INPUT_HORIZONTAL_UNF_INT_0", 8, 1, RW, 0x0}, /*  */
	{"INPUT_HORIZONTAL_OVF_INT_0", 7, 1, RW, 0x0}, /*  */
	{"CORE_FINISH_INT_0", 3, 1, RW, 0x0}, /*  */
	{"WDMA_FINISH_INT_0", 2, 1, RW, 0x0}, /*  */
	{"FRAME_START_INT_0", 1, 1, RW, 0x0}, /*  */
	{"FRAME_END_INT_0", 0, 1, RW, 0x0}, /*  */
	{"VOTF_WDMA_SLOW_RING_STATUS_INT_MASK_0", 31, 1, RW, 0x0}, /*  */
	{"VOTF_WDMA_LOST_FLUSH_INT_MASK_0", 30, 1, RW, 0x0}, /*  */
	{"STALL_TIMEOUT_INT_MASK_0", 24, 1, RW, 0x0}, /*  */
	{"FM_SUB_FRAME_START_INT_MASK_0", 21, 1, RW, 0x1}, /*  */
	{"FM_SUB_FRAME_FINISH_INT_MASK_0", 20, 1, RW, 0x1}, /*  */
	{"SHADOW_COPY_FINISH_OVER_INT_MASK_0", 17, 1, RW, 0x0}, /*  */
	{"SHADOW_COPY_FINISH_INT_MASK_0", 16, 1, RW, 0x0}, /*  */
	{"INPUT_FRAME_CRUSH_INT_MASK_0", 12, 1, RW, 0x0}, /*  */
	{"SCALER_OVERFLOW_INT_MASK_0", 11, 1, RW, 0x0}, /*  */
	{"INPUT_VERTICAL_UNF_INT_MASK_0", 10, 1, RW, 0x0}, /*  */
	{"INPUT_VERTICAL_OVF_INT_MASK_0", 9, 1, RW, 0x0}, /*  */
	{"INPUT_HORIZONTAL_UNF_INT_MASK_0", 8, 1, RW, 0x0}, /*  */
	{"INPUT_HORIZONTAL_OVF_INT_MASK_0", 7, 1, RW, 0x0}, /*  */
	{"CORE_FINISH_INT_MASK_0", 3, 1, RW, 0x0}, /*  */
	{"WDMA_FINISH_INT_MASK_0", 2, 1, RW, 0x0}, /*  */
	{"FRAME_START_INT_MASK_0", 1, 1, RW, 0x0}, /*  */
	{"FRAME_END_INT_MASK_0", 0, 1, RW, 0x0}, /*  */
	{"SHADOW_FSM_STATUS_0", 4, 5, RWI, 0x0}, /*  */
	{"SHADOW_RD_BUSY_0", 3, 1, RWI, 0x0}, /*  */
	{"SHADOW_WR_BUSY_0", 2, 1, RWI, 0x0}, /*  */
	{"SHADOW_WR_FINISH_0", 1, 1, RW, 0x0}, /*  */
	{"SHADOW_WR_START_0", 0, 1, RW, 0x0}, /*  */
	{"SHADOW_MEM_RD_EN_0", 16, 1, RW, 0x0}, /*  */
	{"SHADOW_MEM_RD_ADDR_0", 0, 10, RW, 0x0}, /*  */
	{"SHADOW_MEM_RD_SFR_ADDR_0", 0, 16, RWI, 0x0}, /*  */
	{"SHADOW_MEM_RD_SFR_DATA_0", 0, 32, RWI, 0x0}, /*  */
	{"FAST_MODE_NUM_MINUS1_0", 4, 4, RW, 0x0}, /*  */
	{"FAST_MODE_EN_0", 0, 1, RW, 0x0}, /*  */
	{"FAST_MODE_FRAME_CNT_0", 16, 4, RWI, 0x0}, /*  */
	{"FAST_MODE_ERROR_STATUS_0", 0, 16, RWI, 0x0}, /*  */
	{"MONO_ENABLE_0", 0, 1, RW, 0x0}, /*  */
	{"FRM_SEQ_COUNTER_0", 0, 32, RWI, 0x0}, /*  */
	{"FRM_SEQ_COUNTER_RESET_0", 0, 1, RIW, 0x0}, /*  */
	{"FRM_SEQ_COUNTER_LAST_SHADOW_TRIG_0", 0, 32, RWI, 0x0}, /*  */
	{"SECU_CTRL_SEQID_RDMA", 0, 3, RW, 0x0}, /*  */
	{"SECU_CTRL_TZINFO_SEQID_0", 0, 32, RW, 0x0}, /*  */
	{"SECU_CTRL_TZINFO_SEQID_1", 0, 32, RW, 0x0}, /*  */
	{"SECU_CTRL_TZINFO_SEQID_2", 0, 32, RW, 0x0}, /*  */
	{"SECU_CTRL_TZINFO_SEQID_3", 0, 32, RW, 0x0}, /*  */
	{"SECU_CTRL_TZINFO_SEQID_4", 0, 32, RW, 0x0}, /*  */
	{"SECU_CTRL_TZINFO_SEQID_5", 0, 32, RW, 0x0}, /*  */
	{"SECU_CTRL_TZINFO_SEQID_6", 0, 32, RW, 0x0}, /*  */
	{"SECU_CTRL_TZINFO_SEQID_7", 0, 32, RW, 0x0}, /*  */
	{"SC0_OUT_CROP_ENABLE", 9, 1, RW, 0x0}, /*  */
	{"SC0_STRIP_ENABLE", 8, 1, RW, 0x0}, /*  */
	{"SC0_CLK_GATE_DISABLE", 3, 1, RW, 0x0}, /*  */
	{"SC0_BYPASS", 1, 1, RW, 0x0}, /*  */
	{"SC0_ENABLE", 0, 1, RW, 0x0}, /*  */
	{"SC0_SRC_HPOS", 16, 14, RW, 0x0}, /*  */
	{"SC0_SRC_VPOS", 0, 14, RW, 0x0}, /*  */
	{"SC0_SRC_HSIZE", 16, 14, RW, 0x0}, /*  */
	{"SC0_SRC_VSIZE", 0, 14, RW, 0x0}, /*  */
	{"SC0_DST_HSIZE", 16, 14, RW, 0x0}, /*  */
	{"SC0_DST_VSIZE", 0, 14, RW, 0x0}, /*  */
	{"SC0_H_RATIO", 0, 28, RW, 0x100000}, /*  */
	{"SC0_V_RATIO", 0, 28, RW, 0x100000}, /*  */
	{"SC0_H_INIT_PHASE_OFFSET", 0, 20, RW, 0x0}, /*  */
	{"SC0_V_INIT_PHASE_OFFSET", 0, 20, RW, 0x0}, /*  */
	{"SC0_ROUND_MODE", 0, 1, RW, 0x1}, /*  */
	{"SC0_V_COEFF_0B", 16, 11, RW, 0x200}, /*  */
	{"SC0_V_COEFF_0A", 0, 11, RW, 0x0}, /*  */
	{"SC0_V_COEFF_0D", 16, 11, RW, 0x0}, /*  */
	{"SC0_V_COEFF_0C", 0, 11, RW, 0x0}, /*  */
	{"SC0_V_COEFF_1B", 16, 11, RW, 0x1fc}, /*  */
	{"SC0_V_COEFF_1A", 0, 11, RW, 0x7f1}, /*  */
	{"SC0_V_COEFF_1D", 16, 11, RW, 0x7ff}, /*  */
	{"SC0_V_COEFF_1C", 0, 11, RW, 0x14}, /*  */
	{"SC0_V_COEFF_2B", 16, 11, RW, 0x1ef}, /*  */
	{"SC0_V_COEFF_2A", 0, 11, RW, 0x7e7}, /*  */
	{"SC0_V_COEFF_2D", 16, 11, RW, 0x7fd}, /*  */
	{"SC0_V_COEFF_2C", 0, 11, RW, 0x2d}, /*  */
	{"SC0_V_COEFF_3B", 16, 11, RW, 0x1d9}, /*  */
	{"SC0_V_COEFF_3A", 0, 11, RW, 0x7e1}, /*  */
	{"SC0_V_COEFF_3D", 16, 11, RW, 0x7fb}, /*  */
	{"SC0_V_COEFF_3C", 0, 11, RW, 0x4b}, /*  */
	{"SC0_V_COEFF_4B", 16, 11, RW, 0x1bb}, /*  */
	{"SC0_V_COEFF_4A", 0, 11, RW, 0x7df}, /*  */
	{"SC0_V_COEFF_4D", 16, 11, RW, 0x7f8}, /*  */
	{"SC0_V_COEFF_4C", 0, 11, RW, 0x6e}, /*  */
	{"SC0_V_COEFF_5B", 16, 11, RW, 0x198}, /*  */
	{"SC0_V_COEFF_5A", 0, 11, RW, 0x7df}, /*  */
	{"SC0_V_COEFF_5D", 16, 11, RW, 0x7f5}, /*  */
	{"SC0_V_COEFF_5C", 0, 11, RW, 0x94}, /*  */
	{"SC0_V_COEFF_6B", 16, 11, RW, 0x16f}, /*  */
	{"SC0_V_COEFF_6A", 0, 11, RW, 0x7e1}, /*  */
	{"SC0_V_COEFF_6D", 16, 11, RW, 0x7f2}, /*  */
	{"SC0_V_COEFF_6C", 0, 11, RW, 0xbe}, /*  */
	{"SC0_V_COEFF_7B", 16, 11, RW, 0x144}, /*  */
	{"SC0_V_COEFF_7A", 0, 11, RW, 0x7e5}, /*  */
	{"SC0_V_COEFF_7D", 16, 11, RW, 0x7ed}, /*  */
	{"SC0_V_COEFF_7C", 0, 11, RW, 0xea}, /*  */
	{"SC0_V_COEFF_8B", 16, 11, RW, 0x117}, /*  */
	{"SC0_V_COEFF_8A", 0, 11, RW, 0x7e9}, /*  */
	{"SC0_V_COEFF_8D", 16, 11, RW, 0x7e9}, /*  */
	{"SC0_V_COEFF_8C", 0, 11, RW, 0x117}, /*  */
	{"SC0_H_COEFF_0B", 16, 11, RW, 0x0}, /*  */
	{"SC0_H_COEFF_0A", 0, 11, RW, 0x0}, /*  */
	{"SC0_H_COEFF_0D", 16, 11, RW, 0x200}, /*  */
	{"SC0_H_COEFF_0C", 0, 11, RW, 0x0}, /*  */
	{"SC0_H_COEFF_0F", 16, 11, RW, 0x0}, /*  */
	{"SC0_H_COEFF_0E", 0, 11, RW, 0x0}, /*  */
	{"SC0_H_COEFF_0H", 16, 11, RW, 0x0}, /*  */
	{"SC0_H_COEFF_0G", 0, 11, RW, 0x0}, /*  */
	{"SC0_H_COEFF_1B", 16, 11, RW, 0x8}, /*  */
	{"SC0_H_COEFF_1A", 0, 11, RW, 0x7fe}, /*  */
	{"SC0_H_COEFF_1D", 16, 11, RW, 0x1fd}, /*  */
	{"SC0_H_COEFF_1C", 0, 11, RW, 0x7e7}, /*  */
	{"SC0_H_COEFF_1F", 16, 11, RW, 0x7f7}, /*  */
	{"SC0_H_COEFF_1E", 0, 11, RW, 0x1e}, /*  */
	{"SC0_H_COEFF_1H", 16, 11, RW, 0x7ff}, /*  */
	{"SC0_H_COEFF_1G", 0, 11, RW, 0x2}, /*  */
	{"SC0_H_COEFF_2B", 16, 11, RW, 0xe}, /*  */
	{"SC0_H_COEFF_2A", 0, 11, RW, 0x7fc}, /*  */
	{"SC0_H_COEFF_2D", 16, 11, RW, 0x1f3}, /*  */
	{"SC0_H_COEFF_2C", 0, 11, RW, 0x7d2}, /*  */
	{"SC0_H_COEFF_2F", 16, 11, RW, 0x7ed}, /*  */
	{"SC0_H_COEFF_2E", 0, 11, RW, 0x40}, /*  */
	{"SC0_H_COEFF_2H", 16, 11, RW, 0x7ff}, /*  */
	{"SC0_H_COEFF_2G", 0, 11, RW, 0x5}, /*  */
	{"SC0_H_COEFF_3B", 16, 11, RW, 0x14}, /*  */
	{"SC0_H_COEFF_3A", 0, 11, RW, 0x7fb}, /*  */
	{"SC0_H_COEFF_3D", 16, 11, RW, 0x1e2}, /*  */
	{"SC0_H_COEFF_3C", 0, 11, RW, 0x7c2}, /*  */
	{"SC0_H_COEFF_3F", 16, 11, RW, 0x7e2}, /*  */
	{"SC0_H_COEFF_3E", 0, 11, RW, 0x65}, /*  */
	{"SC0_H_COEFF_3H", 16, 11, RW, 0x7fe}, /*  */
	{"SC0_H_COEFF_3G", 0, 11, RW, 0x8}, /*  */
	{"SC0_H_COEFF_4B", 16, 11, RW, 0x17}, /*  */
	{"SC0_H_COEFF_4A", 0, 11, RW, 0x7fa}, /*  */
	{"SC0_H_COEFF_4D", 16, 11, RW, 0x1ca}, /*  */
	{"SC0_H_COEFF_4C", 0, 11, RW, 0x7b7}, /*  */
	{"SC0_H_COEFF_4F", 16, 11, RW, 0x7d7}, /*  */
	{"SC0_H_COEFF_4E", 0, 11, RW, 0x8e}, /*  */
	{"SC0_H_COEFF_4H", 16, 11, RW, 0x7fd}, /*  */
	{"SC0_H_COEFF_4G", 0, 11, RW, 0xc}, /*  */
	{"SC0_H_COEFF_5B", 16, 11, RW, 0x19}, /*  */
	{"SC0_H_COEFF_5A", 0, 11, RW, 0x7fa}, /*  */
	{"SC0_H_COEFF_5D", 16, 11, RW, 0x1ad}, /*  */
	{"SC0_H_COEFF_5C", 0, 11, RW, 0x7b0}, /*  */
	{"SC0_H_COEFF_5F", 16, 11, RW, 0x7cb}, /*  */
	{"SC0_H_COEFF_5E", 0, 11, RW, 0xb9}, /*  */
	{"SC0_H_COEFF_5H", 16, 11, RW, 0x7fd}, /*  */
	{"SC0_H_COEFF_5G", 0, 11, RW, 0xf}, /*  */
	{"SC0_H_COEFF_6B", 16, 11, RW, 0x1a}, /*  */
	{"SC0_H_COEFF_6A", 0, 11, RW, 0x7fa}, /*  */
	{"SC0_H_COEFF_6D", 16, 11, RW, 0x18b}, /*  */
	{"SC0_H_COEFF_6C", 0, 11, RW, 0x7ad}, /*  */
	{"SC0_H_COEFF_6F", 16, 11, RW, 0x7c1}, /*  */
	{"SC0_H_COEFF_6E", 0, 11, RW, 0xe4}, /*  */
	{"SC0_H_COEFF_6H", 16, 11, RW, 0x7fc}, /*  */
	{"SC0_H_COEFF_6G", 0, 11, RW, 0x13}, /*  */
	{"SC0_H_COEFF_7B", 16, 11, RW, 0x19}, /*  */
	{"SC0_H_COEFF_7A", 0, 11, RW, 0x7fa}, /*  */
	{"SC0_H_COEFF_7D", 16, 11, RW, 0x165}, /*  */
	{"SC0_H_COEFF_7C", 0, 11, RW, 0x7ae}, /*  */
	{"SC0_H_COEFF_7F", 16, 11, RW, 0x7b9}, /*  */
	{"SC0_H_COEFF_7E", 0, 11, RW, 0x111}, /*  */
	{"SC0_H_COEFF_7H", 16, 11, RW, 0x7fb}, /*  */
	{"SC0_H_COEFF_7G", 0, 11, RW, 0x15}, /*  */
	{"SC0_H_COEFF_8B", 16, 11, RW, 0x17}, /*  */
	{"SC0_H_COEFF_8A", 0, 11, RW, 0x7fb}, /*  */
	{"SC0_H_COEFF_8D", 16, 11, RW, 0x13c}, /*  */
	{"SC0_H_COEFF_8C", 0, 11, RW, 0x7b2}, /*  */
	{"SC0_H_COEFF_8F", 16, 11, RW, 0x7b2}, /*  */
	{"SC0_H_COEFF_8E", 0, 11, RW, 0x13c}, /*  */
	{"SC0_H_COEFF_8H", 16, 11, RW, 0x7fb}, /*  */
	{"SC0_H_COEFF_8G", 0, 11, RW, 0x17}, /*  */
	{"SC1_OUT_CROP_ENABLE", 9, 1, RW, 0x0}, /*  */
	{"SC1_STRIP_ENABLE", 8, 1, RW, 0x0}, /*  */
	{"SC1_CLK_GATE_DISABLE", 3, 1, RW, 0x0}, /*  */
	{"SC1_BYPASS", 1, 1, RW, 0x0}, /*  */
	{"SC1_ENABLE", 0, 1, RW, 0x0}, /*  */
	{"SC1_SRC_HPOS", 16, 14, RW, 0x0}, /*  */
	{"SC1_SRC_VPOS", 0, 14, RW, 0x0}, /*  */
	{"SC1_SRC_HSIZE", 16, 14, RW, 0x0}, /*  */
	{"SC1_SRC_VSIZE", 0, 14, RW, 0x0}, /*  */
	{"SC1_DST_HSIZE", 16, 14, RW, 0x0}, /*  */
	{"SC1_DST_VSIZE", 0, 14, RW, 0x0}, /*  */
	{"SC1_H_RATIO", 0, 28, RW, 0x100000}, /*  */
	{"SC1_V_RATIO", 0, 28, RW, 0x100000}, /*  */
	{"SC1_H_INIT_PHASE_OFFSET", 0, 20, RW, 0x0}, /*  */
	{"SC1_V_INIT_PHASE_OFFSET", 0, 20, RW, 0x0}, /*  */
	{"SC1_ROUND_MODE", 0, 1, RW, 0x1}, /*  */
	{"SC1_V_COEFF_0B", 16, 11, RW, 0x200}, /*  */
	{"SC1_V_COEFF_0A", 0, 11, RW, 0x0}, /*  */
	{"SC1_V_COEFF_0D", 16, 11, RW, 0x0}, /*  */
	{"SC1_V_COEFF_0C", 0, 11, RW, 0x0}, /*  */
	{"SC1_V_COEFF_1B", 16, 11, RW, 0x1fc}, /*  */
	{"SC1_V_COEFF_1A", 0, 11, RW, 0x7f1}, /*  */
	{"SC1_V_COEFF_1D", 16, 11, RW, 0x7ff}, /*  */
	{"SC1_V_COEFF_1C", 0, 11, RW, 0x14}, /*  */
	{"SC1_V_COEFF_2B", 16, 11, RW, 0x1ef}, /*  */
	{"SC1_V_COEFF_2A", 0, 11, RW, 0x7e7}, /*  */
	{"SC1_V_COEFF_2D", 16, 11, RW, 0x7fd}, /*  */
	{"SC1_V_COEFF_2C", 0, 11, RW, 0x2d}, /*  */
	{"SC1_V_COEFF_3B", 16, 11, RW, 0x1d9}, /*  */
	{"SC1_V_COEFF_3A", 0, 11, RW, 0x7e1}, /*  */
	{"SC1_V_COEFF_3D", 16, 11, RW, 0x7fb}, /*  */
	{"SC1_V_COEFF_3C", 0, 11, RW, 0x4b}, /*  */
	{"SC1_V_COEFF_4B", 16, 11, RW, 0x1bb}, /*  */
	{"SC1_V_COEFF_4A", 0, 11, RW, 0x7df}, /*  */
	{"SC1_V_COEFF_4D", 16, 11, RW, 0x7f8}, /*  */
	{"SC1_V_COEFF_4C", 0, 11, RW, 0x6e}, /*  */
	{"SC1_V_COEFF_5B", 16, 11, RW, 0x198}, /*  */
	{"SC1_V_COEFF_5A", 0, 11, RW, 0x7df}, /*  */
	{"SC1_V_COEFF_5D", 16, 11, RW, 0x7f5}, /*  */
	{"SC1_V_COEFF_5C", 0, 11, RW, 0x94}, /*  */
	{"SC1_V_COEFF_6B", 16, 11, RW, 0x16f}, /*  */
	{"SC1_V_COEFF_6A", 0, 11, RW, 0x7e1}, /*  */
	{"SC1_V_COEFF_6D", 16, 11, RW, 0x7f2}, /*  */
	{"SC1_V_COEFF_6C", 0, 11, RW, 0xbe}, /*  */
	{"SC1_V_COEFF_7B", 16, 11, RW, 0x144}, /*  */
	{"SC1_V_COEFF_7A", 0, 11, RW, 0x7e5}, /*  */
	{"SC1_V_COEFF_7D", 16, 11, RW, 0x7ed}, /*  */
	{"SC1_V_COEFF_7C", 0, 11, RW, 0xea}, /*  */
	{"SC1_V_COEFF_8B", 16, 11, RW, 0x117}, /*  */
	{"SC1_V_COEFF_8A", 0, 11, RW, 0x7e9}, /*  */
	{"SC1_V_COEFF_8D", 16, 11, RW, 0x7e9}, /*  */
	{"SC1_V_COEFF_8C", 0, 11, RW, 0x117}, /*  */
	{"SC1_H_COEFF_0B", 16, 11, RW, 0x0}, /*  */
	{"SC1_H_COEFF_0A", 0, 11, RW, 0x0}, /*  */
	{"SC1_H_COEFF_0D", 16, 11, RW, 0x200}, /*  */
	{"SC1_H_COEFF_0C", 0, 11, RW, 0x0}, /*  */
	{"SC1_H_COEFF_0F", 16, 11, RW, 0x0}, /*  */
	{"SC1_H_COEFF_0E", 0, 11, RW, 0x0}, /*  */
	{"SC1_H_COEFF_0H", 16, 11, RW, 0x0}, /*  */
	{"SC1_H_COEFF_0G", 0, 11, RW, 0x0}, /*  */
	{"SC1_H_COEFF_1B", 16, 11, RW, 0x8}, /*  */
	{"SC1_H_COEFF_1A", 0, 11, RW, 0x7fe}, /*  */
	{"SC1_H_COEFF_1D", 16, 11, RW, 0x1fd}, /*  */
	{"SC1_H_COEFF_1C", 0, 11, RW, 0x7e7}, /*  */
	{"SC1_H_COEFF_1F", 16, 11, RW, 0x7f7}, /*  */
	{"SC1_H_COEFF_1E", 0, 11, RW, 0x1e}, /*  */
	{"SC1_H_COEFF_1H", 16, 11, RW, 0x7ff}, /*  */
	{"SC1_H_COEFF_1G", 0, 11, RW, 0x2}, /*  */
	{"SC1_H_COEFF_2B", 16, 11, RW, 0xe}, /*  */
	{"SC1_H_COEFF_2A", 0, 11, RW, 0x7fc}, /*  */
	{"SC1_H_COEFF_2D", 16, 11, RW, 0x1f3}, /*  */
	{"SC1_H_COEFF_2C", 0, 11, RW, 0x7d2}, /*  */
	{"SC1_H_COEFF_2F", 16, 11, RW, 0x7ed}, /*  */
	{"SC1_H_COEFF_2E", 0, 11, RW, 0x40}, /*  */
	{"SC1_H_COEFF_2H", 16, 11, RW, 0x7ff}, /*  */
	{"SC1_H_COEFF_2G", 0, 11, RW, 0x5}, /*  */
	{"SC1_H_COEFF_3B", 16, 11, RW, 0x14}, /*  */
	{"SC1_H_COEFF_3A", 0, 11, RW, 0x7fb}, /*  */
	{"SC1_H_COEFF_3D", 16, 11, RW, 0x1e2}, /*  */
	{"SC1_H_COEFF_3C", 0, 11, RW, 0x7c2}, /*  */
	{"SC1_H_COEFF_3F", 16, 11, RW, 0x7e2}, /*  */
	{"SC1_H_COEFF_3E", 0, 11, RW, 0x65}, /*  */
	{"SC1_H_COEFF_3H", 16, 11, RW, 0x7fe}, /*  */
	{"SC1_H_COEFF_3G", 0, 11, RW, 0x8}, /*  */
	{"SC1_H_COEFF_4B", 16, 11, RW, 0x17}, /*  */
	{"SC1_H_COEFF_4A", 0, 11, RW, 0x7fa}, /*  */
	{"SC1_H_COEFF_4D", 16, 11, RW, 0x1ca}, /*  */
	{"SC1_H_COEFF_4C", 0, 11, RW, 0x7b7}, /*  */
	{"SC1_H_COEFF_4F", 16, 11, RW, 0x7d7}, /*  */
	{"SC1_H_COEFF_4E", 0, 11, RW, 0x8e}, /*  */
	{"SC1_H_COEFF_4H", 16, 11, RW, 0x7fd}, /*  */
	{"SC1_H_COEFF_4G", 0, 11, RW, 0xc}, /*  */
	{"SC1_H_COEFF_5B", 16, 11, RW, 0x19}, /*  */
	{"SC1_H_COEFF_5A", 0, 11, RW, 0x7fa}, /*  */
	{"SC1_H_COEFF_5D", 16, 11, RW, 0x1ad}, /*  */
	{"SC1_H_COEFF_5C", 0, 11, RW, 0x7b0}, /*  */
	{"SC1_H_COEFF_5F", 16, 11, RW, 0x7cb}, /*  */
	{"SC1_H_COEFF_5E", 0, 11, RW, 0xb9}, /*  */
	{"SC1_H_COEFF_5H", 16, 11, RW, 0x7fd}, /*  */
	{"SC1_H_COEFF_5G", 0, 11, RW, 0xf}, /*  */
	{"SC1_H_COEFF_6B", 16, 11, RW, 0x1a}, /*  */
	{"SC1_H_COEFF_6A", 0, 11, RW, 0x7fa}, /*  */
	{"SC1_H_COEFF_6D", 16, 11, RW, 0x18b}, /*  */
	{"SC1_H_COEFF_6C", 0, 11, RW, 0x7ad}, /*  */
	{"SC1_H_COEFF_6F", 16, 11, RW, 0x7c1}, /*  */
	{"SC1_H_COEFF_6E", 0, 11, RW, 0xe4}, /*  */
	{"SC1_H_COEFF_6H", 16, 11, RW, 0x7fc}, /*  */
	{"SC1_H_COEFF_6G", 0, 11, RW, 0x13}, /*  */
	{"SC1_H_COEFF_7B", 16, 11, RW, 0x19}, /*  */
	{"SC1_H_COEFF_7A", 0, 11, RW, 0x7fa}, /*  */
	{"SC1_H_COEFF_7D", 16, 11, RW, 0x165}, /*  */
	{"SC1_H_COEFF_7C", 0, 11, RW, 0x7ae}, /*  */
	{"SC1_H_COEFF_7F", 16, 11, RW, 0x7b9}, /*  */
	{"SC1_H_COEFF_7E", 0, 11, RW, 0x111}, /*  */
	{"SC1_H_COEFF_7H", 16, 11, RW, 0x7fb}, /*  */
	{"SC1_H_COEFF_7G", 0, 11, RW, 0x15}, /*  */
	{"SC1_H_COEFF_8B", 16, 11, RW, 0x17}, /*  */
	{"SC1_H_COEFF_8A", 0, 11, RW, 0x7fb}, /*  */
	{"SC1_H_COEFF_8D", 16, 11, RW, 0x13c}, /*  */
	{"SC1_H_COEFF_8C", 0, 11, RW, 0x7b2}, /*  */
	{"SC1_H_COEFF_8F", 16, 11, RW, 0x7b2}, /*  */
	{"SC1_H_COEFF_8E", 0, 11, RW, 0x13c}, /*  */
	{"SC1_H_COEFF_8H", 16, 11, RW, 0x7fb}, /*  */
	{"SC1_H_COEFF_8G", 0, 11, RW, 0x17}, /*  */
	{"SC2_OUT_CROP_ENABLE", 9, 1, RW, 0x0}, /*  */
	{"SC2_STRIP_ENABLE", 8, 1, RW, 0x0}, /*  */
	{"SC2_CLK_GATE_DISABLE", 3, 1, RW, 0x0}, /*  */
	{"SC2_BYPASS", 1, 1, RW, 0x0}, /*  */
	{"SC2_ENABLE", 0, 1, RW, 0x0}, /*  */
	{"SC2_SRC_HPOS", 16, 14, RW, 0x0}, /*  */
	{"SC2_SRC_VPOS", 0, 14, RW, 0x0}, /*  */
	{"SC2_SRC_HSIZE", 16, 14, RW, 0x0}, /*  */
	{"SC2_SRC_VSIZE", 0, 14, RW, 0x0}, /*  */
	{"SC2_DST_HSIZE", 16, 14, RW, 0x0}, /*  */
	{"SC2_DST_VSIZE", 0, 14, RW, 0x0}, /*  */
	{"SC2_H_RATIO", 0, 28, RW, 0x100000}, /*  */
	{"SC2_V_RATIO", 0, 28, RW, 0x100000}, /*  */
	{"SC2_H_INIT_PHASE_OFFSET", 0, 20, RW, 0x0}, /*  */
	{"SC2_V_INIT_PHASE_OFFSET", 0, 20, RW, 0x0}, /*  */
	{"SC2_ROUND_MODE", 0, 1, RW, 0x1}, /*  */
	{"SC2_V_COEFF_0B", 16, 11, RW, 0x200}, /*  */
	{"SC2_V_COEFF_0A", 0, 11, RW, 0x0}, /*  */
	{"SC2_V_COEFF_0D", 16, 11, RW, 0x0}, /*  */
	{"SC2_V_COEFF_0C", 0, 11, RW, 0x0}, /*  */
	{"SC2_V_COEFF_1B", 16, 11, RW, 0x1fc}, /*  */
	{"SC2_V_COEFF_1A", 0, 11, RW, 0x7f1}, /*  */
	{"SC2_V_COEFF_1D", 16, 11, RW, 0x7ff}, /*  */
	{"SC2_V_COEFF_1C", 0, 11, RW, 0x14}, /*  */
	{"SC2_V_COEFF_2B", 16, 11, RW, 0x1ef}, /*  */
	{"SC2_V_COEFF_2A", 0, 11, RW, 0x7e7}, /*  */
	{"SC2_V_COEFF_2D", 16, 11, RW, 0x7fd}, /*  */
	{"SC2_V_COEFF_2C", 0, 11, RW, 0x2d}, /*  */
	{"SC2_V_COEFF_3B", 16, 11, RW, 0x1d9}, /*  */
	{"SC2_V_COEFF_3A", 0, 11, RW, 0x7e1}, /*  */
	{"SC2_V_COEFF_3D", 16, 11, RW, 0x7fb}, /*  */
	{"SC2_V_COEFF_3C", 0, 11, RW, 0x4b}, /*  */
	{"SC2_V_COEFF_4B", 16, 11, RW, 0x1bb}, /*  */
	{"SC2_V_COEFF_4A", 0, 11, RW, 0x7df}, /*  */
	{"SC2_V_COEFF_4D", 16, 11, RW, 0x7f8}, /*  */
	{"SC2_V_COEFF_4C", 0, 11, RW, 0x6e}, /*  */
	{"SC2_V_COEFF_5B", 16, 11, RW, 0x198}, /*  */
	{"SC2_V_COEFF_5A", 0, 11, RW, 0x7df}, /*  */
	{"SC2_V_COEFF_5D", 16, 11, RW, 0x7f5}, /*  */
	{"SC2_V_COEFF_5C", 0, 11, RW, 0x94}, /*  */
	{"SC2_V_COEFF_6B", 16, 11, RW, 0x16f}, /*  */
	{"SC2_V_COEFF_6A", 0, 11, RW, 0x7e1}, /*  */
	{"SC2_V_COEFF_6D", 16, 11, RW, 0x7f2}, /*  */
	{"SC2_V_COEFF_6C", 0, 11, RW, 0xbe}, /*  */
	{"SC2_V_COEFF_7B", 16, 11, RW, 0x144}, /*  */
	{"SC2_V_COEFF_7A", 0, 11, RW, 0x7e5}, /*  */
	{"SC2_V_COEFF_7D", 16, 11, RW, 0x7ed}, /*  */
	{"SC2_V_COEFF_7C", 0, 11, RW, 0xea}, /*  */
	{"SC2_V_COEFF_8B", 16, 11, RW, 0x117}, /*  */
	{"SC2_V_COEFF_8A", 0, 11, RW, 0x7e9}, /*  */
	{"SC2_V_COEFF_8D", 16, 11, RW, 0x7e9}, /*  */
	{"SC2_V_COEFF_8C", 0, 11, RW, 0x117}, /*  */
	{"SC2_H_COEFF_0B", 16, 11, RW, 0x0}, /*  */
	{"SC2_H_COEFF_0A", 0, 11, RW, 0x0}, /*  */
	{"SC2_H_COEFF_0D", 16, 11, RW, 0x200}, /*  */
	{"SC2_H_COEFF_0C", 0, 11, RW, 0x0}, /*  */
	{"SC2_H_COEFF_0F", 16, 11, RW, 0x0}, /*  */
	{"SC2_H_COEFF_0E", 0, 11, RW, 0x0}, /*  */
	{"SC2_H_COEFF_0H", 16, 11, RW, 0x0}, /*  */
	{"SC2_H_COEFF_0G", 0, 11, RW, 0x0}, /*  */
	{"SC2_H_COEFF_1B", 16, 11, RW, 0x8}, /*  */
	{"SC2_H_COEFF_1A", 0, 11, RW, 0x7fe}, /*  */
	{"SC2_H_COEFF_1D", 16, 11, RW, 0x1fd}, /*  */
	{"SC2_H_COEFF_1C", 0, 11, RW, 0x7e7}, /*  */
	{"SC2_H_COEFF_1F", 16, 11, RW, 0x7f7}, /*  */
	{"SC2_H_COEFF_1E", 0, 11, RW, 0x1e}, /*  */
	{"SC2_H_COEFF_1H", 16, 11, RW, 0x7ff}, /*  */
	{"SC2_H_COEFF_1G", 0, 11, RW, 0x2}, /*  */
	{"SC2_H_COEFF_2B", 16, 11, RW, 0xe}, /*  */
	{"SC2_H_COEFF_2A", 0, 11, RW, 0x7fc}, /*  */
	{"SC2_H_COEFF_2D", 16, 11, RW, 0x1f3}, /*  */
	{"SC2_H_COEFF_2C", 0, 11, RW, 0x7d2}, /*  */
	{"SC2_H_COEFF_2F", 16, 11, RW, 0x7ed}, /*  */
	{"SC2_H_COEFF_2E", 0, 11, RW, 0x40}, /*  */
	{"SC2_H_COEFF_2H", 16, 11, RW, 0x7ff}, /*  */
	{"SC2_H_COEFF_2G", 0, 11, RW, 0x5}, /*  */
	{"SC2_H_COEFF_3B", 16, 11, RW, 0x14}, /*  */
	{"SC2_H_COEFF_3A", 0, 11, RW, 0x7fb}, /*  */
	{"SC2_H_COEFF_3D", 16, 11, RW, 0x1e2}, /*  */
	{"SC2_H_COEFF_3C", 0, 11, RW, 0x7c2}, /*  */
	{"SC2_H_COEFF_3F", 16, 11, RW, 0x7e2}, /*  */
	{"SC2_H_COEFF_3E", 0, 11, RW, 0x65}, /*  */
	{"SC2_H_COEFF_3H", 16, 11, RW, 0x7fe}, /*  */
	{"SC2_H_COEFF_3G", 0, 11, RW, 0x8}, /*  */
	{"SC2_H_COEFF_4B", 16, 11, RW, 0x17}, /*  */
	{"SC2_H_COEFF_4A", 0, 11, RW, 0x7fa}, /*  */
	{"SC2_H_COEFF_4D", 16, 11, RW, 0x1ca}, /*  */
	{"SC2_H_COEFF_4C", 0, 11, RW, 0x7b7}, /*  */
	{"SC2_H_COEFF_4F", 16, 11, RW, 0x7d7}, /*  */
	{"SC2_H_COEFF_4E", 0, 11, RW, 0x8e}, /*  */
	{"SC2_H_COEFF_4H", 16, 11, RW, 0x7fd}, /*  */
	{"SC2_H_COEFF_4G", 0, 11, RW, 0xc}, /*  */
	{"SC2_H_COEFF_5B", 16, 11, RW, 0x19}, /*  */
	{"SC2_H_COEFF_5A", 0, 11, RW, 0x7fa}, /*  */
	{"SC2_H_COEFF_5D", 16, 11, RW, 0x1ad}, /*  */
	{"SC2_H_COEFF_5C", 0, 11, RW, 0x7b0}, /*  */
	{"SC2_H_COEFF_5F", 16, 11, RW, 0x7cb}, /*  */
	{"SC2_H_COEFF_5E", 0, 11, RW, 0xb9}, /*  */
	{"SC2_H_COEFF_5H", 16, 11, RW, 0x7fd}, /*  */
	{"SC2_H_COEFF_5G", 0, 11, RW, 0xf}, /*  */
	{"SC2_H_COEFF_6B", 16, 11, RW, 0x1a}, /*  */
	{"SC2_H_COEFF_6A", 0, 11, RW, 0x7fa}, /*  */
	{"SC2_H_COEFF_6D", 16, 11, RW, 0x18b}, /*  */
	{"SC2_H_COEFF_6C", 0, 11, RW, 0x7ad}, /*  */
	{"SC2_H_COEFF_6F", 16, 11, RW, 0x7c1}, /*  */
	{"SC2_H_COEFF_6E", 0, 11, RW, 0xe4}, /*  */
	{"SC2_H_COEFF_6H", 16, 11, RW, 0x7fc}, /*  */
	{"SC2_H_COEFF_6G", 0, 11, RW, 0x13}, /*  */
	{"SC2_H_COEFF_7B", 16, 11, RW, 0x19}, /*  */
	{"SC2_H_COEFF_7A", 0, 11, RW, 0x7fa}, /*  */
	{"SC2_H_COEFF_7D", 16, 11, RW, 0x165}, /*  */
	{"SC2_H_COEFF_7C", 0, 11, RW, 0x7ae}, /*  */
	{"SC2_H_COEFF_7F", 16, 11, RW, 0x7b9}, /*  */
	{"SC2_H_COEFF_7E", 0, 11, RW, 0x111}, /*  */
	{"SC2_H_COEFF_7H", 16, 11, RW, 0x7fb}, /*  */
	{"SC2_H_COEFF_7G", 0, 11, RW, 0x15}, /*  */
	{"SC2_H_COEFF_8B", 16, 11, RW, 0x17}, /*  */
	{"SC2_H_COEFF_8A", 0, 11, RW, 0x7fb}, /*  */
	{"SC2_H_COEFF_8D", 16, 11, RW, 0x13c}, /*  */
	{"SC2_H_COEFF_8C", 0, 11, RW, 0x7b2}, /*  */
	{"SC2_H_COEFF_8F", 16, 11, RW, 0x7b2}, /*  */
	{"SC2_H_COEFF_8E", 0, 11, RW, 0x13c}, /*  */
	{"SC2_H_COEFF_8H", 16, 11, RW, 0x7fb}, /*  */
	{"SC2_H_COEFF_8G", 0, 11, RW, 0x17}, /*  */
	{"SC3_OUT_CROP_ENABLE", 9, 1, RW, 0x0}, /*  */
	{"SC3_STRIP_ENABLE", 8, 1, RW, 0x0}, /*  */
	{"SC3_CLK_GATE_DISABLE", 3, 1, RW, 0x0}, /*  */
	{"SC3_BYPASS", 1, 1, RW, 0x0}, /*  */
	{"SC3_ENABLE", 0, 1, RW, 0x0}, /*  */
	{"SC3_SRC_HPOS", 16, 14, RW, 0x0}, /*  */
	{"SC3_SRC_VPOS", 0, 14, RW, 0x0}, /*  */
	{"SC3_SRC_HSIZE", 16, 14, RW, 0x0}, /*  */
	{"SC3_SRC_VSIZE", 0, 14, RW, 0x0}, /*  */
	{"SC3_DST_HSIZE", 16, 14, RW, 0x0}, /*  */
	{"SC3_DST_VSIZE", 0, 14, RW, 0x0}, /*  */
	{"SC3_H_RATIO", 0, 28, RW, 0x100000}, /*  */
	{"SC3_V_RATIO", 0, 28, RW, 0x100000}, /*  */
	{"SC3_H_INIT_PHASE_OFFSET", 0, 20, RW, 0x0}, /*  */
	{"SC3_V_INIT_PHASE_OFFSET", 0, 20, RW, 0x0}, /*  */
	{"SC3_ROUND_MODE", 0, 1, RW, 0x1}, /*  */
	{"SC3_V_COEFF_0B", 16, 11, RW, 0x200}, /*  */
	{"SC3_V_COEFF_0A", 0, 11, RW, 0x0}, /*  */
	{"SC3_V_COEFF_0D", 16, 11, RW, 0x0}, /*  */
	{"SC3_V_COEFF_0C", 0, 11, RW, 0x0}, /*  */
	{"SC3_V_COEFF_1B", 16, 11, RW, 0x1fc}, /*  */
	{"SC3_V_COEFF_1A", 0, 11, RW, 0x7f1}, /*  */
	{"SC3_V_COEFF_1D", 16, 11, RW, 0x7ff}, /*  */
	{"SC3_V_COEFF_1C", 0, 11, RW, 0x14}, /*  */
	{"SC3_V_COEFF_2B", 16, 11, RW, 0x1ef}, /*  */
	{"SC3_V_COEFF_2A", 0, 11, RW, 0x7e7}, /*  */
	{"SC3_V_COEFF_2D", 16, 11, RW, 0x7fd}, /*  */
	{"SC3_V_COEFF_2C", 0, 11, RW, 0x2d}, /*  */
	{"SC3_V_COEFF_3B", 16, 11, RW, 0x1d9}, /*  */
	{"SC3_V_COEFF_3A", 0, 11, RW, 0x7e1}, /*  */
	{"SC3_V_COEFF_3D", 16, 11, RW, 0x7fb}, /*  */
	{"SC3_V_COEFF_3C", 0, 11, RW, 0x4b}, /*  */
	{"SC3_V_COEFF_4B", 16, 11, RW, 0x1bb}, /*  */
	{"SC3_V_COEFF_4A", 0, 11, RW, 0x7df}, /*  */
	{"SC3_V_COEFF_4D", 16, 11, RW, 0x7f8}, /*  */
	{"SC3_V_COEFF_4C", 0, 11, RW, 0x6e}, /*  */
	{"SC3_V_COEFF_5B", 16, 11, RW, 0x198}, /*  */
	{"SC3_V_COEFF_5A", 0, 11, RW, 0x7df}, /*  */
	{"SC3_V_COEFF_5D", 16, 11, RW, 0x7f5}, /*  */
	{"SC3_V_COEFF_5C", 0, 11, RW, 0x94}, /*  */
	{"SC3_V_COEFF_6B", 16, 11, RW, 0x16f}, /*  */
	{"SC3_V_COEFF_6A", 0, 11, RW, 0x7e1}, /*  */
	{"SC3_V_COEFF_6D", 16, 11, RW, 0x7f2}, /*  */
	{"SC3_V_COEFF_6C", 0, 11, RW, 0xbe}, /*  */
	{"SC3_V_COEFF_7B", 16, 11, RW, 0x144}, /*  */
	{"SC3_V_COEFF_7A", 0, 11, RW, 0x7e5}, /*  */
	{"SC3_V_COEFF_7D", 16, 11, RW, 0x7ed}, /*  */
	{"SC3_V_COEFF_7C", 0, 11, RW, 0xea}, /*  */
	{"SC3_V_COEFF_8B", 16, 11, RW, 0x117}, /*  */
	{"SC3_V_COEFF_8A", 0, 11, RW, 0x7e9}, /*  */
	{"SC3_V_COEFF_8D", 16, 11, RW, 0x7e9}, /*  */
	{"SC3_V_COEFF_8C", 0, 11, RW, 0x117}, /*  */
	{"SC3_H_COEFF_0B", 16, 11, RW, 0x0}, /*  */
	{"SC3_H_COEFF_0A", 0, 11, RW, 0x0}, /*  */
	{"SC3_H_COEFF_0D", 16, 11, RW, 0x200}, /*  */
	{"SC3_H_COEFF_0C", 0, 11, RW, 0x0}, /*  */
	{"SC3_H_COEFF_0F", 16, 11, RW, 0x0}, /*  */
	{"SC3_H_COEFF_0E", 0, 11, RW, 0x0}, /*  */
	{"SC3_H_COEFF_0H", 16, 11, RW, 0x0}, /*  */
	{"SC3_H_COEFF_0G", 0, 11, RW, 0x0}, /*  */
	{"SC3_H_COEFF_1B", 16, 11, RW, 0x8}, /*  */
	{"SC3_H_COEFF_1A", 0, 11, RW, 0x7fe}, /*  */
	{"SC3_H_COEFF_1D", 16, 11, RW, 0x1fd}, /*  */
	{"SC3_H_COEFF_1C", 0, 11, RW, 0x7e7}, /*  */
	{"SC3_H_COEFF_1F", 16, 11, RW, 0x7f7}, /*  */
	{"SC3_H_COEFF_1E", 0, 11, RW, 0x1e}, /*  */
	{"SC3_H_COEFF_1H", 16, 11, RW, 0x7ff}, /*  */
	{"SC3_H_COEFF_1G", 0, 11, RW, 0x2}, /*  */
	{"SC3_H_COEFF_2B", 16, 11, RW, 0xe}, /*  */
	{"SC3_H_COEFF_2A", 0, 11, RW, 0x7fc}, /*  */
	{"SC3_H_COEFF_2D", 16, 11, RW, 0x1f3}, /*  */
	{"SC3_H_COEFF_2C", 0, 11, RW, 0x7d2}, /*  */
	{"SC3_H_COEFF_2F", 16, 11, RW, 0x7ed}, /*  */
	{"SC3_H_COEFF_2E", 0, 11, RW, 0x40}, /*  */
	{"SC3_H_COEFF_2H", 16, 11, RW, 0x7ff}, /*  */
	{"SC3_H_COEFF_2G", 0, 11, RW, 0x5}, /*  */
	{"SC3_H_COEFF_3B", 16, 11, RW, 0x14}, /*  */
	{"SC3_H_COEFF_3A", 0, 11, RW, 0x7fb}, /*  */
	{"SC3_H_COEFF_3D", 16, 11, RW, 0x1e2}, /*  */
	{"SC3_H_COEFF_3C", 0, 11, RW, 0x7c2}, /*  */
	{"SC3_H_COEFF_3F", 16, 11, RW, 0x7e2}, /*  */
	{"SC3_H_COEFF_3E", 0, 11, RW, 0x65}, /*  */
	{"SC3_H_COEFF_3H", 16, 11, RW, 0x7fe}, /*  */
	{"SC3_H_COEFF_3G", 0, 11, RW, 0x8}, /*  */
	{"SC3_H_COEFF_4B", 16, 11, RW, 0x17}, /*  */
	{"SC3_H_COEFF_4A", 0, 11, RW, 0x7fa}, /*  */
	{"SC3_H_COEFF_4D", 16, 11, RW, 0x1ca}, /*  */
	{"SC3_H_COEFF_4C", 0, 11, RW, 0x7b7}, /*  */
	{"SC3_H_COEFF_4F", 16, 11, RW, 0x7d7}, /*  */
	{"SC3_H_COEFF_4E", 0, 11, RW, 0x8e}, /*  */
	{"SC3_H_COEFF_4H", 16, 11, RW, 0x7fd}, /*  */
	{"SC3_H_COEFF_4G", 0, 11, RW, 0xc}, /*  */
	{"SC3_H_COEFF_5B", 16, 11, RW, 0x19}, /*  */
	{"SC3_H_COEFF_5A", 0, 11, RW, 0x7fa}, /*  */
	{"SC3_H_COEFF_5D", 16, 11, RW, 0x1ad}, /*  */
	{"SC3_H_COEFF_5C", 0, 11, RW, 0x7b0}, /*  */
	{"SC3_H_COEFF_5F", 16, 11, RW, 0x7cb}, /*  */
	{"SC3_H_COEFF_5E", 0, 11, RW, 0xb9}, /*  */
	{"SC3_H_COEFF_5H", 16, 11, RW, 0x7fd}, /*  */
	{"SC3_H_COEFF_5G", 0, 11, RW, 0xf}, /*  */
	{"SC3_H_COEFF_6B", 16, 11, RW, 0x1a}, /*  */
	{"SC3_H_COEFF_6A", 0, 11, RW, 0x7fa}, /*  */
	{"SC3_H_COEFF_6D", 16, 11, RW, 0x18b}, /*  */
	{"SC3_H_COEFF_6C", 0, 11, RW, 0x7ad}, /*  */
	{"SC3_H_COEFF_6F", 16, 11, RW, 0x7c1}, /*  */
	{"SC3_H_COEFF_6E", 0, 11, RW, 0xe4}, /*  */
	{"SC3_H_COEFF_6H", 16, 11, RW, 0x7fc}, /*  */
	{"SC3_H_COEFF_6G", 0, 11, RW, 0x13}, /*  */
	{"SC3_H_COEFF_7B", 16, 11, RW, 0x19}, /*  */
	{"SC3_H_COEFF_7A", 0, 11, RW, 0x7fa}, /*  */
	{"SC3_H_COEFF_7D", 16, 11, RW, 0x165}, /*  */
	{"SC3_H_COEFF_7C", 0, 11, RW, 0x7ae}, /*  */
	{"SC3_H_COEFF_7F", 16, 11, RW, 0x7b9}, /*  */
	{"SC3_H_COEFF_7E", 0, 11, RW, 0x111}, /*  */
	{"SC3_H_COEFF_7H", 16, 11, RW, 0x7fb}, /*  */
	{"SC3_H_COEFF_7G", 0, 11, RW, 0x15}, /*  */
	{"SC3_H_COEFF_8B", 16, 11, RW, 0x17}, /*  */
	{"SC3_H_COEFF_8A", 0, 11, RW, 0x7fb}, /*  */
	{"SC3_H_COEFF_8D", 16, 11, RW, 0x13c}, /*  */
	{"SC3_H_COEFF_8C", 0, 11, RW, 0x7b2}, /*  */
	{"SC3_H_COEFF_8F", 16, 11, RW, 0x7b2}, /*  */
	{"SC3_H_COEFF_8E", 0, 11, RW, 0x13c}, /*  */
	{"SC3_H_COEFF_8H", 16, 11, RW, 0x7fb}, /*  */
	{"SC3_H_COEFF_8G", 0, 11, RW, 0x17}, /*  */
	{"SC4_OUT_CROP_ENABLE", 9, 1, RW, 0x0}, /*  */
	{"SC4_STRIP_ENABLE", 8, 1, RW, 0x0}, /*  */
	{"SC4_CLK_GATE_DISABLE", 3, 1, RW, 0x0}, /*  */
	{"SC4_BYPASS", 1, 1, RW, 0x0}, /*  */
	{"SC4_ENABLE", 0, 1, RW, 0x0}, /*  */
	{"SC4_SRC_HPOS", 16, 14, RW, 0x0}, /*  */
	{"SC4_SRC_VPOS", 0, 14, RW, 0x0}, /*  */
	{"SC4_SRC_HSIZE", 16, 14, RW, 0x0}, /*  */
	{"SC4_SRC_VSIZE", 0, 14, RW, 0x0}, /*  */
	{"SC4_DST_HSIZE", 16, 14, RW, 0x0}, /*  */
	{"SC4_DST_VSIZE", 0, 14, RW, 0x0}, /*  */
	{"SC4_H_RATIO", 0, 28, RW, 0x100000}, /*  */
	{"SC4_V_RATIO", 0, 28, RW, 0x100000}, /*  */
	{"SC4_H_INIT_PHASE_OFFSET", 0, 20, RW, 0x0}, /*  */
	{"SC4_V_INIT_PHASE_OFFSET", 0, 20, RW, 0x0}, /*  */
	{"SC4_ROUND_MODE", 0, 1, RW, 0x1}, /*  */
	{"SC4_V_COEFF_0B", 16, 11, RW, 0x200}, /*  */
	{"SC4_V_COEFF_0A", 0, 11, RW, 0x0}, /*  */
	{"SC4_V_COEFF_0D", 16, 11, RW, 0x0}, /*  */
	{"SC4_V_COEFF_0C", 0, 11, RW, 0x0}, /*  */
	{"SC4_V_COEFF_1B", 16, 11, RW, 0x1fc}, /*  */
	{"SC4_V_COEFF_1A", 0, 11, RW, 0x7f1}, /*  */
	{"SC4_V_COEFF_1D", 16, 11, RW, 0x7ff}, /*  */
	{"SC4_V_COEFF_1C", 0, 11, RW, 0x14}, /*  */
	{"SC4_V_COEFF_2B", 16, 11, RW, 0x1ef}, /*  */
	{"SC4_V_COEFF_2A", 0, 11, RW, 0x7e7}, /*  */
	{"SC4_V_COEFF_2D", 16, 11, RW, 0x7fd}, /*  */
	{"SC4_V_COEFF_2C", 0, 11, RW, 0x2d}, /*  */
	{"SC4_V_COEFF_3B", 16, 11, RW, 0x1d9}, /*  */
	{"SC4_V_COEFF_3A", 0, 11, RW, 0x7e1}, /*  */
	{"SC4_V_COEFF_3D", 16, 11, RW, 0x7fb}, /*  */
	{"SC4_V_COEFF_3C", 0, 11, RW, 0x4b}, /*  */
	{"SC4_V_COEFF_4B", 16, 11, RW, 0x1bb}, /*  */
	{"SC4_V_COEFF_4A", 0, 11, RW, 0x7df}, /*  */
	{"SC4_V_COEFF_4D", 16, 11, RW, 0x7f8}, /*  */
	{"SC4_V_COEFF_4C", 0, 11, RW, 0x6e}, /*  */
	{"SC4_V_COEFF_5B", 16, 11, RW, 0x198}, /*  */
	{"SC4_V_COEFF_5A", 0, 11, RW, 0x7df}, /*  */
	{"SC4_V_COEFF_5D", 16, 11, RW, 0x7f5}, /*  */
	{"SC4_V_COEFF_5C", 0, 11, RW, 0x94}, /*  */
	{"SC4_V_COEFF_6B", 16, 11, RW, 0x16f}, /*  */
	{"SC4_V_COEFF_6A", 0, 11, RW, 0x7e1}, /*  */
	{"SC4_V_COEFF_6D", 16, 11, RW, 0x7f2}, /*  */
	{"SC4_V_COEFF_6C", 0, 11, RW, 0xbe}, /*  */
	{"SC4_V_COEFF_7B", 16, 11, RW, 0x144}, /*  */
	{"SC4_V_COEFF_7A", 0, 11, RW, 0x7e5}, /*  */
	{"SC4_V_COEFF_7D", 16, 11, RW, 0x7ed}, /*  */
	{"SC4_V_COEFF_7C", 0, 11, RW, 0xea}, /*  */
	{"SC4_V_COEFF_8B", 16, 11, RW, 0x117}, /*  */
	{"SC4_V_COEFF_8A", 0, 11, RW, 0x7e9}, /*  */
	{"SC4_V_COEFF_8D", 16, 11, RW, 0x7e9}, /*  */
	{"SC4_V_COEFF_8C", 0, 11, RW, 0x117}, /*  */
	{"SC4_H_COEFF_0B", 16, 11, RW, 0x0}, /*  */
	{"SC4_H_COEFF_0A", 0, 11, RW, 0x0}, /*  */
	{"SC4_H_COEFF_0D", 16, 11, RW, 0x200}, /*  */
	{"SC4_H_COEFF_0C", 0, 11, RW, 0x0}, /*  */
	{"SC4_H_COEFF_0F", 16, 11, RW, 0x0}, /*  */
	{"SC4_H_COEFF_0E", 0, 11, RW, 0x0}, /*  */
	{"SC4_H_COEFF_0H", 16, 11, RW, 0x0}, /*  */
	{"SC4_H_COEFF_0G", 0, 11, RW, 0x0}, /*  */
	{"SC4_H_COEFF_1B", 16, 11, RW, 0x8}, /*  */
	{"SC4_H_COEFF_1A", 0, 11, RW, 0x7fe}, /*  */
	{"SC4_H_COEFF_1D", 16, 11, RW, 0x1fd}, /*  */
	{"SC4_H_COEFF_1C", 0, 11, RW, 0x7e7}, /*  */
	{"SC4_H_COEFF_1F", 16, 11, RW, 0x7f7}, /*  */
	{"SC4_H_COEFF_1E", 0, 11, RW, 0x1e}, /*  */
	{"SC4_H_COEFF_1H", 16, 11, RW, 0x7ff}, /*  */
	{"SC4_H_COEFF_1G", 0, 11, RW, 0x2}, /*  */
	{"SC4_H_COEFF_2B", 16, 11, RW, 0xe}, /*  */
	{"SC4_H_COEFF_2A", 0, 11, RW, 0x7fc}, /*  */
	{"SC4_H_COEFF_2D", 16, 11, RW, 0x1f3}, /*  */
	{"SC4_H_COEFF_2C", 0, 11, RW, 0x7d2}, /*  */
	{"SC4_H_COEFF_2F", 16, 11, RW, 0x7ed}, /*  */
	{"SC4_H_COEFF_2E", 0, 11, RW, 0x40}, /*  */
	{"SC4_H_COEFF_2H", 16, 11, RW, 0x7ff}, /*  */
	{"SC4_H_COEFF_2G", 0, 11, RW, 0x5}, /*  */
	{"SC4_H_COEFF_3B", 16, 11, RW, 0x14}, /*  */
	{"SC4_H_COEFF_3A", 0, 11, RW, 0x7fb}, /*  */
	{"SC4_H_COEFF_3D", 16, 11, RW, 0x1e2}, /*  */
	{"SC4_H_COEFF_3C", 0, 11, RW, 0x7c2}, /*  */
	{"SC4_H_COEFF_3F", 16, 11, RW, 0x7e2}, /*  */
	{"SC4_H_COEFF_3E", 0, 11, RW, 0x65}, /*  */
	{"SC4_H_COEFF_3H", 16, 11, RW, 0x7fe}, /*  */
	{"SC4_H_COEFF_3G", 0, 11, RW, 0x8}, /*  */
	{"SC4_H_COEFF_4B", 16, 11, RW, 0x17}, /*  */
	{"SC4_H_COEFF_4A", 0, 11, RW, 0x7fa}, /*  */
	{"SC4_H_COEFF_4D", 16, 11, RW, 0x1ca}, /*  */
	{"SC4_H_COEFF_4C", 0, 11, RW, 0x7b7}, /*  */
	{"SC4_H_COEFF_4F", 16, 11, RW, 0x7d7}, /*  */
	{"SC4_H_COEFF_4E", 0, 11, RW, 0x8e}, /*  */
	{"SC4_H_COEFF_4H", 16, 11, RW, 0x7fd}, /*  */
	{"SC4_H_COEFF_4G", 0, 11, RW, 0xc}, /*  */
	{"SC4_H_COEFF_5B", 16, 11, RW, 0x19}, /*  */
	{"SC4_H_COEFF_5A", 0, 11, RW, 0x7fa}, /*  */
	{"SC4_H_COEFF_5D", 16, 11, RW, 0x1ad}, /*  */
	{"SC4_H_COEFF_5C", 0, 11, RW, 0x7b0}, /*  */
	{"SC4_H_COEFF_5F", 16, 11, RW, 0x7cb}, /*  */
	{"SC4_H_COEFF_5E", 0, 11, RW, 0xb9}, /*  */
	{"SC4_H_COEFF_5H", 16, 11, RW, 0x7fd}, /*  */
	{"SC4_H_COEFF_5G", 0, 11, RW, 0xf}, /*  */
	{"SC4_H_COEFF_6B", 16, 11, RW, 0x1a}, /*  */
	{"SC4_H_COEFF_6A", 0, 11, RW, 0x7fa}, /*  */
	{"SC4_H_COEFF_6D", 16, 11, RW, 0x18b}, /*  */
	{"SC4_H_COEFF_6C", 0, 11, RW, 0x7ad}, /*  */
	{"SC4_H_COEFF_6F", 16, 11, RW, 0x7c1}, /*  */
	{"SC4_H_COEFF_6E", 0, 11, RW, 0xe4}, /*  */
	{"SC4_H_COEFF_6H", 16, 11, RW, 0x7fc}, /*  */
	{"SC4_H_COEFF_6G", 0, 11, RW, 0x13}, /*  */
	{"SC4_H_COEFF_7B", 16, 11, RW, 0x19}, /*  */
	{"SC4_H_COEFF_7A", 0, 11, RW, 0x7fa}, /*  */
	{"SC4_H_COEFF_7D", 16, 11, RW, 0x165}, /*  */
	{"SC4_H_COEFF_7C", 0, 11, RW, 0x7ae}, /*  */
	{"SC4_H_COEFF_7F", 16, 11, RW, 0x7b9}, /*  */
	{"SC4_H_COEFF_7E", 0, 11, RW, 0x111}, /*  */
	{"SC4_H_COEFF_7H", 16, 11, RW, 0x7fb}, /*  */
	{"SC4_H_COEFF_7G", 0, 11, RW, 0x15}, /*  */
	{"SC4_H_COEFF_8B", 16, 11, RW, 0x17}, /*  */
	{"SC4_H_COEFF_8A", 0, 11, RW, 0x7fb}, /*  */
	{"SC4_H_COEFF_8D", 16, 11, RW, 0x13c}, /*  */
	{"SC4_H_COEFF_8C", 0, 11, RW, 0x7b2}, /*  */
	{"SC4_H_COEFF_8F", 16, 11, RW, 0x7b2}, /*  */
	{"SC4_H_COEFF_8E", 0, 11, RW, 0x13c}, /*  */
	{"SC4_H_COEFF_8H", 16, 11, RW, 0x7fb}, /*  */
	{"SC4_H_COEFF_8G", 0, 11, RW, 0x17}, /*  */
	{"PC0_OUT_CROP_ENABLE", 9, 1, RW, 0x0}, /*  */
	{"PC0_STRIP_ENABLE", 8, 1, RW, 0x0}, /*  */
	{"PC0_LB_CTRL_CLK_GATE_DISABLE", 4, 1, RW, 0x0}, /*  */
	{"PC0_BCHS_CLK_GATE_DISABLE", 3, 1, RW, 0x0}, /*  */
	{"PC0_CONV420_CLK_GATE_DISABLE", 2, 1, RW, 0x0}, /*  */
	{"PC0_CLK_GATE_DISABLE", 1, 1, RW, 0x0}, /*  */
	{"PC0_ENABLE", 0, 1, RW, 0x0}, /*  */
	{"PC0_IMG_HSIZE", 16, 14, RW, 0x0}, /*  */
	{"PC0_IMG_VSIZE", 0, 14, RW, 0x0}, /*  */
	{"PC0_DST_HSIZE", 16, 14, RW, 0x0}, /*  */
	{"PC0_DST_VSIZE", 0, 14, RW, 0x0}, /*  */
	{"PC0_H_RATIO", 0, 24, RW, 0x100000}, /*  */
	{"PC0_V_RATIO", 0, 24, RW, 0x100000}, /*  */
	{"PC0_H_INIT_PHASE_OFFSET", 0, 20, RW, 0x0}, /*  */
	{"PC0_V_INIT_PHASE_OFFSET", 0, 20, RW, 0x0}, /*  */
	{"PC0_ROUND_MODE", 0, 1, RW, 0x1}, /*  */
	{"PC0_H_COEFF_SEL", 16, 3, RW, 0x0}, /*  */
	{"PC0_V_COEFF_SEL", 0, 3, RW, 0x0}, /*  */
	{"PC0_STRIP_PRE_DST_SIZE_H", 16, 14, RW, 0x0}, /*  */
	{"PC0_STRIP_IN_START_POS_H", 16, 14, RW, 0x0}, /*  */
	{"PC0_OUT_CROP_POS_H", 16, 14, RW, 0x0}, /*  */
	{"PC0_OUT_CROP_POS_V", 0, 14, RW, 0x0}, /*  */
	{"PC0_OUT_CROP_SIZE_H", 16, 14, RW, 0x0}, /*  */
	{"PC0_OUT_CROP_SIZE_V", 0, 14, RW, 0x0}, /*  */
	{"PC0_CONV420_ENABLE", 0, 1, RW, 0x0}, /*  */
	{"PC0_CONV420_WEIGHT", 0, 5, RW, 0x8}, /*  */
	{"PC0_BCHS_ENABLE", 0, 1, RW, 0x0}, /*  */
	{"PC0_BCHS_Y_OFFSET", 16, 10, RW, 0x0}, /*  */
	{"PC0_BCHS_Y_GAIN", 0, 14, RW, 0x400}, /*  */
	{"PC0_BCHS_C_GAIN_01", 16, 15, RW, 0x0}, /*  */
	{"PC0_BCHS_C_GAIN_00", 0, 15, RW, 0x400}, /*  */
	{"PC0_BCHS_C_GAIN_11", 16, 15, RW, 0x400}, /*  */
	{"PC0_BCHS_C_GAIN_10", 0, 15, RW, 0x0}, /*  */
	{"PC0_BCHS_Y_CLAMP_MAX", 16, 10, RW, 0x3ff}, /*  */
	{"PC0_BCHS_Y_CLAMP_MIN", 0, 10, RW, 0x0}, /*  */
	{"PC0_BCHS_C_CLAMP_MAX", 16, 10, RW, 0x3ff}, /*  */
	{"PC0_BCHS_C_CLAMP_MIN", 0, 10, RW, 0x0}, /*  */
	{"PC1_OUT_CROP_ENABLE", 9, 1, RW, 0x0}, /*  */
	{"PC1_STRIP_ENABLE", 8, 1, RW, 0x0}, /*  */
	{"PC1_LB_CTRL_CLK_GATE_DISABLE", 4, 1, RW, 0x0}, /*  */
	{"PC1_BCHS_CLK_GATE_DISABLE", 3, 1, RW, 0x0}, /*  */
	{"PC1_CONV420_CLK_GATE_DISABLE", 2, 1, RW, 0x0}, /*  */
	{"PC1_CLK_GATE_DISABLE", 1, 1, RW, 0x0}, /*  */
	{"PC1_ENABLE", 0, 1, RW, 0x0}, /*  */
	{"PC1_IMG_HSIZE", 16, 14, RW, 0x0}, /*  */
	{"PC1_IMG_VSIZE", 0, 14, RW, 0x0}, /*  */
	{"PC1_DST_HSIZE", 16, 14, RW, 0x0}, /*  */
	{"PC1_DST_VSIZE", 0, 14, RW, 0x0}, /*  */
	{"PC1_H_RATIO", 0, 24, RW, 0x100000}, /*  */
	{"PC1_V_RATIO", 0, 24, RW, 0x100000}, /*  */
	{"PC1_H_INIT_PHASE_OFFSET", 0, 20, RW, 0x0}, /*  */
	{"PC1_V_INIT_PHASE_OFFSET", 0, 20, RW, 0x0}, /*  */
	{"PC1_ROUND_MODE", 0, 1, RW, 0x1}, /*  */
	{"PC1_H_COEFF_SEL", 16, 3, RW, 0x0}, /*  */
	{"PC1_V_COEFF_SEL", 0, 3, RW, 0x0}, /*  */
	{"PC1_STRIP_PRE_DST_SIZE_H", 16, 14, RW, 0x0}, /*  */
	{"PC1_STRIP_IN_START_POS_H", 16, 14, RW, 0x0}, /*  */
	{"PC1_OUT_CROP_POS_H", 16, 14, RW, 0x0}, /*  */
	{"PC1_OUT_CROP_POS_V", 0, 14, RW, 0x0}, /*  */
	{"PC1_OUT_CROP_SIZE_H", 16, 14, RW, 0x0}, /*  */
	{"PC1_OUT_CROP_SIZE_V", 0, 14, RW, 0x0}, /*  */
	{"PC1_CONV420_ENABLE", 0, 1, RW, 0x0}, /*  */
	{"PC1_CONV420_WEIGHT", 0, 5, RW, 0x8}, /*  */
	{"PC1_BCHS_ENABLE", 0, 1, RW, 0x0}, /*  */
	{"PC1_BCHS_Y_OFFSET", 16, 10, RW, 0x0}, /*  */
	{"PC1_BCHS_Y_GAIN", 0, 14, RW, 0x400}, /*  */
	{"PC1_BCHS_C_GAIN_01", 16, 15, RW, 0x0}, /*  */
	{"PC1_BCHS_C_GAIN_00", 0, 15, RW, 0x400}, /*  */
	{"PC1_BCHS_C_GAIN_11", 16, 15, RW, 0x400}, /*  */
	{"PC1_BCHS_C_GAIN_10", 0, 15, RW, 0x0}, /*  */
	{"PC1_BCHS_Y_CLAMP_MAX", 16, 10, RW, 0x3ff}, /*  */
	{"PC1_BCHS_Y_CLAMP_MIN", 0, 10, RW, 0x0}, /*  */
	{"PC1_BCHS_C_CLAMP_MAX", 16, 10, RW, 0x3ff}, /*  */
	{"PC1_BCHS_C_CLAMP_MIN", 0, 10, RW, 0x0}, /*  */
	{"PC2_OUT_CROP_ENABLE", 9, 1, RW, 0x0}, /*  */
	{"PC2_STRIP_ENABLE", 8, 1, RW, 0x0}, /*  */
	{"PC2_LB_CTRL_CLK_GATE_DISABLE", 4, 1, RW, 0x0}, /*  */
	{"PC2_BCHS_CLK_GATE_DISABLE", 3, 1, RW, 0x0}, /*  */
	{"PC2_CONV420_CLK_GATE_DISABLE", 2, 1, RW, 0x0}, /*  */
	{"PC2_CLK_GATE_DISABLE", 1, 1, RW, 0x0}, /*  */
	{"PC2_ENABLE", 0, 1, RW, 0x0}, /*  */
	{"PC2_IMG_HSIZE", 16, 14, RW, 0x0}, /*  */
	{"PC2_IMG_VSIZE", 0, 14, RW, 0x0}, /*  */
	{"PC2_DST_HSIZE", 16, 14, RW, 0x0}, /*  */
	{"PC2_DST_VSIZE", 0, 14, RW, 0x0}, /*  */
	{"PC2_H_RATIO", 0, 24, RW, 0x100000}, /*  */
	{"PC2_V_RATIO", 0, 24, RW, 0x100000}, /*  */
	{"PC2_H_INIT_PHASE_OFFSET", 0, 20, RW, 0x0}, /*  */
	{"PC2_V_INIT_PHASE_OFFSET", 0, 20, RW, 0x0}, /*  */
	{"PC2_ROUND_MODE", 0, 1, RW, 0x1}, /*  */
	{"PC2_H_COEFF_SEL", 16, 3, RW, 0x0}, /*  */
	{"PC2_V_COEFF_SEL", 0, 3, RW, 0x0}, /*  */
	{"PC2_STRIP_PRE_DST_SIZE_H", 16, 14, RW, 0x0}, /*  */
	{"PC2_STRIP_IN_START_POS_H", 16, 14, RW, 0x0}, /*  */
	{"PC2_OUT_CROP_POS_H", 16, 14, RW, 0x0}, /*  */
	{"PC2_OUT_CROP_POS_V", 0, 14, RW, 0x0}, /*  */
	{"PC2_OUT_CROP_SIZE_H", 16, 14, RW, 0x0}, /*  */
	{"PC2_OUT_CROP_SIZE_V", 0, 14, RW, 0x0}, /*  */
	{"PC2_CONV420_ENABLE", 0, 1, RW, 0x0}, /*  */
	{"PC2_CONV420_WEIGHT", 0, 5, RW, 0x8}, /*  */
	{"PC2_BCHS_ENABLE", 0, 1, RW, 0x0}, /*  */
	{"PC2_BCHS_Y_OFFSET", 16, 10, RW, 0x0}, /*  */
	{"PC2_BCHS_Y_GAIN", 0, 14, RW, 0x400}, /*  */
	{"PC2_BCHS_C_GAIN_01", 16, 15, RW, 0x0}, /*  */
	{"PC2_BCHS_C_GAIN_00", 0, 15, RW, 0x400}, /*  */
	{"PC2_BCHS_C_GAIN_11", 16, 15, RW, 0x400}, /*  */
	{"PC2_BCHS_C_GAIN_10", 0, 15, RW, 0x0}, /*  */
	{"PC2_BCHS_Y_CLAMP_MAX", 16, 10, RW, 0x3ff}, /*  */
	{"PC2_BCHS_Y_CLAMP_MIN", 0, 10, RW, 0x0}, /*  */
	{"PC2_BCHS_C_CLAMP_MAX", 16, 10, RW, 0x3ff}, /*  */
	{"PC2_BCHS_C_CLAMP_MIN", 0, 10, RW, 0x0}, /*  */
	{"PC3_BCHS_CLK_GATE_DISABLE", 3, 1, RW, 0x0}, /*  */
	{"PC3_CONV420_CLK_GATE_DISABLE", 2, 1, RW, 0x0}, /*  */
	{"PC3_CONV420_ENABLE", 0, 1, RW, 0x0}, /*  */
	{"PC3_CONV420_WEIGHT", 0, 5, RW, 0x8}, /*  */
	{"PC3_BCHS_ENABLE", 0, 1, RW, 0x0}, /*  */
	{"PC3_BCHS_Y_OFFSET", 16, 10, RW, 0x0}, /*  */
	{"PC3_BCHS_Y_GAIN", 0, 14, RW, 0x400}, /*  */
	{"PC3_BCHS_C_GAIN_01", 16, 15, RW, 0x0}, /*  */
	{"PC3_BCHS_C_GAIN_00", 0, 15, RW, 0x400}, /*  */
	{"PC3_BCHS_C_GAIN_11", 16, 15, RW, 0x400}, /*  */
	{"PC3_BCHS_C_GAIN_10", 0, 15, RW, 0x0}, /*  */
	{"PC3_BCHS_Y_CLAMP_MAX", 16, 10, RW, 0x3ff}, /*  */
	{"PC3_BCHS_Y_CLAMP_MIN", 0, 10, RW, 0x0}, /*  */
	{"PC3_BCHS_C_CLAMP_MAX", 16, 10, RW, 0x3ff}, /*  */
	{"PC3_BCHS_C_CLAMP_MIN", 0, 10, RW, 0x0}, /*  */
	{"PC4_BCHS_CLK_GATE_DISABLE", 3, 1, RW, 0x0}, /*  */
	{"PC4_CONV420_CLK_GATE_DISABLE", 2, 1, RW, 0x0}, /*  */
	{"PC4_CONV420_ENABLE", 0, 1, RW, 0x0}, /*  */
	{"PC4_CONV420_WEIGHT", 0, 5, RW, 0x8}, /*  */
	{"PC4_BCHS_ENABLE", 0, 1, RW, 0x0}, /*  */
	{"PC4_BCHS_Y_OFFSET", 16, 10, RW, 0x0}, /*  */
	{"PC4_BCHS_Y_GAIN", 0, 14, RW, 0x400}, /*  */
	{"PC4_BCHS_C_GAIN_01", 16, 15, RW, 0x0}, /*  */
	{"PC4_BCHS_C_GAIN_00", 0, 15, RW, 0x400}, /*  */
	{"PC4_BCHS_C_GAIN_11", 16, 15, RW, 0x400}, /*  */
	{"PC4_BCHS_C_GAIN_10", 0, 15, RW, 0x0}, /*  */
	{"PC4_BCHS_Y_CLAMP_MAX", 16, 10, RW, 0x3ff}, /*  */
	{"PC4_BCHS_Y_CLAMP_MIN", 0, 10, RW, 0x0}, /*  */
	{"PC4_BCHS_C_CLAMP_MAX", 16, 10, RW, 0x3ff}, /*  */
	{"PC4_BCHS_C_CLAMP_MIN", 0, 10, RW, 0x0}, /*  */
	{"SC0_STRIP_PRE_DST_SIZE_H", 16, 14, RW, 0x0}, /*  */
	{"SC0_STRIP_IN_START_POS_H", 16, 14, RW, 0x0}, /*  */
	{"SC0_OUT_CROP_POS_H", 16, 14, RW, 0x0}, /*  */
	{"SC0_OUT_CROP_POS_V", 0, 14, RW, 0x0}, /*  */
	{"SC0_OUT_CROP_SIZE_H", 16, 14, RW, 0x0}, /*  */
	{"SC0_OUT_CROP_SIZE_V", 0, 14, RW, 0x0}, /*  */
	{"SC1_STRIP_PRE_DST_SIZE_H", 16, 14, RW, 0x0}, /*  */
	{"SC1_STRIP_IN_START_POS_H", 16, 14, RW, 0x0}, /*  */
	{"SC1_OUT_CROP_POS_H", 16, 14, RW, 0x0}, /*  */
	{"SC1_OUT_CROP_POS_V", 0, 14, RW, 0x0}, /*  */
	{"SC1_OUT_CROP_SIZE_H", 16, 14, RW, 0x0}, /*  */
	{"SC1_OUT_CROP_SIZE_V", 0, 14, RW, 0x0}, /*  */
	{"SC2_STRIP_PRE_DST_SIZE_H", 16, 14, RW, 0x0}, /*  */
	{"SC2_STRIP_IN_START_POS_H", 16, 14, RW, 0x0}, /*  */
	{"SC2_OUT_CROP_POS_H", 16, 14, RW, 0x0}, /*  */
	{"SC2_OUT_CROP_POS_V", 0, 14, RW, 0x0}, /*  */
	{"SC2_OUT_CROP_SIZE_H", 16, 14, RW, 0x0}, /*  */
	{"SC2_OUT_CROP_SIZE_V", 0, 14, RW, 0x0}, /*  */
	{"SC3_STRIP_PRE_DST_SIZE_H", 16, 14, RW, 0x0}, /*  */
	{"SC3_STRIP_IN_START_POS_H", 16, 14, RW, 0x0}, /*  */
	{"SC3_OUT_CROP_POS_H", 16, 14, RW, 0x0}, /*  */
	{"SC3_OUT_CROP_POS_V", 0, 14, RW, 0x0}, /*  */
	{"SC3_OUT_CROP_SIZE_H", 16, 14, RW, 0x0}, /*  */
	{"SC3_OUT_CROP_SIZE_V", 0, 14, RW, 0x0}, /*  */
	{"SC4_STRIP_PRE_DST_SIZE_H", 16, 14, RW, 0x0}, /*  */
	{"SC4_STRIP_IN_START_POS_H", 16, 14, RW, 0x0}, /*  */
	{"SC4_OUT_CROP_POS_H", 16, 14, RW, 0x0}, /*  */
	{"SC4_OUT_CROP_POS_V", 0, 14, RW, 0x0}, /*  */
	{"SC4_OUT_CROP_SIZE_H", 16, 14, RW, 0x0}, /*  */
	{"SC4_OUT_CROP_SIZE_V", 0, 14, RW, 0x0}, /*  */
	{"HWFC_SWRESET", 0, 1, RIW, 0x0}, /*  */
	{"HWFC_MODE", 0, 3, RW, 0x0}, /*  */
	{"HWFC_REGION_IDX_BIN_B", 16, 12, RWI, 0x0}, /*  */
	{"HWFC_REGION_IDX_BIN_A", 0, 12, RWI, 0x0}, /*  */
	{"HWFC_REGION_IDX_GRAY_B", 16, 12, RWI, 0x0}, /*  */
	{"HWFC_REGION_IDX_GRAY_A", 0, 12, RWI, 0x0}, /*  */
	{"HWFC_CURR_REGION_B", 16, 12, RWI, 0x0}, /*  */
	{"HWFC_CURR_REGION_A", 0, 12, RWI, 0x0}, /*  */
	{"HWFC_FORMAT_A", 28, 1, RW, 0x0}, /*  */
	{"HWFC_ID2_A", 20, 6, RW, 0x0}, /*  */
	{"HWFC_ID1_A", 12, 6, RW, 0x0}, /*  */
	{"HWFC_ID0_A", 4, 6, RW, 0x0}, /*  */
	{"HWFC_PLANE_A", 0, 2, RW, 0x0}, /*  */
	{"HWFC_TOTAL_IMAGE_BYTE0_A", 0, 28, RW, 0x0}, /*  */
	{"HWFC_TOTAL_WIDTH_BYTE0_A", 0, 15, RW, 0x0}, /*  */
	{"HWFC_TOTAL_IMAGE_BYTE1_A", 0, 28, RW, 0x0}, /*  */
	{"HWFC_TOTAL_WIDTH_BYTE1_A", 0, 15, RW, 0x0}, /*  */
	{"HWFC_TOTAL_IMAGE_BYTE2_A", 0, 28, RW, 0x0}, /*  */
	{"HWFC_TOTAL_WIDTH_BYTE2_A", 0, 15, RW, 0x0}, /*  */
	{"HWFC_FORMAT_B", 28, 1, RW, 0x0}, /*  */
	{"HWFC_ID2_B", 20, 6, RW, 0x0}, /*  */
	{"HWFC_ID1_B", 12, 6, RW, 0x0}, /*  */
	{"HWFC_ID0_B", 4, 6, RW, 0x0}, /*  */
	{"HWFC_PLANE_B", 0, 2, RW, 0x0}, /*  */
	{"HWFC_TOTAL_IMAGE_BYTE0_B", 0, 28, RW, 0x0}, /*  */
	{"HWFC_TOTAL_WIDTH_BYTE0_B", 0, 15, RW, 0x0}, /*  */
	{"HWFC_TOTAL_IMAGE_BYTE1_B", 0, 28, RW, 0x0}, /*  */
	{"HWFC_TOTAL_WIDTH_BYTE1_B", 0, 15, RW, 0x0}, /*  */
	{"HWFC_TOTAL_IMAGE_BYTE2_B", 0, 28, RW, 0x0}, /*  */
	{"HWFC_TOTAL_WIDTH_BYTE2_B", 0, 15, RW, 0x0}, /*  */
	{"HWFC_FRAME_START_SELECT", 0, 1, RW, 0x0}, /*  */
	{"HWFC_INDEX_RESET", 0, 1, RIW, 0x0}, /*  */
	{"HWFC_ENABLE_AUTO_CLEAR", 0, 1, RW, 0x0}, /*  */
	{"HWFC_CORE_RESET_INPUT_SEL_B", 4, 1, RW, 0x0}, /*  */
	{"HWFC_CORE_RESET_INPUT_SEL_A", 0, 1, RW, 0x0}, /*  */
	{"HWFC_MASTER_SEL_B", 4, 3, RW, 0x0}, /*  */
	{"HWFC_MASTER_SEL_A", 0, 3, RW, 0x0}, /*  */
	{"CAC0_CLK_GATE_DISABLE", 2, 1, RW, 0x0}, /*  */
	{"CAC0_ENABLE", 0, 1, RW, 0x0}, /*  */
	{"CAC0_H_INIT_PHASE_OFFSET", 0, 20, RW, 0x0}, /*  */
	{"CAC0_MAP_SPOT_NR_STRENGTH", 24, 6, RW, 0x7}, /*  */
	{"CAC0_MAP_SPOT_THR", 16, 8, RW, 0xF1}, /*  */
	{"CAC0_MAP_SPOT_THR_H", 8, 8, RW, 0x1E}, /*  */
	{"CAC0_MAP_SPOT_THR_L", 0, 8, RW, 0xF}, /*  */
	{"CAC0_CRT_COLOR_THR_H", 16, 16, RW, 0x7D0}, /*  */
	{"CAC0_CRT_COLOR_THR_L_LINE", 8, 8, RW, 0x5}, /*  */
	{"CAC0_CRT_COLOR_THR_L_DOT", 0, 8, RW, 0x5}, /*  */
	{"DJAG0_OUT_CROP_ENABLE", 9, 1, RW, 0x0}, /*  */
	{"DJAG0_PS_STRIP_ENABLE", 8, 1, RW, 0x0}, /*  */
	{"DJAG0_CLK_GATE_DISABLE_PS_LB", 4, 1, RW, 0x0}, /*  */
	{"DJAG0_CLK_GATE_DISABLE_PS", 3, 1, RW, 0x0}, /*  */
	{"DJAG0_PS_ENABLE", 1, 1, RW, 0x0}, /*  */
	{"DJAG0_ENABLE", 0, 1, RW, 0x0}, /*  */
	{"DJAG0_INPUT_IMG_HSIZE", 16, 14, RW, 0x0}, /*  */
	{"DJAG0_INPUT_IMG_VSIZE", 0, 14, RW, 0x0}, /*  */
	{"DJAG0_PS_SRC_HPOS", 16, 14, RW, 0x0}, /*  */
	{"DJAG0_PS_SRC_VPOS", 0, 14, RW, 0x0}, /*  */
	{"DJAG0_PS_SRC_HSIZE", 16, 14, RW, 0x0}, /*  */
	{"DJAG0_PS_SRC_VSIZE", 0, 14, RW, 0x0}, /*  */
	{"DJAG0_PS_DST_HSIZE", 16, 14, RW, 0x0}, /*  */
	{"DJAG0_PS_DST_VSIZE", 0, 14, RW, 0x0}, /*  */
	{"DJAG0_PS_H_RATIO", 0, 24, RW, 0x100000}, /*  */
	{"DJAG0_PS_V_RATIO", 0, 24, RW, 0x100000}, /*  */
	{"DJAG0_PS_H_INIT_PHASE_OFFSET", 0, 20, RW, 0x0}, /*  */
	{"DJAG0_PS_V_INIT_PHASE_OFFSET", 0, 20, RW, 0x0}, /*  */
	{"DJAG0_PS_ROUND_MODE", 0, 1, RW, 0x1}, /*  */
	{"DJAG0_PS_STRIP_PRE_DST_SIZE_H", 16, 14, RW, 0x0}, /*  */
	{"DJAG0_PS_STRIP_IN_START_POS_H", 16, 14, RW, 0x0}, /*  */
	{"DJAG0_OUT_CROP_POS_H", 16, 14, RW, 0x0}, /*  */
	{"DJAG0_OUT_CROP_POS_V", 0, 14, RW, 0x0}, /*  */
	{"DJAG0_OUT_CROP_SIZE_H", 16, 14, RW, 0x0}, /*  */
	{"DJAG0_OUT_CROP_SIZE_V", 0, 14, RW, 0x0}, /*  */
	{"DJAG0_CENTER_WEIGHTED_MEAN_WEIGHT", 18, 3, RW, 0x3}, /*  */
	{"DJAG0_DIAGONAL_HF_BOOST_WEIGHT", 15, 3, RW, 0x3}, /*  */
	{"DJAG0_CENTER_HF_BOOST_WEIGHT", 12, 3, RW, 0x2}, /*  */
	{"DJAG0_XFILTER_HF_BOOST_WEIGHT", 8, 4, RW, 0x4}, /*  */
	{"DJAG0_XFILTER_DEJAGGING_WEIGHT1", 4, 4, RW, 0x4}, /*  */
	{"DJAG0_XFILTER_DEJAGGING_WEIGHT0", 0, 4, RW, 0x3}, /*  */
	{"DJAG0_THRES_1X5_ABSHF", 10, 10, RW, 0x200}, /*  */
	{"DJAG0_THRES_1X5_MATCHING_SAD", 0, 10, RW, 0x80}, /*  */
	{"DJAG0_THRES_SHOOTING_NEIGHBOR", 16, 8, RW, 0xFF}, /*  */
	{"DJAG0_THRES_SHOOTING_LCR", 8, 8, RW, 0xFF}, /*  */
	{"DJAG0_THRES_SHOOTING_LLCRR", 0, 8, RW, 0xFF}, /*  */
	{"DJAG0_MIN_MAX_WEIGHT", 16, 4, RW, 0x2}, /*  */
	{"DJAG0_THRES_SHOOTING_UCD", 8, 8, RW, 0x50}, /*  */
	{"DJAG0_THRES_SHOOTING_UUCDD", 0, 8, RW, 0x50}, /*  */
	{"DJAG0_LFSR_SEED_0", 0, 16, RW, 0xACE1}, /*  */
	{"DJAG0_LFSR_SEED_1", 0, 16, RW, 0x123F}, /*  */
	{"DJAG0_LFSR_SEED_2", 0, 16, RW, 0xBAB0}, /*  */
	{"DJAG0_DITHER_VALUE_4", 24, 6, RW, 0x3}, /*  */
	{"DJAG0_DITHER_VALUE_3", 18, 6, RW, 0x2}, /*  */
	{"DJAG0_DITHER_VALUE_2", 12, 6, RW, 0x1}, /*  */
	{"DJAG0_DITHER_VALUE_1", 6, 6, RW, 0x0}, /*  */
	{"DJAG0_DITHER_VALUE_0", 0, 6, RW, 0x0}, /*  */
	{"DJAG0_DITHER_VALUE_8", 18, 6, RW, 0x8}, /*  */
	{"DJAG0_DITHER_VALUE_7", 12, 6, RW, 0x7}, /*  */
	{"DJAG0_DITHER_VALUE_6", 6, 6, RW, 0x6}, /*  */
	{"DJAG0_DITHER_VALUE_5", 0, 6, RW, 0x4}, /*  */
	{"DJAG0_DITHER_THRES", 14, 5, RW, 0x5}, /*  */
	{"DJAG0_SAT_CTRL", 0, 4, RW, 0x5}, /*  */
	{"DJAG0_CP_HF_THRES", 0, 7, RW, 0x28}, /*  */
	{"DJAG0_CP_ARBI_MODE", 24, 2, RW, 0x1}, /*  */
	{"DJAG0_CP_ARBI_DENOM", 20, 4, RW, 0x7}, /*  */
	{"DJAG0_CP_ARBI_MAX_COV_SHIFT", 16, 4, RW, 0x6}, /*  */
	{"DJAG0_CP_ARBI_MAX_COV_OFFSET", 0, 16, RW, 0x0}, /*  */
	{"DJAG0_DITHER_WHITE_LEVEL", 20, 10, RW, 0x3FF}, /*  */
	{"DJAG0_DITHER_BLACK_LEVEL", 8, 9, RW, 0x0}, /*  */
	{"DJAG0_DITHER_WB_THRES", 0, 5, RW, 0x0}, /*  */
	{"DBG_SC_0", 0, 32, RWI, 0x0}, /*  */
	{"DBG_SC_1", 0, 32, RWI, 0x0}, /*  */
	{"DBG_SC_2", 0, 32, RWI, 0x0}, /*  */
	{"DBG_SC_3", 0, 32, RWI, 0x0}, /*  */
	{"DBG_SC_4", 0, 32, RWI, 0x0}, /*  */
	{"DBG_SC_5", 0, 32, RWI, 0x0}, /*  */
	{"DBG_SC_6", 0, 32, RWI, 0x0}, /*  */
	{"DBG_SC_7", 0, 32, RWI, 0x0}, /*  */
	{"DBG_SC_8", 0, 32, RWI, 0x0}, /*  */
	{"DBG_SC_9", 0, 32, RWI, 0x0}, /*  */
	{"DBG_SC_10", 0, 32, RWI, 0x0}, /*  */
	{"DBG_SC_11", 0, 32, RWI, 0x0}, /*  */
	{"DBG_SC_12", 0, 32, RWI, 0x0}, /*  */
	{"DBG_SC_13", 0, 32, RWI, 0x0}, /*  */
	{"DBG_SC_14", 0, 32, RWI, 0x0}, /*  */
	{"DBG_SC_15", 0, 32, RWI, 0x0}, /*  */
	{"DBG_SC_16", 0, 32, RWI, 0x0}, /*  */
	{"DBG_SC_17", 0, 32, RWI, 0x0}, /*  */
	{"DBG_SC_18", 0, 32, RWI, 0x0}, /*  */
	{"DBG_SC_19", 0, 32, RWI, 0x0}, /*  */
	{"DBG_SC_20", 0, 32, RWI, 0x0}, /*  */
	{"DBG_SC_21", 0, 32, RWI, 0x0}, /*  */
	{"DBG_SC_22", 0, 32, RWI, 0x0}, /*  */
	{"DBG_SC_23", 0, 32, RWI, 0x0}, /*  */
	{"DBG_SC_24", 0, 32, RWI, 0x0}, /*  */
	{"DBG_SC_25", 0, 32, RWI, 0x0}, /*  */
	{"DBG_SC_26", 0, 32, RWI, 0x0}, /*  */
	{"DBG_SC_27", 0, 32, RWI, 0x0}, /*  */
	{"DBG_SC_28", 0, 32, RWI, 0x0}, /*  */
	{"DBG_SC_29", 0, 32, RWI, 0x0}, /*  */
	{"DBG_SC_30", 0, 32, RWI, 0x0}, /*  */
	{"DBG_SC_31", 0, 32, RWI, 0x0}, /*  */
	{"DBG_SC_32", 0, 32, RWI, 0x0}, /*  */
	{"DBG_SC_33", 0, 32, RWI, 0x0}, /*  */
	{"DBG_SC_34", 0, 32, RWI, 0x0}, /*  */
	{"DBG_SC_35", 0, 32, RWI, 0x0}, /*  */
	{"DBG_SC_36", 0, 32, RWI, 0x0}, /*  */
	{"DBG_SC_37", 0, 32, RWI, 0x0}, /*  */
	{"DBG_CAPTURE", 0, 1, RIW, 0x0}, /*  */
	{"DBG_RELEASE", 0, 1, RIW, 0x0}, /*  */
	{"WDMA0_EN", 0, 1, RW, 0x0}, /*  */
	{"WDMA0_SBWC_64B_ALIGN", 3, 1, RW, 0x0}, /*  */
	{"WDMA0_SBWC_EN", 0, 2, RW, 0x0}, /*  */
	{"WDMA0_DATA_FORMAT_TYPE", 31, 1, RW, 0x0}, /*  */
	{"WDMA0_DATA_FORMAT_RGB", 16, 4, RW, 0x0}, /*  */
	{"WDMA0_DATA_FORMAT_YUV", 8, 6, RW, 0x0}, /*  */
	{"WDMA0_MONO_EN", 0, 1, RW, 0x0}, /*  */
	{"WDMA0_COMP_LOSSY_BYTE32NUM", 0, 4, RW, 0x0}, /*  */
	{"WDMA0_WIDTH", 0, 14, RW, 0x20}, /*  */
	{"WDMA0_HEIGHT", 0, 14, RW, 0x20}, /*  */
	{"WDMA0_STRIDE_1P", 0, 17, RW, 0x20}, /*  */
	{"WDMA0_STRIDE_2P", 0, 17, RW, 0x20}, /*  */
	{"WDMA0_STRIDE_3P", 0, 17, RW, 0x20}, /*  */
	{"WDMA0_STRIDE_HEADER_1P", 0, 9, RW, 0x10}, /*  */
	{"WDMA0_STRIDE_HEADER_2P", 0, 9, RW, 0x10}, /*  */
	{"WDMA0_VOTF_EN", 0, 2, RW, 0x0}, /*  */
	{"WDMA0_MAX_MO", 0, 9, RW, 0x100}, /*  */
	{"WDMA0_LINE_GAP", 0, 8, RW, 0x1}, /*  */
	{"WDMA0_MAX_BL", 0, 5, RW, 0x10}, /*  */
	{"WDMA0_BUSINFO", 0, 10, RW, 0x0}, /*  */
	{"WDMA0_IMG_BASE_ADDR_1P_FRO_00", 0, 32, RW, 0x0}, /*  */
	{"WDMA0_IMG_BASE_ADDR_1P_FRO_01", 0, 32, RW, 0x0}, /*  */
	{"WDMA0_IMG_BASE_ADDR_1P_FRO_02", 0, 32, RW, 0x0}, /*  */
	{"WDMA0_IMG_BASE_ADDR_1P_FRO_03", 0, 32, RW, 0x0}, /*  */
	{"WDMA0_IMG_BASE_ADDR_1P_FRO_04", 0, 32, RW, 0x0}, /*  */
	{"WDMA0_IMG_BASE_ADDR_1P_FRO_05", 0, 32, RW, 0x0}, /*  */
	{"WDMA0_IMG_BASE_ADDR_1P_FRO_06", 0, 32, RW, 0x0}, /*  */
	{"WDMA0_IMG_BASE_ADDR_1P_FRO_07", 0, 32, RW, 0x0}, /*  */
	{"WDMA0_IMG_BASE_ADDR_1P_FRO_08", 0, 32, RW, 0x0}, /*  */
	{"WDMA0_IMG_BASE_ADDR_1P_FRO_09", 0, 32, RW, 0x0}, /*  */
	{"WDMA0_IMG_BASE_ADDR_1P_FRO_10", 0, 32, RW, 0x0}, /*  */
	{"WDMA0_IMG_BASE_ADDR_1P_FRO_11", 0, 32, RW, 0x0}, /*  */
	{"WDMA0_IMG_BASE_ADDR_1P_FRO_12", 0, 32, RW, 0x0}, /*  */
	{"WDMA0_IMG_BASE_ADDR_1P_FRO_13", 0, 32, RW, 0x0}, /*  */
	{"WDMA0_IMG_BASE_ADDR_1P_FRO_14", 0, 32, RW, 0x0}, /*  */
	{"WDMA0_IMG_BASE_ADDR_1P_FRO_15", 0, 32, RW, 0x0}, /*  */
	{"WDMA0_IMG_BASE_ADDR_2P_FRO_00", 0, 32, RW, 0x0}, /*  */
	{"WDMA0_IMG_BASE_ADDR_2P_FRO_01", 0, 32, RW, 0x0}, /*  */
	{"WDMA0_IMG_BASE_ADDR_2P_FRO_02", 0, 32, RW, 0x0}, /*  */
	{"WDMA0_IMG_BASE_ADDR_2P_FRO_03", 0, 32, RW, 0x0}, /*  */
	{"WDMA0_IMG_BASE_ADDR_2P_FRO_04", 0, 32, RW, 0x0}, /*  */
	{"WDMA0_IMG_BASE_ADDR_2P_FRO_05", 0, 32, RW, 0x0}, /*  */
	{"WDMA0_IMG_BASE_ADDR_2P_FRO_06", 0, 32, RW, 0x0}, /*  */
	{"WDMA0_IMG_BASE_ADDR_2P_FRO_07", 0, 32, RW, 0x0}, /*  */
	{"WDMA0_IMG_BASE_ADDR_2P_FRO_08", 0, 32, RW, 0x0}, /*  */
	{"WDMA0_IMG_BASE_ADDR_2P_FRO_09", 0, 32, RW, 0x0}, /*  */
	{"WDMA0_IMG_BASE_ADDR_2P_FRO_10", 0, 32, RW, 0x0}, /*  */
	{"WDMA0_IMG_BASE_ADDR_2P_FRO_11", 0, 32, RW, 0x0}, /*  */
	{"WDMA0_IMG_BASE_ADDR_2P_FRO_12", 0, 32, RW, 0x0}, /*  */
	{"WDMA0_IMG_BASE_ADDR_2P_FRO_13", 0, 32, RW, 0x0}, /*  */
	{"WDMA0_IMG_BASE_ADDR_2P_FRO_14", 0, 32, RW, 0x0}, /*  */
	{"WDMA0_IMG_BASE_ADDR_2P_FRO_15", 0, 32, RW, 0x0}, /*  */
	{"WDMA0_IMG_BASE_ADDR_3P_FRO_00", 0, 32, RW, 0x0}, /*  */
	{"WDMA0_IMG_BASE_ADDR_3P_FRO_01", 0, 32, RW, 0x0}, /*  */
	{"WDMA0_IMG_BASE_ADDR_3P_FRO_02", 0, 32, RW, 0x0}, /*  */
	{"WDMA0_IMG_BASE_ADDR_3P_FRO_03", 0, 32, RW, 0x0}, /*  */
	{"WDMA0_IMG_BASE_ADDR_3P_FRO_04", 0, 32, RW, 0x0}, /*  */
	{"WDMA0_IMG_BASE_ADDR_3P_FRO_05", 0, 32, RW, 0x0}, /*  */
	{"WDMA0_IMG_BASE_ADDR_3P_FRO_06", 0, 32, RW, 0x0}, /*  */
	{"WDMA0_IMG_BASE_ADDR_3P_FRO_07", 0, 32, RW, 0x0}, /*  */
	{"WDMA0_IMG_BASE_ADDR_3P_FRO_08", 0, 32, RW, 0x0}, /*  */
	{"WDMA0_IMG_BASE_ADDR_3P_FRO_09", 0, 32, RW, 0x0}, /*  */
	{"WDMA0_IMG_BASE_ADDR_3P_FRO_10", 0, 32, RW, 0x0}, /*  */
	{"WDMA0_IMG_BASE_ADDR_3P_FRO_11", 0, 32, RW, 0x0}, /*  */
	{"WDMA0_IMG_BASE_ADDR_3P_FRO_12", 0, 32, RW, 0x0}, /*  */
	{"WDMA0_IMG_BASE_ADDR_3P_FRO_13", 0, 32, RW, 0x0}, /*  */
	{"WDMA0_IMG_BASE_ADDR_3P_FRO_14", 0, 32, RW, 0x0}, /*  */
	{"WDMA0_IMG_BASE_ADDR_3P_FRO_15", 0, 32, RW, 0x0}, /*  */
	{"WDMA0_HEADER_BASE_ADDR_1P_FRO_00", 0, 32, RW, 0x0}, /*  */
	{"WDMA0_HEADER_BASE_ADDR_1P_FRO_01", 0, 32, RW, 0x0}, /*  */
	{"WDMA0_HEADER_BASE_ADDR_1P_FRO_02", 0, 32, RW, 0x0}, /*  */
	{"WDMA0_HEADER_BASE_ADDR_1P_FRO_03", 0, 32, RW, 0x0}, /*  */
	{"WDMA0_HEADER_BASE_ADDR_1P_FRO_04", 0, 32, RW, 0x0}, /*  */
	{"WDMA0_HEADER_BASE_ADDR_1P_FRO_05", 0, 32, RW, 0x0}, /*  */
	{"WDMA0_HEADER_BASE_ADDR_1P_FRO_06", 0, 32, RW, 0x0}, /*  */
	{"WDMA0_HEADER_BASE_ADDR_1P_FRO_07", 0, 32, RW, 0x0}, /*  */
	{"WDMA0_HEADER_BASE_ADDR_1P_FRO_08", 0, 32, RW, 0x0}, /*  */
	{"WDMA0_HEADER_BASE_ADDR_1P_FRO_09", 0, 32, RW, 0x0}, /*  */
	{"WDMA0_HEADER_BASE_ADDR_1P_FRO_10", 0, 32, RW, 0x0}, /*  */
	{"WDMA0_HEADER_BASE_ADDR_1P_FRO_11", 0, 32, RW, 0x0}, /*  */
	{"WDMA0_HEADER_BASE_ADDR_1P_FRO_12", 0, 32, RW, 0x0}, /*  */
	{"WDMA0_HEADER_BASE_ADDR_1P_FRO_13", 0, 32, RW, 0x0}, /*  */
	{"WDMA0_HEADER_BASE_ADDR_1P_FRO_14", 0, 32, RW, 0x0}, /*  */
	{"WDMA0_HEADER_BASE_ADDR_1P_FRO_15", 0, 32, RW, 0x0}, /*  */
	{"WDMA0_HEADER_BASE_ADDR_2P_FRO_00", 0, 32, RW, 0x0}, /*  */
	{"WDMA0_HEADER_BASE_ADDR_2P_FRO_01", 0, 32, RW, 0x0}, /*  */
	{"WDMA0_HEADER_BASE_ADDR_2P_FRO_02", 0, 32, RW, 0x0}, /*  */
	{"WDMA0_HEADER_BASE_ADDR_2P_FRO_03", 0, 32, RW, 0x0}, /*  */
	{"WDMA0_HEADER_BASE_ADDR_2P_FRO_04", 0, 32, RW, 0x0}, /*  */
	{"WDMA0_HEADER_BASE_ADDR_2P_FRO_05", 0, 32, RW, 0x0}, /*  */
	{"WDMA0_HEADER_BASE_ADDR_2P_FRO_06", 0, 32, RW, 0x0}, /*  */
	{"WDMA0_HEADER_BASE_ADDR_2P_FRO_07", 0, 32, RW, 0x0}, /*  */
	{"WDMA0_HEADER_BASE_ADDR_2P_FRO_08", 0, 32, RW, 0x0}, /*  */
	{"WDMA0_HEADER_BASE_ADDR_2P_FRO_09", 0, 32, RW, 0x0}, /*  */
	{"WDMA0_HEADER_BASE_ADDR_2P_FRO_10", 0, 32, RW, 0x0}, /*  */
	{"WDMA0_HEADER_BASE_ADDR_2P_FRO_11", 0, 32, RW, 0x0}, /*  */
	{"WDMA0_HEADER_BASE_ADDR_2P_FRO_12", 0, 32, RW, 0x0}, /*  */
	{"WDMA0_HEADER_BASE_ADDR_2P_FRO_13", 0, 32, RW, 0x0}, /*  */
	{"WDMA0_HEADER_BASE_ADDR_2P_FRO_14", 0, 32, RW, 0x0}, /*  */
	{"WDMA0_HEADER_BASE_ADDR_2P_FRO_15", 0, 32, RW, 0x0}, /*  */
	{"WDMA0_IMG_CRC_1P", 0, 32, RWI, 0xFFFFFFFF}, /*  */
	{"WDMA0_IMG_CRC_2P", 0, 32, RWI, 0xFFFFFFFF}, /*  */
	{"WDMA0_IMG_CRC_3P", 0, 32, RWI, 0xFFFFFFFF}, /*  */
	{"WDMA0_HEADER_CRC_1P", 0, 32, RWI, 0xFFFFFFFF}, /*  */
	{"WDMA0_HEADER_CRC_2P", 0, 32, RWI, 0xFFFFFFFF}, /*  */
	{"WDMA0_MON_STATUS_0", 0, 32, RWI, 0x0}, /*  */
	{"WDMA0_MON_STATUS_1", 0, 32, RWI, 0x0}, /*  */
	{"WDMA0_MON_STATUS_2", 0, 32, RWI, 0x0}, /*  */
	{"WDMA0_MON_STATUS_3", 0, 32, RWI, 0x0}, /*  */
	{"WDMA0_BW_LIMIT_FREQ_NUM_CYCLE", 16, 12, RW, 0x0}, /*  */
	{"WDMA0_BW_LIMIT_EN", 0, 1, RW, 0x0}, /*  */
	{"WDMA0_BW_LIMIT_SLOT_BW", 16, 16, RW, 0x0}, /*  */
	{"WDMA0_BW_LIMIT_AVG_BW", 0, 16, RW, 0x0}, /*  */
	{"WDMA0_BW_LIMIT_COMPENSATION_BW", 16, 16, RW, 0x0}, /*  */
	{"WDMA0_BW_LIMIT_COMPENSATION_PERIOD", 0, 12, RW, 0x0}, /*  */
	{"WDMA0_FLIP_CONTROL", 0, 2, RW, 0x0}, /*  */
	{"WDMA0_RGB_ALPHA", 0, 8, RW, 0x0}, /*  */
	{"WDMA1_EN", 0, 1, RW, 0x0}, /*  */
	{"WDMA1_SBWC_64B_ALIGN", 3, 1, RW, 0x0}, /*  */
	{"WDMA1_SBWC_EN", 0, 2, RW, 0x0}, /*  */
	{"WDMA1_DATA_FORMAT_TYPE", 31, 1, RW, 0x0}, /*  */
	{"WDMA1_DATA_FORMAT_RGB", 16, 4, RW, 0x0}, /*  */
	{"WDMA1_DATA_FORMAT_YUV", 8, 6, RW, 0x0}, /*  */
	{"WDMA1_MONO_EN", 0, 1, RW, 0x0}, /*  */
	{"WDMA1_COMP_LOSSY_BYTE32NUM", 0, 4, RW, 0x0}, /*  */
	{"WDMA1_WIDTH", 0, 14, RW, 0x20}, /*  */
	{"WDMA1_HEIGHT", 0, 14, RW, 0x20}, /*  */
	{"WDMA1_STRIDE_1P", 0, 17, RW, 0x20}, /*  */
	{"WDMA1_STRIDE_2P", 0, 17, RW, 0x20}, /*  */
	{"WDMA1_STRIDE_3P", 0, 17, RW, 0x20}, /*  */
	{"WDMA1_STRIDE_HEADER_1P", 0, 9, RW, 0x10}, /*  */
	{"WDMA1_STRIDE_HEADER_2P", 0, 9, RW, 0x10}, /*  */
	{"WDMA1_VOTF_EN", 0, 2, RW, 0x0}, /*  */
	{"WDMA1_MAX_MO", 0, 9, RW, 0x100}, /*  */
	{"WDMA1_LINE_GAP", 0, 8, RW, 0x1}, /*  */
	{"WDMA1_MAX_BL", 0, 5, RW, 0x10}, /*  */
	{"WDMA1_BUSINFO", 0, 10, RW, 0x0}, /*  */
	{"WDMA1_IMG_BASE_ADDR_1P_FRO_00", 0, 32, RW, 0x0}, /*  */
	{"WDMA1_IMG_BASE_ADDR_1P_FRO_01", 0, 32, RW, 0x0}, /*  */
	{"WDMA1_IMG_BASE_ADDR_1P_FRO_02", 0, 32, RW, 0x0}, /*  */
	{"WDMA1_IMG_BASE_ADDR_1P_FRO_03", 0, 32, RW, 0x0}, /*  */
	{"WDMA1_IMG_BASE_ADDR_1P_FRO_04", 0, 32, RW, 0x0}, /*  */
	{"WDMA1_IMG_BASE_ADDR_1P_FRO_05", 0, 32, RW, 0x0}, /*  */
	{"WDMA1_IMG_BASE_ADDR_1P_FRO_06", 0, 32, RW, 0x0}, /*  */
	{"WDMA1_IMG_BASE_ADDR_1P_FRO_07", 0, 32, RW, 0x0}, /*  */
	{"WDMA1_IMG_BASE_ADDR_1P_FRO_08", 0, 32, RW, 0x0}, /*  */
	{"WDMA1_IMG_BASE_ADDR_1P_FRO_09", 0, 32, RW, 0x0}, /*  */
	{"WDMA1_IMG_BASE_ADDR_1P_FRO_10", 0, 32, RW, 0x0}, /*  */
	{"WDMA1_IMG_BASE_ADDR_1P_FRO_11", 0, 32, RW, 0x0}, /*  */
	{"WDMA1_IMG_BASE_ADDR_1P_FRO_12", 0, 32, RW, 0x0}, /*  */
	{"WDMA1_IMG_BASE_ADDR_1P_FRO_13", 0, 32, RW, 0x0}, /*  */
	{"WDMA1_IMG_BASE_ADDR_1P_FRO_14", 0, 32, RW, 0x0}, /*  */
	{"WDMA1_IMG_BASE_ADDR_1P_FRO_15", 0, 32, RW, 0x0}, /*  */
	{"WDMA1_IMG_BASE_ADDR_2P_FRO_00", 0, 32, RW, 0x0}, /*  */
	{"WDMA1_IMG_BASE_ADDR_2P_FRO_01", 0, 32, RW, 0x0}, /*  */
	{"WDMA1_IMG_BASE_ADDR_2P_FRO_02", 0, 32, RW, 0x0}, /*  */
	{"WDMA1_IMG_BASE_ADDR_2P_FRO_03", 0, 32, RW, 0x0}, /*  */
	{"WDMA1_IMG_BASE_ADDR_2P_FRO_04", 0, 32, RW, 0x0}, /*  */
	{"WDMA1_IMG_BASE_ADDR_2P_FRO_05", 0, 32, RW, 0x0}, /*  */
	{"WDMA1_IMG_BASE_ADDR_2P_FRO_06", 0, 32, RW, 0x0}, /*  */
	{"WDMA1_IMG_BASE_ADDR_2P_FRO_07", 0, 32, RW, 0x0}, /*  */
	{"WDMA1_IMG_BASE_ADDR_2P_FRO_08", 0, 32, RW, 0x0}, /*  */
	{"WDMA1_IMG_BASE_ADDR_2P_FRO_09", 0, 32, RW, 0x0}, /*  */
	{"WDMA1_IMG_BASE_ADDR_2P_FRO_10", 0, 32, RW, 0x0}, /*  */
	{"WDMA1_IMG_BASE_ADDR_2P_FRO_11", 0, 32, RW, 0x0}, /*  */
	{"WDMA1_IMG_BASE_ADDR_2P_FRO_12", 0, 32, RW, 0x0}, /*  */
	{"WDMA1_IMG_BASE_ADDR_2P_FRO_13", 0, 32, RW, 0x0}, /*  */
	{"WDMA1_IMG_BASE_ADDR_2P_FRO_14", 0, 32, RW, 0x0}, /*  */
	{"WDMA1_IMG_BASE_ADDR_2P_FRO_15", 0, 32, RW, 0x0}, /*  */
	{"WDMA1_IMG_BASE_ADDR_3P_FRO_00", 0, 32, RW, 0x0}, /*  */
	{"WDMA1_IMG_BASE_ADDR_3P_FRO_01", 0, 32, RW, 0x0}, /*  */
	{"WDMA1_IMG_BASE_ADDR_3P_FRO_02", 0, 32, RW, 0x0}, /*  */
	{"WDMA1_IMG_BASE_ADDR_3P_FRO_03", 0, 32, RW, 0x0}, /*  */
	{"WDMA1_IMG_BASE_ADDR_3P_FRO_04", 0, 32, RW, 0x0}, /*  */
	{"WDMA1_IMG_BASE_ADDR_3P_FRO_05", 0, 32, RW, 0x0}, /*  */
	{"WDMA1_IMG_BASE_ADDR_3P_FRO_06", 0, 32, RW, 0x0}, /*  */
	{"WDMA1_IMG_BASE_ADDR_3P_FRO_07", 0, 32, RW, 0x0}, /*  */
	{"WDMA1_IMG_BASE_ADDR_3P_FRO_08", 0, 32, RW, 0x0}, /*  */
	{"WDMA1_IMG_BASE_ADDR_3P_FRO_09", 0, 32, RW, 0x0}, /*  */
	{"WDMA1_IMG_BASE_ADDR_3P_FRO_10", 0, 32, RW, 0x0}, /*  */
	{"WDMA1_IMG_BASE_ADDR_3P_FRO_11", 0, 32, RW, 0x0}, /*  */
	{"WDMA1_IMG_BASE_ADDR_3P_FRO_12", 0, 32, RW, 0x0}, /*  */
	{"WDMA1_IMG_BASE_ADDR_3P_FRO_13", 0, 32, RW, 0x0}, /*  */
	{"WDMA1_IMG_BASE_ADDR_3P_FRO_14", 0, 32, RW, 0x0}, /*  */
	{"WDMA1_IMG_BASE_ADDR_3P_FRO_15", 0, 32, RW, 0x0}, /*  */
	{"WDMA1_HEADER_BASE_ADDR_1P_FRO_00", 0, 32, RW, 0x0}, /*  */
	{"WDMA1_HEADER_BASE_ADDR_1P_FRO_01", 0, 32, RW, 0x0}, /*  */
	{"WDMA1_HEADER_BASE_ADDR_1P_FRO_02", 0, 32, RW, 0x0}, /*  */
	{"WDMA1_HEADER_BASE_ADDR_1P_FRO_03", 0, 32, RW, 0x0}, /*  */
	{"WDMA1_HEADER_BASE_ADDR_1P_FRO_04", 0, 32, RW, 0x0}, /*  */
	{"WDMA1_HEADER_BASE_ADDR_1P_FRO_05", 0, 32, RW, 0x0}, /*  */
	{"WDMA1_HEADER_BASE_ADDR_1P_FRO_06", 0, 32, RW, 0x0}, /*  */
	{"WDMA1_HEADER_BASE_ADDR_1P_FRO_07", 0, 32, RW, 0x0}, /*  */
	{"WDMA1_HEADER_BASE_ADDR_1P_FRO_08", 0, 32, RW, 0x0}, /*  */
	{"WDMA1_HEADER_BASE_ADDR_1P_FRO_09", 0, 32, RW, 0x0}, /*  */
	{"WDMA1_HEADER_BASE_ADDR_1P_FRO_10", 0, 32, RW, 0x0}, /*  */
	{"WDMA1_HEADER_BASE_ADDR_1P_FRO_11", 0, 32, RW, 0x0}, /*  */
	{"WDMA1_HEADER_BASE_ADDR_1P_FRO_12", 0, 32, RW, 0x0}, /*  */
	{"WDMA1_HEADER_BASE_ADDR_1P_FRO_13", 0, 32, RW, 0x0}, /*  */
	{"WDMA1_HEADER_BASE_ADDR_1P_FRO_14", 0, 32, RW, 0x0}, /*  */
	{"WDMA1_HEADER_BASE_ADDR_1P_FRO_15", 0, 32, RW, 0x0}, /*  */
	{"WDMA1_HEADER_BASE_ADDR_2P_FRO_00", 0, 32, RW, 0x0}, /*  */
	{"WDMA1_HEADER_BASE_ADDR_2P_FRO_01", 0, 32, RW, 0x0}, /*  */
	{"WDMA1_HEADER_BASE_ADDR_2P_FRO_02", 0, 32, RW, 0x0}, /*  */
	{"WDMA1_HEADER_BASE_ADDR_2P_FRO_03", 0, 32, RW, 0x0}, /*  */
	{"WDMA1_HEADER_BASE_ADDR_2P_FRO_04", 0, 32, RW, 0x0}, /*  */
	{"WDMA1_HEADER_BASE_ADDR_2P_FRO_05", 0, 32, RW, 0x0}, /*  */
	{"WDMA1_HEADER_BASE_ADDR_2P_FRO_06", 0, 32, RW, 0x0}, /*  */
	{"WDMA1_HEADER_BASE_ADDR_2P_FRO_07", 0, 32, RW, 0x0}, /*  */
	{"WDMA1_HEADER_BASE_ADDR_2P_FRO_08", 0, 32, RW, 0x0}, /*  */
	{"WDMA1_HEADER_BASE_ADDR_2P_FRO_09", 0, 32, RW, 0x0}, /*  */
	{"WDMA1_HEADER_BASE_ADDR_2P_FRO_10", 0, 32, RW, 0x0}, /*  */
	{"WDMA1_HEADER_BASE_ADDR_2P_FRO_11", 0, 32, RW, 0x0}, /*  */
	{"WDMA1_HEADER_BASE_ADDR_2P_FRO_12", 0, 32, RW, 0x0}, /*  */
	{"WDMA1_HEADER_BASE_ADDR_2P_FRO_13", 0, 32, RW, 0x0}, /*  */
	{"WDMA1_HEADER_BASE_ADDR_2P_FRO_14", 0, 32, RW, 0x0}, /*  */
	{"WDMA1_HEADER_BASE_ADDR_2P_FRO_15", 0, 32, RW, 0x0}, /*  */
	{"WDMA1_IMG_CRC_1P", 0, 32, RWI, 0xFFFFFFFF}, /*  */
	{"WDMA1_IMG_CRC_2P", 0, 32, RWI, 0xFFFFFFFF}, /*  */
	{"WDMA1_IMG_CRC_3P", 0, 32, RWI, 0xFFFFFFFF}, /*  */
	{"WDMA1_HEADER_CRC_1P", 0, 32, RWI, 0xFFFFFFFF}, /*  */
	{"WDMA1_HEADER_CRC_2P", 0, 32, RWI, 0xFFFFFFFF}, /*  */
	{"WDMA1_MON_STATUS_0", 0, 32, RWI, 0x0}, /*  */
	{"WDMA1_MON_STATUS_1", 0, 32, RWI, 0x0}, /*  */
	{"WDMA1_MON_STATUS_2", 0, 32, RWI, 0x0}, /*  */
	{"WDMA1_MON_STATUS_3", 0, 32, RWI, 0x0}, /*  */
	{"WDMA1_BW_LIMIT_FREQ_NUM_CYCLE", 16, 12, RW, 0x0}, /*  */
	{"WDMA1_BW_LIMIT_EN", 0, 1, RW, 0x0}, /*  */
	{"WDMA1_BW_LIMIT_SLOT_BW", 16, 16, RW, 0x0}, /*  */
	{"WDMA1_BW_LIMIT_AVG_BW", 0, 16, RW, 0x0}, /*  */
	{"WDMA1_BW_LIMIT_COMPENSATION_BW", 16, 16, RW, 0x0}, /*  */
	{"WDMA1_BW_LIMIT_COMPENSATION_PERIOD", 0, 12, RW, 0x0}, /*  */
	{"WDMA1_FLIP_CONTROL", 0, 2, RW, 0x0}, /*  */
	{"WDMA1_RGB_ALPHA", 0, 8, RW, 0x0}, /*  */
	{"WDMA2_EN", 0, 1, RW, 0x0}, /*  */
	{"WDMA2_SBWC_64B_ALIGN", 3, 1, RW, 0x0}, /*  */
	{"WDMA2_SBWC_EN", 0, 2, RW, 0x0}, /*  */
	{"WDMA2_DATA_FORMAT_TYPE", 31, 1, RW, 0x0}, /*  */
	{"WDMA2_DATA_FORMAT_RGB", 16, 4, RW, 0x0}, /*  */
	{"WDMA2_DATA_FORMAT_YUV", 8, 6, RW, 0x0}, /*  */
	{"WDMA2_MONO_EN", 0, 1, RW, 0x0}, /*  */
	{"WDMA2_WIDTH", 0, 14, RW, 0x20}, /*  */
	{"WDMA2_HEIGHT", 0, 14, RW, 0x20}, /*  */
	{"WDMA2_STRIDE_1P", 0, 17, RW, 0x20}, /*  */
	{"WDMA2_STRIDE_2P", 0, 17, RW, 0x20}, /*  */
	{"WDMA2_STRIDE_3P", 0, 17, RW, 0x20}, /*  */
	{"WDMA2_VOTF_EN", 0, 2, RW, 0x0}, /*  */
	{"WDMA2_MAX_MO", 0, 9, RW, 0x100}, /*  */
	{"WDMA2_LINE_GAP", 0, 8, RW, 0x1}, /*  */
	{"WDMA2_MAX_BL", 0, 5, RW, 0x10}, /*  */
	{"WDMA2_BUSINFO", 0, 10, RW, 0x0}, /*  */
	{"WDMA2_IMG_BASE_ADDR_1P_FRO_00", 0, 32, RW, 0x0}, /*  */
	{"WDMA2_IMG_BASE_ADDR_1P_FRO_01", 0, 32, RW, 0x0}, /*  */
	{"WDMA2_IMG_BASE_ADDR_1P_FRO_02", 0, 32, RW, 0x0}, /*  */
	{"WDMA2_IMG_BASE_ADDR_1P_FRO_03", 0, 32, RW, 0x0}, /*  */
	{"WDMA2_IMG_BASE_ADDR_1P_FRO_04", 0, 32, RW, 0x0}, /*  */
	{"WDMA2_IMG_BASE_ADDR_1P_FRO_05", 0, 32, RW, 0x0}, /*  */
	{"WDMA2_IMG_BASE_ADDR_1P_FRO_06", 0, 32, RW, 0x0}, /*  */
	{"WDMA2_IMG_BASE_ADDR_1P_FRO_07", 0, 32, RW, 0x0}, /*  */
	{"WDMA2_IMG_BASE_ADDR_1P_FRO_08", 0, 32, RW, 0x0}, /*  */
	{"WDMA2_IMG_BASE_ADDR_1P_FRO_09", 0, 32, RW, 0x0}, /*  */
	{"WDMA2_IMG_BASE_ADDR_1P_FRO_10", 0, 32, RW, 0x0}, /*  */
	{"WDMA2_IMG_BASE_ADDR_1P_FRO_11", 0, 32, RW, 0x0}, /*  */
	{"WDMA2_IMG_BASE_ADDR_1P_FRO_12", 0, 32, RW, 0x0}, /*  */
	{"WDMA2_IMG_BASE_ADDR_1P_FRO_13", 0, 32, RW, 0x0}, /*  */
	{"WDMA2_IMG_BASE_ADDR_1P_FRO_14", 0, 32, RW, 0x0}, /*  */
	{"WDMA2_IMG_BASE_ADDR_1P_FRO_15", 0, 32, RW, 0x0}, /*  */
	{"WDMA2_IMG_BASE_ADDR_2P_FRO_00", 0, 32, RW, 0x0}, /*  */
	{"WDMA2_IMG_BASE_ADDR_2P_FRO_01", 0, 32, RW, 0x0}, /*  */
	{"WDMA2_IMG_BASE_ADDR_2P_FRO_02", 0, 32, RW, 0x0}, /*  */
	{"WDMA2_IMG_BASE_ADDR_2P_FRO_03", 0, 32, RW, 0x0}, /*  */
	{"WDMA2_IMG_BASE_ADDR_2P_FRO_04", 0, 32, RW, 0x0}, /*  */
	{"WDMA2_IMG_BASE_ADDR_2P_FRO_05", 0, 32, RW, 0x0}, /*  */
	{"WDMA2_IMG_BASE_ADDR_2P_FRO_06", 0, 32, RW, 0x0}, /*  */
	{"WDMA2_IMG_BASE_ADDR_2P_FRO_07", 0, 32, RW, 0x0}, /*  */
	{"WDMA2_IMG_BASE_ADDR_2P_FRO_08", 0, 32, RW, 0x0}, /*  */
	{"WDMA2_IMG_BASE_ADDR_2P_FRO_09", 0, 32, RW, 0x0}, /*  */
	{"WDMA2_IMG_BASE_ADDR_2P_FRO_10", 0, 32, RW, 0x0}, /*  */
	{"WDMA2_IMG_BASE_ADDR_2P_FRO_11", 0, 32, RW, 0x0}, /*  */
	{"WDMA2_IMG_BASE_ADDR_2P_FRO_12", 0, 32, RW, 0x0}, /*  */
	{"WDMA2_IMG_BASE_ADDR_2P_FRO_13", 0, 32, RW, 0x0}, /*  */
	{"WDMA2_IMG_BASE_ADDR_2P_FRO_14", 0, 32, RW, 0x0}, /*  */
	{"WDMA2_IMG_BASE_ADDR_2P_FRO_15", 0, 32, RW, 0x0}, /*  */
	{"WDMA2_IMG_BASE_ADDR_3P_FRO_00", 0, 32, RW, 0x0}, /*  */
	{"WDMA2_IMG_BASE_ADDR_3P_FRO_01", 0, 32, RW, 0x0}, /*  */
	{"WDMA2_IMG_BASE_ADDR_3P_FRO_02", 0, 32, RW, 0x0}, /*  */
	{"WDMA2_IMG_BASE_ADDR_3P_FRO_03", 0, 32, RW, 0x0}, /*  */
	{"WDMA2_IMG_BASE_ADDR_3P_FRO_04", 0, 32, RW, 0x0}, /*  */
	{"WDMA2_IMG_BASE_ADDR_3P_FRO_05", 0, 32, RW, 0x0}, /*  */
	{"WDMA2_IMG_BASE_ADDR_3P_FRO_06", 0, 32, RW, 0x0}, /*  */
	{"WDMA2_IMG_BASE_ADDR_3P_FRO_07", 0, 32, RW, 0x0}, /*  */
	{"WDMA2_IMG_BASE_ADDR_3P_FRO_08", 0, 32, RW, 0x0}, /*  */
	{"WDMA2_IMG_BASE_ADDR_3P_FRO_09", 0, 32, RW, 0x0}, /*  */
	{"WDMA2_IMG_BASE_ADDR_3P_FRO_10", 0, 32, RW, 0x0}, /*  */
	{"WDMA2_IMG_BASE_ADDR_3P_FRO_11", 0, 32, RW, 0x0}, /*  */
	{"WDMA2_IMG_BASE_ADDR_3P_FRO_12", 0, 32, RW, 0x0}, /*  */
	{"WDMA2_IMG_BASE_ADDR_3P_FRO_13", 0, 32, RW, 0x0}, /*  */
	{"WDMA2_IMG_BASE_ADDR_3P_FRO_14", 0, 32, RW, 0x0}, /*  */
	{"WDMA2_IMG_BASE_ADDR_3P_FRO_15", 0, 32, RW, 0x0}, /*  */
	{"WDMA2_IMG_CRC_1P", 0, 32, RWI, 0xFFFFFFFF}, /*  */
	{"WDMA2_IMG_CRC_2P", 0, 32, RWI, 0xFFFFFFFF}, /*  */
	{"WDMA2_IMG_CRC_3P", 0, 32, RWI, 0xFFFFFFFF}, /*  */
	{"WDMA2_MON_STATUS_0", 0, 32, RWI, 0x0}, /*  */
	{"WDMA2_MON_STATUS_1", 0, 32, RWI, 0x0}, /*  */
	{"WDMA2_MON_STATUS_2", 0, 32, RWI, 0x0}, /*  */
	{"WDMA2_MON_STATUS_3", 0, 32, RWI, 0x0}, /*  */
	{"WDMA2_BW_LIMIT_FREQ_NUM_CYCLE", 16, 12, RW, 0x0}, /*  */
	{"WDMA2_BW_LIMIT_EN", 0, 1, RW, 0x0}, /*  */
	{"WDMA2_BW_LIMIT_SLOT_BW", 16, 16, RW, 0x0}, /*  */
	{"WDMA2_BW_LIMIT_AVG_BW", 0, 16, RW, 0x0}, /*  */
	{"WDMA2_BW_LIMIT_COMPENSATION_BW", 16, 16, RW, 0x0}, /*  */
	{"WDMA2_BW_LIMIT_COMPENSATION_PERIOD", 0, 12, RW, 0x0}, /*  */
	{"WDMA2_FLIP_CONTROL", 0, 2, RW, 0x0}, /*  */
	{"WDMA2_RGB_ALPHA", 0, 8, RW, 0x0}, /*  */
	{"WDMA3_EN", 0, 1, RW, 0x0}, /*  */
	{"WDMA3_SBWC_64B_ALIGN", 3, 1, RW, 0x0}, /*  */
	{"WDMA3_SBWC_EN", 0, 2, RW, 0x0}, /*  */
	{"WDMA3_DATA_FORMAT_TYPE", 31, 1, RW, 0x0}, /*  */
	{"WDMA3_DATA_FORMAT_RGB", 16, 4, RW, 0x0}, /*  */
	{"WDMA3_DATA_FORMAT_YUV", 8, 6, RW, 0x0}, /*  */
	{"WDMA3_MONO_EN", 0, 1, RW, 0x0}, /*  */
	{"WDMA3_WIDTH", 0, 14, RW, 0x20}, /*  */
	{"WDMA3_HEIGHT", 0, 14, RW, 0x20}, /*  */
	{"WDMA3_STRIDE_1P", 0, 17, RW, 0x20}, /*  */
	{"WDMA3_STRIDE_2P", 0, 17, RW, 0x20}, /*  */
	{"WDMA3_STRIDE_3P", 0, 17, RW, 0x20}, /*  */
	{"WDMA3_VOTF_EN", 0, 2, RW, 0x0}, /*  */
	{"WDMA3_MAX_MO", 0, 9, RW, 0x100}, /*  */
	{"WDMA3_LINE_GAP", 0, 8, RW, 0x1}, /*  */
	{"WDMA3_MAX_BL", 0, 5, RW, 0x10}, /*  */
	{"WDMA3_BUSINFO", 0, 10, RW, 0x0}, /*  */
	{"WDMA3_IMG_BASE_ADDR_1P_FRO_00", 0, 32, RW, 0x0}, /*  */
	{"WDMA3_IMG_BASE_ADDR_1P_FRO_01", 0, 32, RW, 0x0}, /*  */
	{"WDMA3_IMG_BASE_ADDR_1P_FRO_02", 0, 32, RW, 0x0}, /*  */
	{"WDMA3_IMG_BASE_ADDR_1P_FRO_03", 0, 32, RW, 0x0}, /*  */
	{"WDMA3_IMG_BASE_ADDR_1P_FRO_04", 0, 32, RW, 0x0}, /*  */
	{"WDMA3_IMG_BASE_ADDR_1P_FRO_05", 0, 32, RW, 0x0}, /*  */
	{"WDMA3_IMG_BASE_ADDR_1P_FRO_06", 0, 32, RW, 0x0}, /*  */
	{"WDMA3_IMG_BASE_ADDR_1P_FRO_07", 0, 32, RW, 0x0}, /*  */
	{"WDMA3_IMG_BASE_ADDR_1P_FRO_08", 0, 32, RW, 0x0}, /*  */
	{"WDMA3_IMG_BASE_ADDR_1P_FRO_09", 0, 32, RW, 0x0}, /*  */
	{"WDMA3_IMG_BASE_ADDR_1P_FRO_10", 0, 32, RW, 0x0}, /*  */
	{"WDMA3_IMG_BASE_ADDR_1P_FRO_11", 0, 32, RW, 0x0}, /*  */
	{"WDMA3_IMG_BASE_ADDR_1P_FRO_12", 0, 32, RW, 0x0}, /*  */
	{"WDMA3_IMG_BASE_ADDR_1P_FRO_13", 0, 32, RW, 0x0}, /*  */
	{"WDMA3_IMG_BASE_ADDR_1P_FRO_14", 0, 32, RW, 0x0}, /*  */
	{"WDMA3_IMG_BASE_ADDR_1P_FRO_15", 0, 32, RW, 0x0}, /*  */
	{"WDMA3_IMG_BASE_ADDR_2P_FRO_00", 0, 32, RW, 0x0}, /*  */
	{"WDMA3_IMG_BASE_ADDR_2P_FRO_01", 0, 32, RW, 0x0}, /*  */
	{"WDMA3_IMG_BASE_ADDR_2P_FRO_02", 0, 32, RW, 0x0}, /*  */
	{"WDMA3_IMG_BASE_ADDR_2P_FRO_03", 0, 32, RW, 0x0}, /*  */
	{"WDMA3_IMG_BASE_ADDR_2P_FRO_04", 0, 32, RW, 0x0}, /*  */
	{"WDMA3_IMG_BASE_ADDR_2P_FRO_05", 0, 32, RW, 0x0}, /*  */
	{"WDMA3_IMG_BASE_ADDR_2P_FRO_06", 0, 32, RW, 0x0}, /*  */
	{"WDMA3_IMG_BASE_ADDR_2P_FRO_07", 0, 32, RW, 0x0}, /*  */
	{"WDMA3_IMG_BASE_ADDR_2P_FRO_08", 0, 32, RW, 0x0}, /*  */
	{"WDMA3_IMG_BASE_ADDR_2P_FRO_09", 0, 32, RW, 0x0}, /*  */
	{"WDMA3_IMG_BASE_ADDR_2P_FRO_10", 0, 32, RW, 0x0}, /*  */
	{"WDMA3_IMG_BASE_ADDR_2P_FRO_11", 0, 32, RW, 0x0}, /*  */
	{"WDMA3_IMG_BASE_ADDR_2P_FRO_12", 0, 32, RW, 0x0}, /*  */
	{"WDMA3_IMG_BASE_ADDR_2P_FRO_13", 0, 32, RW, 0x0}, /*  */
	{"WDMA3_IMG_BASE_ADDR_2P_FRO_14", 0, 32, RW, 0x0}, /*  */
	{"WDMA3_IMG_BASE_ADDR_2P_FRO_15", 0, 32, RW, 0x0}, /*  */
	{"WDMA3_IMG_BASE_ADDR_3P_FRO_00", 0, 32, RW, 0x0}, /*  */
	{"WDMA3_IMG_BASE_ADDR_3P_FRO_01", 0, 32, RW, 0x0}, /*  */
	{"WDMA3_IMG_BASE_ADDR_3P_FRO_02", 0, 32, RW, 0x0}, /*  */
	{"WDMA3_IMG_BASE_ADDR_3P_FRO_03", 0, 32, RW, 0x0}, /*  */
	{"WDMA3_IMG_BASE_ADDR_3P_FRO_04", 0, 32, RW, 0x0}, /*  */
	{"WDMA3_IMG_BASE_ADDR_3P_FRO_05", 0, 32, RW, 0x0}, /*  */
	{"WDMA3_IMG_BASE_ADDR_3P_FRO_06", 0, 32, RW, 0x0}, /*  */
	{"WDMA3_IMG_BASE_ADDR_3P_FRO_07", 0, 32, RW, 0x0}, /*  */
	{"WDMA3_IMG_BASE_ADDR_3P_FRO_08", 0, 32, RW, 0x0}, /*  */
	{"WDMA3_IMG_BASE_ADDR_3P_FRO_09", 0, 32, RW, 0x0}, /*  */
	{"WDMA3_IMG_BASE_ADDR_3P_FRO_10", 0, 32, RW, 0x0}, /*  */
	{"WDMA3_IMG_BASE_ADDR_3P_FRO_11", 0, 32, RW, 0x0}, /*  */
	{"WDMA3_IMG_BASE_ADDR_3P_FRO_12", 0, 32, RW, 0x0}, /*  */
	{"WDMA3_IMG_BASE_ADDR_3P_FRO_13", 0, 32, RW, 0x0}, /*  */
	{"WDMA3_IMG_BASE_ADDR_3P_FRO_14", 0, 32, RW, 0x0}, /*  */
	{"WDMA3_IMG_BASE_ADDR_3P_FRO_15", 0, 32, RW, 0x0}, /*  */
	{"WDMA3_IMG_CRC_1P", 0, 32, RWI, 0xFFFFFFFF}, /*  */
	{"WDMA3_IMG_CRC_2P", 0, 32, RWI, 0xFFFFFFFF}, /*  */
	{"WDMA3_IMG_CRC_3P", 0, 32, RWI, 0xFFFFFFFF}, /*  */
	{"WDMA3_MON_STATUS_0", 0, 32, RWI, 0x0}, /*  */
	{"WDMA3_MON_STATUS_1", 0, 32, RWI, 0x0}, /*  */
	{"WDMA3_MON_STATUS_2", 0, 32, RWI, 0x0}, /*  */
	{"WDMA3_MON_STATUS_3", 0, 32, RWI, 0x0}, /*  */
	{"WDMA3_BW_LIMIT_FREQ_NUM_CYCLE", 16, 12, RW, 0x0}, /*  */
	{"WDMA3_BW_LIMIT_EN", 0, 1, RW, 0x0}, /*  */
	{"WDMA3_BW_LIMIT_SLOT_BW", 16, 16, RW, 0x0}, /*  */
	{"WDMA3_BW_LIMIT_AVG_BW", 0, 16, RW, 0x0}, /*  */
	{"WDMA3_BW_LIMIT_COMPENSATION_BW", 16, 16, RW, 0x0}, /*  */
	{"WDMA3_BW_LIMIT_COMPENSATION_PERIOD", 0, 12, RW, 0x0}, /*  */
	{"WDMA3_FLIP_CONTROL", 0, 2, RW, 0x0}, /*  */
	{"WDMA3_RGB_ALPHA", 0, 8, RW, 0x0}, /*  */
	{"WDMA4_EN", 0, 1, RW, 0x0}, /*  */
	{"WDMA4_SBWC_64B_ALIGN", 3, 1, RW, 0x0}, /*  */
	{"WDMA4_SBWC_EN", 0, 2, RW, 0x0}, /*  */
	{"WDMA4_DATA_FORMAT_TYPE", 31, 1, RW, 0x0}, /*  */
	{"WDMA4_DATA_FORMAT_RGB", 16, 4, RW, 0x0}, /*  */
	{"WDMA4_DATA_FORMAT_YUV", 8, 6, RW, 0x0}, /*  */
	{"WDMA4_MONO_EN", 0, 1, RW, 0x0}, /*  */
	{"WDMA4_WIDTH", 0, 14, RW, 0x20}, /*  */
	{"WDMA4_HEIGHT", 0, 14, RW, 0x20}, /*  */
	{"WDMA4_STRIDE_1P", 0, 17, RW, 0x20}, /*  */
	{"WDMA4_STRIDE_2P", 0, 17, RW, 0x20}, /*  */
	{"WDMA4_STRIDE_3P", 0, 17, RW, 0x20}, /*  */
	{"WDMA4_VOTF_EN", 0, 2, RW, 0x0}, /*  */
	{"WDMA4_MAX_MO", 0, 9, RW, 0x100}, /*  */
	{"WDMA4_LINE_GAP", 0, 8, RW, 0x1}, /*  */
	{"WDMA4_MAX_BL", 0, 5, RW, 0x10}, /*  */
	{"WDMA4_BUSINFO", 0, 10, RW, 0x0}, /*  */
	{"WDMA4_IMG_BASE_ADDR_1P_FRO_00", 0, 32, RW, 0x0}, /*  */
	{"WDMA4_IMG_BASE_ADDR_1P_FRO_01", 0, 32, RW, 0x0}, /*  */
	{"WDMA4_IMG_BASE_ADDR_1P_FRO_02", 0, 32, RW, 0x0}, /*  */
	{"WDMA4_IMG_BASE_ADDR_1P_FRO_03", 0, 32, RW, 0x0}, /*  */
	{"WDMA4_IMG_BASE_ADDR_1P_FRO_04", 0, 32, RW, 0x0}, /*  */
	{"WDMA4_IMG_BASE_ADDR_1P_FRO_05", 0, 32, RW, 0x0}, /*  */
	{"WDMA4_IMG_BASE_ADDR_1P_FRO_06", 0, 32, RW, 0x0}, /*  */
	{"WDMA4_IMG_BASE_ADDR_1P_FRO_07", 0, 32, RW, 0x0}, /*  */
	{"WDMA4_IMG_BASE_ADDR_1P_FRO_08", 0, 32, RW, 0x0}, /*  */
	{"WDMA4_IMG_BASE_ADDR_1P_FRO_09", 0, 32, RW, 0x0}, /*  */
	{"WDMA4_IMG_BASE_ADDR_1P_FRO_10", 0, 32, RW, 0x0}, /*  */
	{"WDMA4_IMG_BASE_ADDR_1P_FRO_11", 0, 32, RW, 0x0}, /*  */
	{"WDMA4_IMG_BASE_ADDR_1P_FRO_12", 0, 32, RW, 0x0}, /*  */
	{"WDMA4_IMG_BASE_ADDR_1P_FRO_13", 0, 32, RW, 0x0}, /*  */
	{"WDMA4_IMG_BASE_ADDR_1P_FRO_14", 0, 32, RW, 0x0}, /*  */
	{"WDMA4_IMG_BASE_ADDR_1P_FRO_15", 0, 32, RW, 0x0}, /*  */
	{"WDMA4_IMG_BASE_ADDR_2P_FRO_00", 0, 32, RW, 0x0}, /*  */
	{"WDMA4_IMG_BASE_ADDR_2P_FRO_01", 0, 32, RW, 0x0}, /*  */
	{"WDMA4_IMG_BASE_ADDR_2P_FRO_02", 0, 32, RW, 0x0}, /*  */
	{"WDMA4_IMG_BASE_ADDR_2P_FRO_03", 0, 32, RW, 0x0}, /*  */
	{"WDMA4_IMG_BASE_ADDR_2P_FRO_04", 0, 32, RW, 0x0}, /*  */
	{"WDMA4_IMG_BASE_ADDR_2P_FRO_05", 0, 32, RW, 0x0}, /*  */
	{"WDMA4_IMG_BASE_ADDR_2P_FRO_06", 0, 32, RW, 0x0}, /*  */
	{"WDMA4_IMG_BASE_ADDR_2P_FRO_07", 0, 32, RW, 0x0}, /*  */
	{"WDMA4_IMG_BASE_ADDR_2P_FRO_08", 0, 32, RW, 0x0}, /*  */
	{"WDMA4_IMG_BASE_ADDR_2P_FRO_09", 0, 32, RW, 0x0}, /*  */
	{"WDMA4_IMG_BASE_ADDR_2P_FRO_10", 0, 32, RW, 0x0}, /*  */
	{"WDMA4_IMG_BASE_ADDR_2P_FRO_11", 0, 32, RW, 0x0}, /*  */
	{"WDMA4_IMG_BASE_ADDR_2P_FRO_12", 0, 32, RW, 0x0}, /*  */
	{"WDMA4_IMG_BASE_ADDR_2P_FRO_13", 0, 32, RW, 0x0}, /*  */
	{"WDMA4_IMG_BASE_ADDR_2P_FRO_14", 0, 32, RW, 0x0}, /*  */
	{"WDMA4_IMG_BASE_ADDR_2P_FRO_15", 0, 32, RW, 0x0}, /*  */
	{"WDMA4_IMG_BASE_ADDR_3P_FRO_00", 0, 32, RW, 0x0}, /*  */
	{"WDMA4_IMG_BASE_ADDR_3P_FRO_01", 0, 32, RW, 0x0}, /*  */
	{"WDMA4_IMG_BASE_ADDR_3P_FRO_02", 0, 32, RW, 0x0}, /*  */
	{"WDMA4_IMG_BASE_ADDR_3P_FRO_03", 0, 32, RW, 0x0}, /*  */
	{"WDMA4_IMG_BASE_ADDR_3P_FRO_04", 0, 32, RW, 0x0}, /*  */
	{"WDMA4_IMG_BASE_ADDR_3P_FRO_05", 0, 32, RW, 0x0}, /*  */
	{"WDMA4_IMG_BASE_ADDR_3P_FRO_06", 0, 32, RW, 0x0}, /*  */
	{"WDMA4_IMG_BASE_ADDR_3P_FRO_07", 0, 32, RW, 0x0}, /*  */
	{"WDMA4_IMG_BASE_ADDR_3P_FRO_08", 0, 32, RW, 0x0}, /*  */
	{"WDMA4_IMG_BASE_ADDR_3P_FRO_09", 0, 32, RW, 0x0}, /*  */
	{"WDMA4_IMG_BASE_ADDR_3P_FRO_10", 0, 32, RW, 0x0}, /*  */
	{"WDMA4_IMG_BASE_ADDR_3P_FRO_11", 0, 32, RW, 0x0}, /*  */
	{"WDMA4_IMG_BASE_ADDR_3P_FRO_12", 0, 32, RW, 0x0}, /*  */
	{"WDMA4_IMG_BASE_ADDR_3P_FRO_13", 0, 32, RW, 0x0}, /*  */
	{"WDMA4_IMG_BASE_ADDR_3P_FRO_14", 0, 32, RW, 0x0}, /*  */
	{"WDMA4_IMG_BASE_ADDR_3P_FRO_15", 0, 32, RW, 0x0}, /*  */
	{"WDMA4_IMG_CRC_1P", 0, 32, RWI, 0xFFFFFFFF}, /*  */
	{"WDMA4_IMG_CRC_2P", 0, 32, RWI, 0xFFFFFFFF}, /*  */
	{"WDMA4_IMG_CRC_3P", 0, 32, RWI, 0xFFFFFFFF}, /*  */
	{"WDMA4_MON_STATUS_0", 0, 32, RWI, 0x0}, /*  */
	{"WDMA4_MON_STATUS_1", 0, 32, RWI, 0x0}, /*  */
	{"WDMA4_MON_STATUS_2", 0, 32, RWI, 0x0}, /*  */
	{"WDMA4_MON_STATUS_3", 0, 32, RWI, 0x0}, /*  */
	{"WDMA4_BW_LIMIT_FREQ_NUM_CYCLE", 16, 12, RW, 0x0}, /*  */
	{"WDMA4_BW_LIMIT_EN", 0, 1, RW, 0x0}, /*  */
	{"WDMA4_BW_LIMIT_SLOT_BW", 16, 16, RW, 0x0}, /*  */
	{"WDMA4_BW_LIMIT_AVG_BW", 0, 16, RW, 0x0}, /*  */
	{"WDMA4_BW_LIMIT_COMPENSATION_BW", 16, 16, RW, 0x0}, /*  */
	{"WDMA4_BW_LIMIT_COMPENSATION_PERIOD", 0, 12, RW, 0x0}, /*  */
	{"WDMA4_FLIP_CONTROL", 0, 2, RW, 0x0}, /*  */
	{"WDMA4_RGB_ALPHA", 0, 8, RW, 0x0}, /*  */
	{"RGB_SRC_Y_OFFSET", 0, 10, RW, 0x0}, /*  */
	{"RGB_COEF_C00", 16, 16, RW, 0x200}, /*  */
	{"RGB_COEF_C10", 0, 16, RW, 0x0}, /*  */
	{"RGB_COEF_C20", 16, 16, RW, 0x2E2}, /*  */
	{"RGB_COEF_C01", 0, 16, RW, 0x200}, /*  */
	{"RGB_COEF_C11", 16, 16, RW, 0xFFAE}, /*  */
	{"RGB_COEF_C21", 0, 16, RW, 0xFEE2}, /*  */
	{"RGB_COEF_C02", 16, 16, RW, 0x200}, /*  */
	{"RGB_COEF_C12", 0, 16, RW, 0x3AE}, /*  */
	{"RGB_COEF_C22", 0, 16, RW, 0x0}, /*  */
	{"WDMA0_ROUND_EN", 4, 1, RW, 0x0}, /*  */
	{"WDMA0_DITHER_EN_Y", 1, 1, RW, 0x0}, /*  */
	{"WDMA0_DITHER_EN_C", 0, 1, RW, 0x0}, /*  */
	{"WDMA0_RGB_CONV444_WEIGHT", 0, 5, RW, 0x8}, /*  */
	{"WDMA0_COMP_SRAM_START_ADDR", 0, 14, RW, 0x0}, /*  */
	{"WDMA1_ROUND_EN", 4, 1, RW, 0x0}, /*  */
	{"WDMA1_DITHER_EN_Y", 1, 1, RW, 0x0}, /*  */
	{"WDMA1_DITHER_EN_C", 0, 1, RW, 0x0}, /*  */
	{"WDMA1_RGB_CONV444_WEIGHT", 0, 5, RW, 0x8}, /*  */
	{"WDMA1_COMP_SRAM_START_ADDR", 0, 14, RW, 0x780}, /*  */
	{"WDMA2_ROUND_EN", 4, 1, RW, 0x0}, /*  */
	{"WDMA2_DITHER_EN_Y", 1, 1, RW, 0x0}, /*  */
	{"WDMA2_DITHER_EN_C", 0, 1, RW, 0x0}, /*  */
	{"WDMA2_RGB_CONV444_WEIGHT", 0, 5, RW, 0x8}, /*  */
	{"WDMA3_ROUND_EN", 4, 1, RW, 0x0}, /*  */
	{"WDMA3_DITHER_EN_Y", 1, 1, RW, 0x0}, /*  */
	{"WDMA3_DITHER_EN_C", 0, 1, RW, 0x0}, /*  */
	{"WDMA3_RGB_CONV444_WEIGHT", 0, 5, RW, 0x8}, /*  */
	{"WDMA4_ROUND_EN", 4, 1, RW, 0x0}, /*  */
	{"WDMA4_DITHER_EN_Y", 1, 1, RW, 0x0}, /*  */
	{"WDMA4_DITHER_EN_C", 0, 1, RW, 0x0}, /*  */
	{"WDMA4_RGB_CONV444_WEIGHT", 0, 5, RW, 0x8}, /*  */
	{"VOTF_C2COM_SLOW_RING_STATUS", 0, 1, RWI, 0x0}, /*  */
};

#endif
