   1              	 .syntax unified
   2              	 .cpu cortex-m4
   3              	 .eabi_attribute 27,3
   4              	 .fpu fpv4-sp-d16
   5              	 .eabi_attribute 20,1
   6              	 .eabi_attribute 21,1
   7              	 .eabi_attribute 23,3
   8              	 .eabi_attribute 24,1
   9              	 .eabi_attribute 25,1
  10              	 .eabi_attribute 26,1
  11              	 .eabi_attribute 30,6
  12              	 .eabi_attribute 34,1
  13              	 .eabi_attribute 18,4
  14              	 .thumb
  15              	 .file "xmc4_scu.c"
  16              	 .text
  17              	.Ltext0:
  18              	 .cfi_sections .debug_frame
  19              	 .section .text.XMC_SCU_CLOCK_GetUsbClockSource,"ax",%progbits
  20              	 .align 2
  21              	 .thumb
  22              	 .thumb_func
  24              	XMC_SCU_CLOCK_GetUsbClockSource:
  25              	.LFB129:
  26              	 .file 1 "C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc/xmc4_scu.h"
   1:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
   2:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @file xmc4_scu.h
   3:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @date 2016-06-15
   4:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
   5:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @cond
   6:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   *************************************************************************************************
   7:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMClib v2.1.8 - XMC Peripheral Driver Library 
   8:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
   9:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Copyright (c) 2015-2016, Infineon Technologies AG
  10:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * All rights reserved.                        
  11:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *                                             
  12:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  13:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * following conditions are met:   
  14:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *                                                                              
  15:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Redistributions of source code must retain the above copyright notice, this list of conditions a
  16:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * disclaimer.                        
  17:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * 
  18:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Redistributions in binary form must reproduce the above copyright notice, this list of condition
  19:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * disclaimer in the documentation and/or other materials provided with the distribution.          
  20:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * 
  21:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Neither the name of the copyright holders nor the names of its contributors may be used to endor
  22:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * products derived from this software without specific prior written permission.                  
  23:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *                                                                              
  24:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  25:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  26:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  27:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  28:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  29:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  30:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                            
  31:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *                                                                              
  32:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  33:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Infineon Technologies AG dave@infineon.com).                                                    
  34:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  **************************************************************************************************
  35:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
  36:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Change History
  37:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * --------------
  38:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
  39:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * 2015-06-20:
  40:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *     - Initial version
  41:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *     - Documentation improved
  42:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
  43:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * 2015-11-30:
  44:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *     - Documentation improved
  45:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *      
  46:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * 2016-03-09:
  47:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *     - Added XMC_SCU_POWER_EnableMonitor/XMC_SCU_POWER_DisableMonitor
  48:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *             XMC_SCU_POWER_GetEVRStatus, XMC_SCU_POWER_GetEVR13Voltage, XMC_SCU_POWER_GetEVR33Vol
  49:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *     - Added XMC_SCU_HIB_GetHibernateControlStatus,
  50:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *             XMC_SCU_HIB_GetEventStatus, XMC_SCU_HIB_ClearEventStatus, XMC_SCU_HIB_TriggerEvent, 
  51:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *             XMC_SCU_HIB_EnableEvent, XMC_SCU_HIB_DisableEvent
  52:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *     - Added XMC_SCU_HIB_SetWakeupTriggerInput, XMC_SCU_HIB_SetPinMode, XMC_SCU_HIB_SetOutputPinL
  53:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *             XMC_SCU_HIB_SetInput0, XMC_SCU_HIB_EnterHibernateState
  54:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
  55:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * 2016-04-15:
  56:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *     - Fixed naming of XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG peripheral clock.
  57:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *       Added enable and disable for peripheral clocks       
  58:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * 
  59:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * 2016-05-19:
  60:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *     - Added XMC_SCU_CLOCK_IsLowPowerOscillatorStable() and XMC_SCU_CLOCK_IsHighPerformanceOscill
  61:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *     - Added XMC_SCU_POWER_WaitForInterrupt() and XMC_SCU_POWER_WaitForEvent()
  62:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *     - Added XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput(), 
  63:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *             XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput(),
  64:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *             XMC_SCU_CLOCK_GetLowPowerOscillatorGeneralPurposeInputStatus()
  65:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *     - Added XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput(), 
  66:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *             XMC_SCU_CLOCK_DisableHighPerformanceOscillatorGeneralPurposeInput(),
  67:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *             XMC_SCU_CLOCK_GetHighPerformanceOscillatorGeneralPurposeInputStatus()
  68:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *     - Removed XMC_SCU_INTERRUPT_EVENT_OSCULSTAT_UPDATED, XMC_SCU_INTERRUPT_EVENT_HDSTAT_UPDATED
  69:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
  70:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * 2016-06-14:
  71:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *     - Added XMC_SCU_HIB_IsWakeupEventDetected() and XMC_SCU_HIB_ClearWakeupEventDetectionStatus(
  72:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
  73:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * 2016-06-15:
  74:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *     - Added XMC_SCU_HIB_EnterHibernateStateEx() which allows to select between external or inter
  75:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *     - Extended wakeup hibernate events using LPAC wakeup on events. Only available in XMC44, XMC
  76:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *     - Added LPAC APIs. Only available in XMC44, XMC42 and XMC41 series.
  77:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
  78:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @endcond 
  79:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
  80:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
  81:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
  82:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #ifndef XMC4_SCU_H
  83:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #define XMC4_SCU_H
  84:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
  85:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**************************************************************************************************
  86:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * HEADER FILES
  87:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  **************************************************************************************************
  88:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
  89:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #include "xmc_common.h"
  90:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
  91:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #if UC_FAMILY == XMC4
  92:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
  93:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
  94:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @addtogroup XMClib XMC Peripheral Library
  95:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @{
  96:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
  97:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  
  98:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
  99:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @addtogroup SCU
 100:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @{
 101:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
 102:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
 103:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**************************************************************************************************
 104:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * MACROS
 105:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  **************************************************************************************************
 106:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #define PLL_PDIV_XTAL_8MHZ (1U)  /* PDIV value for main PLL settings, fPLL = 120MHz with fOSC = 8MH
 107:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #define PLL_NDIV_XTAL_8MHZ (89U)  /* NDIV value for main PLL settings, fPLL = 120MHz with fOSC = 8M
 108:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #define PLL_K2DIV_XTAL_8MHZ (2U)  /* K2DIV value for main PLL settings, fPLL = 120MHz with fOSC = 8
 109:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
 110:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #define PLL_PDIV_XTAL_12MHZ (1U)  /* PDIV value for main PLL settings, fPLL = 120MHz with fOSC = 12
 111:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #define PLL_NDIV_XTAL_12MHZ (79U)  /* NDIV value for main PLL settings, fPLL = 120MHz with fOSC = 1
 112:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #define PLL_K2DIV_XTAL_12MHZ (3U)  /* K2DIV value for main PLL settings, fPLL = 120MHz with fOSC = 
 113:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
 114:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #define PLL_PDIV_XTAL_16MHZ (1U)  /* PDIV value for main PLL settings, fPLL = 120MHz with fOSC = 16
 115:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #define PLL_NDIV_XTAL_16MHZ (59U)  /* NDIV value for main PLL settings, fPLL = 120MHz with fOSC = 1
 116:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #define PLL_K2DIV_XTAL_16MHZ (3U)  /* K2DIV value for main PLL settings, fPLL = 120MHz with fOSC = 
 117:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
 118:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_WDT_WARN           SCU_INTERRUPT_SRSTAT_PRWARN_Msk /**< Watchdog pr
 119:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_RTC_PERIODIC       SCU_INTERRUPT_SRSTAT_PI_Msk     /**< RTC periodi
 120:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_RTC_ALARM          SCU_INTERRUPT_SRSTAT_AI_Msk     /**< RTC alarm e
 121:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_DLR_OVERRUN        SCU_INTERRUPT_SRSTAT_DLROVR_Msk /**< DLR overrun
 122:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(SCU_INTERRUPT_SRSTAT_LPACCR_Msk)
 123:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_LPACCR_UPDATED     SCU_INTERRUPT_SRSTAT_LPACCR_Msk /**< LPAC Contro
 124:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 125:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(SCU_INTERRUPT_SRSTAT_LPACTH0_Msk)
 126:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_LPACTH0_UPDATED    SCU_INTERRUPT_SRSTAT_LPACTH0_Msk /**< LPAC Thres
 127:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 128:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(SCU_INTERRUPT_SRSTAT_LPACTH1_Msk)
 129:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_LPACTH1_UPDATED    SCU_INTERRUPT_SRSTAT_LPACTH1_Msk  /**< LPAC Thre
 130:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 131:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(SCU_INTERRUPT_SRSTAT_LPACST_Msk)
 132:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_LPACST_UPDATED     SCU_INTERRUPT_SRSTAT_LPACST_Msk  /**< LPAC Statu
 133:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 134:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(SCU_INTERRUPT_SRSTAT_LPACCLR_Msk)
 135:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_LPACCLR_UPDATED    SCU_INTERRUPT_SRSTAT_LPACCLR_Msk /**< LPAC event
 136:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 137:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(SCU_INTERRUPT_SRSTAT_LPACSET_Msk)
 138:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_LPACSET_UPDATED    SCU_INTERRUPT_SRSTAT_LPACSET_Msk /**< LPAC event
 139:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 140:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(SCU_INTERRUPT_SRSTAT_HINTST_Msk)
 141:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_HINTST_UPDATED     SCU_INTERRUPT_SRSTAT_HINTST_Msk /**< HIB HINTST 
 142:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 143:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(SCU_INTERRUPT_SRSTAT_HINTCLR_Msk)
 144:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_HINTCLR_UPDATED    SCU_INTERRUPT_SRSTAT_HINTCLR_Msk /**< HIB HINTCL
 145:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 146:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(SCU_INTERRUPT_SRSTAT_HINTSET_Msk)
 147:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_HINTSET_UPDATED    SCU_INTERRUPT_SRSTAT_HINTSET_Msk /**< HIB HINTSE
 148:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 149:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_HDCLR_UPDATED      SCU_INTERRUPT_SRSTAT_HDCLR_Msk /**< HIB HDCLR re
 150:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_HDSET_UPDATED      SCU_INTERRUPT_SRSTAT_HDSET_Msk /**< HIB HDSET re
 151:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_HDCR_UPDATED       SCU_INTERRUPT_SRSTAT_HDCR_Msk /**< HIB HDCR regi
 152:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_OSCSICTRL_UPDATED  SCU_INTERRUPT_SRSTAT_OSCSICTRL_Msk /**< HIB OSCS
 153:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_OSCULCTRL_UPDATED  SCU_INTERRUPT_SRSTAT_OSCULCTRL_Msk /**< HIB OSCU
 154:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_RTCCTR_UPDATED     SCU_INTERRUPT_SRSTAT_RTC_CTR_Msk /**< HIB RTCCTR
 155:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_RTCATIM0_UPDATED   SCU_INTERRUPT_SRSTAT_RTC_ATIM0_Msk /**< HIB RTCA
 156:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_RTCATIM1_UPDATED   SCU_INTERRUPT_SRSTAT_RTC_ATIM1_Msk /**< HIB RTCA
 157:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_RTCTIM0_UPDATED    SCU_INTERRUPT_SRSTAT_RTC_TIM0_Msk /**< HIB TIM0 
 158:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_RTCTIM1_UPDATED    SCU_INTERRUPT_SRSTAT_RTC_TIM1_Msk /**< HIB TIM1 
 159:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_RMX_UPDATED        SCU_INTERRUPT_SRSTAT_RMX_Msk /**< HIB RMX regist
 160:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
 161:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**************************************************************************************************
 162:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * ENUMS
 163:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  **************************************************************************************************
 164:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
 165:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *  Defines Capture/Compare unit timer slice trigger, that enables synchronous start function avail
 166:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *  CCUCON register. Use type \a XMC_SCU_CCU_TRIGGER_t for accessing these enum parameters.
 167:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
 168:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** typedef enum XMC_SCU_CCU_TRIGGER
 169:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** {
 170:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(CCU40)
 171:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CCU_TRIGGER_CCU40 = SCU_GENERAL_CCUCON_GSC40_Msk, /**< Trigger mask used for Global Start
 172:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****                                                                  CCU40 peripheral. */
 173:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 174:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(CCU41)
 175:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CCU_TRIGGER_CCU41 = SCU_GENERAL_CCUCON_GSC41_Msk, /**< Trigger mask used for Global Start
 176:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****                                                                  CCU41 peripheral. */
 177:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 178:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(CCU42)
 179:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CCU_TRIGGER_CCU42 = SCU_GENERAL_CCUCON_GSC42_Msk, /**< Trigger mask used for Global Start
 180:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****                                                                  CCU42 peripheral. */
 181:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 182:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(CCU43)
 183:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CCU_TRIGGER_CCU43 = SCU_GENERAL_CCUCON_GSC43_Msk, /**< Trigger mask used for Global Start
 184:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****                                                                  CCU43 peripheral. */
 185:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 186:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(CCU80)
 187:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CCU_TRIGGER_CCU80 = SCU_GENERAL_CCUCON_GSC80_Msk, /**< Trigger mask used for Global Start
 188:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****                                                                  CCU80 peripheral. */
 189:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 190:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(CCU81)
 191:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CCU_TRIGGER_CCU81 = SCU_GENERAL_CCUCON_GSC81_Msk /**< Trigger mask used for Global Start 
 192:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****                                                                  CCU81 peripheral. */
 193:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 194:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** } XMC_SCU_CCU_TRIGGER_t;
 195:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
 196:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
 197:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *  Defines enumerations representing the status of trap cause. The cause of the trap gets automati
 198:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *  the \a TRAPSTAT register and can be checked by user software to determine the state of the syst
 199:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *  purpose. 
 200:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *  Use type \a XMC_SCU_TRAP_t for accessing these enum parameters.
 201:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
 202:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** typedef enum XMC_SCU_TRAP 
 203:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** {
 204:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_TRAP_OSC_WDG      = SCU_TRAP_TRAPSTAT_SOSCWDGT_Msk, /**< OSC_HP Oscillator Watchdog trap.
 205:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_TRAP_VCO_LOCK     = SCU_TRAP_TRAPSTAT_SVCOLCKT_Msk, /**< PLL loss of lock trap. */
 206:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_TRAP_USB_VCO_LOCK = SCU_TRAP_TRAPSTAT_UVCOLCKT_Msk, /**< USB PLL loss of lock trap. */ 
 207:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_TRAP_PARITY_ERROR = SCU_TRAP_TRAPSTAT_PET_Msk,      /**< Memory Parity error trap. */  
 208:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_TRAP_BROWNOUT     = SCU_TRAP_TRAPSTAT_BRWNT_Msk,    /**< Brownout trap. */ 
 209:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_TRAP_ULP_WDG      = SCU_TRAP_TRAPSTAT_ULPWDGT_Msk,  /**< Unstable 32KHz clock trap. */ 
 210:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_TRAP_PER_BRIDGE0  = SCU_TRAP_TRAPSTAT_BWERR0T_Msk,  /**< Bad memory access of peripherals
 211:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_TRAP_PER_BRIDGE1  = SCU_TRAP_TRAPSTAT_BWERR1T_Msk,  /**< Bad memory access of peripherals
 212:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(SCU_TRAP_TRAPSTAT_TEMPHIT_Msk)
 213:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_TRAP_DIETEMP_HIGH = SCU_TRAP_TRAPSTAT_TEMPHIT_Msk,  /**< Die temperature higher than expe
 214:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 215:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(SCU_TRAP_TRAPSTAT_TEMPLOT_Msk)
 216:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_TRAP_DIETEMP_LOW  = SCU_TRAP_TRAPSTAT_TEMPLOT_Msk,  /**< Die temperature lower than expec
 217:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 218:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(ECAT0)
 219:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_TRAP_ECAT_RESET = SCU_TRAP_TRAPSTAT_ECAT0RST_Msk, /**< EtherCat Reset */ 
 220:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 221:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** } XMC_SCU_TRAP_t;
 222:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
 223:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
 224:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *  Defines enumerations for different parity event generating modules that in turn generate a trap
 225:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *  Parity can be enabled with \a PETE register in order to get the trap flag reflected in \a TRAPR
 226:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *  configure parity error trap generation mechanism bits of \a PETE register.
 227:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *  All the enum items are tabulated as per bits present in \a PETE register.
 228:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *  Use type \a XMC_SCU_PARITY_t for accessing these enum parameters.
 229:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
 230:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** typedef enum XMC_SCU_PARITY
 231:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** {
 232:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PARITY_PSRAM_MEM  = SCU_PARITY_PEEN_PEENPS_Msk,   /**< Program SRAM parity error trap. */
 233:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PARITY_DSRAM1_MEM = SCU_PARITY_PEEN_PEENDS1_Msk,  /**< Data SRAM-1 parity error trap. */ 
 234:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(XMC_SCU_PARITY_DSRAM2_MEM)
 235:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PARITY_DSRAM2_MEM = SCU_PARITY_PEEN_PEENDS2_Msk,  /**< Data SRAM-2 parity error trap. */ 
 236:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 237:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PARITY_USIC0_MEM  = SCU_PARITY_PEEN_PEENU0_Msk,   /**< USIC0 memory parity error trap. */
 238:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(XMC_SCU_PARITY_USIC1_MEM)
 239:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PARITY_USIC1_MEM  = SCU_PARITY_PEEN_PEENU1_Msk,   /**< USIC1 memory parity error trap. */
 240:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 241:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(XMC_SCU_PARITY_USIC2_MEM)
 242:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PARITY_USIC2_MEM  = SCU_PARITY_PEEN_PEENU2_Msk,   /**< USIC2 memory parity error trap. */
 243:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 244:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PARITY_MCAN_MEM   = SCU_PARITY_PEEN_PEENMC_Msk,   /**< CAN memory parity error trap. */
 245:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PARITY_PMU_MEM    = SCU_PARITY_PEEN_PEENPPRF_Msk, /**< PMU Prefetch memory parity error t
 246:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PARITY_USB_MEM    = SCU_PARITY_PEEN_PEENUSB_Msk,  /**< USB memory parity error trap. */ 
 247:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(SCU_PARITY_PEEN_PEENETH0TX_Msk)
 248:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PARITY_ETH_TXMEM  = SCU_PARITY_PEEN_PEENETH0TX_Msk, /**< Ethernet transmit memory parity 
 249:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 250:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(SCU_PARITY_PEEN_PEENETH0RX_Msk)
 251:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PARITY_ETH_RXMEM  = SCU_PARITY_PEEN_PEENETH0RX_Msk, /**< Ethernet receive memory parity e
 252:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 253:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(SCU_PARITY_PEEN_PEENSD0_Msk)
 254:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PARITY_SDMMC_MEM0 = SCU_PARITY_PEEN_PEENSD0_Msk, /**< SDMMC Memory-0 parity error trap. *
 255:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 256:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(SCU_PARITY_PEEN_PEENSD1_Msk)
 257:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PARITY_SDMMC_MEM1 = SCU_PARITY_PEEN_PEENSD1_Msk, /**< SDMMC Memory-1 parity error trap. *
 258:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 259:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** } XMC_SCU_PARITY_t;
 260:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
 261:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
 262:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *  Defines the different causes for last reset. The cause of the last reset gets automatically sto
 263:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *  the \a SCU_RSTSTAT register and can be checked by user software to determine the state of the s
 264:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *  purpose. All the enum items are tabulated as per bits present in \a SCU_RSTSTAT register.
 265:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *  Use type \a XMC_SCU_RESET_REASON_t for accessing these enum parameters.
 266:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
 267:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** typedef enum XMC_SCU_RESET_REASON
 268:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** {
 269:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_RESET_REASON_PORST        = (1UL << SCU_RESET_RSTSTAT_RSTSTAT_Pos), /**< Reset due to Pow
 270:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_RESET_REASON_SWD          = (2UL << SCU_RESET_RSTSTAT_RSTSTAT_Pos), /**< Reset due to Sup
 271:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_RESET_REASON_PV           = (4UL << SCU_RESET_RSTSTAT_RSTSTAT_Pos), /**< Reset due to Pow
 272:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_RESET_REASON_SW           = (8UL << SCU_RESET_RSTSTAT_RSTSTAT_Pos), /**< Reset due to Sof
 273:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_RESET_REASON_LOCKUP       = (16UL << SCU_RESET_RSTSTAT_RSTSTAT_Pos), /**< Reset due to re
 274:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_RESET_REASON_WATCHDOG     = (32UL << SCU_RESET_RSTSTAT_RSTSTAT_Pos), /**< Reset due to Wa
 275:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_RESET_REASON_PARITY_ERROR = (128UL << SCU_RESET_RSTSTAT_RSTSTAT_Pos), /**< Reset due to r
 276:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** } XMC_SCU_RESET_REASON_t;
 277:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
 278:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
 279:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *  Defines enumerations for events which can lead to interrupt. These enumeration values represent
 280:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * status of one of the bits in \a SRSTAT register. 
 281:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *  Use type \a XMC_SCU_INTERRUPT_EVENT_t for accessing these enum parameters.
 282:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
 283:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** typedef uint32_t XMC_SCU_INTERRUPT_EVENT_t;
 284:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
 285:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  
 286:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
 287:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *  Defines enumeration for the events that can generate non maskable interrupt(NMI).
 288:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *  The NMI generation can be enabled with \a NMIREQEN register. The event will be reflected in \a 
 289:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *  mirrored in the TRAPSTAT register. These enums can be used to configure NMI request generation 
 290:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *  NMIREQEN register.  Once configured, these events can generate non maskable interrupt.
 291:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *  All the enum items are tabulated as per bits present in \a NMIREQEN register.
 292:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *  Use type \a XMC_SCU_NMIREQ_t for accessing these enum parameters.
 293:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
 294:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** typedef enum XMC_SCU_NMIREQ
 295:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** {
 296:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_NMIREQ_WDT_WARN = SCU_INTERRUPT_NMIREQEN_PRWARN_Msk, /**< Watchdog timer Pre-Warning even
 297:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_NMIREQ_RTC_PI   = SCU_INTERRUPT_NMIREQEN_PI_Msk,     /**< RTC Periodic event */ 
 298:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_NMIREQ_RTC_AI   = SCU_INTERRUPT_NMIREQEN_AI_Msk,     /**< RTC Alarm event */ 
 299:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_NMIREQ_ERU0_0   = SCU_INTERRUPT_NMIREQEN_ERU00_Msk,  /**< Channel 0 event of ERU0 */  
 300:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_NMIREQ_ERU0_1   = SCU_INTERRUPT_NMIREQEN_ERU01_Msk,  /**< Channel 1 event of ERU0 */ 
 301:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_NMIREQ_ERU0_2   = SCU_INTERRUPT_NMIREQEN_ERU02_Msk,  /**< Channel 2 event of ERU0 */ 
 302:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_NMIREQ_ERU0_3   = SCU_INTERRUPT_NMIREQEN_ERU03_Msk   /**< Channel 3 event of ERU0 */ 
 303:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** } XMC_SCU_NMIREQ_t;
 304:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   
 305:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
 306:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
 307:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *  Defines enumeration representing different peripheral reset bits in the \a PRSTAT registers.
 308:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *  All the enum items are tabulated as per bits present in \a PRSTAT0,  \a PRSTAT1,  \a PRSTAT2,
 309:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *  \a PRSTAT3 registers. Use type \a XMC_SCU_PERIPHERAL_RESET_t for accessing these enum parameter
 310:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *  Note: Release of reset should be prevented when the peripheral clock is gated in cases where ke
 311:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *  clock and bus interface clocks are shared, in order to avoid system hang-up.
 312:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
 313:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** typedef enum XMC_SCU_PERIPHERAL_RESET
 314:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** {
 315:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_VADC   = SCU_RESET_PRSTAT0_VADCRS_Msk,   /**< VADC reset. */ 
 316:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(DSD)
 317:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_DSD    = SCU_RESET_PRSTAT0_DSDRS_Msk,    /**< DSD reset. */
 318:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 319:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_CCU40  = SCU_RESET_PRSTAT0_CCU40RS_Msk,  /**< CCU40 reset. */
 320:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(CCU41)
 321:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_CCU41  = SCU_RESET_PRSTAT0_CCU41RS_Msk,  /**< CCU41 reset. */
 322:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #endif  
 323:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(CCU42)
 324:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_CCU42  = SCU_RESET_PRSTAT0_CCU42RS_Msk,  /**< CCU42 reset. */
 325:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 326:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(CCU80)
 327:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_CCU80  = SCU_RESET_PRSTAT0_CCU80RS_Msk,  /**< CCU80 reset. */
 328:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #endif  
 329:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(CCU81)
 330:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_CCU81  = SCU_RESET_PRSTAT0_CCU81RS_Msk,  /**< CCU81 reset. */
 331:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 332:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(POSIF0)
 333:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_POSIF0 = SCU_RESET_PRSTAT0_POSIF0RS_Msk, /**< POSIF0 reset. */
 334:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #endif  
 335:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(POSIF1)
 336:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_POSIF1 = SCU_RESET_PRSTAT0_POSIF1RS_Msk, /**< POSIF1 reset.*/
 337:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 338:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_USIC0  = SCU_RESET_PRSTAT0_USIC0RS_Msk,  /**< USIC0 reset. */
 339:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_ERU1   = SCU_RESET_PRSTAT0_ERU1RS_Msk,   /**< ERU1 reset. */
 340:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(HRPWM0)
 341:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_HRPWM0 = SCU_RESET_PRSTAT0_HRPWM0RS_Msk,  /**< HRPWM0 reset. */
 342:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 343:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(CCU43)
 344:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_CCU43  = (SCU_RESET_PRSTAT1_CCU43RS_Msk | 0x10000000UL),   /**< CCU43 re
 345:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 346:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(LEDTS0)
 347:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_LEDTS0 = (SCU_RESET_PRSTAT1_LEDTSCU0RS_Msk | 0x10000000UL), /**< LEDTS0 
 348:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #endif  
 349:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(CAN)
 350:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_MCAN   = (SCU_RESET_PRSTAT1_MCAN0RS_Msk | 0x10000000UL), /**< MCAN reset
 351:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #endif  
 352:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(DAC)  
 353:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_DAC    = (SCU_RESET_PRSTAT1_DACRS_Msk | 0x10000000UL),    /**< DAC reset
 354:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #endif  
 355:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(SDMMC)
 356:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_SDMMC  = (SCU_RESET_PRSTAT1_MMCIRS_Msk | 0x10000000UL),     /**< SDMMC r
 357:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 358:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(USIC1)
 359:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_USIC1  = (SCU_RESET_PRSTAT1_USIC1RS_Msk | 0x10000000UL),    /**< USIC1 r
 360:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #endif  
 361:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(USIC2)
 362:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_USIC2  = (SCU_RESET_PRSTAT1_USIC2RS_Msk | 0x10000000UL),    /**< USIC2 r
 363:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 364:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_PORTS  = (SCU_RESET_PRSTAT1_PPORTSRS_Msk | 0x10000000UL),   /**< PORTS r
 365:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_WDT    = (SCU_RESET_PRSTAT2_WDTRS_Msk | 0x20000000UL),      /**< WDT res
 366:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(ETH0)
 367:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_ETH0   = (SCU_RESET_PRSTAT2_ETH0RS_Msk | 0x20000000UL),     /**< ETH0 re
 368:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 369:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_GPDMA0 = (SCU_RESET_PRSTAT2_DMA0RS_Msk | 0x20000000UL),     /**< DMA0 re
 370:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(GPDMA1)
 371:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_GPDMA1 = (SCU_RESET_PRSTAT2_DMA1RS_Msk | 0x20000000UL),     /**< DMA1 re
 372:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 373:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(FCE)
 374:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_FCE    = (SCU_RESET_PRSTAT2_FCERS_Msk | 0x20000000UL),      /**< FCE res
 375:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 376:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(USB0)  
 377:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_USB0   = (SCU_RESET_PRSTAT2_USBRS_Msk | 0x20000000UL),      /**< USB0 re
 378:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #endif  
 379:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(ECAT0)  
 380:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_ECAT0  = (SCU_RESET_PRSTAT2_ECAT0RS_Msk | 0x20000000UL),      /**< ECAT0
 381:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #endif  
 382:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(EBU)
 383:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_EBU    = (SCU_RESET_PRSTAT3_EBURS_Msk | 0x30000000UL)       /**< EBU res
 384:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 385:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** } XMC_SCU_PERIPHERAL_RESET_t;
 386:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
 387:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
 388:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *  Defines enumerations for disabling the clocks sources of peripherals. Disabling of the peripher
 389:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *  clock is configured via the \a CLKCLR registers.
 390:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *  Use type \a XMC_SCU_PERIPHERAL_CLOCK_t for accessing these enum parameters.
 391:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
 392:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** typedef enum XMC_SCU_CLOCK
 393:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** {
 394:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_USB = SCU_CLK_CLKCLR_USBCDI_Msk, /**< USB module clock. */
 395:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(SDMMC)
 396:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_MMC = SCU_CLK_CLKCLR_MMCCDI_Msk, /**< MMC module clock. */
 397:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 398:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(ETH0)
 399:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_ETH = SCU_CLK_CLKCLR_ETH0CDI_Msk, /**< Ethernet module clock. */
 400:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 401:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(EBU)
 402:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_EBU = SCU_CLK_CLKCLR_EBUCDI_Msk, /**< EBU module clock. */
 403:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 404:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_CCU = SCU_CLK_CLKCLR_CCUCDI_Msk, /**< CCU module clock. */
 405:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_WDT = SCU_CLK_CLKCLR_WDTCDI_Msk  /**< WDT module clock. */
 406:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** } XMC_SCU_CLOCK_t;
 407:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
 408:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #if(UC_SERIES != XMC45)
 409:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
 410:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Defines enumeration for peripherals that support clock gating. 
 411:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * The enumerations can be used for gating or ungating the peripheral clocks.
 412:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * All the enum items are tabulated as per bits present in \a CGATSTAT0 register.
 413:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Use type \a XMC_SCU_PERIPHERAL_CLOCK_t for accessing these enum parameters.
 414:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
 415:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** typedef enum XMC_SCU_PERIPHERAL_CLOCK
 416:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** {
 417:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_VADC   = SCU_CLK_CGATSTAT0_VADC_Msk,  /**< VADC peripheral gating. */
 418:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(DSD)
 419:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_DSD    = SCU_CLK_CGATSTAT0_DSD_Msk,   /**< DSD peripheral gating. */
 420:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 421:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_CCU40  = SCU_CLK_CGATSTAT0_CCU40_Msk,  /**< CCU40 peripheral gating. */
 422:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(CCU41)
 423:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_CCU41  = SCU_CLK_CGATSTAT0_CCU41_Msk,  /**< CCU41 peripheral gating. */
 424:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #endif  
 425:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(CCU42)
 426:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_CCU42  = SCU_CLK_CGATSTAT0_CCU42_Msk,  /**< CCU42 peripheral gating. */
 427:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 428:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(CCU80)
 429:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_CCU80  = SCU_CLK_CGATSTAT0_CCU80_Msk,  /**< CCU80 peripheral gating. */
 430:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #endif  
 431:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(CCU81)
 432:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_CCU81  = SCU_CLK_CGATSTAT0_CCU81_Msk,  /**< CCU81 peripheral gating. */
 433:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 434:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(POSIF0)
 435:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_POSIF0 = SCU_CLK_CGATSTAT0_POSIF0_Msk,  /**< POSIF0 peripheral gating. *
 436:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #endif  
 437:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(POSIF1)
 438:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_POSIF1 = SCU_CLK_CGATSTAT0_POSIF1_Msk,   /**< POSIF1 peripheral gating. 
 439:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 440:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_USIC0  = SCU_CLK_CGATSTAT0_USIC0_Msk,   /**< USIC0 peripheral gating. */
 441:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_ERU1   = SCU_CLK_CGATSTAT0_ERU1_Msk,    /**< ERU1 peripheral gating. */
 442:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(HRPWM0)
 443:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_HRPWM0 = SCU_CLK_CGATSTAT0_HRPWM0_Msk,  /**< HRPWM0 peripheral gating. *
 444:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 445:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(CCU43)
 446:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_CCU43  = (SCU_CLK_CGATSTAT1_CCU43_Msk | 0x10000000UL),   /**< CCU43 peri
 447:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 448:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(LEDTS0)
 449:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_LEDTS0 = (SCU_CLK_CGATSTAT1_LEDTSCU0_Msk | 0x10000000UL), /**< LEDTS0 pe
 450:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #endif  
 451:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(CAN)
 452:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_MCAN   = (SCU_CLK_CGATSTAT1_MCAN0_Msk | 0x10000000UL),   /**< MCAN perip
 453:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 454:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(DAC)  
 455:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_DAC    = (SCU_CLK_CGATSTAT1_DAC_Msk | 0x10000000UL),     /**< DAC periph
 456:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #endif  
 457:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(SDMMC)
 458:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_SDMMC  = (SCU_CLK_CGATSTAT1_MMCI_Msk | 0x10000000UL),    /**< SDMMC peri
 459:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 460:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(USIC1)
 461:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_USIC1  = (SCU_CLK_CGATSTAT1_USIC1_Msk | 0x10000000UL),   /**< USIC1 peri
 462:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #endif  
 463:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(USIC2)
 464:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_USIC2  = (SCU_CLK_CGATSTAT1_USIC2_Msk | 0x10000000UL),    /**< USIC2 per
 465:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 466:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_PORTS  = (SCU_CLK_CGATSTAT1_PPORTS_Msk | 0x10000000UL),   /**< PORTS per
 467:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_WDT    = (SCU_CLK_CGATSTAT2_WDT_Msk | 0x20000000UL),      /**< WDT perip
 468:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(ETH0)
 469:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_ETH0   = (SCU_CLK_CGATSTAT2_ETH0_Msk | 0x20000000UL),     /**< ETH0 peri
 470:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 471:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_GPDMA0 = (SCU_CLK_CGATSTAT2_DMA0_Msk | 0x20000000UL),     /**< DMA0 peri
 472:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(GPDMA1)
 473:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_GPDMA1 = (SCU_CLK_CGATSTAT2_DMA1_Msk | 0x20000000UL),     /**< DMA1 peri
 474:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 475:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(FCE)
 476:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_FCE    = (SCU_CLK_CGATSTAT2_FCE_Msk | 0x20000000UL),      /**< FCE perip
 477:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #endif  
 478:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(USB0)
 479:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_USB0   = (SCU_CLK_CGATSTAT2_USB_Msk | 0x20000000UL),      /**< USB0 peri
 480:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #endif  
 481:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(ECAT0)
 482:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_ECAT0   = (SCU_CLK_CGATSTAT2_ECAT0_Msk | 0x20000000UL),      /**< ECAT0 
 483:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #endif  
 484:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(EBU)
 485:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_EBU    = (SCU_CLK_CGATSTAT3_EBU_Msk | 0x30000000UL)       /**< EBU perip
 486:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 487:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** } XMC_SCU_PERIPHERAL_CLOCK_t;
 488:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 489:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
 490:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
 491:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *  Defines options for system clock (fSYS) source. These enums are used to configure \a SYSSEL bit
 492:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *  Clock Control Register. 
 493:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *  Use type \a XMC_SCU_CLOCK_SYSCLKSRC_t for accessing these enum parameters.
 494:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */ 
 495:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** typedef enum XMC_SCU_CLOCK_SYSCLKSRC
 496:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** {
 497:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_SYSCLKSRC_OFI = (0UL << SCU_CLK_SYSCLKCR_SYSSEL_Pos), /**< Internal Fast Clock (fOF
 498:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****                                                                            source for system clock 
 499:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_SYSCLKSRC_PLL = (1UL << SCU_CLK_SYSCLKCR_SYSSEL_Pos)  /**< PLL output (fPLL) as a
 500:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****                                                                            source for system clock 
 501:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** } XMC_SCU_CLOCK_SYSCLKSRC_t;
 502:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
 503:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
 504:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *  Defines options for selecting the P-Divider input frequency. These enums are used to configure 
 505:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *  register. 
 506:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *  Use type \a XMC_SCU_CLOCK_OSCCLKSRC_t for accessing these enum parameters.
 507:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */ 
 508:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** typedef enum XMC_SCU_CLOCK_SYSPLLCLKSRC
 509:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** {
 510:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP = 0UL,  /**< External crystal oscillator
 511:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****                                                 (fOHP) as the source for P-Divider. */
 512:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_SYSPLLCLKSRC_OFI = SCU_PLL_PLLCON2_PINSEL_Msk | SCU_PLL_PLLCON2_K1INSEL_Msk /**< Ba
 513:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****                                                                              as the source for P-Di
 514:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** } XMC_SCU_CLOCK_SYSPLLCLKSRC_t;
 515:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
 516:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
 517:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Defines options for selecting the USB clock source(fUSB/fSDMMC).
 518:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * These enums are used to configure \a USBSEL bits of \a USBCLKCR
 519:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * register. User can choose either fPLL or fUSBPLL clock as a source for USB clock. 
 520:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Use type \a XMC_SCU_CLOCK_USBCLKSRC_t for accessing these enum parameters.
 521:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */ 
 522:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** typedef enum XMC_SCU_CLOCK_USBCLKSRC
 523:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** {
 524:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_USBCLKSRC_USBPLL = (0UL << SCU_CLK_USBCLKCR_USBSEL_Pos), /**< USB PLL(fUSB PLL) as 
 525:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****                                                                            source for USB clock (fU
 526:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_USBCLKSRC_SYSPLL = (1UL << SCU_CLK_USBCLKCR_USBSEL_Pos)  /**< Main PLL output (fPLL
 527:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****                                                                            source for USB clock (fU
 528:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** } XMC_SCU_CLOCK_USBCLKSRC_t;
 529:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
 530:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(ECAT0) 
 531:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
 532:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Defines options for selecting the ECAT clock source.
 533:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */ 
 534:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** typedef enum XMC_SCU_CLOCK_ECATCLKSRC
 535:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** {
 536:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_ECATCLKSRC_USBPLL = (0UL << SCU_CLK_ECATCLKCR_ECATSEL_Pos), /**< USB PLL (fUSBPLL) 
 537:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_ECATCLKSRC_SYSPLL = (1UL << SCU_CLK_ECATCLKCR_ECATSEL_Pos)  /**< Main PLL output (f
 538:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** } XMC_SCU_CLOCK_ECATCLKSRC_t;
 539:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 540:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
 541:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
 542:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *  Defines options for selecting the source of WDT clock(fWDT). These enums are used to configure 
 543:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *  register. User can choose either fOFI or fPLL or fSTDBY clock as a source for WDT clock. 
 544:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *  Use type \a XMC_SCU_CLOCK_USBCLKSRC_t for accessing these enum parameters.
 545:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */ 
 546:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** typedef enum XMC_SCU_CLOCK_WDTCLKSRC
 547:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** {
 548:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_WDTCLKSRC_OFI = (0UL << SCU_CLK_WDTCLKCR_WDTSEL_Pos),  /**< Internal Fast Clock 
 549:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****                                                                            (fOFI) as the source for
 550:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_WDTCLKSRC_STDBY = (1UL << SCU_CLK_WDTCLKCR_WDTSEL_Pos), /**< Standby clock 
 551:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****                                                                            (fSTDBY) as the source f
 552:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_WDTCLKSRC_PLL = (2UL << SCU_CLK_WDTCLKCR_WDTSEL_Pos)   /**< PLL output (fPLL) as th
 553:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****                                                                            source for WDT clock (fW
 554:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** } XMC_SCU_CLOCK_WDTCLKSRC_t;
 555:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
 556:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
 557:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *  Defines options for selecting the source of external clock out (fEXT). These enums are used to 
 558:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *  register. User can choose either fSYS or fPLL or fUSBPLL clock as a source for external clock o
 559:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *  Use type \a XMC_SCU_CLOCK_EXTOUTCLKSRC_t for accessing these enum parameters.
 560:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */ 
 561:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** typedef enum XMC_SCU_CLOCK_EXTOUTCLKSRC
 562:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** {
 563:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_EXTOUTCLKSRC_SYS = (0UL << SCU_CLK_EXTCLKCR_ECKSEL_Pos),  /**< System clock (fSYS) 
 564:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****                                                                             the source for external
 565:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_EXTOUTCLKSRC_USB = (2UL << SCU_CLK_EXTCLKCR_ECKSEL_Pos), /**< USB PLL output(fUSB P
 566:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****                                                                            source for external cloc
 567:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_EXTOUTCLKSRC_PLL = (3UL << SCU_CLK_EXTCLKCR_ECKSEL_Pos), /**< Main PLL output(fPLL)
 568:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****                                                                            source for external cloc
 569:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #if ((UC_SERIES == XMC42) || (UC_SERIES == XMC41))
 570:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_EXTOUTCLKSRC_STDBY = (4UL << SCU_CLK_EXTCLKCR_ECKSEL_Pos), /**< Standby clock(fSTDB
 571:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****                                                                            source for external cloc
 572:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 573:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** } XMC_SCU_CLOCK_EXTOUTCLKSRC_t;
 574:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
 575:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
 576:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *  Defines options for selecting the source of RTC Clock (fRTC). These enums are used to configure
 577:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *  User can choose either fOSI or fULP clock as a source for RTC Clock (fRTC).
 578:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *  Use type \a XMC_SCU_HIB_RTCCLKSRC_t for accessing these enum parameters.
 579:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
 580:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** typedef enum XMC_SCU_HIB_RTCCLKSRC
 581:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** {
 582:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_RTCCLKSRC_OSI = (0UL << SCU_HIBERNATE_HDCR_RCS_Pos), /**< Internal Slow Clock
 583:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****                                                                          (fOSI) as the source for R
 584:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_RTCCLKSRC_ULP = (1UL << SCU_HIBERNATE_HDCR_RCS_Pos) /**< Ultra Low Power Clock (fULP)
 585:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****                                                                         as the source for RTC Clock
 586:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** } XMC_SCU_HIB_RTCCLKSRC_t;
 587:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
 588:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
 589:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *  Defines options for selecting the source of Standby Clock (fSTDBY). These enums are used to con
 590:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *  register. User can choose either fOSI or fULP clock as a source for Standby Clock (fSTDBY).
 591:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *  Use type \a XMC_SCU_HIB_STDBYCLKSRC_t for accessing these enum parameters.
 592:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
 593:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** typedef enum XMC_SCU_HIB_STDBYCLKSRC
 594:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** {
 595:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_STDBYCLKSRC_OSI = (0UL << SCU_HIBERNATE_HDCR_STDBYSEL_Pos), /**< Internal Slow Clock 
 596:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****                                                                           (fOSI) as the source for 
 597:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****                                                                           (fSTDBY). */
 598:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_STDBYCLKSRC_OSCULP = (1UL << SCU_HIBERNATE_HDCR_STDBYSEL_Pos) /**< Ultra Low Power Cl
 599:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****                                                                           (fULP) as the source for 
 600:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****                                                                           (fSTDBY). */
 601:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** } XMC_SCU_HIB_STDBYCLKSRC_t;
 602:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
 603:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
 604:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *  Defines options for backup clock trimming. These enums are used to configure \a AOTREN  \a FOTR
 605:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *  PLLCON0 register. Use type \a XMC_SCU_CLOCK_BACKUP_TRIM_t for accessing these enum parameters.
 606:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
 607:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** typedef enum XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE
 608:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** {
 609:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_FACTORY   = 0UL,  /**< Factory Oscillator Calibration: 
 610:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****                                                         Force adjustment of the internal oscillator
 611:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_AUTOMATIC = 1UL   /**<  Automatic Oscillator Calibration adju
 612:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** } XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_t;
 613:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
 614:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
 615:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
 616:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *  Defines options for selecting device boot mode. These enums are used to configure \a SWCON bits
 617:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *  User can choose among various boot modes by configuring SWCON bits.
 618:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *  Use type \a XMC_SCU_BOOTMODE_t for accessing these enum parameters.
 619:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
 620:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** typedef enum XMC_SCU_BOOTMODE 
 621:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** {
 622:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_BOOTMODE_NORMAL     = (0UL << SCU_GENERAL_STCON_SWCON_Pos), /**< Boot from start of flash
 623:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_BOOTMODE_ASC_BSL    = (1UL << SCU_GENERAL_STCON_SWCON_Pos), /**< UART bootstrap. */
 624:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_BOOTMODE_BMI        = (2UL << SCU_GENERAL_STCON_SWCON_Pos), /**< Boot Mode Index - Custom
 625:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****                                                                            sequence. */
 626:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_BOOTMODE_CAN_BSL    = (3UL << SCU_GENERAL_STCON_SWCON_Pos), /**< CAN bootstrap. */
 627:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_BOOTMODE_PSRAM_BOOT = (4UL << SCU_GENERAL_STCON_SWCON_Pos), /**< Boot from PSRAM. */
 628:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_BOOTMODE_ABM0       = (8UL << SCU_GENERAL_STCON_SWCON_Pos), /**< Boot from flash - fixed 
 629:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****                                                                            address 0. */
 630:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_BOOTMODE_ABM1       = (12UL << SCU_GENERAL_STCON_SWCON_Pos), /**< Boot from flash - fixed
 631:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****                                                                             address 1. */
 632:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_BOOTMODE_FABM       = (14UL << SCU_GENERAL_STCON_SWCON_Pos), /**< fallback Alternate Boot
 633:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****                                                                             Try ABM-0 then try ABM-
 634:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** } XMC_SCU_BOOTMODE_t;
 635:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
 636:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
 637:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
 638:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *  Defines various PLL modes of operation. These enums are used to configure \a VCOBYP bit of \a P
 639:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *  User can choose either normal or prescalar mode by configuring VCOBYP bit.
 640:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *  Use type \a XMC_SCU_PLL_MODE_t for accessing these enum parameters.
 641:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
 642:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** typedef enum XMC_SCU_CLOCK_SYSPLL_MODE
 643:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** {
 644:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_SYSPLL_MODE_DISABLED, /**< fPLL derived from fOSC and PLL operating in prescalar mo
 645:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_SYSPLL_MODE_NORMAL,  /**< fPLL derived from fVCO and PLL operating in normal mode. 
 646:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_SYSPLL_MODE_PRESCALAR /**< fPLL derived from fOSC and PLL operating in prescalar mo
 647:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** } XMC_SCU_CLOCK_SYSPLL_MODE_t;
 648:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
 649:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /** 
 650:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *  Defines the source of the system clock and peripherals clock gating in SLEEP state.
 651:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *  Use this enum as parameter of XMC_SCU_CLOCK_SetSleepConfig before going to SLEEP state.
 652:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
 653:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *  The SLEEP state of the system corresponds to the SLEEP state of the CPU. The state is
 654:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *  entered via WFI or WFE instruction of the CPU. In this state the clock to the CPU is
 655:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *  stopped. Peripherals are only clocked when configured to stay enabled. 
 656:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
 657:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *  Peripherals can continue to operate unaffected and eventually generate an event to
 658:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *  wake-up the CPU. Any interrupt to the NVIC will bring the CPU back to operation. The
 659:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *  clock tree upon exit from SLEEP state is restored to what it was before entry into SLEEP
 660:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *  state.
 661:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *  
 662:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
 663:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** typedef enum XMC_SCU_CLOCK_SLEEP_MODE_CONFIG
 664:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** {
 665:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_SYSCLK_FOFI = 0,  /**< fOFI used as system clock source in SLEEP 
 666:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_SYSCLK_FPLL = SCU_CLK_SLEEPCR_SYSSEL_Msk,  /**< fPLL used as syst
 667:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(USB0)
 668:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_DISABLE_USB = 0,  /**< USB clock disabled in SLEEP state */
 669:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_ENABLE_USB = SCU_CLK_SLEEPCR_USBCR_Msk,  /**< USB clock enabled i
 670:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #endif  
 671:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(SDMMC)
 672:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_DISABLE_SDMMC = 0,/**< SDMMC clock disabled in SLEEP state */
 673:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_ENABLE_SDMMC = SCU_CLK_SLEEPCR_MMCCR_Msk,/**< SDMMC clock enabled
 674:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #endif  
 675:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(ETH0)
 676:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_DISABLE_ETH = 0,  /**< ETH clock disabled in SLEEP state */
 677:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_ENABLE_ETH = SCU_CLK_SLEEPCR_ETH0CR_Msk,  /**< ETH clock enabled 
 678:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #endif  
 679:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(EBU)
 680:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_DISABLE_EBU = 0,  /**< EBU clock disabled in SLEEP state */
 681:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_ENABLE_EBU = SCU_CLK_SLEEPCR_EBUCR_Msk,  /**< EBU clock enabled i
 682:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #endif  
 683:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_DISABLED_CCU = 0,  /**< CCU clock disabled in SLEEP state */
 684:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_ENABLE_CCU = SCU_CLK_SLEEPCR_CCUCR_Msk,  /**< CCU clock enabled i
 685:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_DISABLED_WDT = 0,  /**< WDT clock disabled in SLEEP state */
 686:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_ENABLE_WDT = SCU_CLK_SLEEPCR_WDTCR_Msk,  /**< WDT clock enabled i
 687:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** } XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_t;
 688:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
 689:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /** 
 690:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *  Defines the source of the system clock and peripherals clock gating in DEEPSLEEP state.
 691:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *  In addition the state of FLASH, PLL and PLLVCO during DEEPSLEEP state.
 692:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *  Use this enum as parameter of XMC_SCU_CLOCK_SetDeepSleepConfig before going to DEEPSLEEP state.
 693:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
 694:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *  The DEEPSLEEP state of the system corresponds to the DEEPSLEEP state of the CPU. The state is
 695:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *  entered via WFI or WFE instruction of the CPU. In this state the clock to the CPU is
 696:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *  stopped. 
 697:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
 698:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *  In Deep Sleep state the OSC_HP and the PLL may be switched off. The wake-up logic in the NVIC i
 699:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *  by a free-running clock. Peripherals are only clocked when configured to stay enabled. 
 700:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *  Configuration of peripherals and any SRAM content is preserved.
 701:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *  The Flash module can be put into low-power mode to achieve a further power reduction.
 702:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *  On wake-up Flash module will be restarted again before instructions or data access is possible.
 703:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *  Any interrupt will bring the system back to operation via the NVIC.The clock setup before
 704:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *  entering Deep Sleep state is restored upon wake-up.
 705:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
 706:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** typedef enum XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG
 707:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** {
 708:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_SYSCLK_FOFI = 0,  /**< fOFI used as system clock source in DE
 709:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_SYSCLK_FPLL = SCU_CLK_DSLEEPCR_SYSSEL_Msk,  /**< fPLL used as
 710:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_FLASH_POWERDOWN = SCU_CLK_DSLEEPCR_FPDN_Msk,/**< Flash power 
 711:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_PLL_POWERDOWN = SCU_CLK_DSLEEPCR_PLLPDN_Msk,  /**<  Switch of
 712:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_VCO_POWERDOWN = SCU_CLK_DSLEEPCR_VCOPDN_Msk,  /**<  Switch of
 713:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(USB0)
 714:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_DISABLE_USB = 0,  /**< USB clock disabled in DEEPSLEEP state 
 715:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_ENABLE_USB = SCU_CLK_DSLEEPCR_USBCR_Msk,  /**< USB clock enab
 716:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #endif  
 717:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(SDMMC)
 718:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_DISABLE_SDMMC = 0,/**< SDMMC clock disabled in DEEPSLEEP stat
 719:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_ENABLE_SDMMC = SCU_CLK_DSLEEPCR_MMCCR_Msk,/**< SDMMC clock en
 720:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #endif  
 721:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(ETH0)
 722:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_DISABLE_ETH = 0,  /**< ETH clock disabled in DEEPSLEEP state 
 723:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_ENABLE_ETH = SCU_CLK_DSLEEPCR_ETH0CR_Msk,  /**< ETH clock ena
 724:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #endif  
 725:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(EBU)
 726:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_DISABLE_EBU = 0,  /**< EBU clock disabled in DEEPSLEEP state 
 727:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_ENABLE_EBU = SCU_CLK_DSLEEPCR_EBUCR_Msk,  /**< EBU clock enab
 728:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #endif  
 729:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_DISABLE_CCU = 0,  /**< CCU clock disabled in DEEPSLEEP state 
 730:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_ENABLE_CCU = SCU_CLK_DSLEEPCR_CCUCR_Msk,  /**< CCU clock enab
 731:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_DISABLE_WDT = 0,  /**< WDT clock disabled in DEEPSLEEP state 
 732:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_ENABLE_WDT = SCU_CLK_DSLEEPCR_WDTCR_Msk,  /**< WDT clock enab
 733:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** } XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_t;
 734:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
 735:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /** 
 736:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Defines status of EVR13 regulator
 737:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
 738:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** typedef enum XMC_SCU_POWER_EVR_STATUS
 739:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** {
 740:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_POWER_EVR_STATUS_OK = 0, /**< EVR13 regulator No overvoltage condition */
 741:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_POWER_EVR_STATUS_EVR13_OVERVOLTAGE = SCU_POWER_EVRSTAT_OV13_Msk /**< EVR13 regulator is i
 742:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** } XMC_SCU_POWER_EVR_STATUS_t;
 743:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
 744:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
 745:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Define status of external hibernate control  
 746:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
 747:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** typedef enum XMC_SCU_HIB_CTRL_STATUS
 748:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** {
 749:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_CTRL_STATUS_NO_ACTIVE = 0, /**< Hibernate not driven active to pads */
 750:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_CTRL_STATUS_ACTIVE = SCU_HIBERNATE_HDSTAT_HIBNOUT_Msk, /**< Hibernate driven active t
 751:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** } XMC_SCU_HIB_CTRL_STATUS_t;
 752:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
 753:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /** 
 754:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *  Hibernate domain event status
 755:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
 756:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** typedef enum XMC_SCU_HIB_EVENT
 757:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** {
 758:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_EVENT_WAKEUP_ON_POS_EDGE = SCU_HIBERNATE_HDCR_WKPEP_Msk, /**< Wake-up on positive edg
 759:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_EVENT_WAKEUP_ON_NEG_EDGE = SCU_HIBERNATE_HDCR_WKPEN_Msk, /**< Wake-up on negative edg
 760:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_EVENT_WAKEUP_ON_RTC = SCU_HIBERNATE_HDCR_RTCE_Msk, /**< Wake-up on RTC event */
 761:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_EVENT_ULPWDG = SCU_HIBERNATE_HDCR_ULPWDGEN_Msk, /**< ULP watchdog alarm status */
 762:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #if (defined(DOXYGEN) || (UC_SERIES == XMC44) || (UC_SERIES == XMC42) || (UC_SERIES == XMC41))
 763:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_EVENT_LPAC_VBAT_POSEDGE = SCU_HIBERNATE_HDSTAT_VBATPEV_Msk, /**< Wake-up on LPAC posi
 764:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_EVENT_LPAC_VBAT_NEGEDGE = SCU_HIBERNATE_HDSTAT_VBATNEV_Msk, /**< Wake-up on LPAC nega
 765:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_EVENT_LPAC_HIB_IO_0_POSEDGE = SCU_HIBERNATE_HDSTAT_AHIBIO0PEV_Msk, /**< Wake-up on LP
 766:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_EVENT_LPAC_HIB_IO_0_NEGEDGE = SCU_HIBERNATE_HDSTAT_AHIBIO0NEV_Msk, /**< Wake-up on LP
 767:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #if (defined(DOXYGEN) || ((UC_SERIES == XMC44) && (UC_PACKAGE == LQFP100)))
 768:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_EVENT_LPAC_HIB_IO_1_POSEDGE = SCU_HIBERNATE_HDSTAT_AHIBIO1PEV_Msk, /**< Wake-up on LP
 769:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_EVENT_LPAC_HIB_IO_1_NEGEDGE = SCU_HIBERNATE_HDSTAT_AHIBIO1NEV_Msk, /**< Wake-up on LP
 770:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 771:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #endif  
 772:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** } XMC_SCU_HIB_EVENT_t;
 773:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
 774:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /** 
 775:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   * Hibernate domain dedicated pins
 776:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   */
 777:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** typedef enum XMC_SCU_HIB_IO
 778:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** {
 779:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_IO_0 = 0, /**< HIB_IO_0 pin. 
 780:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****                              At the first power-up and with every reset of the hibernate domain thi
 781:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #if (defined(DOXYGEN) || (UC_PACKAGE == BGA196) || (UC_PACKAGE == BGA144) || (UC_PACKAGE == LQFP144
 782:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_IO_1 = 1 /**< HIB_IO_1 pin. 
 783:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****                             At the first power-up and with every reset of the hibernate domain this
 784:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****                             @note : Only available in certain packages*/
 785:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #endif  
 786:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** } XMC_SCU_HIB_IO_t;
 787:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
 788:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
 789:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * HIB_IOx pin I/O control
 790:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
 791:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** typedef enum XMC_SCU_HIB_PIN_MODE
 792:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** {
 793:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_PIN_MODE_INPUT_PULL_NONE = 0 << SCU_HIBERNATE_HDCR_HIBIO0SEL_Pos, /**< Direct input, 
 794:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_PIN_MODE_INPUT_PULL_DOWN = 1 << SCU_HIBERNATE_HDCR_HIBIO0SEL_Pos, /**< Direct input, 
 795:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_PIN_MODE_INPUT_PULL_UP = 2 << SCU_HIBERNATE_HDCR_HIBIO0SEL_Pos, /**< Direct input, in
 796:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_PIN_MODE_OUTPUT_PUSH_PULL_HIBCTRL = 8 << SCU_HIBERNATE_HDCR_HIBIO0SEL_Pos, /**< Push-
 797:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_PIN_MODE_OUTPUT_PUSH_PULL_WDTSRV = 9 << SCU_HIBERNATE_HDCR_HIBIO0SEL_Pos, /**< Push-p
 798:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_PIN_MODE_OUTPUT_PUSH_PULL_GPIO = 10 << SCU_HIBERNATE_HDCR_HIBIO0SEL_Pos, /**< Push-pu
 799:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_PIN_MODE_OUTPUT_OPEN_DRAIN_HIBCTRL = 12 << SCU_HIBERNATE_HDCR_HIBIO0SEL_Pos, /**< Ope
 800:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_PIN_MODE_OUTPUT_OPEN_DRAIN_WDTSRV = 13 << SCU_HIBERNATE_HDCR_HIBIO0SEL_Pos, /**< Open
 801:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_PIN_MODE_OUTPUT_OPEN_DRAIN_GPIO = 14 << SCU_HIBERNATE_HDCR_HIBIO0SEL_Pos, /**< Open d
 802:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** } XMC_SCU_HIB_PIN_MODE_t;
 803:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
 804:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
 805:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Selects the output polarity of the HIB_IOx
 806:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
 807:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** typedef enum XMC_SCU_HIB_IO_OUTPUT_LEVEL
 808:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** {
 809:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_IO_OUTPUT_LEVEL_LOW = 0 << SCU_HIBERNATE_HDCR_HIBIO0POL_Pos, /**< Direct value */
 810:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_IO_OUTPUT_LEVEL_HIGH = 1 << SCU_HIBERNATE_HDCR_HIBIO0POL_Pos /**< Inverted value */
 811:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** } XMC_SCU_HIB_IO_OUTPUT_LEVEL_t;
 812:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
 813:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
 814:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Selects hibernate mode
 815:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
 816:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** typedef enum XMC_SCU_HIB_HIBERNATE_MODE
 817:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** {
 818:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_HIBERNATE_MODE_EXTERNAL = 0, /**< Request external hibernate mode */
 819:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #if (defined(DOXYGEN) || (UC_SERIES == XMC44) || (UC_SERIES == XMC42) || (UC_SERIES == XMC41))
 820:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_HIBERNATE_MODE_INTERNAL = 1, /**< Request internal hibernate mode. @note Only availab
 821:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 822:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** } XMC_SCU_HIB_HIBERNATE_MODE_t;
 823:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
 824:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
 825:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Selects input signal HIB_SR0 of ERU0
 826:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
 827:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** typedef enum XMC_SCU_HIB_SR0_INPUT
 828:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** {
 829:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_SR0_INPUT_HIB_IO_0 = SCU_HIBERNATE_HDCR_GPI0SEL_Msk, /**< Set HIB_SR0 to HIB_IO_0 dig
 830:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #if (defined(DOXYGEN) || (UC_PACKAGE == BGA196) || (UC_PACKAGE == BGA144) || (UC_PACKAGE == LQFP144
 831:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_SR0_INPUT_HIB_IO_1 = 0, /**< Set HIB_SR0 to HIB_IO_1 digital input. @note Only availa
 832:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #endif  
 833:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #if (defined(DOXYGEN) || (UC_SERIES == XMC44) || (UC_SERIES == XMC42) || (UC_SERIES == XMC41))
 834:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_SR0_INPUT_ACMP0 = SCU_HIBERNATE_HDCR_ADIG0SEL_Msk,  /**< Set HIB_SR0 to LPAC CMP0. @n
 835:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 836:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** } XMC_SCU_HIB_SR0_INPUT_t;
 837:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
 838:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #if (defined(DOXYGEN) || (UC_SERIES == XMC44) || (UC_SERIES == XMC42) || (UC_SERIES == XMC41))
 839:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
 840:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #if ((UC_SERIES == XMC44) && (UC_PACKAGE == LQFP100))
 841:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
 842:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Selects input signal HIB_SR1 of ERU0. @note Only available in XMC44 in certain packages.
 843:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
 844:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** typedef enum XMC_SCU_HIB_SR1_INPUT
 845:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** {
 846:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_SR1_INPUT_HIB_IO_0 = SCU_HIBERNATE_HDCR_GPI1SEL_Msk, /**< Set HIB_SR1 to HIB_IO_0 dig
 847:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_SR1_INPUT_HIB_IO_1 = 0, /**< Set HIB_SR1 to HIB_IO_1 digital input.  */
 848:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_SR1_INPUT_ACMP1 = SCU_HIBERNATE_HDCR_ADIG1SEL_Msk,  /**< Set HIB_SR0 to LPAC CMP1. */
 849:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_SR1_INPUT_XTAL_GPI = SCU_HIBERNATE_HDCR_XTALGPI1SEL_Msk,  /**< Set HIB_SR0 to RTC_XTA
 850:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** } XMC_SCU_HIB_SR1_INPUT_t;
 851:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 852:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
 853:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
 854:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * HIB LPAC input selection
 855:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
 856:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** typedef enum XMC_SCU_HIB_LPAC_INPUT
 857:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** {
 858:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_LPAC_INPUT_DISABLED = 0 << SCU_HIBERNATE_LPACCONF_CMPEN_Pos, /**< Comparator permanen
 859:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_LPAC_INPUT_VBAT = 0x1 << SCU_HIBERNATE_LPACCONF_CMPEN_Pos, /**< Comparator activated 
 860:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_LPAC_INPUT_HIB_IO_0 = 0x2 << SCU_HIBERNATE_LPACCONF_CMPEN_Pos, /**< Comparator activa
 861:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #if (defined(DOXYGEN) || ((UC_SERIES == XMC44) && (UC_PACKAGE == LQFP100)))      
 862:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_LPAC_INPUT_HIB_IO_1 = 0x4 << SCU_HIBERNATE_LPACCONF_CMPEN_Pos, /**< Comparator activa
 863:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #endif  
 864:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** } XMC_SCU_HIB_LPAC_INPUT_t;
 865:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
 866:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
 867:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * HIB LPAC start trigger selection for selected inputs
 868:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
 869:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** typedef enum XMC_SCU_HIB_LPAC_TRIGGER
 870:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** {
 871:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_LPAC_TRIGGER_SUBSECOND_INTERVAL_COUNTER = 0 << SCU_HIBERNATE_LPACCONF_TRIGSEL_Pos, /*
 872:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_LPAC_TRIGGER_RTC_ALARM_EVENT = 0x1 << SCU_HIBERNATE_LPACCONF_TRIGSEL_Pos, /**< RTC al
 873:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_LPAC_TRIGGER_RTC_PERIODIC_EVENT = 0x2 << SCU_HIBERNATE_LPACCONF_TRIGSEL_Pos, /**< RTC
 874:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_LPAC_TRIGGER_ON_WAKEUP_POSITIVE_EDGE_EVENT = 0x3 << SCU_HIBERNATE_LPACCONF_TRIGSEL_Po
 875:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_LPAC_TRIGGER_ON_WAKEUP_NEGATIVE_EDGE_EVENT = 0x5 << SCU_HIBERNATE_LPACCONF_TRIGSEL_Po
 876:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_LPAC_TRIGGER_CONTINOUS = 0x6 << SCU_HIBERNATE_LPACCONF_TRIGSEL_Pos, /**< Continuous m
 877:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_LPAC_TRIGGER_SINGLE_SHOT = 0x7 << SCU_HIBERNATE_LPACCONF_TRIGSEL_Pos, /**< Single sho
 878:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** } XMC_SCU_HIB_LPAC_TRIGGER_t;
 879:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
 880:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
 881:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * HIB LPAC status
 882:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
 883:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** typedef enum XMC_SCU_HIB_LPAC_STATUS
 884:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** {
 885:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_LPAC_STATUS_VBAT_COMPARE_DONE = SCU_HIBERNATE_LPACST_VBATSCMP_Msk, /**< VBAT compare 
 886:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_LPAC_STATUS_HIB_IO_0_COMPARE_DONE = SCU_HIBERNATE_LPACST_AHIBIO0SCMP_Msk, /**< HBI_IO
 887:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #if (defined(DOXYGEN) || ((UC_SERIES == XMC44) && (UC_PACKAGE == LQFP100)))        
 888:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_LPAC_STATUS_HIB_IO_1_COMPARE_DONE = SCU_HIBERNATE_LPACST_AHIBIO1SCMP_Msk, /**< HBI_IO
 889:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #endif  
 890:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_LPAC_STATUS_VBAT_ABOVE_THRESHOLD = SCU_HIBERNATE_LPACST_VBATVAL_Msk, /**< VBAT compar
 891:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_LPAC_STATUS_HIB_IO_0_ABOVE_THRESHOLD = SCU_HIBERNATE_LPACST_AHIBIO0VAL_Msk, /**< HBI_
 892:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #if (defined(DOXYGEN) || ((UC_SERIES == XMC44) && (UC_PACKAGE == LQFP100)))        
 893:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_LPAC_STATUS_HIB_IO_1_ABOVE_THRESHOLD = SCU_HIBERNATE_LPACST_AHIBIO1VAL_Msk, /**< HBI_
 894:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #endif  
 895:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** } XMC_SCU_HIB_LPAC_STATUS_t;
 896:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
 897:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #endif /* (defined(DOXYGEN) || (UC_SERIES == XMC44) || (UC_SERIES == XMC42) || (UC_SERIES == XMC41)
 898:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
 899:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**************************************************************************************************
 900:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * DATA STRUCTURES
 901:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  **************************************************************************************************
 902:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
 903:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
 904:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *  Defines a data structure for initializing the PLL functional block.
 905:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *  Structure holds divider values for N-DIV, P-DIV, K1-DIV, K2-DIV in order to generate desired 
 906:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *  frequency using VCO. It holds the PLL mode of operation either normal or prescaler (VCO bypasse
 907:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *  Use type \a XMC_SCU_CLOCK_PLL_CONFIG_t for accessing these structure parameters.
 908:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
 909:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** typedef struct XMC_SCU_CLOCK_SYSPLL_CONFIG
 910:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** {
 911:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   uint8_t n_div;                       /**<  PLL N-Divider value. */
 912:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   uint8_t p_div;                       /**<  PLL P-Divider value. */
 913:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   uint8_t k_div;                       /**<  K1-Divider(Prescalar mode) or K2-Divider (Normal mode)
 914:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_SYSPLL_MODE_t mode;    /**<  PLL mode of operation. */
 915:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_SYSPLLCLKSRC_t clksrc; /**<  PLL divider input frequency. */
 916:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** } XMC_SCU_CLOCK_SYSPLL_CONFIG_t;
 917:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
 918:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
 919:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *  Defines a data structure used for initializing the clock functional block.
 920:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *  Clock functional block configures clock source needed for various peripheral and its divider va
 921:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *  Use type \a XMC_SCU_CLOCK_CONFIG_t for accessing these structure parameters.
 922:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
 923:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** typedef struct XMC_SCU_CLOCK_CONFIG
 924:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** {
 925:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_SYSPLL_CONFIG_t         syspll_config;      /**< PLL configuration */
 926:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   bool                                  enable_oschp;       /**< Enable external high precision osc
 927:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****                                                                  Should be enabled when fOHP has to
 928:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   bool                                  enable_osculp;      /**< Enable external ultra low power os
 929:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****                                                                  Should be enabled when fULP has to
 930:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_t calibration_mode;   /**< Backup clock trimming mode. */
 931:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_STDBYCLKSRC_t             fstdby_clksrc;      /**< Standby clock source. */
 932:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_SYSCLKSRC_t             fsys_clksrc;        /**< Choice of system clock. */
 933:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   uint8_t                               fsys_clkdiv;        /**< Ratio of fPLL to fSYS. */
 934:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   uint8_t                               fcpu_clkdiv;        /**< Ratio of fSys to fCPU. */
 935:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   uint8_t                               fccu_clkdiv;        /**< Ratio of fSys to fCCU. */
 936:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   uint8_t                               fperipheral_clkdiv; /**< Ratio of fSYS to fPERI. */
 937:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** } const XMC_SCU_CLOCK_CONFIG_t;
 938:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
 939:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
 940:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Low power modes
 941:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
 942:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** typedef enum XMC_SCU_POWER_MODE_t
 943:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** {
 944:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_POWER_MODE_SLEEP = 0, /**< sleep mode stops the processor clock */
 945:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_POWER_MODE_DEEPSLEEP = SCB_SCR_SLEEPDEEP_Msk /**< deep sleep mode stops the system clock 
 946:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** } XMC_SCU_POWER_MODE_t;
 947:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
 948:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**************************************************************************************************
 949:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * API PROTOTYPES
 950:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  **************************************************************************************************
 951:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
 952:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #ifdef __cplusplus
 953:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** extern "C" {
 954:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 955:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
 956:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
 957:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * 
 958:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @param group   ADC Group to which the channel being monitored belongs to.\n
 959:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *                 \b Range: 0 or 1.
 960:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @param channel  The channel whose voltage range has to be monitored.\n
 961:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *                 \b Range: 6 or 7. Value identifies the channel in the selected ADC group.
 962:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
 963:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return None
 964:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
 965:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
 966:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Enables out of range comparator for the selected ADC group and channel. \n\n
 967:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * The ADC channel input is compared by Out of Range Comparator (ORC) for overvoltage monitoring
 968:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * or for detection of out of range analog inputs. ORC must be turned on explicitly
 969:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * to leverage the auditing feature. ORC is enabled by setting the enable bit in the GORCEN registe
 970:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
 971:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_DisableOutOfRangeComparator()\n\n\n
 972:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
 973:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** void XMC_SCU_EnableOutOfRangeComparator(const uint32_t group, const uint32_t channel);
 974:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
 975:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
 976:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * 
 977:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @param group   ADC Group to which the channel being monitored belongs to.\n
 978:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *                 \b Range: 0 or 1.
 979:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @param channel  The channel whose voltage range has to be monitored.\n
 980:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *                 \b Range: 6 or 7. Value identifies the channel in the selected ADC group.
 981:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
 982:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return None
 983:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
 984:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
 985:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Disables the out of range comparator for the selected ADC group and the channel. \n\n
 986:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Out of range comparator is disabled by clearing the enable bit in the GORCEN register.
 987:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
 988:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_EnableOutOfRangeComparator()\n\n\n
 989:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
 990:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** void XMC_SCU_DisableOutOfRangeComparator(const uint32_t group, const uint32_t channel);
 991:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
 992:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
 993:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return None
 994:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
 995:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
 996:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Enables die temperature measurement by powering the DTS module.\n\n
 997:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Die temperature sensor is enabled by setting the PWD bit of DTSCON register.
 998:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
 999:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_DisableTemperatureSensor(), XMC_SCU_IsTemperatureSensorEnabled(), XMC_SCU_CalibrateTempe
1000:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_StartTemperatureMeasurement(), XMC_SCU_GetTemperatureMeasurement() \n\n\n
1001:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1002:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** void XMC_SCU_EnableTemperatureSensor(void);
1003:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
1004:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1005:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return None
1006:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1007:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1008:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Disables die temperature measurement by powering the DTS module off.\n\n
1009:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Die temperature sensor is disabled by clearing the PWD bit of DTSCON register.
1010:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1011:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_EnableTemperatureSensor(), XMC_SCU_IsTemperatureSensorEnabled(), XMC_SCU_CalibrateTemper
1012:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_StartTemperatureMeasurement(), XMC_SCU_GetTemperatureMeasurement() \n\n\n
1013:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1014:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** void XMC_SCU_DisableTemperatureSensor(void);
1015:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
1016:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1017:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return Status of die temperature sensor. \n
1018:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *          \b Range: true - if temperature sensor is enabled.\n
1019:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *                    false - if temperature sensor is disabled.
1020:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1021:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1022:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Provides the die temperature sensor power status.\n\n
1023:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * The status is obtained by reading the PWD bit of DTSCON register.
1024:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1025:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_EnableTemperatureSensor(), XMC_SCU_CalibrateTemperatureSensor(),
1026:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_StartTemperatureMeasurement(), XMC_SCU_GetTemperatureMeasurement() \n\n\n
1027:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1028:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** bool XMC_SCU_IsTemperatureSensorEnabled(void);
1029:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
1030:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1031:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1032:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @param offset  Offset value for calibrating the DTS result.\n
1033:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *                \b Range: 0 to 127.
1034:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @param gain    Gain value for calibrating the DTS conversion result.\n
1035:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *                \b Range: 0 to 63.
1036:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1037:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return None
1038:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1039:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1040:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Calibrates the measurement of temperature by configuring the values of offset and gain of \a DTS
1041:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Allows to improve the accuracy of the temperature measurement with the adjustment of \a OFFSET a
1042:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * in the \a DTSCON register.
1043:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Offset adjustment is defined as a shift of the conversion result. The range of the offset adjust
1044:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * resolution that corresponds to +/- 12.5�C. The offset value gets added to the measure result. 
1045:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Offset is considered as a signed value.
1046:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Gain adjustment helps in minimizing gain error. When the \a gain value is 0, result is generated
1047:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * When the \a gain value is 63, result is generated with least gain, i.e, \a RESULT - 63 at the hi
1048:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * It is recommended to use following steps:\n
1049:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * - Call \a XMC_SCU_StopTempMeasurement to stop temperature measurement if it was started previous
1050:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * - Call \a XMC_SCU_CalibrateTempMonitor with desired offset and gain calibration values to the DT
1051:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * - Call \a XMC_SCU_SetRawTempLimits with desired lower and upper temperature threshold limit valu
1052:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * - Call \a XMC_SCU_StartTempMeasurement to start temperature measurement.\n
1053:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * - Check whether Die Temperature Sensor (DTS) is busy in conversion by calling \a XMC_SCU_IsTempe
1054:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * conversion complete.\n
1055:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * - Read the die temperature value using \a XMC_SCU_GetTemperatureMeasurement API.
1056:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1057:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_EnableTemperatureSensor(),
1058:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_StartTemperatureMeasurement(), XMC_SCU_GetTemperatureMeasurement() \n\n\n
1059:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1060:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** void XMC_SCU_CalibrateTemperatureSensor(uint32_t offset, uint32_t gain);
1061:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
1062:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1063:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return XMC_SCU_STATUS_t  Result of starting the temperature measurement.\n
1064:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *                           \b Range: \n 
1065:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *                              XMC_SCU_STATUS_OK if the measurement is started successfully.\n
1066:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *                              XMC_SCU_STATUS_ERROR if temperature sensor is not enabled.\n
1067:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *                              XMC_SCU_STATUS_BUSY if temperature sensor is busy measuring the tem
1068:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1069:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1070:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1071:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Starts die temperature measurement using internal temperature sensor.\n\n
1072:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * The API checks if the temperature sensor is enabled and is not busy in measurement.\n
1073:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * It is recommended to use following steps:\n
1074:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * - Call \a XMC_SCU_StopTempMeasurement to stop temperature measurement if it was started previous
1075:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * - Call \a XMC_SCU_SetRawTempLimits with desired lower and upper temperature threshold limit valu
1076:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * - Call \a XMC_SCU_StartTempMeasurement to start temperature measurement.\n
1077:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * - Check whether Die Temperature Sensor (DTS) is busy in conversion by calling \a XMC_SCU_IsTempe
1078:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * conversion complete.\n
1079:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * - Read the die temperature value using \a XMC_SCU_GetTemperatureMeasurement API.
1080:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1081:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_EnableTemperatureSensor(), XMC_SCU_CalibrateTemperatureSensor(),
1082:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_GetTemperatureMeasurement() \n\n\n
1083:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1084:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** XMC_SCU_STATUS_t XMC_SCU_StartTemperatureMeasurement(void);
1085:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
1086:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
1087:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1088:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1089:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return uint32_t  Measured temperature value.\n
1090:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *              \b Range: Valid temperature range is 0 to 1023. \n
1091:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *              If sensor is not enabled, 0x7FFFFFFFH is returned.
1092:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1093:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1094:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Reads the measured value of die temperature.\n\n
1095:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Temperature measurement result is read from \a RESULT bit field of \a DTSSTAT register.
1096:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * The temperature measured in �C is given by (RESULT - 605) / 2.05 [�C]
1097:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1098:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_IsTemperatureSensorBusy() \n\n\n
1099:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1100:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** uint32_t XMC_SCU_GetTemperatureMeasurement(void);
1101:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
1102:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1103:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return bool  Indicates if the die temperature sensor is busy.\n
1104:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *                    \b Range: \a true if sensor is busy in temperature measurement.
1105:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *                    \a false if sensor is free and can accept a new request for measurement.
1106:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1107:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1108:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Checks whether Die Temperature Sensor (DTS) is busy in temperature measurement.\n\n
1109:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * The status is read from the \a BUSY bit field of the \a DTSSTAT register.
1110:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1111:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_GetTemperatureMeasurement() \n\n\n
1112:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1113:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** bool XMC_SCU_IsTemperatureSensorBusy(void);
1114:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
1115:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1116:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return bool Status of die temperature sensor whether it is ready to start measurement. \n
1117:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *          \b Range: \n \a true if temperature sensor is ready to start measurement. \n
1118:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *          \a false if temperature sensor is not ready to start measurement.
1119:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1120:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1121:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Checks if the die temperature sensor is ready to start a measurement\n\n
1122:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * The status is obtained by reading \a RDY bit of \a DTSSTAT register. It is recommended
1123:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * to check the ready status of die temperature sensor before starting it.
1124:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1125:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_StartTemperatureMeasurement(), XMC_SCU_IsTemperatureSensorBusy() \n\n\n
1126:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1127:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** bool XMC_SCU_IsTemperatureSensorReady(void);
1128:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
1129:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #if (UC_SERIES != XMC45)
1130:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1131:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return bool  Indicates if the measured die temperature value has exceeded the configured upper 
1132:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *              \b Range: \a true if the temperature value has exceeded the configured upper limit.
1133:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *              if the temperature value is less than the configured upper limit.
1134:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1135:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1136:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Checks if the measured temperature has exceeded the configured upper limit of temperature.\n\n
1137:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * The API checks \a OVERFL bit (Upper Limit Overflow Status bit) of \a DTEMPALARM register.
1138:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * The \a OVERFL bit will be set if the measured temperature has exceeded the limit configured in 
1139:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * the bitfield \a UPPER in the \a DTEMPLIM register.
1140:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1141:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_SetRawTempLimits(),XMC_SCU_LowTemperature() \n\n\n
1142:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1143:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** bool XMC_SCU_HighTemperature(void);
1144:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
1145:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1146:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1147:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @param lower_temp  Lower threshold of die temperature. If measured temperature falls below this 
1148:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *                    alarm bit will be set in \a UNDERFL bit field of \a DTEMPALARM register.
1149:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @param upper_temp  Upper threshold of die temperature. If measured temperature exceeds this valu
1150:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *                    alarm bit will be set in \a OVERFL bit field of \a DTEMPALARM register.
1151:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1152:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return None
1153:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1154:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1155:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Configures the lower and upper threshold of die temperature.\n\n
1156:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * API configures \a DTEMPLIM register for upper and lower die temperature threshold limits.
1157:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * When the measured temperature is outside the range defined by the limits, alarm bits \a UNDERFL 
1158:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * will be set in the register \a DTEMPALARM.\n
1159:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * It is recommended to use following steps:\n
1160:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * - Call \a XMC_SCU_StopTempMeasurement to stop temperature measurement if it was started previous
1161:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * - Call \a XMC_SCU_SetRawTempLimits with desired lower and upper temperature threshold limit valu
1162:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * - Call \a XMC_SCU_StartTempMeasurement to start temperature measurement.\n
1163:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * - Use \a XMC_SCU_HighTemperature() and XMC_SCU_LowTemperature() to monitor the temperature.\n
1164:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1165:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_HighTemperature(), XMC_SCU_LowTemperature() \n\n\n
1166:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1167:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** void XMC_SCU_SetRawTempLimits(const uint32_t lower_temp, const uint32_t upper_temp);
1168:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
1169:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1170:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return bool  Indicates if the measured die temperature value has dropped below the configured l
1171:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *              \b Range: \a true if the temperature value has dropped below the configured lower l
1172:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *              if the temperature value is higher than the configured lower limit.
1173:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1174:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1175:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Checks if the measured temperature has dropped below the configured lower limit of temperature.\
1176:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * The API checks \a UNDERFL bit (Lower LimitUnderflow Status bit) of \a DTEMPALARM register.
1177:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * The \a UNDERFL bit will be set if the measured temperature has dropped below the limit configure
1178:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * the bitfield \a LOWER in the \a DTEMPLIM register.
1179:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1180:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_SetRawTempLimits(),XMC_SCU_HighTemperature() \n\n\n
1181:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1182:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** bool XMC_SCU_LowTemperature(void);
1183:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
1184:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
1185:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1186:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return uint32_t Configured boot mode for the device.\n
1187:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_BOOTMODE_t for enumeration of different boot modes.
1188:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1189:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1190:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Provides the boot mode configured for the device.\n\n
1191:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * The boot mode is read from the \a STCON register bit field \a SWCON.
1192:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1193:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1194:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_SetBootMode() \n\n\n
1195:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1196:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** uint32_t XMC_SCU_GetBootMode(void);
1197:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
1198:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1199:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1200:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @param mode Boot mode to be configured for the device.\n
1201:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_BOOTMODE_t for selecting the boot mode.
1202:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1203:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return None
1204:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1205:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1206:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Configures the desired boot mode for the device.\n\n
1207:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * The XMC4 series devices support multiple boot modes. A running application can set a desired boo
1208:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * launch it by means of software reset. Switching of boot modes should be handled carefully. User 
1209:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * the initial boot sequence is executed. A stable execution environment should be maintained when 
1210:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * eventually handed over to the application program.\n
1211:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * It is recommended to use following steps to launch requested bootmode:\n
1212:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * - Call \a XMC_SCU_SetBootMode() with desired boot mode value.\n
1213:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * - Trigger a software reset using system reset request by enabling a bit \a SYSRESETREQ of AIRCR 
1214:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *   (PPB->AIRCR |= PPB_AIRCR_SYSRESETREQ_Msk).\n
1215:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1216:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_GetBootMode() \n\n\n
1217:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1218:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** void XMC_SCU_SetBootMode(const XMC_SCU_BOOTMODE_t mode);
1219:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
1220:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1221:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1222:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @param index  The SCU general purpose register to be read.\n
1223:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *        \b Range: 0 and 1 corresponding to GPR0 and GPR1.
1224:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1225:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return uint32_t  Data read from the selected general purpose register.
1226:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1227:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1228:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Provides stored data from general purpose SCU register.\n\n
1229:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * SCU consists of 2 general purpose registers. These registers can be used for storing
1230:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * data. The API reads from either GPR0 or GPR1 based on the \a index value.
1231:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1232:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_WriteGPR()\n\n\n
1233:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1234:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** uint32_t XMC_SCU_ReadGPR(const uint32_t index);
1235:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  
1236:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1237:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1238:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @param index  The SCU general purpose register to be written.\n
1239:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *        \b Range: 0 and 1 corresponding to GPR0 and GPR1.
1240:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @param data  Data to be written to the selected general purpose register.
1241:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1242:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return None
1243:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1244:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1245:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Stores data in the selected general purpose SCU register.\n\n
1246:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * SCU consists of 2 general purpose registers. These registers can be used for storing
1247:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * data. The API writes data to either GPR0 or GPR1 based on the \a index value.
1248:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1249:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_ReadGPR()\n\n\n
1250:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1251:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** void XMC_SCU_WriteGPR(const uint32_t index, const uint32_t data);
1252:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
1253:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1254:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1255:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @param address  Location in the retention memory to be written.\n
1256:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *        \b Range: 4 bit address space is provided for selecting 16 words of 32 bits.
1257:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *                  equivalent to 64 bytes of data. \a address value should be from
1258:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *                  0 to 15.
1259:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @param data    32 bit data to be written into retention memory. The API writes
1260:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *                one word(4 bytes) of data to the address specified.\n
1261:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *                \b Range: 32 bit data.
1262:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1263:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return None
1264:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1265:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1266:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Writes input data to the selected address of Retention memory in hibernate domain.\n\n
1267:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * The retention memory is located in hibernate domain. 
1268:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * It is used for the purpose of store/restore of context information.
1269:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Access to the retention memory space is served over shared serial interface. 
1270:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Retention memory content is retained even in hibernate mode.
1271:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1272:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_ReadFromRetentionMemory() \n\n\n
1273:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1274:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** void XMC_SCU_WriteToRetentionMemory(uint32_t address, uint32_t data);
1275:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
1276:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1277:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1278:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @param address  Location in the retention memory to be read.\n
1279:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *        \b Range: 4 bit address space is provided for selecting 16 words of 32 bits.
1280:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *                  equivalent to 64 bytes of data. \a address value should be from
1281:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *                  0 to 15.
1282:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1283:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return uint32_t  32 bit data read from retention memory. The API reads
1284:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *                one word(4 bytes) of data from the address specified.\n
1285:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *                \b Range: 32 bit data.
1286:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1287:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1288:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Reads data from selected address of retention memory in hibernate domain.\n\n
1289:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * The retention memory is located in hibernate domain. 
1290:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * It is used for the purpose of store/restore of context information.
1291:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Access to the retention memory space is served over shared serial interface. 
1292:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Retention memory content is retained even in hibernate mode.
1293:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1294:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_WriteToRetentionMemory() \n\n\n
1295:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1296:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** uint32_t XMC_SCU_ReadFromRetentionMemory(uint32_t address);
1297:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
1298:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1299:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1300:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @param request  Non-maskable interrupt (NMI) request source to be enabled.\n
1301:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *              \b Range: Use type @ref XMC_SCU_NMIREQ_t for selecting the source of NMI. Multiple 
1302:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *              sources can be combined using \a OR operation.
1303:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1304:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return None  
1305:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1306:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1307:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Selectively enables interrupt sources to generate non maskable interrupt(NMI).\n\n
1308:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * NMI assertion can be individually enabled by setting corresponding bit of an interrupt in the 
1309:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \a NMIREQEN register.
1310:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1311:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_INTERRUPT_DisableNmiRequest() \n\n\n
1312:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1313:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** void XMC_SCU_INTERRUPT_EnableNmiRequest(const uint32_t request);
1314:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
1315:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1316:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1317:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @param request  Non-maskable interrupt (NMI) request source to be disabled.\n
1318:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *              \b Range: Use type @ref XMC_SCU_NMIREQ_t for selecting the source of NMI. Multiple 
1319:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *              sources can be combined using \a OR operation.
1320:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1321:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return None  
1322:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1323:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1324:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Selectively disables interrupt sources from generating non maskable interrupt(NMI).\n\n
1325:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * NMI assertion can be individually disabled by clearing corresponding bits in the \a NMIREQEN reg
1326:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1327:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_INTERRUPT_EnableNmiRequest() \n\n\n
1328:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1329:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** void XMC_SCU_INTERRUPT_DisableNmiRequest(const uint32_t request);
1330:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
1331:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1332:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1333:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @param trap  The event for which, trap generation has to be enabled.\n
1334:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_TRAP_t to identify the event.
1335:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1336:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return None  
1337:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1338:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1339:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Enables assertion of trap for the selected trap event.\n\n
1340:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Trap assertion can be individually enabled by clearing respective bit of the 
1341:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * event in \a TRAPDIS register in order to get an exception.
1342:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1343:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_TRAP_Disable(), XMC_SCU_TRAP_ClearStatus(), XMC_SCU_TRAP_GetStatus() \n\n\n
1344:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1345:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** void XMC_SCU_TRAP_Enable(const uint32_t trap);
1346:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
1347:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1348:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1349:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @param trap  The event for which, trap generation has to be disabled.\n
1350:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_TRAP_t to identify the event.
1351:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1352:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return None  
1353:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1354:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1355:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Disables assertion of trap for the selected trap event.\n\n
1356:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Trap assertion can be individually disabled by setting the respective event bit 
1357:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * in the \a TRAPDIS register in order to suppress trap generation.
1358:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1359:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_TRAP_Enable(), XMC_SCU_TRAP_ClearStatus(), XMC_SCU_TRAP_GetStatus() \n\n\n
1360:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1361:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** void XMC_SCU_TRAP_Disable(const uint32_t trap);
1362:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
1363:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1364:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1365:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @param trap  The event for which, trap status bit has to be cleared.\n
1366:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_TRAP_t to identify the event.
1367:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1368:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return None  
1369:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1370:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1371:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Clears the trap status of input event.\n\n
1372:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Once a trap event is detected, it will have to be acknowledged and later serviced. 
1373:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * The trap status bit should be cleared to detect the occurence of trap next time. 
1374:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * This is useful while polling for TRAPSTAT without enabling the NMI for trap.
1375:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Trap status can be cleared by setting the event bit in the \a TRAPCLR register.
1376:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1377:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_INTERRUPT_EnableNmiRequest(), XMC_SCU_TRAP_GetStatus() \n\n\n
1378:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1379:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** void XMC_SCU_TRAP_ClearStatus(const uint32_t trap);
1380:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
1381:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1382:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return uint32_t  Status of trap generating events.\n
1383:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_TRAP_t to identify the event. The returned
1384:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * value indicates the status of multiple events at their respective bit positions.
1385:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * User should mask the bits of the events of interest using the type specified.
1386:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1387:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1388:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Provides the status of trap generating events. \n\n
1389:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * The status is read from \a TRAPRAW register. Status of the specific events can be checked
1390:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * using their respective bits in the \a TRAPRAW register. The bit masks can be obtained from
1391:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * the enumeration type @ref XMC_SCU_TRAP_t. Multiple events can be combined using \a OR operation.
1392:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * A trap event is considered to be asserted if the respective bit of the event is set to 1.
1393:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1394:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_INTERRUPT_EnableNmiRequest(), XMC_SCU_TRAP_ClearStatus() \n\n\n
1395:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1396:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** uint32_t XMC_SCU_TRAP_GetStatus(void);  
1397:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
1398:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1399:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1400:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @param trap  The event for which, trap has to be triggered.\n
1401:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_TRAP_t to identify the event.
1402:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1403:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return None
1404:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1405:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1406:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Triggers trap generation for the event specified. \n\n
1407:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * The trap source has to be enabled before invocation of this API. 
1408:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Trap event can be triggered by setting its respective bit in the \a TRAPSET register.
1409:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Trap event can be configured to generate a non maskable interrupt by using the API XMC_SCU_INTER
1410:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * It is recommended to use following steps to manually assert a trap event:\n
1411:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * - Call \a XMC_SCU_TRAP_EnableEvent with desired trap request source ID.\n
1412:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * - Call \a XMC_SCU_TRAP_SetEvent with same trap request source ID to manually assert a trap event
1413:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1414:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_INTERRUPT_EnableNmiRequest(), XMC_SCU_TRAP_GetStatus() \n\n\n
1415:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1416:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** void XMC_SCU_TRAP_Trigger(const uint32_t trap);
1417:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
1418:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1419:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1420:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @param peripheral  The peripheral to be reset.\n
1421:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *        \b Range: Type @ref XMC_SCU_PERIPHERAL_RESET_t enumerates all the peripherals that can be
1422:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1423:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return None
1424:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1425:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1426:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Puts the specified peripheral in to reset state. \n\n
1427:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * The API achieves reset of peripherals by setting the respective bit in the \a PRSET0,  \a PRSET1
1428:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * register. Status of reset assertion automatically stored in the \a PRSTATn register and can be c
1429:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * user software to determine the state of the system and for debug purpose.\n
1430:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * It is recommended to use following steps to assert a peripheral reset:\n
1431:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * - Call \a XMC_SCU_RESET_AssertPeripheralReset() with desired peripheral identifier.\n
1432:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * - Call \a XMC_SCU_RESET_IsPeripheralResetAsserted with same peripheral identifier to verify whet
1433:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * is in reset state.\n
1434:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1435:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_RESET_IsPeripheralResetAsserted() \n\n\n
1436:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1437:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** void XMC_SCU_RESET_AssertPeripheralReset(const XMC_SCU_PERIPHERAL_RESET_t peripheral);
1438:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
1439:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1440:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1441:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @param peripheral  The peripheral to be moved out of reset state.\n
1442:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *        \b Range: Type @ref XMC_SCU_PERIPHERAL_RESET_t enumerates all the peripherals that can be
1443:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1444:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return None
1445:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1446:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1447:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Enables the specified peripheral by moving it out of reset state.  \n\n
1448:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Any peripheral should be moved out of reset state for executing its functionality.
1449:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * The API enables the peripheral by setting its respective bit in the \a PRCLR0,  \a PRCLR1 or  \a
1450:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * register. Status of reset deassertion is automatically stored in the \a PRSTATn register and can
1451:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * the user software to determine the state of the system and for debug purpose.\n
1452:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * It is recommended to use following steps to deassert a peripheral reset:\n
1453:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * - Call \a XMC_SCU_RESET_DeassertPeripheralReset() with desired peripheral identifier.\n
1454:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * - Call \a XMC_SCU_RESET_IsPeripheralResetAsserted() with desired peripheral identifier to verify
1455:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * has been enabled.\n
1456:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1457:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_RESET_AssertPeripheralReset() \n\n\n
1458:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1459:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** void XMC_SCU_RESET_DeassertPeripheralReset(const XMC_SCU_PERIPHERAL_RESET_t peripheral);
1460:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
1461:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1462:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1463:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @param peripheral  The peripheral, whose reset status has to be checked.\n
1464:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *        \b Range: Type @ref XMC_SCU_PERIPHERAL_RESET_t enumerates all the peripherals.
1465:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1466:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return bool  Status of peripheral reset. \n
1467:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *               \b Range: \a true if peripheral is in reset state. \a false if peripheral is enabl
1468:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1469:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1470:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Checks the reset status of the selected peripheral.\n\n
1471:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * The API reads the reset status from \a PRSTATn register. Returns true if the peripheral is in
1472:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * reset state. On power up of the device, all the peripherals will be in reset state. 
1473:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * If the peripheral is enabled, \a false will be returned as the status.
1474:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1475:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_RESET_AssertPeripheralReset(), XMC_SCU_RESET_DeassertPeripheralReset() \n\n\n 
1476:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1477:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** bool XMC_SCU_RESET_IsPeripheralResetAsserted(const XMC_SCU_PERIPHERAL_RESET_t peripheral);
1478:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  
1479:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1480:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1481:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @param memory  The on-chip RAM type, for which the parity error status has to be cleared.\n
1482:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *          \b Range: Use type @ref XMC_SCU_PARITY_t to identify the on-chip RAM type. Multiple 
1483:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *          memory status bits can be cleared by using the \a OR operation.
1484:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1485:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return None
1486:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1487:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1488:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Clears the parity error status bit. \n\n
1489:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * When a memory parity error is detected using the status bits in \a PEFLAG register. It has to 
1490:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * be cleared by software to detect the parity error from the same memory next time.
1491:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * The API clears the parity error status bit of the selected peripheral by setting the 
1492:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * respective bit in the \a PEFLAG register. Status of multiple memory parity errors 
1493:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * can be cleared by combining the enum values using \a OR operation.
1494:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1495:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_PARITY_GetStatus(), XMC_SCU_PARITY_Enable(), XMC_SCU_PARITY_EnableTrapGeneration() \n\n\
1496:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1497:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** void XMC_SCU_PARITY_ClearStatus(const uint32_t memory);
1498:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
1499:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1500:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1501:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @param memory  The on-chip RAM type, for which the parity error checking has to be enabled.\n
1502:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *          \b Range: Use type @ref XMC_SCU_PARITY_t to identify the on-chip RAM type. Multiple 
1503:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *          memory types can be combined using the \a OR operation.
1504:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1505:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return None  
1506:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1507:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1508:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Enables parity error checking for the selected on-chip RAM type.\n\n
1509:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Parity error checking can be enabled by setting respective bits in the \a PEEN register.
1510:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Additionally parity error can be configured to generate trap when the error is detected,
1511:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * using the API XMC_SCU_PARITY_EnableTrapGeneration(). Such a trap can be further configured
1512:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * to generate non maskable interrupt(NMI) using the API XMC_SCU_INTERRUPT_EnableNmiRequest().
1513:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1514:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_PARITY_EnableTrapGeneration(), XMC_SCU_INTERRUPT_EnableNmiRequest() \n\n\n
1515:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1516:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** void XMC_SCU_PARITY_Enable(const uint32_t memory);
1517:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
1518:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1519:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1520:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @param memory   The on-chip RAM type, for which the parity error checking has to be disabled.\n
1521:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *          \b Range: Use type @ref XMC_SCU_PARITY_t to identify the on-chip RAM type. Multiple 
1522:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *          memory types can be combined using the \a OR operation.
1523:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1524:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return None  
1525:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1526:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1527:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Disables parity error checking for the selected on-chip RAM type.\n\n
1528:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Parity error detection can be disabled by clearing the respective bit in the \a PEEN register.
1529:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1530:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_PARITY_Enable(), XMC_SCU_PARITY_DisableTrapGeneration() \n\n\n
1531:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1532:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** void XMC_SCU_PARITY_Disable(const uint32_t memory);
1533:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
1534:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1535:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1536:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @param memory  The on-chip RAM type, for which the parity error trap generation has to be enable
1537:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *          \b Range: Use type @ref XMC_SCU_PARITY_t to identify the on-chip RAM type. Multiple 
1538:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *          memory types can be combined using the \a OR operation.
1539:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1540:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return None  
1541:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1542:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1543:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Enables trap assertion for the parity error source.\n\n
1544:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Parity error detection for different types of on-chip RAM can generate trap.
1545:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Trap assertion for parity error can be individually enabled by setting the respective bits
1546:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * in the \a PETE register. The generated trap can be additionally configured to generate
1547:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * non maskable interrupt(NMI) using the API XMC_SCU_INTERRUPT_EnableNmiRequest().
1548:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1549:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_INTERRUPT_EnableNmiRequest(), XMC_SCU_PARITY_DisableTrapGeneration() \n\n\n
1550:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1551:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** void XMC_SCU_PARITY_EnableTrapGeneration(const uint32_t memory);
1552:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
1553:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1554:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1555:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @param memory  The on-chip RAM type, for which the parity error trap generation has to be disabl
1556:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *          \b Range: Use type @ref XMC_SCU_PARITY_t to identify the on-chip RAM type. Multiple 
1557:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *          memory types can be combined using the \a OR operation.
1558:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1559:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return None  
1560:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1561:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1562:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Disables the assertion of trap for the parity error source.\n\n
1563:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Trap assertion can be disabled by clearing the respective bit of the RAM type in the \a PETE reg
1564:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1565:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1566:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_PARITY_EnableTrapGeneration() \n\n\n
1567:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1568:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** void XMC_SCU_PARITY_DisableTrapGeneration(const uint32_t memory);
1569:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
1570:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1571:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1572:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return uint32_t  Status of parity error detection for the on-chip RAM modules.\n
1573:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *          \b Range: Use type @ref XMC_SCU_PARITY_t to get the bit mask of each RAM module type.
1574:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1575:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1576:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Provides the status of parity error detection for the on-chip RAM modules.\n\n
1577:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Parity error status information is obtained from the \a PEFLAG register.
1578:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * If a particular RAM module has parity error, its respective bit field will be set to 1 in the 
1579:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * returned value. A check for the status of a particular RAM module can be done by
1580:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * masking the returned value with the RAM module identifier from the type @ref XMC_SCU_PARITY_t.
1581:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1582:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_PARITY_ClearStatus() \n\n\n
1583:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1584:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** uint32_t XMC_SCU_PARITY_GetStatus(void);  
1585:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
1586:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1587:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1588:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @param clock  Peripheral for which the clock has to be enabled. \n
1589:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_CLOCK_t to select the peripheral.
1590:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1591:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return None
1592:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1593:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1594:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Enables the source clock for selected peripheral.\n\n
1595:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * The various outputs of Clock Generation Unit (CGU) can be individually enabled by setting the pe
1596:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * specific bit in the \a CLKSET register.\n
1597:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * It is recommended to use following steps to verify whether a source clock of peripheral is enabl
1598:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * - Call \a XMC_SCU_CLOCK_EnableClock() with desired peripheral identifier.\n
1599:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * - Call \a XMC_SCU_CLOCK_IsClockEnabled() with same peripheral identifier to verify whether the c
1600:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1601:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_DisableClock(), XMC_SCU_RESET_DeassertPeripheralReset() \n\n\n
1602:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1603:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** void XMC_SCU_CLOCK_EnableClock(const XMC_SCU_CLOCK_t clock);
1604:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
1605:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1606:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1607:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @param clock  Peripheral for which the clock has to be disabled. \n
1608:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_CLOCK_t to select the peripheral.
1609:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1610:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return None
1611:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1612:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1613:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Disables source clock for the peripheral selected.\n\n
1614:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * The various outputs of Clock Generation Unit (CGU) can be individually disabled  by setting the 
1615:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * specific bits in the \a CLKCLR register.\n
1616:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * It is recommended to use following steps to verify whether clock source of the peripheral is ena
1617:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * - Call \a XMC_SCU_CLOCK_DisableClock with desired peripheral identifier.\n
1618:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * - Call \a XMC_SCU_CLOCK_IsClockEnabled with same peripheral identifier to verify whether periphe
1619:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1620:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_EnableClock(), XMC_SCU_RESET_AssertPeripheralReset() \n\n\n
1621:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1622:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** void XMC_SCU_CLOCK_DisableClock(const XMC_SCU_CLOCK_t clock);
1623:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
1624:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1625:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1626:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @param clock   Peripheral for which the clock status has to be checked. \n
1627:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_CLOCK_t to select the peripheral.
1628:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1629:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return bool  Status of peripheral clock.\n
1630:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *        \b Range: \a true if peripheral clock is enabled. \a false if peripheral clock is disable
1631:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1632:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1633:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Checks the status of peripheral source clock.\n\n
1634:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * The status of peripheral source clock is read from the \a CLKSTATn register. 
1635:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Returns \a true if clock is enabled and returns \a false otherwise.
1636:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1637:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_EnableClock(), XMC_SCU_CLOCK_DisableClock() \n\n\n
1638:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1639:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** bool XMC_SCU_CLOCK_IsClockEnabled(const XMC_SCU_CLOCK_t clock);
1640:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
1641:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1642:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1643:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @param source  Source of clock for fSYS.\n
1644:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_CLOCK_SYSCLKSRC_t to select the source of clock.\n
1645:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *                  XMC_SCU_CLOCK_SYSCLKSRC_OFI for selecting internal fast clock as fSYS.\n
1646:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *                  XMC_SCU_CLOCK_SYSCLKSRC_PLL for selecting the output of PLL fPLL as fSYS.
1647:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1648:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return None
1649:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1650:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1651:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Selects the source for system clock (fSYS).\n\n
1652:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * System clock is selected by setting \a SYSSEL bits in the \a SYSCLKCR register.
1653:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * If \a XMC_SCU_CLOCK_SYSCLKSRC_PLL is selected, then the dividers of the PLL have to be
1654:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * additionally configured to achieve the required system clock frequency. 
1655:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   * \par<b>Related APIs:</b><BR>
1656:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_StartSystemPll(), XMC_SCU_CLOCK_EnableHighPerformanceOscillator() \n\n\n
1657:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1658:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** void XMC_SCU_CLOCK_SetSystemClockSource(const XMC_SCU_CLOCK_SYSCLKSRC_t source);
1659:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
1660:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1661:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return XMC_SCU_CLOCK_SYSCLKSRC_t   Source of clock for fSYS.\n
1662:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_CLOCK_SYSCLKSRC_t to select the source of clock.\n
1663:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *                  XMC_SCU_CLOCK_SYSCLKSRC_OFI - internal fast clock selected as fSYS.\n
1664:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *                  XMC_SCU_CLOCK_SYSCLKSRC_PLL - output of PLL fPLL selected as fSYS.
1665:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1666:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1667:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Provides the selected source of system clock (fSYS). \n\n
1668:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Selected source of fSYS is obtained by reading \a SYSSEL bits of \a SYSCLKCR register.
1669:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1670:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_SetSystemClockSource(), XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency() \n\n\n
1671:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1672:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** __STATIC_INLINE XMC_SCU_CLOCK_SYSCLKSRC_t XMC_SCU_CLOCK_GetSystemClockSource(void)
1673:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** {
1674:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   return (XMC_SCU_CLOCK_SYSCLKSRC_t)(SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSSEL_Msk);
1675:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** }
1676:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
1677:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1678:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1679:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @param source   Source of clock for USB and SDMMC(fUSB/SDMMC).\n
1680:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_CLOCK_USBCLKSRC_t to select the source of clock.\n
1681:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *                  XMC_SCU_CLOCK_USBCLKSRC_USBPLL - output of USB PLL as source of USB clock(fUSB/
1682:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *                  XMC_SCU_CLOCK_USBCLKSRC_SYSPLL - output of PLL fPLL as source of USB clock(fUSB
1683:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1684:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return None
1685:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1686:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1687:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Selects the source of USB/SDMMC clock (fUSB/SDMMC).\n\n
1688:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * USB and SDMMC use a common clock source. They can either use fUSB PLL or fPLL as the source of c
1689:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * The selection is done by configuring the \a USBSEL bits of \a USBCLKCR register.
1690:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1691:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_SetUsbClockDivider(), XMC_SCU_CLOCK_GetUsbPllClockFrequency() \n\n\n
1692:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1693:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** void XMC_SCU_CLOCK_SetUsbClockSource(const XMC_SCU_CLOCK_USBCLKSRC_t source);
1694:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
1695:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1696:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return XMC_SCU_CLOCK_USBCLKSRC_t   Source of clock for USB and SDMMC(fUSB/SDMMC).\n
1697:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_CLOCK_USBCLKSRC_t to identify the source of clock.\n
1698:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *                  XMC_SCU_CLOCK_USBCLKSRC_USBPLL - output of USB PLL is selected as source of USB
1699:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *                  XMC_SCU_CLOCK_USBCLKSRC_SYSPLL - output of PLL fPLL is selected as source of US
1700:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1701:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1702:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Provides the selected source of USB and SDMMC clock frequency.\n\n
1703:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * The clock source is read from from the \a USBSEL bits of \a USBCLKCR register.
1704:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1705:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_SetUsbClockDivider(), XMC_SCU_CLOCK_GetUsbPllClockFrequency() \n\n\n
1706:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1707:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** __STATIC_INLINE XMC_SCU_CLOCK_USBCLKSRC_t XMC_SCU_CLOCK_GetUsbClockSource(void)
1708:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** {
  27              	 .loc 1 1708 0
  28              	 .cfi_startproc
  29              	 
  30              	 
  31              	 
  32 0000 80B4     	 push {r7}
  33              	.LCFI0:
  34              	 .cfi_def_cfa_offset 4
  35              	 .cfi_offset 7,-4
  36 0002 00AF     	 add r7,sp,#0
  37              	.LCFI1:
  38              	 .cfi_def_cfa_register 7
1709:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   return (XMC_SCU_CLOCK_USBCLKSRC_t)(SCU_CLK->USBCLKCR & SCU_CLK_USBCLKCR_USBSEL_Msk);
  39              	 .loc 1 1709 0
  40 0004 044B     	 ldr r3,.L3
  41 0006 9B69     	 ldr r3,[r3,#24]
  42 0008 03F48033 	 and r3,r3,#65536
1710:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** }
  43              	 .loc 1 1710 0
  44 000c 1846     	 mov r0,r3
  45 000e BD46     	 mov sp,r7
  46              	.LCFI2:
  47              	 .cfi_def_cfa_register 13
  48              	 
  49 0010 5DF8047B 	 ldr r7,[sp],#4
  50              	.LCFI3:
  51              	 .cfi_restore 7
  52              	 .cfi_def_cfa_offset 0
  53 0014 7047     	 bx lr
  54              	.L4:
  55 0016 00BF     	 .align 2
  56              	.L3:
  57 0018 00460050 	 .word 1342195200
  58              	 .cfi_endproc
  59              	.LFE129:
  61              	 .section .text.XMC_SCU_CLOCK_GetWdtClockSource,"ax",%progbits
  62              	 .align 2
  63              	 .thumb
  64              	 .thumb_func
  66              	XMC_SCU_CLOCK_GetWdtClockSource:
  67              	.LFB130:
1711:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
1712:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1713:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1714:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @param source  Clock source for watchdog timer.\n
1715:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *        \b Range: Use type XMC_SCU_CLOCK_WDTCLKSRC_t to identify the clock source.\n
1716:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *                  XMC_SCU_CLOCK_WDTCLKSRC_OFI - internal fast oscillator (fOFI)\n
1717:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *                  XMC_SCU_CLOCK_WDTCLKSRC_STDBY - backup standby clock (fSTDBY)\n
1718:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *                  XMC_SCU_CLOCK_WDTCLKSRC_PLL - PLL output clock (fPLL)
1719:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1720:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return None
1721:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1722:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1723:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Selects the source of WDT clock (fWDT).\n\n
1724:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * The selected value is configured to the \a WDTSEL bits of \a WDTCLKCR register.
1725:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * The watchdog timer counts at the frequency selected using this API. So the time for
1726:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * timeout or pre-warning of watchdog has to be calculated based on this selection.
1727:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1728:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1729:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_SetWdtClockDivider(), XMC_SCU_CLOCK_GetWdtClockFrequency() \n\n\n
1730:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1731:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** void XMC_SCU_CLOCK_SetWdtClockSource(const XMC_SCU_CLOCK_WDTCLKSRC_t source);
1732:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
1733:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1734:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return XMC_SCU_CLOCK_WDTCLKSRC_t   Clock source configured for watchdog timer.\n
1735:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *        \b Range: Use type XMC_SCU_CLOCK_WDTCLKSRC_t to identify the clock source.\n
1736:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *                  XMC_SCU_CLOCK_WDTCLKSRC_OFI - internal fast oscillator (fOFI)\n
1737:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *                  XMC_SCU_CLOCK_WDTCLKSRC_STDBY - backup standby clock (fSTDBY)\n
1738:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *                  XMC_SCU_CLOCK_WDTCLKSRC_PLL - PLL output clock (fPLL)
1739:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1740:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1741:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Provides the source of clock used for watchdog timer.\n\n
1742:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * The value is obtained by reading \a WDTSEL bits of \a WDTCLKCR register.
1743:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * The time for timeout or pre-warning of watchdog has to be calculated based on 
1744:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * the clock source selected.
1745:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1746:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_SetWdtClockDivider(), XMC_SCU_CLOCK_SetWdtClockSource() \n\n\n
1747:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1748:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** __STATIC_INLINE XMC_SCU_CLOCK_WDTCLKSRC_t XMC_SCU_CLOCK_GetWdtClockSource(void)
1749:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** {
  68              	 .loc 1 1749 0
  69              	 .cfi_startproc
  70              	 
  71              	 
  72              	 
  73 0000 80B4     	 push {r7}
  74              	.LCFI4:
  75              	 .cfi_def_cfa_offset 4
  76              	 .cfi_offset 7,-4
  77 0002 00AF     	 add r7,sp,#0
  78              	.LCFI5:
  79              	 .cfi_def_cfa_register 7
1750:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   return (XMC_SCU_CLOCK_WDTCLKSRC_t)(SCU_CLK->WDTCLKCR & SCU_CLK_WDTCLKCR_WDTSEL_Msk);
  80              	 .loc 1 1750 0
  81 0004 044B     	 ldr r3,.L7
  82 0006 5B6A     	 ldr r3,[r3,#36]
  83 0008 03F44033 	 and r3,r3,#196608
1751:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** }
  84              	 .loc 1 1751 0
  85 000c 1846     	 mov r0,r3
  86 000e BD46     	 mov sp,r7
  87              	.LCFI6:
  88              	 .cfi_def_cfa_register 13
  89              	 
  90 0010 5DF8047B 	 ldr r7,[sp],#4
  91              	.LCFI7:
  92              	 .cfi_restore 7
  93              	 .cfi_def_cfa_offset 0
  94 0014 7047     	 bx lr
  95              	.L8:
  96 0016 00BF     	 .align 2
  97              	.L7:
  98 0018 00460050 	 .word 1342195200
  99              	 .cfi_endproc
 100              	.LFE130:
 102              	 .section .text.XMC_SCU_CLOCK_GetExternalOutputClockSource,"ax",%progbits
 103              	 .align 2
 104              	 .thumb
 105              	 .thumb_func
 107              	XMC_SCU_CLOCK_GetExternalOutputClockSource:
 108              	.LFB133:
1752:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
1753:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1754:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1755:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @param source   Source for standby clock.\n
1756:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *          \b Range: Use type @ref XMC_SCU_HIB_STDBYCLKSRC_t to identify the clock source.\n
1757:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *                    XMC_SCU_HIB_STDBYCLKSRC_OSI - internal slow oscillator (fOSI) \n
1758:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *                    XMC_SCU_HIB_STDBYCLKSRC_OSCULP - ultra low power osciallator (fULP) \n
1759:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1760:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return None
1761:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1762:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1763:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Selects the source of Standby clock (fSTDBY).\n\n
1764:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Clock source is configured by setting the \a STDBYSEL bits of \a HDCR register.
1765:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Hibernate domain should be enabled explicitly before using the API.
1766:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1767:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_HIB_GetStdbyClockSource(), XMC_SCU_HIB_EnableHibernateDomain() \n\n\n
1768:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1769:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** void XMC_SCU_HIB_SetStandbyClockSource(const XMC_SCU_HIB_STDBYCLKSRC_t source);
1770:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
1771:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1772:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return XMC_SCU_HIB_RTCCLKSRC_t   Source clock of standby clock(fSTDBY).\n
1773:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *          \b Range: Use type @ref XMC_SCU_HIB_STDBYCLKSRC_t to identify the clock source.\n
1774:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *                    XMC_SCU_HIB_STDBYCLKSRC_OSI - internal slow oscillator (fOSI) \n
1775:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *                    XMC_SCU_HIB_STDBYCLKSRC_OSCULP - ultra low power osciallator (fULP) \n
1776:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1777:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1778:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Provides the source of standby clock (fSTDBY).\n\n
1779:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * The value is obtained by reading \a STDBYSEL bits of \a HDCR register.\n
1780:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1781:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_HIB_SetStandbyClockSource(), XMC_SCU_HIB_EnableHibernateDomain() \n\n\n
1782:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1783:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** __STATIC_INLINE XMC_SCU_HIB_RTCCLKSRC_t XMC_SCU_HIB_GetStdbyClockSource(void)
1784:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** {
1785:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   return (XMC_SCU_HIB_RTCCLKSRC_t)(SCU_HIBERNATE->HDCR & SCU_HIBERNATE_HDCR_STDBYSEL_Msk);
1786:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** }
1787:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
1788:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1789:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1790:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @param source  Source of RTC clock.\n
1791:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *            \b Range: Use type @ref XMC_SCU_HIB_RTCCLKSRC_t to identify the clock source.\n
1792:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *                       XMC_SCU_HIB_RTCCLKSRC_OSI - internal slow oscillator(fOSI). \n
1793:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *                       XMC_SCU_HIB_RTCCLKSRC_ULP - ultra low power oscillator(fULP). \n
1794:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1795:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return None
1796:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1797:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1798:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Selects the source of RTC clock (fRTC).\n\n
1799:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * The value is configured to \a RCS bit of \a HDCR register.
1800:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * fULP needs external input powered by VBAT or VDDP. fOSI is internal clock.
1801:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * The frequency of the clock will be 32.768 kHz.
1802:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1803:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_HIB_GetRtcClockSource() \n\n\n
1804:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1805:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** void XMC_SCU_HIB_SetRtcClockSource(const XMC_SCU_HIB_RTCCLKSRC_t source);
1806:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
1807:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1808:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return XMC_SCU_HIB_RTCCLKSRC_t   Source of RTC clock.\n
1809:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *            \b Range: Use type @ref XMC_SCU_HIB_RTCCLKSRC_t to identify the clock source.\n
1810:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *                       XMC_SCU_HIB_RTCCLKSRC_OSI - internal slow oscillator(fOSI). \n
1811:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *                       XMC_SCU_HIB_RTCCLKSRC_ULP - ultra low power oscillator(fULP). \n
1812:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1813:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1814:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Provides the source of RTC clock (fRTC).
1815:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * The value is obtained by reading \a RCS bit of \a HDCR register.
1816:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * The frequency of the clock will be 32.768 kHz.
1817:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1818:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_HIB_SetRtcClockSource() \n\n\n
1819:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1820:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** __STATIC_INLINE XMC_SCU_HIB_RTCCLKSRC_t XMC_SCU_HIB_GetRtcClockSource(void)
1821:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** {
1822:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   return (XMC_SCU_HIB_RTCCLKSRC_t)(SCU_HIBERNATE->HDCR & SCU_HIBERNATE_HDCR_RCS_Msk);
1823:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** }
1824:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
1825:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1826:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1827:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @param clock  Source of external clock output(fEXT).\n
1828:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *           \b Range: Use type @ref XMC_SCU_CLOCK_EXTOUTCLKSRC_t to identify the clock.\n
1829:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *                      XMC_SCU_CLOCK_EXTOUTCLKSRC_SYS - system clock fSYS. \n
1830:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *                      XMC_SCU_CLOCK_EXTOUTCLKSRC_USB - USB clock fUSB. \n
1831:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *                      XMC_SCU_CLOCK_EXTOUTCLKSRC_PLL - PLL output fPLL. \n
1832:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \if XMC42
1833:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *                      XMC_SCU_CLOCK_EXTOUTCLKSRC_STDBY - Standby clock fSTDBY. \n
1834:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1835:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \endif
1836:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \if XMC41
1837:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *                      XMC_SCU_CLOCK_EXTOUTCLKSRC_STDBY - Standby clock fSTDBY. \n
1838:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \endif
1839:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1840:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return None
1841:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1842:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1843:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Selects the source of external clock out (fEXT).\n\n
1844:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * The value will be configured to \a ECKSEL bits of \a EXTCLKCR register.
1845:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1846:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_GetExternalOutputClockSource(), XMC_SCU_CLOCK_SetExternalOutputClockDivider() \n\n
1847:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1848:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** void XMC_SCU_CLOCK_SetExternalOutputClockSource(const XMC_SCU_CLOCK_EXTOUTCLKSRC_t clock);
1849:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
1850:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1851:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return XMC_SCU_CLOCK_EXTOUTCLKSRC_t   Source of external clock output(fEXT).\n
1852:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *           \b Range: Use type @ref XMC_SCU_CLOCK_EXTOUTCLKSRC_t to identify the clock.\n
1853:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *                      XMC_SCU_CLOCK_EXTOUTCLKSRC_SYS - system clock fSYS. \n
1854:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *                      XMC_SCU_CLOCK_EXTOUTCLKSRC_USB - USB clock fUSB. \n
1855:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *                      XMC_SCU_CLOCK_EXTOUTCLKSRC_PLL - PLL output fPLL. \n
1856:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \if XMC42
1857:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *                      XMC_SCU_CLOCK_EXTOUTCLKSRC_STDBY - Standby clock fSTDBY. \n
1858:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \endif
1859:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \if XMC41
1860:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *                      XMC_SCU_CLOCK_EXTOUTCLKSRC_STDBY - Standby clock fSTDBY. \n
1861:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \endif
1862:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1863:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1864:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Provides the source of external clock output(fEXT).\n\n
1865:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * The value is obtained by reading \a ECKSEL bits of \a EXTCLKCR register.
1866:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1867:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_SetExternalOutputClockSource(), XMC_SCU_CLOCK_SetExternalOutputClockDivider() \n\n
1868:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1869:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** __STATIC_INLINE XMC_SCU_CLOCK_EXTOUTCLKSRC_t XMC_SCU_CLOCK_GetExternalOutputClockSource(void)
1870:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** {
 109              	 .loc 1 1870 0
 110              	 .cfi_startproc
 111              	 
 112              	 
 113              	 
 114 0000 80B4     	 push {r7}
 115              	.LCFI8:
 116              	 .cfi_def_cfa_offset 4
 117              	 .cfi_offset 7,-4
 118 0002 00AF     	 add r7,sp,#0
 119              	.LCFI9:
 120              	 .cfi_def_cfa_register 7
1871:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   return (XMC_SCU_CLOCK_EXTOUTCLKSRC_t)(SCU_CLK->EXTCLKCR & SCU_CLK_EXTCLKCR_ECKSEL_Msk);
 121              	 .loc 1 1871 0
 122 0004 054B     	 ldr r3,.L11
 123 0006 9B6A     	 ldr r3,[r3,#40]
 124 0008 DBB2     	 uxtb r3,r3
 125 000a 03F00303 	 and r3,r3,#3
 126 000e DBB2     	 uxtb r3,r3
1872:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** }
 127              	 .loc 1 1872 0
 128 0010 1846     	 mov r0,r3
 129 0012 BD46     	 mov sp,r7
 130              	.LCFI10:
 131              	 .cfi_def_cfa_register 13
 132              	 
 133 0014 5DF8047B 	 ldr r7,[sp],#4
 134              	.LCFI11:
 135              	 .cfi_restore 7
 136              	 .cfi_def_cfa_offset 0
 137 0018 7047     	 bx lr
 138              	.L12:
 139 001a 00BF     	 .align 2
 140              	.L11:
 141 001c 00460050 	 .word 1342195200
 142              	 .cfi_endproc
 143              	.LFE133:
 145              	 .section .text.XMC_SCU_CLOCK_GetSystemClockFrequency,"ax",%progbits
 146              	 .align 2
 147              	 .thumb
 148              	 .thumb_func
 150              	XMC_SCU_CLOCK_GetSystemClockFrequency:
 151              	.LFB143:
1873:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
1874:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1875:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1876:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @param source  Source of clock for system PLL.\n
1877:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_CLOCK_SYSPLLCLKSRC_t for identifying the clock source.\n
1878:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *                            XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP - External High performance oscillat
1879:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *                            XMC_SCU_CLOCK_SYSPLLCLKSRC_OFI - Internal fast clock (fOFI).
1880:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1881:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return None
1882:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1883:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1884:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Selects the source of system PLL.\n\n
1885:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * The value is configured to \a VCOBYP bit of \a PLLCON0 register.
1886:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * If \a XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP is selected, ensure that the high performance oscillator 
1887:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * enabled by using the API XMC_SCU_CLOCK_EnableHighPerformanceOscillator().
1888:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1889:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_EnableHighPerformanceOscillator()\n\n\n
1890:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1891:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** void XMC_SCU_CLOCK_SetSystemPllClockSource(const XMC_SCU_CLOCK_SYSPLLCLKSRC_t source);
1892:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
1893:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1894:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return XMC_SCU_CLOCK_OSCCLKSRC_t   Source of clock for system PLL.\n
1895:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_CLOCK_SYSPLLCLKSRC_t for identifying the clock source.\n
1896:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *                            XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP - External High performance oscillat
1897:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *                            XMC_SCU_CLOCK_SYSPLLCLKSRC_OFI - Internal fast clock (fOFI).
1898:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1899:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1900:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Provides the source of system PLL clock (fPLL). \n\n
1901:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * The value is obtained by reading \a VCOBYP bit of \a PLLCON0 register.
1902:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1903:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_EnableHighPerformanceOscillator(), XMC_SCU_CLOCK_SetSystemPllClockSource()\n\n\n
1904:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1905:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** __STATIC_INLINE XMC_SCU_CLOCK_SYSPLLCLKSRC_t XMC_SCU_CLOCK_GetSystemPllClockSource(void)
1906:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** {
1907:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   return (XMC_SCU_CLOCK_SYSPLLCLKSRC_t)(SCU_PLL->PLLCON0 & SCU_PLL_PLLCON0_VCOBYP_Msk);
1908:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** }
1909:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
1910:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(ECAT0) 
1911:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1912:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1913:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @param source  Source of ECAT clock.\n
1914:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *            \b Range: Use type @ref XMC_SCU_CLOCK_ECATCLKSRC_t to identify the clock source.\n
1915:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *                       XMC_SCU_CLOCK_ECATCLKSRC_USBPLL - USB PLL (fUSBPLL) as a source for ECAT c
1916:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *                       XMC_SCU_CLOCK_ECATCLKSRC_SYSPLL - Main PLL output (fPLL) as a source for E
1917:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1918:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return None
1919:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1920:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1921:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Selects the source of ECAT clock (fECAT).\n\n
1922:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * The value is configured to \a ECATSEL bit of \a ECATCLKCR register.
1923:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1924:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_GetECATClockSource() \n\n\n
1925:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1926:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** __STATIC_INLINE void XMC_SCU_CLOCK_SetECATClockSource(const XMC_SCU_CLOCK_ECATCLKSRC_t source)
1927:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** {
1928:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   SCU_CLK->ECATCLKCR = (SCU_CLK->ECATCLKCR & ((uint32_t)~SCU_CLK_ECATCLKCR_ECATSEL_Msk)) |
1929:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****                       ((uint32_t)source);
1930:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** }
1931:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
1932:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1933:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return XMC_SCU_CLOCK_ECATCLKSRC_t   Source of ECAT clock.\n
1934:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *            \b Range: Use type @ref XMC_SCU_CLOCK_ECATCLKSRC_t to identify the clock source.\n
1935:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *                       XMC_SCU_CLOCK_ECATCLKSRC_USBPLL - USB PLL (fUSBPLL) as a source for ECAT c
1936:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *                       XMC_SCU_CLOCK_ECATCLKSRC_SYSPLL - Main PLL output (fPLL) as a source for E
1937:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1938:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1939:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Provides the source of ECAT clock (fECAT).
1940:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * The value is obtained by reading \a ECATSEL bit of \a ECATCLKCR register.
1941:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1942:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_HIB_SetRtcClockSource() \n\n\n
1943:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1944:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** __STATIC_INLINE XMC_SCU_CLOCK_ECATCLKSRC_t XMC_SCU_CLOCK_GetECATClockSource(void)
1945:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** {
1946:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   return (XMC_SCU_CLOCK_ECATCLKSRC_t)((SCU_CLK->ECATCLKCR & SCU_CLK_ECATCLKCR_ECATSEL_Msk) >> SCU_C
1947:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** }
1948:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
1949:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
1950:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1951:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1952:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @param divider   Ratio of fSYS clock source to the value of fSYS.
1953:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *              \b Range: 1 to 256.
1954:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1955:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return None
1956:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1957:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1958:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Configures the ratio of system clock source to the value of system clock frequency.\n\n
1959:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * The value is configured as \a SYSDIV bits of \a SYSCLKCR register. The divider value is 
1960:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * decremented by 1 before configuring.
1961:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1962:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_GetSystemClockDivider(),  XMC_SCU_CLOCK_SetSystemClockSource() \n\n\n
1963:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1964:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** void XMC_SCU_CLOCK_SetSystemClockDivider(const uint32_t divider);
1965:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
1966:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1967:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return uint32_t   Ratio of fSYS clock source to the value of fSYS.
1968:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *              \b Range: 0 to 255.
1969:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1970:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1971:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Provides the value of ratio between the source of system clock to the the value of system clock 
1972:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * The value is obtained by reading \a SYSDIV bits of \a SYSCLKCR register.
1973:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1974:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_SetSystemClockDivider(),  XMC_SCU_CLOCK_SetSystemClockSource() \n\n\n
1975:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1976:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetSystemClockDivider(void)
1977:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** {
1978:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   return (uint32_t)((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk) >> SCU_CLK_SYSCLKCR_SYSDIV_Po
1979:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** }
1980:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
1981:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1982:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1983:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @param ratio  Ratio of fCCU clock source to the value of fCCU.
1984:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *              \b Range: 1 or 2.\n
1985:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *                  1-> fCCU= fSYS \n
1986:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *                  2-> fCCU= fSYS/2.
1987:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1988:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return None
1989:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1990:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1991:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Configures the divider for CCU clock source. \n\n
1992:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Capture compare unit(CCU) can take either fSYS or fSYS/2 as the source of clock.
1993:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * The configuration is set to \a CCUDIV bit of \a CCUCLKCR register. The CCUDIV bit is 1 bit wide.
1994:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1995:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1996:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_GetCcuClockDivider() \n\n\n
1997:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1998:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** void XMC_SCU_CLOCK_SetCcuClockDivider(const uint32_t ratio);
1999:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
2000:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
2001:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return uint32_t  Ratio of fCCU clock source to the value of fCCU.
2002:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *              \b Range: 0 or 1.\n
2003:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *                  0-> fCCU= fSYS \n
2004:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *                  1-> fCCU= fSYS/2.
2005:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2006:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
2007:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Provides the ratio of CCU clock(fCCU) to system clock(fSYS).\n\n
2008:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * The value is obtained by reading \a CCUDIV bit of \a CCUCLKCR register.
2009:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2010:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2011:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_SetCcuClockDivider() \n\n\n
2012:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
2013:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetCcuClockDivider(void)
2014:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** {
2015:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   return (uint32_t)((SCU_CLK->CCUCLKCR & SCU_CLK_CCUCLKCR_CCUDIV_Msk) >> SCU_CLK_CCUCLKCR_CCUDIV_Po
2016:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** }
2017:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
2018:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
2019:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2020:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @param ratio  Ratio between system clock(fSYS) and CPU clock(fCPU).
2021:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *          \b Range: 1 or 2.\n
2022:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *            1-> fCPU= fSYS. \n
2023:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *            2-> fCPU= fSYS/2.
2024:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2025:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return None
2026:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2027:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
2028:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Configures the CPU clock by setting the divider value for the system clock. \n\n
2029:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * The value is set to the \a CPUDIV bit of \a CPUCLKCR register.
2030:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2031:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_GetCpuClockDivider() \n\n\n
2032:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
2033:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** void XMC_SCU_CLOCK_SetCpuClockDivider(const uint32_t ratio);
2034:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
2035:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
2036:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return uint32_t   Ratio between system clock(fSYS) and CPU clock(fCPU).
2037:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *          \b Range: 0 or 1.\n
2038:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *            0-> fCPU= fSYS. \n
2039:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *            1-> fCPU= fSYS/2.
2040:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2041:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
2042:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Provides the ratio between system clock(fSYS) and CPU clock(fCPU). \n\n
2043:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * The value is obtained by reading \a CPUDIV bit of \a CPUCLKCR register.
2044:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2045:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_SetCpuClockDivider() \n\n\n
2046:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
2047:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetCpuClockDivider(void)
2048:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** {
2049:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   return (uint32_t)((SCU_CLK->CPUCLKCR & SCU_CLK_CPUCLKCR_CPUDIV_Msk) >> SCU_CLK_CPUCLKCR_CPUDIV_Po
2050:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** }
2051:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
2052:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
2053:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2054:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @param ratio  Ratio of peripheral clock source to the value of peripheral clock.\n
2055:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *          \b Range: 1 or 2.\n
2056:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *                1-> fPERIPH= fCPU.\n
2057:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *                2-> fPERIPH= fCPU/2.
2058:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2059:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return None
2060:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2061:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
2062:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Configures the peripheral clock by setting the divider for CPU clock(fCPU).\n\n
2063:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * The peripheral clock can be equal to either fCPU or fCPU/2. The value is configured to \a PBDIV 
2064:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2065:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2066:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_GetPeripheralClockDivider() \n\n\n
2067:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
2068:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** void XMC_SCU_CLOCK_SetPeripheralClockDivider(const uint32_t ratio);
2069:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
2070:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
2071:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return uint32_t  Ratio of peripheral clock source to the value of peripheral clock.\n
2072:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *          \b Range: 0 or 1.\n
2073:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *                0-> fPERIPH= fCPU.\n
2074:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *                1-> fPERIPH= fCPU/2.
2075:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2076:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
2077:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Provides the ratio of CPU clock(fCPU) to peripheral clock(fPERIPH).\n\n
2078:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * The value is obtained by reading \a PBDIV bit of \a PBCLKCR register.
2079:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2080:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_SetPeripheralClockDivider() \n\n\n
2081:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
2082:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetPeripheralClockDivider(void)
2083:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** {
2084:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   return (uint32_t)((SCU_CLK->PBCLKCR & SCU_CLK_PBCLKCR_PBDIV_Msk) >> SCU_CLK_PBCLKCR_PBDIV_Pos);
2085:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** }
2086:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
2087:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
2088:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2089:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @param ratio   Ratio of PLL output clock(fPLL) to USB clock(fUSB).
2090:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *          \b Range: 1 to 8.
2091:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2092:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return None
2093:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2094:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
2095:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Configures the USB clock(fUSB) by setting the USB clock divider. \n\n
2096:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * The value is decremented by 1 before setting it to \a USBDIV bits of \a USBCLKCR register.
2097:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2098:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2099:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_GetUsbClockDivider(), XMC_SCU_CLOCK_SetUsbClockSource() \n\n\n
2100:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
2101:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** void XMC_SCU_CLOCK_SetUsbClockDivider(const uint32_t ratio);
2102:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
2103:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
2104:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2105:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return uint32_t  Ratio of PLL output clock(fPLL) to USB clock(fUSB).
2106:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *          \b Range: 0 to 7.
2107:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2108:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
2109:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Provides the ratio between PLL output frequency(fPLL) and USB clock(fUSB).\n\n
2110:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * The value is obtained by reading \a USBDIV bit of \a USBCLKCR register.
2111:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2112:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_SetUsbClockDivider(), XMC_SCU_CLOCK_GetUsbClockSource() \n\n\n
2113:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
2114:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetUsbClockDivider(void)
2115:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** {
2116:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   return (uint32_t)((SCU_CLK->USBCLKCR & SCU_CLK_USBCLKCR_USBDIV_Msk) >> SCU_CLK_USBCLKCR_USBDIV_Po
2117:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** }
2118:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
2119:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
2120:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
2121:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(EBU)
2122:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
2123:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2124:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @param ratio Ratio of PLL clock(fPLL) to EBU clock(fEBU).\n
2125:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *          \b Range: 1 to 64.
2126:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2127:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return None
2128:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2129:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
2130:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Configures the EBU clock(fEBU) by setting the divider value.\n\n
2131:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * The clock divider is configured to the \a EBUDIV bits of \a EBUCLKCR register.
2132:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2133:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_GetEbuClockDivider() \n\n\n
2134:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
2135:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** void XMC_SCU_CLOCK_SetEbuClockDivider(const uint32_t ratio);
2136:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
2137:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
2138:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2139:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return uint32_t  Ratio of PLL clock(fPLL) to EBU clock(fEBU).\n
2140:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *          \b Range: 0 to 63.
2141:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2142:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
2143:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Provides the ratio between PLL clock(fPLL) and EBU clock(fEBU).\n\n
2144:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * The value is obtained by reading \a EBUDIV bits of \a EBUCLKCR register.
2145:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2146:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_SetEbuClockDivider() \n\n\n
2147:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
2148:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetEbuClockDivider(void)
2149:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** {
2150:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   return (uint32_t)((SCU_CLK->EBUCLKCR & SCU_CLK_EBUCLKCR_EBUDIV_Msk) >> SCU_CLK_EBUCLKCR_EBUDIV_Po
2151:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** }
2152:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
2153:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
2154:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
2155:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2156:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @param ratio  Ratio between the source of WDT clock and the WDT clock.\n
2157:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *          \b Range: 1 to 256.
2158:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2159:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return None
2160:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2161:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
2162:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Configures the WDT clock by setting the clock divider for the WDT clock source.\n\n
2163:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * The value is configured to \a WDTDIV bits of \a WDTCLKCR register. The value of divider
2164:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * is decremented by 1 before configuring. Check the selected clock source for the WDT clock
2165:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * before configuring the divider using the API XMC_SCU_CLOCK_SetWdtClockSource().
2166:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2167:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_SetWdtClockSource(), XMC_SCU_CLOCK_GetWdtClockDivider() \n\n\n
2168:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
2169:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** void XMC_SCU_CLOCK_SetWdtClockDivider(const uint32_t ratio);
2170:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
2171:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
2172:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2173:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return uint32_t  Ratio between the source of WDT clock and the WDT clock.\n
2174:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *          \b Range: 0 to 255.
2175:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2176:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
2177:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Provides the ratio between the WDT parent clock and the WDT clock. \n\n
2178:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * The value is obtained by reading \a WDTDIV bits of \a WDTCLKCR register.
2179:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Ensure that the WDT parent clock is considered before using the value of
2180:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * the divider value.
2181:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2182:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_SetWdtClockSource(), XMC_SCU_CLOCK_SetWdtClockDivider() \n\n\n
2183:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
2184:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetWdtClockDivider(void)
2185:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** {
2186:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   return (uint32_t)((SCU_CLK->WDTCLKCR & SCU_CLK_WDTCLKCR_WDTDIV_Msk) >> SCU_CLK_WDTCLKCR_WDTDIV_Po
2187:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** }
2188:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
2189:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
2190:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2191:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @param ratio   Ratio between the external output parent clock selected and the output clock.\n
2192:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *          \b Range: 1 to 512.
2193:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2194:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return None
2195:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2196:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
2197:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Configures the external output clock by setting the divider value for the parent clock. \n\n
2198:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * The value will be configured to \a ECKDIV bits of \a EXTCLKCR register.
2199:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * The divider value is decremented by 1 before storing it to the bit fields.
2200:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Ensure that the source of external output clock is configured appropriately using the API
2201:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_SetExternalOutputClockSource().
2202:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2203:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_SetExternalOutputClockSource(), XMC_SCU_CLOCK_GetExternalOutputClockDivider() \n\n
2204:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
2205:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** void XMC_SCU_CLOCK_SetExternalOutputClockDivider(const uint32_t ratio);
2206:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
2207:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
2208:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2209:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return uint32_t  Ratio between the external output parent clock selected and the output clock.\
2210:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *          \b Range: 0 to 511.
2211:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2212:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
2213:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Provides the divider value applied on parent clock before the generation of external output cloc
2214:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * The value is obtained by reading \a EXTDIV bit of \a EXTCLKCR register.
2215:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2216:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_GetExternalOutputClockSource(), XMC_SCU_CLOCK_SetExternalOutputClockDivider() \n\n
2217:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
2218:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetExternalOutputClockDivider(void)
2219:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** {
2220:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   return (uint32_t)((SCU_CLK->EXTCLKCR & SCU_CLK_EXTCLKCR_ECKDIV_Msk) >> SCU_CLK_EXTCLKCR_ECKDIV_Po
2221:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** }
2222:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
2223:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(ECAT0)
2224:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
2225:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2226:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @param ratio   Ratio between the source of ECAT clock and the ECAT clock.\n
2227:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *          \b Range: 1 to 4.
2228:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2229:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return None
2230:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2231:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
2232:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Configures the ECAT clock by setting the clock divider for the ECAT clock source.\n\n
2233:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * The value is configured to \a ECADIV bits of \a ECATCLKCR register. The value of divider
2234:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * is decremented by 1 before configuring.
2235:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2236:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_SetECATClockSource(), XMC_SCU_CLOCK_GetECATClockDivider() \n\n\n
2237:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
2238:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** void XMC_SCU_CLOCK_SetECATClockDivider(const uint32_t divider);
2239:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
2240:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
2241:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2242:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return uint32_t  Ratio between the source of ECAT clock and the ECAT clock.\n
2243:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *          \b Range: 0 to 3.
2244:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2245:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
2246:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Provides the ratio between the ECAT parent clock and the ECAT clock. \n\n
2247:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * The value is obtained by reading \a ECADIV bits of \a ECATCLKCR register.
2248:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2249:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_SetECATClockSource(), XMC_SCU_CLOCK_SetECATClockDivider() \n\n\n
2250:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
2251:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetECATClockDivider(void)
2252:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** {
2253:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   return (uint32_t)((SCU_CLK->ECATCLKCR & SCU_CLK_ECATCLKCR_ECADIV_Msk) >> SCU_CLK_ECATCLKCR_ECADIV
2254:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** }
2255:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
2256:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
2257:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
2258:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2259:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return None
2260:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2261:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
2262:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Enables the high precision oscillator by configuring external crystal mode.\n\n
2263:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * The API configures \a MODE bits of \a OSCHPCTRL register to 0, there by configuring the 
2264:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * external clock input.
2265:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * The System Oscillator Watchdog is enabled. The user should check the status 
2266:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * of the oscillator using XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable()
2267:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2268:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_DisableHighPerformanceOscillator() \n\n\n
2269:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
2270:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** void XMC_SCU_CLOCK_EnableHighPerformanceOscillator(void);
2271:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
2272:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
2273:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return None
2274:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2275:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
2276:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Disables the high precision oscillator by disabling the external oscillator.\n\n
2277:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * The API configures \a MODE bits of \a OSCHPCTRL register to 1, there by disabling the 
2278:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * external oscillator. 
2279:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2280:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_EnableHighPerformanceOscillator() \n\n\n
2281:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
2282:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** void XMC_SCU_CLOCK_DisableHighPerformanceOscillator(void);
2283:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
2284:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
2285:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2286:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return Status of high performance oscillator
2287:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2288:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
2289:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Checks if the OSC_HP oscillator is stable and usable
2290:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2291:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_EnableHighPerformanceOscillator() \n\n\n
2292:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
2293:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** bool XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable(void);
2294:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
2295:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
2296:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2297:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return None
2298:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2299:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
2300:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Enables XTAL1 input of OSC_ULP as general purpose input.
2301:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Use XMC_SCU_CLOCK_GetHighPerformanceOscillatorGeneralPurposeInputStatus to monitor the status of
2302:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @Note OSC_ULP should be disabled previously using XMC_SCU_CLOCK_DisableHighPerformanceOscillator
2303:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2304:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_DisableHighPerformanceOscillator() \n\n\n
2305:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
2306:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** void XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput(void);
2307:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
2308:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
2309:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2310:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return None
2311:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2312:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
2313:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Disables XTAL1 input of OSC_ULP as general purpose input.
2314:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2315:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput() \n\n\n
2316:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
2317:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** void XMC_SCU_CLOCK_DisableHighPerformanceOscillatorGeneralPurposeInput(void);
2318:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
2319:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
2320:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2321:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return Status OSC_HP XTAL1 pin
2322:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2323:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
2324:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Monitor the status of OSC_HP XTAL1 pin.
2325:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2326:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput() \n\n\n
2327:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
2328:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** uint32_t XMC_SCU_CLOCK_GetHighPerformanceOscillatorGeneralPurposeInputStatus(void);
2329:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
2330:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
2331:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2332:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return None
2333:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2334:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
2335:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Enables ultra low power oscillator(ULP). \n\n
2336:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * It enables the hibernate domain, configures the ultra low power oscillator
2337:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * uisng the \a MODE bits of the \a OSCULCTRL register. The \a Mode bits will be
2338:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * reset to 0 to enable the low power oscillator. Mirror register update delays 
2339:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * are handled internally.
2340:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * The OSC_ULP Oscillator Watchdog is enabled. The user should check the status 
2341:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * of the oscillator using XMC_SCU_CLOCK_IsLowPowerOscillatorStable()
2342:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2343:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_DisableLowPowerOscillator() 
2344:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_IsLowPowerOscillatorStable() \n\n\n
2345:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
2346:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** void XMC_SCU_CLOCK_EnableLowPowerOscillator(void);
2347:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
2348:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
2349:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2350:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return None
2351:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2352:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
2353:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Disables ultra low power oscillator.\n\n
2354:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * It is disabled by setting the \a MODE bits of \a OSCULCTRL register to value 2.
2355:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * By default on power up, the ultra low power osciallator is disabled.
2356:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2357:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_EnableLowPowerOscillator() \n\n\n
2358:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
2359:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** void XMC_SCU_CLOCK_DisableLowPowerOscillator(void);
2360:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
2361:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
2362:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2363:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return Status of low power oscillator
2364:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2365:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
2366:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Checks if the OSC_ULP oscillator is stable and usable
2367:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2368:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_EnableLowPowerOscillator() \n\n\n
2369:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
2370:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** bool XMC_SCU_CLOCK_IsLowPowerOscillatorStable(void);
2371:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
2372:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
2373:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2374:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return None
2375:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2376:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
2377:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Enables XTAL1 input of OSC_ULP as general purpose input.
2378:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Use XMC_SCU_CLOCK_GetLowPowerOscillatorGeneralPurposeInputStatus to monitor the status of OSC_UL
2379:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @Note OSC_ULP should be disabled previously using XMC_SCU_CLOCK_DisableLowPowerOscillator().
2380:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2381:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_DisableLowPowerOscillator() \n\n\n
2382:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
2383:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** void XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput(void);
2384:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
2385:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
2386:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2387:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return None
2388:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2389:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
2390:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Disables XTAL1 input of OSC_ULP as general purpose input.
2391:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2392:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput() \n\n\n
2393:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
2394:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** void XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput(void);
2395:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
2396:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
2397:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2398:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return Status OSC_ULP XTAL1 pin 
2399:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2400:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
2401:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Monitor the status of OSC_ULP XTAL1 pin.
2402:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2403:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput() \n\n\n
2404:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
2405:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** uint32_t XMC_SCU_CLOCK_GetLowPowerOscillatorGeneralPurposeInputStatus(void);
2406:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
2407:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
2408:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2409:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return uint32_t   System frequency in Hertz.\n
2410:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *            \b Range: clock frequency in Hertz. Range of the value depends on the source clock fr
2411:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *            and the configured values of dividers.
2412:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2413:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
2414:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Provides the value of system PLL output clock frequency(fPLL).\n\n
2415:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * The API uses \a N-DIV,  \a P-DIV,  \a K1-DIV,  \a K2-DIV bits information from \a PLLCON1 regist
2416:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * VCOBYP bit information from \a PLLCON0 register. It calculates frequency of system pll clock usi
2417:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * If normal Mode : fPLL = (fOSC * N)/(P * K2).
2418:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * If prescaler mode: fPLL = fOSC/ K1.
2419:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2420:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_SetSystemClockSource() \n\n\n
2421:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
2422:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** uint32_t XMC_SCU_CLOCK_GetSystemPllClockFrequency(void);
2423:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
2424:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
2425:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2426:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return uint32_t  Source clock used for deriving system clock.\n
2427:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *          \b Range: fOHP frequency if external high precision frequency is used. \n
2428:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *                    fOFI fast internal clock frequency.
2429:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2430:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
2431:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Provides the value of the input clock frequency for deriving the system clock.
2432:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * The API retrieves frequency of system PLL input clock (fPLLin).
2433:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Based on \a PINSEL bits information from \a PLLCON2 register, the parent clock source is obtaine
2434:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * This bit field specifies if fOHP or fOFI is used for deriving system clock.
2435:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * System clock frequency is obtained by dividing the source clock frequency with different divider
2436:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2437:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_GetSystemPllClockFrequency() \n\n\n
2438:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
2439:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** uint32_t XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency(void);
2440:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
2441:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
2442:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2443:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return uint32_t   USB PLL output clock frequency.
2444:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2445:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
2446:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Provides the frequency of USB PLL output clock (fUSBPLL).\n\n
2447:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * It obtains the \a VCOBYP bits information from \a USBPLLCON register and decides if USB PLL mode
2448:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * If USB PLL mode is used, the USB clock frequency is obtained by dividing the source clock by USB
2449:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * The frequency is obtained using following formula:\n
2450:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * If Normal Mode : fUSBPLL = (fOSC * N)/(P * 2).\n
2451:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * If Prescaler mode: fPLL = fOSC.
2452:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2453:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency() \n\n\n
2454:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
2455:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** uint32_t XMC_SCU_CLOCK_GetUsbPllClockFrequency(void);
2456:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** 
2457:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** /**
2458:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2459:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return uint32_t   System clock frequency in Hertz.
2460:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2461:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
2462:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Provides the frequency of system clock (fSYS).\n\n
2463:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * The value obtained by dividing \a CPUDIV bits information of \a CPUCLKCR register with SystemCor
2464:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * Based on these values, fSYS clock frequency is derived using the following formula:\n
2465:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * fSYS = fCPU << CPUDIV.
2466:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2467:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_GetUsbPllClockFrequency() \n\n\n
2468:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****  */
2469:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetSystemClockFrequency(void)
2470:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** {
 152              	 .loc 1 2470 0
 153              	 .cfi_startproc
 154              	 
 155              	 
 156              	 
 157 0000 80B4     	 push {r7}
 158              	.LCFI12:
 159              	 .cfi_def_cfa_offset 4
 160              	 .cfi_offset 7,-4
 161 0002 00AF     	 add r7,sp,#0
 162              	.LCFI13:
 163              	 .cfi_def_cfa_register 7
2471:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h ****   return SystemCoreClock << ((SCU_CLK->CPUCLKCR & SCU_CLK_CPUCLKCR_CPUDIV_Msk) >> SCU_CLK_CPUCLKCR_
 164              	 .loc 1 2471 0
 165 0004 064B     	 ldr r3,.L15
 166 0006 1A68     	 ldr r2,[r3]
 167 0008 064B     	 ldr r3,.L15+4
 168 000a 1B69     	 ldr r3,[r3,#16]
 169 000c 03F00103 	 and r3,r3,#1
 170 0010 02FA03F3 	 lsl r3,r2,r3
2472:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc4_scu.h **** }
 171              	 .loc 1 2472 0
 172 0014 1846     	 mov r0,r3
 173 0016 BD46     	 mov sp,r7
 174              	.LCFI14:
 175              	 .cfi_def_cfa_register 13
 176              	 
 177 0018 5DF8047B 	 ldr r7,[sp],#4
 178              	.LCFI15:
 179              	 .cfi_restore 7
 180              	 .cfi_def_cfa_offset 0
 181 001c 7047     	 bx lr
 182              	.L16:
 183 001e 00BF     	 .align 2
 184              	.L15:
 185 0020 00000000 	 .word SystemCoreClock
 186 0024 00460050 	 .word 1342195200
 187              	 .cfi_endproc
 188              	.LFE143:
 190              	 .section .text.XMC_SCU_CLOCK_GetCpuClockFrequency,"ax",%progbits
 191              	 .align 2
 192              	 .thumb
 193              	 .thumb_func
 195              	XMC_SCU_CLOCK_GetCpuClockFrequency:
 196              	.LFB160:
 197              	 .file 2 "C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc/xmc_scu.h"
   1:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h **** /**
   2:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * @file xmc_scu.h
   3:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * @date 2016-03-09
   4:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  *
   5:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * @cond
   6:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  **************************************************************************************************
   7:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * XMClib v2.1.8 - XMC Peripheral Driver Library 
   8:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  *
   9:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * Copyright (c) 2015-2016, Infineon Technologies AG
  10:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * All rights reserved.                        
  11:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  *                                             
  12:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  13:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * following conditions are met:   
  14:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  *                                                                              
  15:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * Redistributions of source code must retain the above copyright notice, this list of conditions a
  16:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * disclaimer.                        
  17:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * 
  18:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * Redistributions in binary form must reproduce the above copyright notice, this list of condition
  19:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * disclaimer in the documentation and/or other materials provided with the distribution.          
  20:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * 
  21:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * Neither the name of the copyright holders nor the names of its contributors may be used to endor
  22:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * products derived from this software without specific prior written permission.                  
  23:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  *                                                                              
  24:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  25:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  26:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  27:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  28:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  29:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  30:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                            
  31:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  *                                                                              
  32:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  33:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * Infineon Technologies AG dave@infineon.com).                                                    
  34:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  **************************************************************************************************
  35:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  *
  36:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * Change History
  37:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * --------------
  38:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  *
  39:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * 2015-02-20:
  40:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  *     - Initial <br>
  41:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  *
  42:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * 2015-05-20:
  43:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  *     - Documentation improved <br>
  44:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  *     - XMC_ASSERT() hanging issues have fixed for XMC4 devices. <br>
  45:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  *
  46:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * 2015-06-20:
  47:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  *     - Removed version macros and declaration of GetDriverVersion API
  48:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  *     - Removed STATIC_INLINE property for the below APIs and declared as void
  49:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  *       XMC_SCU_INTERRUPT_EnableEvent, XMC_SCU_INTERRUPT_DisableEvent,
  50:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  *       XMC_SCU_INTERRUPT_TriggerEvent, XMC_SCU_INTERUPT_GetEventStatus,
  51:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  *       XMC_SCU_INTERUPT_ClearEventStatus
  52:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  *
  53:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * 2015-11-30:
  54:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  *     - Documentation improved <br>
  55:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  *      
  56:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * 2016-03-09:
  57:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  *     - Optimization of write only registers
  58:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  *      
  59:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * @endcond 
  60:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  *
  61:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  */
  62:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h **** #ifndef XMC_SCU_H
  63:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h **** #define XMC_SCU_H
  64:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  
  65:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h **** /**************************************************************************************************
  66:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * HEADER FILES
  67:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  **************************************************************************************************
  68:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h **** #include <xmc_common.h>
  69:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h **** 
  70:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h **** /**
  71:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * @addtogroup XMClib XMC Peripheral Library
  72:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * @{
  73:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  */
  74:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  
  75:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h **** /**
  76:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * @addtogroup SCU
  77:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * @brief System Control Unit(SCU) driver for XMC microcontroller family.
  78:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  *
  79:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * System control unit is the SoC power, reset and a clock manager with additional responsibility o
  80:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * providing system stability protection and other auxiliary functions.<br>
  81:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * SCU provides the following features,
  82:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Power control
  83:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  \if XMC4 
  84:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Hibernate control 
  85:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  \endif
  86:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Reset control
  87:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Clock control
  88:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Miscellaneous control(boot mode, system interrupts etc.)<br><br>
  89:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  *
  90:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * The SCU driver is divided in to clock control logic, reset control logic, system interrupt contr
  91:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  \if XMC4
  92:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * , hibernate control logic, trap control logic, parity control logic 
  93:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  \endif
  94:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * and miscellaneous control logic.<br>
  95:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  *
  96:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * Clock driver features:
  97:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Allows clock configuration using the structure XMC_SCU_CLOCK_CONFIG_t and API XMC_SCU_CLOCK_I
  98:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  \if XMC4
  99:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Provides structure XMC_SCU_CLOCK_SYSPLL_CONFIG_t for configuring the system PLL
 100:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Allows selection of clock source for system PLL, XMC_SCU_CLOCK_GetSystemPllClockSource()
 101:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Provides APIs for configuring different module clock frequencies XMC_SCU_CLOCK_SetWdtClockDiv
 102:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Allows selection of clock source for external output, XMC_SCU_CLOCK_SetExternalOutputClockSou
 103:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Provides APIs for enabling external high power oscillator and ultra low power oscillator, XMC
 104:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Provides APIs for getting various clock frequencies XMC_SCU_CLOCK_GetPeripheralClockFrequency
 105:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  XMC_SCU_CLOCK_GetCpuClockFrequency(), XMC_SCU_CLOCK_GetSystemClockFrequency()<br>
 106:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  \endif
 107:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  \if XMC1
 108:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Allows selection of peripheral clock frequency, XMC_SCU_CLOCK_SetFastPeripheralClockSource()
 109:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Provides API to get the peripheral clock frequency, XMC_SCU_CLOCK_GetFastPeripheralClockFrequ
 110:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  \endif
 111:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  *
 112:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * Reset driver features:
 113:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  \if XMC4
 114:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Allows to handle peripheral reset XMC_SCU_RESET_AssertPeripheralReset(), XMC_SCU_RESET_Deasse
 115:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Allows configuration of NMI generation for selected events, XMC_SCU_INTERRUPT_EnableNmiReques
 116:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  \endif
 117:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  \if XMC1
 118:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Allows to trigger device reset XMC_SCU_RESET_AssertMasterReset()
 119:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Allows to configure multiple sources for reset, XMC_SCU_RESET_EnableResetRequest()
 120:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  \endif <br>
 121:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  *
 122:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * Interrupt driver features:
 123:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Provides APIs for enabling/ disabling interrupt event generation XMC_SCU_INTERRUPT_EnableEven
 124:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  XMC_SCU_INTERRUPT_DisableEvent()
 125:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Provides API for registering callback function for events XMC_SCU_INTERRUPT_SetEventHandler()
 126:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  *
 127:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  \if XMC4
 128:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * Hibernate driver features:
 129:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Allows configuration of hibernate domain XMC_SCU_HIB_EnableHibernateDomain(), XMC_SCU_HIB_Dis
 130:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Allows selection of standby clock source, XMC_SCU_HIB_SetStandbyClockSource()
 131:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Allows selection of RTC clock source, XMC_SCU_HIB_SetRtcClockSource()
 132:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Provides API for enabling slow internal clock used for backup clock, XMC_SCU_HIB_EnableIntern
 133:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  *
 134:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * Trap driver features:
 135:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Allows handling of trap XMC_SCU_TRAP_Enable(), XMC_SCU_TRAP_GetStatus(), XMC_SCU_TRAP_Trigger
 136:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  *
 137:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * Parity driver features:
 138:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Parity error generated by on-chip RAM can be monitored, XMC_SCU_PARITY_Enable(), XMC_SCU_PARI
 139:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Allows configuration of trap generation on detection of parity error, XMC_SCU_PARITY_EnableTr
 140:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  *
 141:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * Power driver features:
 142:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Allows to power the USB module XMC_SCU_POWER_EnableUsb(), XMC_SCU_POWER_DisableUsb()
 143:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  \endif
 144:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  *
 145:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * Miscellaneous features:
 146:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Allows to trigger multiple capture compare unit(CCU) channels to be started together XMC_SCU_
 147:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  \if XMC4
 148:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Enables configuration of out of range comparator (ORC) XMC_SCU_EnableOutOfRangeComparator()
 149:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Enables configuration of die temperature sensor XMC_SCU_EnableTemperatureSensor(), XMC_SCU_Ca
 150:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Enables configuration of device boot mode XMC_SCU_SetBootMode()<br>
 151:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  \endif
 152:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  \if XMC1
 153:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Enables configuration of die temperature sensor XMC_SCU_StartTempMeasurement(), XMC_SCU_SetRa
 154:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Allows configuring supply monitor unit using the structure XMC_SCU_SUPPLYMONITOR_t and API XM
 155:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Allows handling of protected bits XMC_SCU_LockProtectedBits(), XMC_SCU_UnlockProtectedBits()<
 156:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  \endif
 157:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * @{
 158:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  */
 159:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  
 160:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h **** /**************************************************************************************************
 161:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * MACROS
 162:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  **************************************************************************************************
 163:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h **** 
 164:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h **** /**************************************************************************************************
 165:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * ENUMS
 166:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  **************************************************************************************************
 167:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h **** /**
 168:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  *  Defines the status of SCU API execution, used to verify the SCU related API calls.
 169:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  */
 170:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h **** typedef enum XMC_SCU_STATUS 
 171:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h **** {
 172:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****   XMC_SCU_STATUS_OK   = 0UL, /**< SCU related operation successfully completed.*/
 173:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****   XMC_SCU_STATUS_ERROR,      /**< SCU related operation failed. When API cannot fulfill request, th
 174:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****   XMC_SCU_STATUS_BUSY,       /**< Cannot execute the SCU related operation request because
 175:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****                                   another operation is in progress. \a XMC_SCU_STATUS_BUSY is retur
 176:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****                                   processing another request. */
 177:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h **** } XMC_SCU_STATUS_t;
 178:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h **** 
 179:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h **** 
 180:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h **** /**************************************************************************************************
 181:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * DATA TYPES
 182:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  **************************************************************************************************
 183:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h **** 
 184:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h **** /**
 185:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * Function pointer type used for registering callback functions on SCU event occurrence.
 186:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  */
 187:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h **** typedef void (*XMC_SCU_INTERRUPT_EVENT_HANDLER_t)(void);
 188:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h **** 
 189:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h **** /**************************************************************************************************
 190:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * DEVICE EXTENSIONS
 191:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  **************************************************************************************************
 192:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h **** 
 193:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h **** #if (UC_FAMILY == XMC1)
 194:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h **** #include <xmc1_scu.h>
 195:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h **** #elif (UC_FAMILY == XMC4)
 196:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h **** #include <xmc4_scu.h>
 197:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h **** #else
 198:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h **** #error "Unspecified chipset"
 199:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h **** #endif
 200:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h **** 
 201:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h **** /**************************************************************************************************
 202:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * API Prototypes
 203:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  **************************************************************************************************
 204:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h **** 
 205:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h **** #ifdef __cplusplus
 206:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h **** extern "C" {
 207:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h **** #endif
 208:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h **** 
 209:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h **** 
 210:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h **** /**
 211:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  *
 212:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * @param trigger    CCU slices to be triggered synchronously via software. The value is a bitmask 
 213:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  *                    in the register CCUCON. <br>
 214:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  *                    \b Range: Use type @ref XMC_SCU_CCU_TRIGGER_t for bitmask of individual CCU s
 215:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  *                    combined using \a OR operation.
 216:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  *
 217:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * @return None
 218:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  *
 219:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * \par<b>Description</b><br>
 220:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * Generates active edge(low to high) trigger for multiple CCU units at the same time.\n\n
 221:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * Before executing this API, all the required CCU timers should configure external start.
 222:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * The edge of the start signal should be selected as active edge.
 223:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * The input signal for the CCU slice should be selected as SCU input.
 224:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * The above mentioned configurations can be made using the CCU LLD API XMC_CCU4_SLICE_StartConfig(
 225:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * CCU timer slice should be started using XMC_CCU4_SLICE_StartTimer() before triggering 
 226:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * the timer using this API.<BR>
 227:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 228:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * XMC_CCU4_SLICE_StartConfig(), XMC_CCU4_SLICE_SetInput(), XMC_SCU_SetCcuTriggerLow()\n\n\n
 229:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  */
 230:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h **** __STATIC_INLINE void XMC_SCU_SetCcuTriggerHigh(const uint32_t trigger)
 231:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h **** {
 232:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****   SCU_GENERAL->CCUCON |= (uint32_t)trigger;
 233:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h **** }
 234:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h **** 
 235:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h **** /**
 236:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  *
 237:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * @param trigger  CCU slices to be triggered synchronously via software. The value is a bitmask of
 238:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  *                    in the register CCUCON. <br>
 239:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  *                    \b Range: Use type @ref XMC_SCU_CCU_TRIGGER_t for bitmask of individual CCU s
 240:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  *                    combined using \a OR operation.
 241:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  *
 242:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * @return None
 243:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  *
 244:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * \par<b>Description</b><br>
 245:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * Generates passive edge(high to low) trigger for multiple CCU units at the same time.\n\n
 246:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * Before executing this API, all the required CCU timers should configure external start.
 247:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * The edge of the start signal should be selected as passive edge.
 248:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * The input signal for the CCU slice should be selected as SCU input.
 249:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * The above mentioned configurations can be made using the CCU LLD API XMC_CCU4_SLICE_StartConfig(
 250:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * CCU timer slice should be started using XMC_CCU4_SLICE_StartTimer() before triggering 
 251:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * the timer using this API.<BR>
 252:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 253:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * XMC_CCU4_SLICE_StartConfig(), XMC_CCU4_SLICE_SetInput(), XMC_SCU_SetCcuTriggerHigh()\n\n\n
 254:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  */
 255:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h **** __STATIC_INLINE void XMC_SCU_SetCcuTriggerLow(const uint32_t trigger)
 256:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h **** {
 257:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****   SCU_GENERAL->CCUCON &= (uint32_t)~trigger;
 258:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h **** }
 259:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h **** 
 260:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h **** /**
 261:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  *
 262:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * @param config Pointer to structure holding the clock prescaler values and divider values for 
 263:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  *                configuring clock generators and clock tree.\n
 264:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  *                \b Range: Configure the members of structure @ref XMC_SCU_CLOCK_CONFIG_t for vari
 265:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  *                parameters of clock setup.
 266:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  *
 267:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * @return None
 268:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  *
 269:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * \par<b>Description</b><br>
 270:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * Initializes clock generators and clock tree.\n\n
 271:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * \if XMC1
 272:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * Peripheral clock and system clock are configured based on the input configuration \a config.
 273:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * The system clock frequency is tuned by configuring the FDIV and IDIV values of CLKCR register.
 274:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * The values of FDIV and IDIV can be provided as part of input configuration.
 275:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * The PCLK divider determines the ratio of peripheral clock to the system clock. 
 276:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * The source of RTC clock is set based on the input configuration. 
 277:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * \a SystemCoreClock variable will be updated with the value of
 278:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * system clock frequency. Access to protected bit fields are handled internally.
 279:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * \endif
 280:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * \if XMC4
 281:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * Enables the high precision oscillator(fOHP) input and configures the system and peripheral clock
 282:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * Based on the system clock source selected in \a config, either fPLL or fOFI will be chosen as sy
 283:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * Based on PLL mode(normal or prescaler mode) used, PLL ramps up in steps to achieve target freque
 284:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * The clock dividers for CPU, CCU and peripheral clocks will be set based on the input configurati
 285:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * The \a SystemCoreClock variable is set with the value of system clock frequency.
 286:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * \endif
 287:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 288:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * XMC_SCU_CLOCK_GetPeripheralClockFrequency(), XMC_SCU_CLOCK_GetCpuClockFrequency() \n\n\n
 289:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  */
 290:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h **** void XMC_SCU_CLOCK_Init(const XMC_SCU_CLOCK_CONFIG_t *const config);
 291:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h **** 
 292:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h **** /**
 293:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  *
 294:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * @param event  Bit mask of the event to enable. \b Range: Use type @ref XMC_SCU_INTERRUPT_EVENT_t
 295:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  *                for providing the input value. Multiple events can be combined using the \a OR op
 296:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  *
 297:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * @return None
 298:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  *
 299:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * \par<b>Description</b><br>
 300:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * Enables the generation of interrupt for the input events.\n\n
 301:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * The events are enabled by setting the respective bit fields in the SRMSK register. \n
 302:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * Note: User should separately enable the NVIC node responsible for handling the SCU interrupt.
 303:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * The interrupt will be generated when the respective event occurs.
 304:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 305:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * NVIC_EnableIRQ(), XMC_SCU_INTERRUPT_DisableEvent()\n\n\n
 306:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  */
 307:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h **** void XMC_SCU_INTERRUPT_EnableEvent(const XMC_SCU_INTERRUPT_EVENT_t event);
 308:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h **** 
 309:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h **** 
 310:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h **** /**
 311:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  *
 312:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * @param event  Bit mask of the event to disable. \b Range: Use type @ref XMC_SCU_INTERRUPT_EVENT_
 313:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  *                for providing the input value. Multiple events can be combined using the \a OR op
 314:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  *
 315:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * @return None
 316:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  *
 317:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * \par<b>Description</b><br>
 318:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * Disables generation of interrupt on occurrence of the input event.\n\n
 319:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * The events are disabled by resetting the respective bit fields in the SRMSK register. \n
 320:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 321:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * NVIC_DisableIRQ(), XMC_SCU_INTERRUPT_EnableEvent()\n\n\n
 322:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  */
 323:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h **** void XMC_SCU_INTERRUPT_DisableEvent(const XMC_SCU_INTERRUPT_EVENT_t event);
 324:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h **** 
 325:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h **** /**
 326:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  *
 327:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * @param event Bit mask of the event to be triggered. \b Range: Use type @ref XMC_SCU_INTERRUPT_EV
 328:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  *                for providing the input value. Multiple events can be combined using the \a OR op
 329:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  *
 330:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * @return None
 331:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  *
 332:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * \par<b>Description</b><br>
 333:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * Triggers the event as if the hardware raised it.\n\n
 334:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * Event will be triggered by setting the respective bitfield in the SRSET register.\n
 335:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * Note: User should enable the NVIC node that handles the respective event for interrupt generatio
 336:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 337:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * NVIC_EnableIRQ(), XMC_SCU_INTERUPT_GetEventStatus(), XMC_SCU_INTERRUPT_ClearEventStatus() \n\n\n
 338:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  */
 339:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h **** void XMC_SCU_INTERRUPT_TriggerEvent(const XMC_SCU_INTERRUPT_EVENT_t  event);
 340:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h **** 
 341:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h **** /**
 342:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * @return uint32_t  Status of the SCU events.
 343:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  *
 344:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * \par<b>Description</b><br>
 345:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * Provides the status of all SCU events.\n\n
 346:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * The status is read from the SRRAW register. To check the status of a particular 
 347:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * event, the returned value should be masked with the bit mask of the event. The bitmask
 348:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * of events can be obtained using the type @ref XMC_SCU_INTERRUPT_EVENT_t. Multiple events'
 349:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * status can be checked by combining the bit masks using \a OR operation. 
 350:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * After detecting the event, the event status should be cleared using software to detect the event
 351:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 352:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * XMC_SCU_INTERRUPT_ClearEventStatus(), XMC_SCU_INTERRUPT_TriggerEvent(), XMC_SCU_INTERRUPT_SetEve
 353:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  */
 354:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h **** XMC_SCU_INTERRUPT_EVENT_t XMC_SCU_INTERUPT_GetEventStatus(void);
 355:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h **** 
 356:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h **** /**
 357:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  *
 358:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * @param event  Bit mask of the events to clear. \b Range: Use type @ref XMC_SCU_INTERRUPT_EVENT_t
 359:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  *                for providing the input value. Multiple events can be combined using the \a OR op
 360:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  *
 361:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * @return None
 362:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  *
 363:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * \par<b>Description</b><br>
 364:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * Clears the event status bit in SRRAW register.\n\n
 365:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * The events are cleared by writing value 1 to their bit positions in the SRCLR register.
 366:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * The API can be used when polling method is used. After detecting the event, the event status
 367:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * should be cleared using software to detect the event again.
 368:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  *
 369:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 370:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * XMC_SCU_INTERUPT_GetEventStatus(), XMC_SCU_INTERRUPT_TriggerEvent() \n\n\n
 371:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  */
 372:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h **** void XMC_SCU_INTERRUPT_ClearEventStatus(const XMC_SCU_INTERRUPT_EVENT_t event);
 373:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h **** 
 374:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h **** /**
 375:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  *
 376:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * @return uint32_t  Status representing the reason for device reset.
 377:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  *
 378:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * \par<b>Description</b><br>
 379:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * Provides the value representing the reason for device reset.\n\n
 380:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * The return value is an encoded word, which can indicate multiple reasons for the last reset. Eac
 381:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * returned word is representative of a last reset cause. The returned value should be appropriatel
 382:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * the cause of reset. 
 383:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * The cause of the last reset gets automatically stored in 
 384:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * the \a SCU_RSTSTAT register. The reset status shall be reset after each
 385:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * startup in order to ensure consistent source indication after the next reset.
 386:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * \b Range: The type @ref XMC_SCU_RESET_REASON_t can be used to get the bit masks of the reset cau
 387:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  *
 388:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 389:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * XMC_SCU_RESET_ClearDeviceResetReason() \n\n\n
 390:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  */
 391:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_RESET_GetDeviceResetReason(void)
 392:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h **** {
 393:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****   return ((SCU_RESET->RSTSTAT) & SCU_RESET_RSTSTAT_RSTSTAT_Msk);
 394:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h **** }
 395:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h **** /**
 396:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * @return None 
 397:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  *
 398:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * \par<b>Description</b><br>
 399:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * Clears the reset reason bits in the reset status register. \n\n
 400:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * Clearing of the reset status information in the \a SCU_RSTSTAT register via register bit \a RSTC
 401:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * recommended to ensure a clear indication of the cause of next reset.
 402:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  *
 403:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 404:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * XMC_SCU_RESET_GetDeviceResetReason() \n\n\n
 405:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  */
 406:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h **** __STATIC_INLINE void XMC_SCU_RESET_ClearDeviceResetReason(void)
 407:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h **** {
 408:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****   /* Clear RSTSTAT.RSTSTAT bitfield */
 409:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****   SCU_RESET->RSTCLR = (uint32_t)SCU_RESET_RSTCLR_RSCLR_Msk;
 410:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h **** }
 411:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  
 412:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h **** /**
 413:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * @return uint32_t  Value of CPU clock frequency.
 414:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  *
 415:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * \par<b>Description</b><br>
 416:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * Provides the vlaue of CPU clock frequency.\n\n
 417:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * The value is stored in a global variable \a \b SystemCoreClock.
 418:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * It is updated when the clock configuration is done using the SCU LLD APIs.
 419:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * The value represents the frequency of clock used for CPU operation.
 420:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * \b Range: Value is of type uint32_t, and gives the value of frequency in Hertz.
 421:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  *
 422:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 423:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  * XMC_SCU_CLOCK_GetPeripheralClockFrequency(), XMC_SCU_CLOCK_GatePeripheralClock() \n\n\n
 424:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****  */
 425:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetCpuClockFrequency(void)
 426:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h **** {
 198              	 .loc 2 426 0
 199              	 .cfi_startproc
 200              	 
 201              	 
 202              	 
 203 0000 80B4     	 push {r7}
 204              	.LCFI16:
 205              	 .cfi_def_cfa_offset 4
 206              	 .cfi_offset 7,-4
 207 0002 00AF     	 add r7,sp,#0
 208              	.LCFI17:
 209              	 .cfi_def_cfa_register 7
 427:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h ****   return SystemCoreClock;
 210              	 .loc 2 427 0
 211 0004 034B     	 ldr r3,.L19
 212 0006 1B68     	 ldr r3,[r3]
 428:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/XMCLib/inc\xmc_scu.h **** }
 213              	 .loc 2 428 0
 214 0008 1846     	 mov r0,r3
 215 000a BD46     	 mov sp,r7
 216              	.LCFI18:
 217              	 .cfi_def_cfa_register 13
 218              	 
 219 000c 5DF8047B 	 ldr r7,[sp],#4
 220              	.LCFI19:
 221              	 .cfi_restore 7
 222              	 .cfi_def_cfa_offset 0
 223 0010 7047     	 bx lr
 224              	.L20:
 225 0012 00BF     	 .align 2
 226              	.L19:
 227 0014 00000000 	 .word SystemCoreClock
 228              	 .cfi_endproc
 229              	.LFE160:
 231              	 .comm event_handler_list,128,4
 232              	 .section .text.XMC_SCU_lDelay,"ax",%progbits
 233              	 .align 2
 234              	 .thumb
 235              	 .thumb_func
 237              	XMC_SCU_lDelay:
 238              	.LFB162:
 239              	 .file 3 "../Libraries/XMCLib/src/xmc4_scu.c"
   1:../Libraries/XMCLib/src/xmc4_scu.c **** /**
   2:../Libraries/XMCLib/src/xmc4_scu.c ****  * @file xmc4_scu.c
   3:../Libraries/XMCLib/src/xmc4_scu.c ****  * @date 2016-06-15
   4:../Libraries/XMCLib/src/xmc4_scu.c ****  *
   5:../Libraries/XMCLib/src/xmc4_scu.c ****  * @cond
   6:../Libraries/XMCLib/src/xmc4_scu.c ****  **************************************************************************************************
   7:../Libraries/XMCLib/src/xmc4_scu.c ****  * XMClib v2.1.8 - XMC Peripheral Driver Library 
   8:../Libraries/XMCLib/src/xmc4_scu.c ****  *
   9:../Libraries/XMCLib/src/xmc4_scu.c ****  * Copyright (c) 2015-2016, Infineon Technologies AG
  10:../Libraries/XMCLib/src/xmc4_scu.c ****  * All rights reserved.                        
  11:../Libraries/XMCLib/src/xmc4_scu.c ****  *                                             
  12:../Libraries/XMCLib/src/xmc4_scu.c ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  13:../Libraries/XMCLib/src/xmc4_scu.c ****  * following conditions are met:   
  14:../Libraries/XMCLib/src/xmc4_scu.c ****  *                                                                              
  15:../Libraries/XMCLib/src/xmc4_scu.c ****  * Redistributions of source code must retain the above copyright notice, this list of conditions a
  16:../Libraries/XMCLib/src/xmc4_scu.c ****  * disclaimer.                        
  17:../Libraries/XMCLib/src/xmc4_scu.c ****  * 
  18:../Libraries/XMCLib/src/xmc4_scu.c ****  * Redistributions in binary form must reproduce the above copyright notice, this list of condition
  19:../Libraries/XMCLib/src/xmc4_scu.c ****  * disclaimer in the documentation and/or other materials provided with the distribution.          
  20:../Libraries/XMCLib/src/xmc4_scu.c ****  * 
  21:../Libraries/XMCLib/src/xmc4_scu.c ****  * Neither the name of the copyright holders nor the names of its contributors may be used to endor
  22:../Libraries/XMCLib/src/xmc4_scu.c ****  * products derived from this software without specific prior written permission.                  
  23:../Libraries/XMCLib/src/xmc4_scu.c ****  *                                                                              
  24:../Libraries/XMCLib/src/xmc4_scu.c ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  25:../Libraries/XMCLib/src/xmc4_scu.c ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  26:../Libraries/XMCLib/src/xmc4_scu.c ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  27:../Libraries/XMCLib/src/xmc4_scu.c ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  28:../Libraries/XMCLib/src/xmc4_scu.c ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  29:../Libraries/XMCLib/src/xmc4_scu.c ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  30:../Libraries/XMCLib/src/xmc4_scu.c ****  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                            
  31:../Libraries/XMCLib/src/xmc4_scu.c ****  *                                                                              
  32:../Libraries/XMCLib/src/xmc4_scu.c ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  33:../Libraries/XMCLib/src/xmc4_scu.c ****  * Infineon Technologies AG dave@infineon.com).                                                    
  34:../Libraries/XMCLib/src/xmc4_scu.c ****  **************************************************************************************************
  35:../Libraries/XMCLib/src/xmc4_scu.c ****  *
  36:../Libraries/XMCLib/src/xmc4_scu.c ****  * Change History
  37:../Libraries/XMCLib/src/xmc4_scu.c ****  * --------------
  38:../Libraries/XMCLib/src/xmc4_scu.c ****  *
  39:../Libraries/XMCLib/src/xmc4_scu.c ****  * 2015-02-20:
  40:../Libraries/XMCLib/src/xmc4_scu.c ****  *     - Initial <br>
  41:../Libraries/XMCLib/src/xmc4_scu.c ****  *      
  42:../Libraries/XMCLib/src/xmc4_scu.c ****  * 2015-05-20:
  43:../Libraries/XMCLib/src/xmc4_scu.c ****  *     - XMC_ASSERT() hanging issues have fixed.  <br>
  44:../Libraries/XMCLib/src/xmc4_scu.c ****  *     - Line indentation aligned with 120 characters. <br>
  45:../Libraries/XMCLib/src/xmc4_scu.c ****  *     
  46:../Libraries/XMCLib/src/xmc4_scu.c ****  * 2015-06-20:
  47:../Libraries/XMCLib/src/xmc4_scu.c ****  *     - XMC_SCU_INTERRUPT_EnableEvent,XMC_SCU_INTERRUPT_DisableEvent,
  48:../Libraries/XMCLib/src/xmc4_scu.c ****  *     - XMC_SCU_INTERRUPT_TriggerEvent,XMC_SCU_INTERUPT_GetEventStatus,
  49:../Libraries/XMCLib/src/xmc4_scu.c ****  *     - XMC_SCU_INTERRUPT_ClearEventStatus are added
  50:../Libraries/XMCLib/src/xmc4_scu.c ****  *     - Added Weak implementation for OSCHP_GetFrequency()
  51:../Libraries/XMCLib/src/xmc4_scu.c ****  *
  52:../Libraries/XMCLib/src/xmc4_scu.c ****  * 2015-11-30:
  53:../Libraries/XMCLib/src/xmc4_scu.c ****  *     - Documentation improved <br>
  54:../Libraries/XMCLib/src/xmc4_scu.c ****  *     - Following API functionalities are improved
  55:../Libraries/XMCLib/src/xmc4_scu.c ****  *       XMC_SCU_CLOCK_GatePeripheralClock, XMC_SCU_CLOCK_UngatePeripheralClock, XMC_SCU_CLOCK_IsPe
  56:../Libraries/XMCLib/src/xmc4_scu.c ****  *       XMC_SCU_RESET_AssertPeripheralReset, XMC_SCU_RESET_DeassertPeripheralReset, XMC_SCU_RESET_
  57:../Libraries/XMCLib/src/xmc4_scu.c ****  *
  58:../Libraries/XMCLib/src/xmc4_scu.c ****  * 2015-12-08:
  59:../Libraries/XMCLib/src/xmc4_scu.c ****  *     - XMC_SCU_GetTemperature renamed to XMC_SCU_GetTemperatureMeasurement
  60:../Libraries/XMCLib/src/xmc4_scu.c ****  *
  61:../Libraries/XMCLib/src/xmc4_scu.c ****  * 2016-03-09:
  62:../Libraries/XMCLib/src/xmc4_scu.c ****  *     - Optimize write only registers
  63:../Libraries/XMCLib/src/xmc4_scu.c ****  *     - Added XMC_SCU_HIB_SetPinMode
  64:../Libraries/XMCLib/src/xmc4_scu.c ****  *     - Added XMC_SCU_HIB_GetHibernateControlStatus,
  65:../Libraries/XMCLib/src/xmc4_scu.c ****  *             XMC_SCU_HIB_GetEventStatus, XMC_SCU_HIB_ClearEventStatus, XMC_SCU_HIB_TriggerEvent, 
  66:../Libraries/XMCLib/src/xmc4_scu.c ****  *             XMC_SCU_HIB_EnableEvent, XMC_SCU_HIB_DisableEvent
  67:../Libraries/XMCLib/src/xmc4_scu.c ****  *     - Added XMC_SCU_HIB_SetWakeupTriggerInput, XMC_SCU_HIB_SetPinMode, XMC_SCU_HIB_SetOutputPinL
  68:../Libraries/XMCLib/src/xmc4_scu.c ****  *             XMC_SCU_HIB_SetInput0, XMC_SCU_HIB_EnterHibernateState
  69:../Libraries/XMCLib/src/xmc4_scu.c ****  *
  70:../Libraries/XMCLib/src/xmc4_scu.c ****  * 2016-04-06:
  71:../Libraries/XMCLib/src/xmc4_scu.c ****  *     - Fixed XMC_SCU_ReadFromRetentionMemory functionality
  72:../Libraries/XMCLib/src/xmc4_scu.c ****  *
  73:../Libraries/XMCLib/src/xmc4_scu.c ****  * 2016-05-19:
  74:../Libraries/XMCLib/src/xmc4_scu.c ****  *     - Changed XMC_SCU_CLOCK_StartSystemPll to avoid using floating point calculation which might
  75:../Libraries/XMCLib/src/xmc4_scu.c ****  *     - Added XMC_SCU_CLOCK_IsLowPowerOscillatorStable() and XMC_SCU_CLOCK_IsHighPerformanceOscill
  76:../Libraries/XMCLib/src/xmc4_scu.c ****  *     - Added XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput(), 
  77:../Libraries/XMCLib/src/xmc4_scu.c ****  *             XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput(),
  78:../Libraries/XMCLib/src/xmc4_scu.c ****  *             XMC_SCU_CLOCK_GetLowPowerOscillatorGeneralPurposeInputStatus()
  79:../Libraries/XMCLib/src/xmc4_scu.c ****  *     - Added XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput(), 
  80:../Libraries/XMCLib/src/xmc4_scu.c ****  *             XMC_SCU_CLOCK_DisableHighPerformanceOscillatorGeneralPurposeInput(),
  81:../Libraries/XMCLib/src/xmc4_scu.c ****  *             XMC_SCU_CLOCK_GetHighPerformanceOscillatorGeneralPurposeInputStatus()
  82:../Libraries/XMCLib/src/xmc4_scu.c ****  *
  83:../Libraries/XMCLib/src/xmc4_scu.c ****  * 2016-06-15:
  84:../Libraries/XMCLib/src/xmc4_scu.c ****  *     - Added XMC_SCU_HIB_EnterHibernateStateEx() which allows to select between external or inter
  85:../Libraries/XMCLib/src/xmc4_scu.c ****  *     - Extended wakeup hibernate events using LPAC wakeup on events. Only available in XMC44, XMC
  86:../Libraries/XMCLib/src/xmc4_scu.c ****  *     - Added LPAC APIs. Only available in XMC44, XMC42 and XMC41 series.
  87:../Libraries/XMCLib/src/xmc4_scu.c ****  *
  88:../Libraries/XMCLib/src/xmc4_scu.c ****  * @endcond 
  89:../Libraries/XMCLib/src/xmc4_scu.c ****  *
  90:../Libraries/XMCLib/src/xmc4_scu.c ****  */
  91:../Libraries/XMCLib/src/xmc4_scu.c **** 
  92:../Libraries/XMCLib/src/xmc4_scu.c **** /**
  93:../Libraries/XMCLib/src/xmc4_scu.c ****  *
  94:../Libraries/XMCLib/src/xmc4_scu.c ****  * @brief SCU low level driver API prototype definition for XMC4 family of microcontrollers. 
  95:../Libraries/XMCLib/src/xmc4_scu.c ****  *
  96:../Libraries/XMCLib/src/xmc4_scu.c ****  * <b>Detailed description of file:</b> <br>
  97:../Libraries/XMCLib/src/xmc4_scu.c ****  * APIs provided in this file cover the following functional blocks of SCU: <br>
  98:../Libraries/XMCLib/src/xmc4_scu.c ****  * -- GCU (APIs prefixed with XMC_SCU_GEN_) <br>
  99:../Libraries/XMCLib/src/xmc4_scu.c ****  * ------ Temperature Monitoring, Bootmode selection, CCU Start, Comparator configuration etc  <br>
 100:../Libraries/XMCLib/src/xmc4_scu.c ****  * -- CCU (APIs prefixed with XMC_SCU_CLOCK_) <br>
 101:../Libraries/XMCLib/src/xmc4_scu.c ****  * ------ Clock sources init, Clock tree init, Clock gating, Sleep Management etc <br>
 102:../Libraries/XMCLib/src/xmc4_scu.c ****  * -- RCU (APIs prefixed with XMC_SCU_RESET_) <br>
 103:../Libraries/XMCLib/src/xmc4_scu.c ****  * ------ Reset Init, Cause, Manual Reset Assert/Deassert <br>
 104:../Libraries/XMCLib/src/xmc4_scu.c ****  * -- INTERRUPT (APIs prefixed with XMC_SCU_INTERRUPT_) <br>
 105:../Libraries/XMCLib/src/xmc4_scu.c ****  * ------ Init, Manual Assert/Deassert, Acknowledge etc <br>
 106:../Libraries/XMCLib/src/xmc4_scu.c ****  * -- PARITY (APIs prefixed with XMC_SCU_PARITY_) <br>
 107:../Libraries/XMCLib/src/xmc4_scu.c ****  * ------ Init, Acknowledge etc <br>
 108:../Libraries/XMCLib/src/xmc4_scu.c ****  * -- HIBERNATION (APIs prefixed with XMC_SCU_HIB_) <br>
 109:../Libraries/XMCLib/src/xmc4_scu.c ****  * ------ Hibernation entry/exit config, entry/wakeup sequences, LPAC configuration etc <br>
 110:../Libraries/XMCLib/src/xmc4_scu.c ****  * -- TRAP (APIs prefixed with XMC_SCU_TRAP_) <br>
 111:../Libraries/XMCLib/src/xmc4_scu.c ****  * ------ Init, Enable/Disable, Acknowledge etc <br>
 112:../Libraries/XMCLib/src/xmc4_scu.c ****  *
 113:../Libraries/XMCLib/src/xmc4_scu.c ****  */
 114:../Libraries/XMCLib/src/xmc4_scu.c **** 
 115:../Libraries/XMCLib/src/xmc4_scu.c **** /**************************************************************************************************
 116:../Libraries/XMCLib/src/xmc4_scu.c ****  * HEADER FILES
 117:../Libraries/XMCLib/src/xmc4_scu.c ****  **************************************************************************************************
 118:../Libraries/XMCLib/src/xmc4_scu.c **** #include <xmc_scu.h>
 119:../Libraries/XMCLib/src/xmc4_scu.c **** 
 120:../Libraries/XMCLib/src/xmc4_scu.c **** #if UC_FAMILY == XMC4
 121:../Libraries/XMCLib/src/xmc4_scu.c **** 
 122:../Libraries/XMCLib/src/xmc4_scu.c **** /**************************************************************************************************
 123:../Libraries/XMCLib/src/xmc4_scu.c ****  * MACROS
 124:../Libraries/XMCLib/src/xmc4_scu.c ****  **************************************************************************************************
 125:../Libraries/XMCLib/src/xmc4_scu.c **** #define FOSCREF   (2500000UL)    /**< Oscillator reference frequency (fOSCREF) monitored by Oscilla
 126:../Libraries/XMCLib/src/xmc4_scu.c **** #define FREQ_1MHZ (1000000UL)    /**< Used during calculation. */
 127:../Libraries/XMCLib/src/xmc4_scu.c **** 
 128:../Libraries/XMCLib/src/xmc4_scu.c **** #ifndef OFI_FREQUENCY
 129:../Libraries/XMCLib/src/xmc4_scu.c **** #define OFI_FREQUENCY (24000000UL)    /**< Fast internal backup clock source. */
 130:../Libraries/XMCLib/src/xmc4_scu.c **** #endif
 131:../Libraries/XMCLib/src/xmc4_scu.c **** 
 132:../Libraries/XMCLib/src/xmc4_scu.c **** #ifndef OSI_FREQUENCY
 133:../Libraries/XMCLib/src/xmc4_scu.c **** #define OSI_FREQUENCY (32768UL)    /**< Internal slow clock source. */
 134:../Libraries/XMCLib/src/xmc4_scu.c **** #endif
 135:../Libraries/XMCLib/src/xmc4_scu.c **** 
 136:../Libraries/XMCLib/src/xmc4_scu.c **** #ifndef OSCHP_FREQUENCY
 137:../Libraries/XMCLib/src/xmc4_scu.c **** #define OSCHP_FREQUENCY (12000000U)    /**< External crystal High Precision Oscillator. */
 138:../Libraries/XMCLib/src/xmc4_scu.c **** #endif
 139:../Libraries/XMCLib/src/xmc4_scu.c **** 
 140:../Libraries/XMCLib/src/xmc4_scu.c **** #define XMC_SCU_PLL_PLLSTAT_OSC_USABLE  (SCU_PLL_PLLSTAT_PLLHV_Msk | \
 141:../Libraries/XMCLib/src/xmc4_scu.c ****                                          SCU_PLL_PLLSTAT_PLLLV_Msk | \
 142:../Libraries/XMCLib/src/xmc4_scu.c ****                                          SCU_PLL_PLLSTAT_PLLSP_Msk)  /**< Used to verify the OSC fr
 143:../Libraries/XMCLib/src/xmc4_scu.c ****                                                                           usable or not.*/
 144:../Libraries/XMCLib/src/xmc4_scu.c **** 
 145:../Libraries/XMCLib/src/xmc4_scu.c **** #define XMC_SCU_ORC_ADC_START_GROUP    (0UL)    /**< The ADC group whose channel input is compared 
 146:../Libraries/XMCLib/src/xmc4_scu.c ****                                                      Comparator (ORC) to serves the purpose of over
 147:../Libraries/XMCLib/src/xmc4_scu.c ****                                                      for analog input pins of the chip and ORC star
 148:../Libraries/XMCLib/src/xmc4_scu.c ****                                                      this group number. */
 149:../Libraries/XMCLib/src/xmc4_scu.c **** #define XMC_SCU_ORC_ADC_END_GROUP      (1UL)    /**< The ADC group whose channel input is compared 
 150:../Libraries/XMCLib/src/xmc4_scu.c ****                                                      Comparator (ORC) to serves the purpose of over
 151:../Libraries/XMCLib/src/xmc4_scu.c ****                                                      for analog input pins of the chip and ORC end 
 152:../Libraries/XMCLib/src/xmc4_scu.c ****                                                      this group number. */
 153:../Libraries/XMCLib/src/xmc4_scu.c **** #define XMC_SCU_ORC_START_ADC_CHANNEL  (6UL)    /**< The ADC channel whose channel input is compare
 154:../Libraries/XMCLib/src/xmc4_scu.c ****                                                      Comparator (ORC) to serves the purpose of over
 155:../Libraries/XMCLib/src/xmc4_scu.c ****                                                      for analog input pins of the chip and ORC star
 156:../Libraries/XMCLib/src/xmc4_scu.c ****                                                      this channel number. */
 157:../Libraries/XMCLib/src/xmc4_scu.c **** #define XMC_SCU_ORC_END_ADC_CHANNEL    (7UL)    /**< The ADC channel whose channel input is compare
 158:../Libraries/XMCLib/src/xmc4_scu.c ****                                                      Comparator (ORC) to serves the purpose of over
 159:../Libraries/XMCLib/src/xmc4_scu.c ****                                                      for analog input pins of the chip and ORC ends
 160:../Libraries/XMCLib/src/xmc4_scu.c ****                                                      this channel number. */
 161:../Libraries/XMCLib/src/xmc4_scu.c **** 
 162:../Libraries/XMCLib/src/xmc4_scu.c **** #define XMC_SCU_CHECK_GRPNUM(GROUP_NUM)   (((GROUP_NUM) == XMC_SCU_ORC_ADC_START_GROUP) || \
 163:../Libraries/XMCLib/src/xmc4_scu.c ****                                         ((GROUP_NUM) == XMC_SCU_ORC_ADC_END_GROUP) ) /**< Used to v
 164:../Libraries/XMCLib/src/xmc4_scu.c ****                                                                                       provided ADC 
 165:../Libraries/XMCLib/src/xmc4_scu.c ****                                                                                       within specif
 166:../Libraries/XMCLib/src/xmc4_scu.c ****                                                                                       end group num
 167:../Libraries/XMCLib/src/xmc4_scu.c ****                                         
 168:../Libraries/XMCLib/src/xmc4_scu.c **** #define XMC_SCU_CHECK_CHNUM(CH_NUM)       (((CH_NUM) == XMC_SCU_ORC_START_ADC_CHANNEL) || \
 169:../Libraries/XMCLib/src/xmc4_scu.c ****                                         ((CH_NUM) == XMC_SCU_ORC_END_ADC_CHANNEL) )  /**< Used to v
 170:../Libraries/XMCLib/src/xmc4_scu.c ****                                                                                       provided ADC 
 171:../Libraries/XMCLib/src/xmc4_scu.c ****                                                                                       within specif
 172:../Libraries/XMCLib/src/xmc4_scu.c ****                                                                                       end channel n
 173:../Libraries/XMCLib/src/xmc4_scu.c **** 
 174:../Libraries/XMCLib/src/xmc4_scu.c **** #define XMC_SCU_INTERRUPT_EVENT_MAX            (32U)      /**< Maximum supported SCU events. */
 175:../Libraries/XMCLib/src/xmc4_scu.c **** 
 176:../Libraries/XMCLib/src/xmc4_scu.c **** #define SCU_HIBERNATE_HDCR_HIBIOSEL_Size (4U)
 177:../Libraries/XMCLib/src/xmc4_scu.c **** 
 178:../Libraries/XMCLib/src/xmc4_scu.c **** #define SCU_HIBERNATE_OSCULCTRL_MODE_OSC_POWER_DOWN (0x2U)
 179:../Libraries/XMCLib/src/xmc4_scu.c **** 
 180:../Libraries/XMCLib/src/xmc4_scu.c **** #define XMC_SCU_POWER_LSB13V (0.0058F)
 181:../Libraries/XMCLib/src/xmc4_scu.c **** #define XMC_SCU_POWER_LSB33V (0.0225F)
 182:../Libraries/XMCLib/src/xmc4_scu.c **** 
 183:../Libraries/XMCLib/src/xmc4_scu.c **** /**************************************************************************************************
 184:../Libraries/XMCLib/src/xmc4_scu.c ****  * LOCAL DATA
 185:../Libraries/XMCLib/src/xmc4_scu.c ****  **************************************************************************************************
 186:../Libraries/XMCLib/src/xmc4_scu.c **** XMC_SCU_INTERRUPT_EVENT_HANDLER_t event_handler_list[XMC_SCU_INTERRUPT_EVENT_MAX]; /**< For registe
 187:../Libraries/XMCLib/src/xmc4_scu.c ****                                                                                         functions o
 188:../Libraries/XMCLib/src/xmc4_scu.c ****                                                                                         occurrence.
 189:../Libraries/XMCLib/src/xmc4_scu.c **** 
 190:../Libraries/XMCLib/src/xmc4_scu.c **** /**************************************************************************************************
 191:../Libraries/XMCLib/src/xmc4_scu.c ****  * LOCAL ROUTINES
 192:../Libraries/XMCLib/src/xmc4_scu.c ****  **************************************************************************************************
 193:../Libraries/XMCLib/src/xmc4_scu.c ****  #if defined(UC_ID)
 194:../Libraries/XMCLib/src/xmc4_scu.c **** /* This is a non-weak function, which retrieves high precision external oscillator frequency. */
 195:../Libraries/XMCLib/src/xmc4_scu.c **** __WEAK uint32_t OSCHP_GetFrequency(void)
 196:../Libraries/XMCLib/src/xmc4_scu.c **** {
 197:../Libraries/XMCLib/src/xmc4_scu.c ****   return (OSCHP_FREQUENCY);
 198:../Libraries/XMCLib/src/xmc4_scu.c **** }
 199:../Libraries/XMCLib/src/xmc4_scu.c **** #endif
 200:../Libraries/XMCLib/src/xmc4_scu.c **** 
 201:../Libraries/XMCLib/src/xmc4_scu.c **** /* This is a local function used to generate the delay until register get updated with new configur
 202:../Libraries/XMCLib/src/xmc4_scu.c **** static void XMC_SCU_lDelay(uint32_t cycles);
 203:../Libraries/XMCLib/src/xmc4_scu.c **** 
 204:../Libraries/XMCLib/src/xmc4_scu.c **** /**************************************************************************************************
 205:../Libraries/XMCLib/src/xmc4_scu.c ****  * API IMPLEMENTATION
 206:../Libraries/XMCLib/src/xmc4_scu.c ****  **************************************************************************************************
 207:../Libraries/XMCLib/src/xmc4_scu.c **** /* This is a local function used to generate the delay until register get updated with new configur
 208:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_lDelay(uint32_t delay)
 209:../Libraries/XMCLib/src/xmc4_scu.c **** {
 240              	 .loc 3 209 0
 241              	 .cfi_startproc
 242              	 
 243              	 
 244 0000 80B5     	 push {r7,lr}
 245              	.LCFI20:
 246              	 .cfi_def_cfa_offset 8
 247              	 .cfi_offset 7,-8
 248              	 .cfi_offset 14,-4
 249 0002 84B0     	 sub sp,sp,#16
 250              	.LCFI21:
 251              	 .cfi_def_cfa_offset 24
 252 0004 00AF     	 add r7,sp,#0
 253              	.LCFI22:
 254              	 .cfi_def_cfa_register 7
 255 0006 7860     	 str r0,[r7,#4]
 210:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t i;
 211:../Libraries/XMCLib/src/xmc4_scu.c **** 
 212:../Libraries/XMCLib/src/xmc4_scu.c ****   SystemCoreClockUpdate();
 256              	 .loc 3 212 0
 257 0008 FFF7FEFF 	 bl SystemCoreClockUpdate
 213:../Libraries/XMCLib/src/xmc4_scu.c ****   delay =  delay * (uint32_t)(SystemCoreClock / FREQ_1MHZ);
 258              	 .loc 3 213 0
 259 000c 0B4B     	 ldr r3,.L24
 260 000e 1B68     	 ldr r3,[r3]
 261 0010 0B4A     	 ldr r2,.L24+4
 262 0012 A2FB0323 	 umull r2,r3,r2,r3
 263 0016 9A0C     	 lsrs r2,r3,#18
 264 0018 7B68     	 ldr r3,[r7,#4]
 265 001a 02FB03F3 	 mul r3,r2,r3
 266 001e 7B60     	 str r3,[r7,#4]
 214:../Libraries/XMCLib/src/xmc4_scu.c **** 
 215:../Libraries/XMCLib/src/xmc4_scu.c ****   for (i = 0U; i < delay; ++i)
 267              	 .loc 3 215 0
 268 0020 0023     	 movs r3,#0
 269 0022 FB60     	 str r3,[r7,#12]
 270 0024 03E0     	 b .L22
 271              	.L23:
 272              	.LBB4:
 273              	.LBB5:
 274              	 .file 4 "C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include/cmsis_gcc.h"
   1:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** /**************************************************************************//**
   2:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  * @brief    CMSIS Cortex-M Core Function/Instruction Header File
   4:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  * @version  V4.30
   5:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  * @date     20. October 2015
   6:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  ******************************************************************************/
   7:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
   9:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****    All rights reserved.
  10:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****    Redistribution and use in source and binary forms, with or without
  11:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****    modification, are permitted provided that the following conditions are met:
  12:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****    - Redistributions of source code must retain the above copyright
  13:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer.
  14:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****    - Redistributions in binary form must reproduce the above copyright
  15:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer in the
  16:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****      documentation and/or other materials provided with the distribution.
  17:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****      to endorse or promote products derived from this software without
  19:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****      specific prior written permission.
  20:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****    *
  21:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****    ---------------------------------------------------------------------------*/
  33:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  34:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  35:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  36:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_H
  37:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  38:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** /* ignore some GCC warnings */
  39:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #if defined ( __GNUC__ )
  40:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic push
  41:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  42:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  43:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  44:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  45:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  46:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  47:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
  48:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
  49:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
  50:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   @{
  51:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
  52:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  53:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
  54:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
  55:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
  56:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****            Can only be executed in Privileged modes.
  57:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
  58:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
  59:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** {
  60:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
  61:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** }
  62:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  63:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  64:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
  65:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
  66:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  67:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   Can only be executed in Privileged modes.
  68:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
  69:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
  70:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** {
  71:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  72:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** }
  73:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  74:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  75:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
  76:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Control Register
  77:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the Control Register.
  78:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Control Register value
  79:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
  80:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_CONTROL(void)
  81:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** {
  82:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
  83:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  84:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
  85:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
  86:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** }
  87:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  88:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  89:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
  90:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Control Register
  91:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Writes the given value to the Control Register.
  92:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    control  Control Register value to set
  93:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
  94:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_CONTROL(uint32_t control)
  95:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** {
  96:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
  97:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** }
  98:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  99:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 100:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 101:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get IPSR Register
 102:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 103:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               IPSR Register value
 104:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 105:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)
 106:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 107:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 108:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 109:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 110:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 111:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 112:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 113:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 114:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 115:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get APSR Register
 116:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 117:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               APSR Register value
 118:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 119:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_APSR(void)
 120:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 121:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 122:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 123:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 124:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 125:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 126:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 127:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 128:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 129:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get xPSR Register
 130:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 131:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 132:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****     \return               xPSR Register value
 133:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 134:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_xPSR(void)
 135:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 136:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 137:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 138:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 139:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 140:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 141:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 142:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 143:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 144:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 145:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 146:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               PSP Register value
 147:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 148:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PSP(void)
 149:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 150:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   register uint32_t result;
 151:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 152:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp\n"  : "=r" (result) );
 153:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 154:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 155:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 156:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 157:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 158:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 159:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 160:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 161:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 162:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
 163:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 164:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0\n" : : "r" (topOfProcStack) : "sp");
 165:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 166:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 167:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 168:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 169:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 170:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 171:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               MSP Register value
 172:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 173:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_MSP(void)
 174:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 175:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   register uint32_t result;
 176:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 177:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp\n" : "=r" (result) );
 178:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 179:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 180:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 181:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 182:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 183:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 184:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 185:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 186:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****     \param [in]    topOfMainStack  Main Stack Pointer value to set
 187:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 188:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
 189:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 190:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0\n" : : "r" (topOfMainStack) : "sp");
 191:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 192:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 193:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 194:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 195:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Priority Mask
 196:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 197:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Priority Mask value
 198:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 199:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
 200:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 201:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 202:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 203:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
 204:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 205:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 206:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 207:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 208:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 209:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Priority Mask
 210:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 211:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 212:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 213:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
 214:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 215:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 216:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 217:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 218:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 219:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #if       (__CORTEX_M >= 0x03U)
 220:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 221:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 222:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Enable FIQ
 223:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 224:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****            Can only be executed in Privileged modes.
 225:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 226:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_fault_irq(void)
 227:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 228:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 229:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 230:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 231:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 232:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 233:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Disable FIQ
 234:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 235:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****            Can only be executed in Privileged modes.
 236:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 237:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_fault_irq(void)
 238:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 239:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 240:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 241:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 242:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 243:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 244:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Base Priority
 245:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 246:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Base Priority register value
 247:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 248:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_BASEPRI(void)
 249:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 250:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 251:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 252:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 253:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 254:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 255:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 256:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 257:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 258:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Base Priority
 259:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 260:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 261:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 262:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
 263:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 264:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 265:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 266:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 267:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 268:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 269:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Base Priority with condition
 270:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 271:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 272:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 273:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 274:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI_MAX(uint32_t value)
 275:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 276:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (value) : "memory");
 277:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 278:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 279:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 280:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 281:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Fault Mask
 282:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 283:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Fault Mask register value
 284:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 285:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FAULTMASK(void)
 286:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 287:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 288:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 289:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 290:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 291:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 292:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 293:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 294:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 295:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Fault Mask
 296:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 297:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 298:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 299:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)
 300:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 301:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 302:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 303:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 304:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif /* (__CORTEX_M >= 0x03U) */
 305:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 306:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 307:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #if       (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U)
 308:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 309:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 310:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get FPSCR
 311:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 312:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 313:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 314:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FPSCR(void)
 315:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 316:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
 317:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 318:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 319:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   /* Empty asm statement works as a scheduling barrier */
 320:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("");
 321:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 322:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("");
 323:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 324:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 325:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****    return(0);
 326:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 327:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 328:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 329:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 330:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 331:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set FPSCR
 332:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 333:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 334:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 335:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
 336:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 337:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
 338:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   /* Empty asm statement works as a scheduling barrier */
 339:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("");
 340:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc");
 341:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("");
 342:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 343:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 344:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 345:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif /* (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U) */
 346:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 347:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 348:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 349:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 350:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 351:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 352:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 353:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 354:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   Access to dedicated instructions
 355:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   @{
 356:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** */
 357:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 358:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 359:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 360:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 361:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 362:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 363:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 364:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 365:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 366:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 367:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 368:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 369:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 370:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   No Operation
 371:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 372:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 373:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
 374:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 375:C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("nop");
 275              	 .loc 4 375 0 discriminator 3
 276              	
 277 0026 00BF     	 nop
 278              	
 279              	 .thumb
 280              	.LBE5:
 281              	.LBE4:
 282              	 .loc 3 215 0 discriminator 3
 283 0028 FB68     	 ldr r3,[r7,#12]
 284 002a 0133     	 adds r3,r3,#1
 285 002c FB60     	 str r3,[r7,#12]
 286              	.L22:
 287              	 .loc 3 215 0 is_stmt 0 discriminator 1
 288 002e FA68     	 ldr r2,[r7,#12]
 289 0030 7B68     	 ldr r3,[r7,#4]
 290 0032 9A42     	 cmp r2,r3
 291 0034 F7D3     	 bcc .L23
 216:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 217:../Libraries/XMCLib/src/xmc4_scu.c ****     __NOP();
 218:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 219:../Libraries/XMCLib/src/xmc4_scu.c **** }
 292              	 .loc 3 219 0 is_stmt 1
 293 0036 1037     	 adds r7,r7,#16
 294              	.LCFI23:
 295              	 .cfi_def_cfa_offset 8
 296 0038 BD46     	 mov sp,r7
 297              	.LCFI24:
 298              	 .cfi_def_cfa_register 13
 299              	 
 300 003a 80BD     	 pop {r7,pc}
 301              	.L25:
 302              	 .align 2
 303              	.L24:
 304 003c 00000000 	 .word SystemCoreClock
 305 0040 83DE1B43 	 .word 1125899907
 306              	 .cfi_endproc
 307              	.LFE162:
 309              	 .section .text.XMC_SCU_INTERRUPT_EnableEvent,"ax",%progbits
 310              	 .align 2
 311              	 .global XMC_SCU_INTERRUPT_EnableEvent
 312              	 .thumb
 313              	 .thumb_func
 315              	XMC_SCU_INTERRUPT_EnableEvent:
 316              	.LFB163:
 220:../Libraries/XMCLib/src/xmc4_scu.c **** 
 221:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to enable the SCU event */
 222:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_INTERRUPT_EnableEvent(const XMC_SCU_INTERRUPT_EVENT_t event)
 223:../Libraries/XMCLib/src/xmc4_scu.c **** {
 317              	 .loc 3 223 0
 318              	 .cfi_startproc
 319              	 
 320              	 
 321              	 
 322 0000 80B4     	 push {r7}
 323              	.LCFI25:
 324              	 .cfi_def_cfa_offset 4
 325              	 .cfi_offset 7,-4
 326 0002 83B0     	 sub sp,sp,#12
 327              	.LCFI26:
 328              	 .cfi_def_cfa_offset 16
 329 0004 00AF     	 add r7,sp,#0
 330              	.LCFI27:
 331              	 .cfi_def_cfa_register 7
 332 0006 7860     	 str r0,[r7,#4]
 224:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_INTERRUPT->SRMSK |= (uint32_t)event;
 333              	 .loc 3 224 0
 334 0008 0549     	 ldr r1,.L27
 335 000a 054B     	 ldr r3,.L27
 336 000c 9A68     	 ldr r2,[r3,#8]
 337 000e 7B68     	 ldr r3,[r7,#4]
 338 0010 1343     	 orrs r3,r3,r2
 339 0012 8B60     	 str r3,[r1,#8]
 225:../Libraries/XMCLib/src/xmc4_scu.c **** }
 340              	 .loc 3 225 0
 341 0014 0C37     	 adds r7,r7,#12
 342              	.LCFI28:
 343              	 .cfi_def_cfa_offset 4
 344 0016 BD46     	 mov sp,r7
 345              	.LCFI29:
 346              	 .cfi_def_cfa_register 13
 347              	 
 348 0018 5DF8047B 	 ldr r7,[sp],#4
 349              	.LCFI30:
 350              	 .cfi_restore 7
 351              	 .cfi_def_cfa_offset 0
 352 001c 7047     	 bx lr
 353              	.L28:
 354 001e 00BF     	 .align 2
 355              	.L27:
 356 0020 74400050 	 .word 1342193780
 357              	 .cfi_endproc
 358              	.LFE163:
 360              	 .section .text.XMC_SCU_INTERRUPT_DisableEvent,"ax",%progbits
 361              	 .align 2
 362              	 .global XMC_SCU_INTERRUPT_DisableEvent
 363              	 .thumb
 364              	 .thumb_func
 366              	XMC_SCU_INTERRUPT_DisableEvent:
 367              	.LFB164:
 226:../Libraries/XMCLib/src/xmc4_scu.c **** 
 227:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to disable the SCU event */
 228:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_INTERRUPT_DisableEvent(const XMC_SCU_INTERRUPT_EVENT_t event)
 229:../Libraries/XMCLib/src/xmc4_scu.c **** {
 368              	 .loc 3 229 0
 369              	 .cfi_startproc
 370              	 
 371              	 
 372              	 
 373 0000 80B4     	 push {r7}
 374              	.LCFI31:
 375              	 .cfi_def_cfa_offset 4
 376              	 .cfi_offset 7,-4
 377 0002 83B0     	 sub sp,sp,#12
 378              	.LCFI32:
 379              	 .cfi_def_cfa_offset 16
 380 0004 00AF     	 add r7,sp,#0
 381              	.LCFI33:
 382              	 .cfi_def_cfa_register 7
 383 0006 7860     	 str r0,[r7,#4]
 230:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_INTERRUPT->SRMSK &= (uint32_t)~event;
 384              	 .loc 3 230 0
 385 0008 0549     	 ldr r1,.L30
 386 000a 054B     	 ldr r3,.L30
 387 000c 9A68     	 ldr r2,[r3,#8]
 388 000e 7B68     	 ldr r3,[r7,#4]
 389 0010 DB43     	 mvns r3,r3
 390 0012 1340     	 ands r3,r3,r2
 391 0014 8B60     	 str r3,[r1,#8]
 231:../Libraries/XMCLib/src/xmc4_scu.c **** }
 392              	 .loc 3 231 0
 393 0016 0C37     	 adds r7,r7,#12
 394              	.LCFI34:
 395              	 .cfi_def_cfa_offset 4
 396 0018 BD46     	 mov sp,r7
 397              	.LCFI35:
 398              	 .cfi_def_cfa_register 13
 399              	 
 400 001a 5DF8047B 	 ldr r7,[sp],#4
 401              	.LCFI36:
 402              	 .cfi_restore 7
 403              	 .cfi_def_cfa_offset 0
 404 001e 7047     	 bx lr
 405              	.L31:
 406              	 .align 2
 407              	.L30:
 408 0020 74400050 	 .word 1342193780
 409              	 .cfi_endproc
 410              	.LFE164:
 412              	 .section .text.XMC_SCU_INTERRUPT_TriggerEvent,"ax",%progbits
 413              	 .align 2
 414              	 .global XMC_SCU_INTERRUPT_TriggerEvent
 415              	 .thumb
 416              	 .thumb_func
 418              	XMC_SCU_INTERRUPT_TriggerEvent:
 419              	.LFB165:
 232:../Libraries/XMCLib/src/xmc4_scu.c **** 
 233:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to trigger the SCU event */
 234:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_INTERRUPT_TriggerEvent(const XMC_SCU_INTERRUPT_EVENT_t event)
 235:../Libraries/XMCLib/src/xmc4_scu.c **** {
 420              	 .loc 3 235 0
 421              	 .cfi_startproc
 422              	 
 423              	 
 424              	 
 425 0000 80B4     	 push {r7}
 426              	.LCFI37:
 427              	 .cfi_def_cfa_offset 4
 428              	 .cfi_offset 7,-4
 429 0002 83B0     	 sub sp,sp,#12
 430              	.LCFI38:
 431              	 .cfi_def_cfa_offset 16
 432 0004 00AF     	 add r7,sp,#0
 433              	.LCFI39:
 434              	 .cfi_def_cfa_register 7
 435 0006 7860     	 str r0,[r7,#4]
 236:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_INTERRUPT->SRSET |= (uint32_t)event;
 436              	 .loc 3 236 0
 437 0008 0549     	 ldr r1,.L33
 438 000a 054B     	 ldr r3,.L33
 439 000c 1A69     	 ldr r2,[r3,#16]
 440 000e 7B68     	 ldr r3,[r7,#4]
 441 0010 1343     	 orrs r3,r3,r2
 442 0012 0B61     	 str r3,[r1,#16]
 237:../Libraries/XMCLib/src/xmc4_scu.c **** }
 443              	 .loc 3 237 0
 444 0014 0C37     	 adds r7,r7,#12
 445              	.LCFI40:
 446              	 .cfi_def_cfa_offset 4
 447 0016 BD46     	 mov sp,r7
 448              	.LCFI41:
 449              	 .cfi_def_cfa_register 13
 450              	 
 451 0018 5DF8047B 	 ldr r7,[sp],#4
 452              	.LCFI42:
 453              	 .cfi_restore 7
 454              	 .cfi_def_cfa_offset 0
 455 001c 7047     	 bx lr
 456              	.L34:
 457 001e 00BF     	 .align 2
 458              	.L33:
 459 0020 74400050 	 .word 1342193780
 460              	 .cfi_endproc
 461              	.LFE165:
 463              	 .section .text.XMC_SCU_INTERUPT_GetEventStatus,"ax",%progbits
 464              	 .align 2
 465              	 .global XMC_SCU_INTERUPT_GetEventStatus
 466              	 .thumb
 467              	 .thumb_func
 469              	XMC_SCU_INTERUPT_GetEventStatus:
 470              	.LFB166:
 238:../Libraries/XMCLib/src/xmc4_scu.c **** 
 239:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to retrieve the SCU event status */
 240:../Libraries/XMCLib/src/xmc4_scu.c **** XMC_SCU_INTERRUPT_EVENT_t XMC_SCU_INTERUPT_GetEventStatus(void)
 241:../Libraries/XMCLib/src/xmc4_scu.c **** {
 471              	 .loc 3 241 0
 472              	 .cfi_startproc
 473              	 
 474              	 
 475              	 
 476 0000 80B4     	 push {r7}
 477              	.LCFI43:
 478              	 .cfi_def_cfa_offset 4
 479              	 .cfi_offset 7,-4
 480 0002 00AF     	 add r7,sp,#0
 481              	.LCFI44:
 482              	 .cfi_def_cfa_register 7
 242:../Libraries/XMCLib/src/xmc4_scu.c ****   return (SCU_INTERRUPT->SRRAW);
 483              	 .loc 3 242 0
 484 0004 034B     	 ldr r3,.L37
 485 0006 5B68     	 ldr r3,[r3,#4]
 243:../Libraries/XMCLib/src/xmc4_scu.c **** }
 486              	 .loc 3 243 0
 487 0008 1846     	 mov r0,r3
 488 000a BD46     	 mov sp,r7
 489              	.LCFI45:
 490              	 .cfi_def_cfa_register 13
 491              	 
 492 000c 5DF8047B 	 ldr r7,[sp],#4
 493              	.LCFI46:
 494              	 .cfi_restore 7
 495              	 .cfi_def_cfa_offset 0
 496 0010 7047     	 bx lr
 497              	.L38:
 498 0012 00BF     	 .align 2
 499              	.L37:
 500 0014 74400050 	 .word 1342193780
 501              	 .cfi_endproc
 502              	.LFE166:
 504              	 .section .text.XMC_SCU_INTERRUPT_ClearEventStatus,"ax",%progbits
 505              	 .align 2
 506              	 .global XMC_SCU_INTERRUPT_ClearEventStatus
 507              	 .thumb
 508              	 .thumb_func
 510              	XMC_SCU_INTERRUPT_ClearEventStatus:
 511              	.LFB167:
 244:../Libraries/XMCLib/src/xmc4_scu.c **** 
 245:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to clear the SCU event status */
 246:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_INTERRUPT_ClearEventStatus(const XMC_SCU_INTERRUPT_EVENT_t event)
 247:../Libraries/XMCLib/src/xmc4_scu.c **** {
 512              	 .loc 3 247 0
 513              	 .cfi_startproc
 514              	 
 515              	 
 516              	 
 517 0000 80B4     	 push {r7}
 518              	.LCFI47:
 519              	 .cfi_def_cfa_offset 4
 520              	 .cfi_offset 7,-4
 521 0002 83B0     	 sub sp,sp,#12
 522              	.LCFI48:
 523              	 .cfi_def_cfa_offset 16
 524 0004 00AF     	 add r7,sp,#0
 525              	.LCFI49:
 526              	 .cfi_def_cfa_register 7
 527 0006 7860     	 str r0,[r7,#4]
 248:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_INTERRUPT->SRCLR = (uint32_t)event;
 528              	 .loc 3 248 0
 529 0008 034A     	 ldr r2,.L40
 530 000a 7B68     	 ldr r3,[r7,#4]
 531 000c D360     	 str r3,[r2,#12]
 249:../Libraries/XMCLib/src/xmc4_scu.c **** }
 532              	 .loc 3 249 0
 533 000e 0C37     	 adds r7,r7,#12
 534              	.LCFI50:
 535              	 .cfi_def_cfa_offset 4
 536 0010 BD46     	 mov sp,r7
 537              	.LCFI51:
 538              	 .cfi_def_cfa_register 13
 539              	 
 540 0012 5DF8047B 	 ldr r7,[sp],#4
 541              	.LCFI52:
 542              	 .cfi_restore 7
 543              	 .cfi_def_cfa_offset 0
 544 0016 7047     	 bx lr
 545              	.L41:
 546              	 .align 2
 547              	.L40:
 548 0018 74400050 	 .word 1342193780
 549              	 .cfi_endproc
 550              	.LFE167:
 552              	 .section .text.XMC_SCU_GetBootMode,"ax",%progbits
 553              	 .align 2
 554              	 .global XMC_SCU_GetBootMode
 555              	 .thumb
 556              	 .thumb_func
 558              	XMC_SCU_GetBootMode:
 559              	.LFB168:
 250:../Libraries/XMCLib/src/xmc4_scu.c **** 
 251:../Libraries/XMCLib/src/xmc4_scu.c **** 
 252:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to retrieve the currently deployed device bootmode */
 253:../Libraries/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_GetBootMode(void)
 254:../Libraries/XMCLib/src/xmc4_scu.c **** {
 560              	 .loc 3 254 0
 561              	 .cfi_startproc
 562              	 
 563              	 
 564              	 
 565 0000 80B4     	 push {r7}
 566              	.LCFI53:
 567              	 .cfi_def_cfa_offset 4
 568              	 .cfi_offset 7,-4
 569 0002 00AF     	 add r7,sp,#0
 570              	.LCFI54:
 571              	 .cfi_def_cfa_register 7
 255:../Libraries/XMCLib/src/xmc4_scu.c ****   return (uint32_t)(SCU_GENERAL->STCON & SCU_GENERAL_STCON_SWCON_Msk);
 572              	 .loc 3 255 0
 573 0004 044B     	 ldr r3,.L44
 574 0006 1B69     	 ldr r3,[r3,#16]
 575 0008 03F47063 	 and r3,r3,#3840
 256:../Libraries/XMCLib/src/xmc4_scu.c **** }
 576              	 .loc 3 256 0
 577 000c 1846     	 mov r0,r3
 578 000e BD46     	 mov sp,r7
 579              	.LCFI55:
 580              	 .cfi_def_cfa_register 13
 581              	 
 582 0010 5DF8047B 	 ldr r7,[sp],#4
 583              	.LCFI56:
 584              	 .cfi_restore 7
 585              	 .cfi_def_cfa_offset 0
 586 0014 7047     	 bx lr
 587              	.L45:
 588 0016 00BF     	 .align 2
 589              	.L44:
 590 0018 00400050 	 .word 1342193664
 591              	 .cfi_endproc
 592              	.LFE168:
 594              	 .section .text.XMC_SCU_SetBootMode,"ax",%progbits
 595              	 .align 2
 596              	 .global XMC_SCU_SetBootMode
 597              	 .thumb
 598              	 .thumb_func
 600              	XMC_SCU_SetBootMode:
 601              	.LFB169:
 257:../Libraries/XMCLib/src/xmc4_scu.c **** 
 258:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to program a new device bootmode */
 259:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_SetBootMode(const XMC_SCU_BOOTMODE_t bootmode)
 260:../Libraries/XMCLib/src/xmc4_scu.c **** {
 602              	 .loc 3 260 0
 603              	 .cfi_startproc
 604              	 
 605              	 
 606              	 
 607 0000 80B4     	 push {r7}
 608              	.LCFI57:
 609              	 .cfi_def_cfa_offset 4
 610              	 .cfi_offset 7,-4
 611 0002 83B0     	 sub sp,sp,#12
 612              	.LCFI58:
 613              	 .cfi_def_cfa_offset 16
 614 0004 00AF     	 add r7,sp,#0
 615              	.LCFI59:
 616              	 .cfi_def_cfa_register 7
 617 0006 0346     	 mov r3,r0
 618 0008 FB80     	 strh r3,[r7,#6]
 261:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->STCON = (uint32_t)bootmode;
 619              	 .loc 3 261 0
 620 000a 044A     	 ldr r2,.L47
 621 000c FB88     	 ldrh r3,[r7,#6]
 622 000e 1361     	 str r3,[r2,#16]
 262:../Libraries/XMCLib/src/xmc4_scu.c **** }
 623              	 .loc 3 262 0
 624 0010 0C37     	 adds r7,r7,#12
 625              	.LCFI60:
 626              	 .cfi_def_cfa_offset 4
 627 0012 BD46     	 mov sp,r7
 628              	.LCFI61:
 629              	 .cfi_def_cfa_register 13
 630              	 
 631 0014 5DF8047B 	 ldr r7,[sp],#4
 632              	.LCFI62:
 633              	 .cfi_restore 7
 634              	 .cfi_def_cfa_offset 0
 635 0018 7047     	 bx lr
 636              	.L48:
 637 001a 00BF     	 .align 2
 638              	.L47:
 639 001c 00400050 	 .word 1342193664
 640              	 .cfi_endproc
 641              	.LFE169:
 643              	 .section .text.XMC_SCU_ReadGPR,"ax",%progbits
 644              	 .align 2
 645              	 .global XMC_SCU_ReadGPR
 646              	 .thumb
 647              	 .thumb_func
 649              	XMC_SCU_ReadGPR:
 650              	.LFB170:
 263:../Libraries/XMCLib/src/xmc4_scu.c **** 
 264:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to read from General purpose register */
 265:../Libraries/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_ReadGPR(const uint32_t index)
 266:../Libraries/XMCLib/src/xmc4_scu.c **** {
 651              	 .loc 3 266 0
 652              	 .cfi_startproc
 653              	 
 654              	 
 655              	 
 656 0000 80B4     	 push {r7}
 657              	.LCFI63:
 658              	 .cfi_def_cfa_offset 4
 659              	 .cfi_offset 7,-4
 660 0002 83B0     	 sub sp,sp,#12
 661              	.LCFI64:
 662              	 .cfi_def_cfa_offset 16
 663 0004 00AF     	 add r7,sp,#0
 664              	.LCFI65:
 665              	 .cfi_def_cfa_register 7
 666 0006 7860     	 str r0,[r7,#4]
 267:../Libraries/XMCLib/src/xmc4_scu.c ****   return (SCU_GENERAL->GPR[index]);
 667              	 .loc 3 267 0
 668 0008 054A     	 ldr r2,.L51
 669 000a 7B68     	 ldr r3,[r7,#4]
 670 000c 0A33     	 adds r3,r3,#10
 671 000e 9B00     	 lsls r3,r3,#2
 672 0010 1344     	 add r3,r3,r2
 673 0012 5B68     	 ldr r3,[r3,#4]
 268:../Libraries/XMCLib/src/xmc4_scu.c **** }
 674              	 .loc 3 268 0
 675 0014 1846     	 mov r0,r3
 676 0016 0C37     	 adds r7,r7,#12
 677              	.LCFI66:
 678              	 .cfi_def_cfa_offset 4
 679 0018 BD46     	 mov sp,r7
 680              	.LCFI67:
 681              	 .cfi_def_cfa_register 13
 682              	 
 683 001a 5DF8047B 	 ldr r7,[sp],#4
 684              	.LCFI68:
 685              	 .cfi_restore 7
 686              	 .cfi_def_cfa_offset 0
 687 001e 7047     	 bx lr
 688              	.L52:
 689              	 .align 2
 690              	.L51:
 691 0020 00400050 	 .word 1342193664
 692              	 .cfi_endproc
 693              	.LFE170:
 695              	 .section .text.XMC_SCU_WriteGPR,"ax",%progbits
 696              	 .align 2
 697              	 .global XMC_SCU_WriteGPR
 698              	 .thumb
 699              	 .thumb_func
 701              	XMC_SCU_WriteGPR:
 702              	.LFB171:
 269:../Libraries/XMCLib/src/xmc4_scu.c **** 
 270:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to write to GPR */
 271:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_WriteGPR(const uint32_t index, const uint32_t data)
 272:../Libraries/XMCLib/src/xmc4_scu.c **** {
 703              	 .loc 3 272 0
 704              	 .cfi_startproc
 705              	 
 706              	 
 707              	 
 708 0000 80B4     	 push {r7}
 709              	.LCFI69:
 710              	 .cfi_def_cfa_offset 4
 711              	 .cfi_offset 7,-4
 712 0002 83B0     	 sub sp,sp,#12
 713              	.LCFI70:
 714              	 .cfi_def_cfa_offset 16
 715 0004 00AF     	 add r7,sp,#0
 716              	.LCFI71:
 717              	 .cfi_def_cfa_register 7
 718 0006 7860     	 str r0,[r7,#4]
 719 0008 3960     	 str r1,[r7]
 273:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->GPR[index] = data;
 720              	 .loc 3 273 0
 721 000a 064A     	 ldr r2,.L54
 722 000c 7B68     	 ldr r3,[r7,#4]
 723 000e 0A33     	 adds r3,r3,#10
 724 0010 9B00     	 lsls r3,r3,#2
 725 0012 1344     	 add r3,r3,r2
 726 0014 3A68     	 ldr r2,[r7]
 727 0016 5A60     	 str r2,[r3,#4]
 274:../Libraries/XMCLib/src/xmc4_scu.c **** }
 728              	 .loc 3 274 0
 729 0018 0C37     	 adds r7,r7,#12
 730              	.LCFI72:
 731              	 .cfi_def_cfa_offset 4
 732 001a BD46     	 mov sp,r7
 733              	.LCFI73:
 734              	 .cfi_def_cfa_register 13
 735              	 
 736 001c 5DF8047B 	 ldr r7,[sp],#4
 737              	.LCFI74:
 738              	 .cfi_restore 7
 739              	 .cfi_def_cfa_offset 0
 740 0020 7047     	 bx lr
 741              	.L55:
 742 0022 00BF     	 .align 2
 743              	.L54:
 744 0024 00400050 	 .word 1342193664
 745              	 .cfi_endproc
 746              	.LFE171:
 748              	 .section .text.XMC_SCU_EnableOutOfRangeComparator,"ax",%progbits
 749              	 .align 2
 750              	 .global XMC_SCU_EnableOutOfRangeComparator
 751              	 .thumb
 752              	 .thumb_func
 754              	XMC_SCU_EnableOutOfRangeComparator:
 755              	.LFB172:
 275:../Libraries/XMCLib/src/xmc4_scu.c **** 
 276:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to enable Out of Range Comparator(ORC) for a desired group and a desired channel input */
 277:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_EnableOutOfRangeComparator(const uint32_t group, const uint32_t channel)
 278:../Libraries/XMCLib/src/xmc4_scu.c **** {
 756              	 .loc 3 278 0
 757              	 .cfi_startproc
 758              	 
 759              	 
 760              	 
 761 0000 80B4     	 push {r7}
 762              	.LCFI75:
 763              	 .cfi_def_cfa_offset 4
 764              	 .cfi_offset 7,-4
 765 0002 83B0     	 sub sp,sp,#12
 766              	.LCFI76:
 767              	 .cfi_def_cfa_offset 16
 768 0004 00AF     	 add r7,sp,#0
 769              	.LCFI77:
 770              	 .cfi_def_cfa_register 7
 771 0006 7860     	 str r0,[r7,#4]
 772 0008 3960     	 str r1,[r7]
 279:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("XMC_SCU_EnableOutOfangeComparator:Wrong Group Number",XMC_SCU_CHECK_GRPNUM(group));
 280:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("XMC_SCU_EnableOutOfangeComparator:Wrong Channel Number",XMC_SCU_CHECK_CHNUM(channel))
 281:../Libraries/XMCLib/src/xmc4_scu.c ****    
 282:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->GORCEN[group] |= (uint32_t)(1UL << channel);
 773              	 .loc 3 282 0
 774 000a 0A49     	 ldr r1,.L57
 775 000c 094A     	 ldr r2,.L57
 776 000e 7B68     	 ldr r3,[r7,#4]
 777 0010 2833     	 adds r3,r3,#40
 778 0012 52F82320 	 ldr r2,[r2,r3,lsl#2]
 779 0016 3B68     	 ldr r3,[r7]
 780 0018 0120     	 movs r0,#1
 781 001a 00FA03F3 	 lsl r3,r0,r3
 782 001e 1A43     	 orrs r2,r2,r3
 783 0020 7B68     	 ldr r3,[r7,#4]
 784 0022 2833     	 adds r3,r3,#40
 785 0024 41F82320 	 str r2,[r1,r3,lsl#2]
 283:../Libraries/XMCLib/src/xmc4_scu.c **** }
 786              	 .loc 3 283 0
 787 0028 0C37     	 adds r7,r7,#12
 788              	.LCFI78:
 789              	 .cfi_def_cfa_offset 4
 790 002a BD46     	 mov sp,r7
 791              	.LCFI79:
 792              	 .cfi_def_cfa_register 13
 793              	 
 794 002c 5DF8047B 	 ldr r7,[sp],#4
 795              	.LCFI80:
 796              	 .cfi_restore 7
 797              	 .cfi_def_cfa_offset 0
 798 0030 7047     	 bx lr
 799              	.L58:
 800 0032 00BF     	 .align 2
 801              	.L57:
 802 0034 00400050 	 .word 1342193664
 803              	 .cfi_endproc
 804              	.LFE172:
 806              	 .section .text.XMC_SCU_DisableOutOfRangeComparator,"ax",%progbits
 807              	 .align 2
 808              	 .global XMC_SCU_DisableOutOfRangeComparator
 809              	 .thumb
 810              	 .thumb_func
 812              	XMC_SCU_DisableOutOfRangeComparator:
 813              	.LFB173:
 284:../Libraries/XMCLib/src/xmc4_scu.c **** 
 285:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to enable Out of Range Comparator(ORC) for a desired group and a desired channel input */
 286:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_DisableOutOfRangeComparator(const uint32_t group, const uint32_t channel)
 287:../Libraries/XMCLib/src/xmc4_scu.c **** {
 814              	 .loc 3 287 0
 815              	 .cfi_startproc
 816              	 
 817              	 
 818              	 
 819 0000 80B4     	 push {r7}
 820              	.LCFI81:
 821              	 .cfi_def_cfa_offset 4
 822              	 .cfi_offset 7,-4
 823 0002 83B0     	 sub sp,sp,#12
 824              	.LCFI82:
 825              	 .cfi_def_cfa_offset 16
 826 0004 00AF     	 add r7,sp,#0
 827              	.LCFI83:
 828              	 .cfi_def_cfa_register 7
 829 0006 7860     	 str r0,[r7,#4]
 830 0008 3960     	 str r1,[r7]
 288:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("XMC_SCU_DisableOutOfRangeComparator:Wrong Group Number",XMC_SCU_CHECK_GRPNUM(group));
 289:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("XMC_SCU_DisableOutOfRangeComparator:Wrong Channel Number",XMC_SCU_CHECK_CHNUM(channel
 290:../Libraries/XMCLib/src/xmc4_scu.c ****    
 291:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->GORCEN[group] &= (uint32_t)~(1UL << channel);
 831              	 .loc 3 291 0
 832 000a 0A49     	 ldr r1,.L60
 833 000c 094A     	 ldr r2,.L60
 834 000e 7B68     	 ldr r3,[r7,#4]
 835 0010 2833     	 adds r3,r3,#40
 836 0012 52F82320 	 ldr r2,[r2,r3,lsl#2]
 837 0016 3B68     	 ldr r3,[r7]
 838 0018 0120     	 movs r0,#1
 839 001a 00FA03F3 	 lsl r3,r0,r3
 840 001e DB43     	 mvns r3,r3
 841 0020 1A40     	 ands r2,r2,r3
 842 0022 7B68     	 ldr r3,[r7,#4]
 843 0024 2833     	 adds r3,r3,#40
 844 0026 41F82320 	 str r2,[r1,r3,lsl#2]
 292:../Libraries/XMCLib/src/xmc4_scu.c **** }
 845              	 .loc 3 292 0
 846 002a 0C37     	 adds r7,r7,#12
 847              	.LCFI84:
 848              	 .cfi_def_cfa_offset 4
 849 002c BD46     	 mov sp,r7
 850              	.LCFI85:
 851              	 .cfi_def_cfa_register 13
 852              	 
 853 002e 5DF8047B 	 ldr r7,[sp],#4
 854              	.LCFI86:
 855              	 .cfi_restore 7
 856              	 .cfi_def_cfa_offset 0
 857 0032 7047     	 bx lr
 858              	.L61:
 859              	 .align 2
 860              	.L60:
 861 0034 00400050 	 .word 1342193664
 862              	 .cfi_endproc
 863              	.LFE173:
 865              	 .section .text.XMC_SCU_CalibrateTemperatureSensor,"ax",%progbits
 866              	 .align 2
 867              	 .global XMC_SCU_CalibrateTemperatureSensor
 868              	 .thumb
 869              	 .thumb_func
 871              	XMC_SCU_CalibrateTemperatureSensor:
 872              	.LFB174:
 293:../Libraries/XMCLib/src/xmc4_scu.c **** 
 294:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to calibrate temperature sensor */
 295:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CalibrateTemperatureSensor(uint32_t offset, uint32_t gain)
 296:../Libraries/XMCLib/src/xmc4_scu.c **** {
 873              	 .loc 3 296 0
 874              	 .cfi_startproc
 875              	 
 876              	 
 877              	 
 878 0000 80B4     	 push {r7}
 879              	.LCFI87:
 880              	 .cfi_def_cfa_offset 4
 881              	 .cfi_offset 7,-4
 882 0002 83B0     	 sub sp,sp,#12
 883              	.LCFI88:
 884              	 .cfi_def_cfa_offset 16
 885 0004 00AF     	 add r7,sp,#0
 886              	.LCFI89:
 887              	 .cfi_def_cfa_register 7
 888 0006 7860     	 str r0,[r7,#4]
 889 0008 3960     	 str r1,[r7]
 297:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->DTSCON = ((uint32_t)(offset << SCU_GENERAL_DTSCON_OFFSET_Pos) |
 890              	 .loc 3 297 0
 891 000a 0749     	 ldr r1,.L63
 892 000c 7B68     	 ldr r3,[r7,#4]
 893 000e 1A01     	 lsls r2,r3,#4
 298:../Libraries/XMCLib/src/xmc4_scu.c ****                         (uint32_t)(gain << SCU_GENERAL_DTSCON_GAIN_Pos) |
 894              	 .loc 3 298 0
 895 0010 3B68     	 ldr r3,[r7]
 896 0012 DB02     	 lsls r3,r3,#11
 297:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->DTSCON = ((uint32_t)(offset << SCU_GENERAL_DTSCON_OFFSET_Pos) |
 897              	 .loc 3 297 0
 898 0014 1343     	 orrs r3,r3,r2
 299:../Libraries/XMCLib/src/xmc4_scu.c ****                         (uint32_t)(0x4UL << SCU_GENERAL_DTSCON_REFTRIM_Pos) |
 899              	 .loc 3 299 0
 900 0016 43F40803 	 orr r3,r3,#8912896
 297:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->DTSCON = ((uint32_t)(offset << SCU_GENERAL_DTSCON_OFFSET_Pos) |
 901              	 .loc 3 297 0
 902 001a C1F88C30 	 str r3,[r1,#140]
 300:../Libraries/XMCLib/src/xmc4_scu.c ****                         (uint32_t)(0x8UL << SCU_GENERAL_DTSCON_BGTRIM_Pos));
 301:../Libraries/XMCLib/src/xmc4_scu.c **** }
 903              	 .loc 3 301 0
 904 001e 0C37     	 adds r7,r7,#12
 905              	.LCFI90:
 906              	 .cfi_def_cfa_offset 4
 907 0020 BD46     	 mov sp,r7
 908              	.LCFI91:
 909              	 .cfi_def_cfa_register 13
 910              	 
 911 0022 5DF8047B 	 ldr r7,[sp],#4
 912              	.LCFI92:
 913              	 .cfi_restore 7
 914              	 .cfi_def_cfa_offset 0
 915 0026 7047     	 bx lr
 916              	.L64:
 917              	 .align 2
 918              	.L63:
 919 0028 00400050 	 .word 1342193664
 920              	 .cfi_endproc
 921              	.LFE174:
 923              	 .section .text.XMC_SCU_EnableTemperatureSensor,"ax",%progbits
 924              	 .align 2
 925              	 .global XMC_SCU_EnableTemperatureSensor
 926              	 .thumb
 927              	 .thumb_func
 929              	XMC_SCU_EnableTemperatureSensor:
 930              	.LFB175:
 302:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to enable die temperature measurement by powering the DTS module. */
 303:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_EnableTemperatureSensor(void)
 304:../Libraries/XMCLib/src/xmc4_scu.c **** {
 931              	 .loc 3 304 0
 932              	 .cfi_startproc
 933              	 
 934              	 
 935              	 
 936 0000 80B4     	 push {r7}
 937              	.LCFI93:
 938              	 .cfi_def_cfa_offset 4
 939              	 .cfi_offset 7,-4
 940 0002 00AF     	 add r7,sp,#0
 941              	.LCFI94:
 942              	 .cfi_def_cfa_register 7
 305:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->DTSCON &= (uint32_t)~(SCU_GENERAL_DTSCON_PWD_Msk);
 943              	 .loc 3 305 0
 944 0004 054A     	 ldr r2,.L66
 945 0006 054B     	 ldr r3,.L66
 946 0008 D3F88C30 	 ldr r3,[r3,#140]
 947 000c 23F00103 	 bic r3,r3,#1
 948 0010 C2F88C30 	 str r3,[r2,#140]
 306:../Libraries/XMCLib/src/xmc4_scu.c **** }
 949              	 .loc 3 306 0
 950 0014 BD46     	 mov sp,r7
 951              	.LCFI95:
 952              	 .cfi_def_cfa_register 13
 953              	 
 954 0016 5DF8047B 	 ldr r7,[sp],#4
 955              	.LCFI96:
 956              	 .cfi_restore 7
 957              	 .cfi_def_cfa_offset 0
 958 001a 7047     	 bx lr
 959              	.L67:
 960              	 .align 2
 961              	.L66:
 962 001c 00400050 	 .word 1342193664
 963              	 .cfi_endproc
 964              	.LFE175:
 966              	 .section .text.XMC_SCU_DisableTemperatureSensor,"ax",%progbits
 967              	 .align 2
 968              	 .global XMC_SCU_DisableTemperatureSensor
 969              	 .thumb
 970              	 .thumb_func
 972              	XMC_SCU_DisableTemperatureSensor:
 973              	.LFB176:
 307:../Libraries/XMCLib/src/xmc4_scu.c **** 
 308:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to disable die temperature measurement by powering the DTS module off. */
 309:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_DisableTemperatureSensor(void)
 310:../Libraries/XMCLib/src/xmc4_scu.c **** {
 974              	 .loc 3 310 0
 975              	 .cfi_startproc
 976              	 
 977              	 
 978              	 
 979 0000 80B4     	 push {r7}
 980              	.LCFI97:
 981              	 .cfi_def_cfa_offset 4
 982              	 .cfi_offset 7,-4
 983 0002 00AF     	 add r7,sp,#0
 984              	.LCFI98:
 985              	 .cfi_def_cfa_register 7
 311:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->DTSCON |= (uint32_t)SCU_GENERAL_DTSCON_PWD_Msk;
 986              	 .loc 3 311 0
 987 0004 054A     	 ldr r2,.L69
 988 0006 054B     	 ldr r3,.L69
 989 0008 D3F88C30 	 ldr r3,[r3,#140]
 990 000c 43F00103 	 orr r3,r3,#1
 991 0010 C2F88C30 	 str r3,[r2,#140]
 312:../Libraries/XMCLib/src/xmc4_scu.c **** }
 992              	 .loc 3 312 0
 993 0014 BD46     	 mov sp,r7
 994              	.LCFI99:
 995              	 .cfi_def_cfa_register 13
 996              	 
 997 0016 5DF8047B 	 ldr r7,[sp],#4
 998              	.LCFI100:
 999              	 .cfi_restore 7
 1000              	 .cfi_def_cfa_offset 0
 1001 001a 7047     	 bx lr
 1002              	.L70:
 1003              	 .align 2
 1004              	.L69:
 1005 001c 00400050 	 .word 1342193664
 1006              	 .cfi_endproc
 1007              	.LFE176:
 1009              	 .section .text.XMC_SCU_IsTemperatureSensorEnabled,"ax",%progbits
 1010              	 .align 2
 1011              	 .global XMC_SCU_IsTemperatureSensorEnabled
 1012              	 .thumb
 1013              	 .thumb_func
 1015              	XMC_SCU_IsTemperatureSensorEnabled:
 1016              	.LFB177:
 313:../Libraries/XMCLib/src/xmc4_scu.c **** 
 314:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to provide the die temperature sensor power status. */
 315:../Libraries/XMCLib/src/xmc4_scu.c **** bool XMC_SCU_IsTemperatureSensorEnabled(void)
 316:../Libraries/XMCLib/src/xmc4_scu.c **** {
 1017              	 .loc 3 316 0
 1018              	 .cfi_startproc
 1019              	 
 1020              	 
 1021              	 
 1022 0000 80B4     	 push {r7}
 1023              	.LCFI101:
 1024              	 .cfi_def_cfa_offset 4
 1025              	 .cfi_offset 7,-4
 1026 0002 00AF     	 add r7,sp,#0
 1027              	.LCFI102:
 1028              	 .cfi_def_cfa_register 7
 317:../Libraries/XMCLib/src/xmc4_scu.c ****   return ((SCU_GENERAL->DTSCON & SCU_GENERAL_DTSCON_PWD_Msk) == 0U);
 1029              	 .loc 3 317 0
 1030 0004 074B     	 ldr r3,.L73
 1031 0006 D3F88C30 	 ldr r3,[r3,#140]
 1032 000a 03F00103 	 and r3,r3,#1
 1033 000e 002B     	 cmp r3,#0
 1034 0010 0CBF     	 ite eq
 1035 0012 0123     	 moveq r3,#1
 1036 0014 0023     	 movne r3,#0
 1037 0016 DBB2     	 uxtb r3,r3
 318:../Libraries/XMCLib/src/xmc4_scu.c **** }
 1038              	 .loc 3 318 0
 1039 0018 1846     	 mov r0,r3
 1040 001a BD46     	 mov sp,r7
 1041              	.LCFI103:
 1042              	 .cfi_def_cfa_register 13
 1043              	 
 1044 001c 5DF8047B 	 ldr r7,[sp],#4
 1045              	.LCFI104:
 1046              	 .cfi_restore 7
 1047              	 .cfi_def_cfa_offset 0
 1048 0020 7047     	 bx lr
 1049              	.L74:
 1050 0022 00BF     	 .align 2
 1051              	.L73:
 1052 0024 00400050 	 .word 1342193664
 1053              	 .cfi_endproc
 1054              	.LFE177:
 1056              	 .section .text.XMC_SCU_IsTemperatureSensorReady,"ax",%progbits
 1057              	 .align 2
 1058              	 .global XMC_SCU_IsTemperatureSensorReady
 1059              	 .thumb
 1060              	 .thumb_func
 1062              	XMC_SCU_IsTemperatureSensorReady:
 1063              	.LFB178:
 319:../Libraries/XMCLib/src/xmc4_scu.c **** 
 320:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to check if the die temperature sensor is ready to start a measurement. */
 321:../Libraries/XMCLib/src/xmc4_scu.c **** bool XMC_SCU_IsTemperatureSensorReady(void)
 322:../Libraries/XMCLib/src/xmc4_scu.c **** {
 1064              	 .loc 3 322 0
 1065              	 .cfi_startproc
 1066              	 
 1067              	 
 1068              	 
 1069 0000 80B4     	 push {r7}
 1070              	.LCFI105:
 1071              	 .cfi_def_cfa_offset 4
 1072              	 .cfi_offset 7,-4
 1073 0002 00AF     	 add r7,sp,#0
 1074              	.LCFI106:
 1075              	 .cfi_def_cfa_register 7
 323:../Libraries/XMCLib/src/xmc4_scu.c ****   return ((SCU_GENERAL->DTSSTAT & SCU_GENERAL_DTSSTAT_RDY_Msk) != 0U);
 1076              	 .loc 3 323 0
 1077 0004 074B     	 ldr r3,.L77
 1078 0006 D3F89030 	 ldr r3,[r3,#144]
 1079 000a 03F48043 	 and r3,r3,#16384
 1080 000e 002B     	 cmp r3,#0
 1081 0010 14BF     	 ite ne
 1082 0012 0123     	 movne r3,#1
 1083 0014 0023     	 moveq r3,#0
 1084 0016 DBB2     	 uxtb r3,r3
 324:../Libraries/XMCLib/src/xmc4_scu.c **** }
 1085              	 .loc 3 324 0
 1086 0018 1846     	 mov r0,r3
 1087 001a BD46     	 mov sp,r7
 1088              	.LCFI107:
 1089              	 .cfi_def_cfa_register 13
 1090              	 
 1091 001c 5DF8047B 	 ldr r7,[sp],#4
 1092              	.LCFI108:
 1093              	 .cfi_restore 7
 1094              	 .cfi_def_cfa_offset 0
 1095 0020 7047     	 bx lr
 1096              	.L78:
 1097 0022 00BF     	 .align 2
 1098              	.L77:
 1099 0024 00400050 	 .word 1342193664
 1100              	 .cfi_endproc
 1101              	.LFE178:
 1103              	 .section .text.XMC_SCU_StartTemperatureMeasurement,"ax",%progbits
 1104              	 .align 2
 1105              	 .global XMC_SCU_StartTemperatureMeasurement
 1106              	 .thumb
 1107              	 .thumb_func
 1109              	XMC_SCU_StartTemperatureMeasurement:
 1110              	.LFB179:
 325:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to start device temperature measurements */
 326:../Libraries/XMCLib/src/xmc4_scu.c **** XMC_SCU_STATUS_t XMC_SCU_StartTemperatureMeasurement(void)
 327:../Libraries/XMCLib/src/xmc4_scu.c **** {
 1111              	 .loc 3 327 0
 1112              	 .cfi_startproc
 1113              	 
 1114              	 
 1115 0000 80B5     	 push {r7,lr}
 1116              	.LCFI109:
 1117              	 .cfi_def_cfa_offset 8
 1118              	 .cfi_offset 7,-8
 1119              	 .cfi_offset 14,-4
 1120 0002 82B0     	 sub sp,sp,#8
 1121              	.LCFI110:
 1122              	 .cfi_def_cfa_offset 16
 1123 0004 00AF     	 add r7,sp,#0
 1124              	.LCFI111:
 1125              	 .cfi_def_cfa_register 7
 328:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_SCU_STATUS_t status = XMC_SCU_STATUS_OK;
 1126              	 .loc 3 328 0
 1127 0006 0023     	 movs r3,#0
 1128 0008 FB71     	 strb r3,[r7,#7]
 329:../Libraries/XMCLib/src/xmc4_scu.c **** 
 330:../Libraries/XMCLib/src/xmc4_scu.c ****   if (XMC_SCU_IsTemperatureSensorEnabled() == false)
 1129              	 .loc 3 330 0
 1130 000a FFF7FEFF 	 bl XMC_SCU_IsTemperatureSensorEnabled
 1131 000e 0346     	 mov r3,r0
 1132 0010 83F00103 	 eor r3,r3,#1
 1133 0014 DBB2     	 uxtb r3,r3
 1134 0016 002B     	 cmp r3,#0
 1135 0018 01D0     	 beq .L80
 331:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 332:../Libraries/XMCLib/src/xmc4_scu.c ****     status = XMC_SCU_STATUS_ERROR;
 1136              	 .loc 3 332 0
 1137 001a 0123     	 movs r3,#1
 1138 001c FB71     	 strb r3,[r7,#7]
 1139              	.L80:
 333:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 334:../Libraries/XMCLib/src/xmc4_scu.c ****    
 335:../Libraries/XMCLib/src/xmc4_scu.c ****   if (XMC_SCU_IsTemperatureSensorBusy() == true)
 1140              	 .loc 3 335 0
 1141 001e FFF7FEFF 	 bl XMC_SCU_IsTemperatureSensorBusy
 1142 0022 0346     	 mov r3,r0
 1143 0024 002B     	 cmp r3,#0
 1144 0026 01D0     	 beq .L81
 336:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 337:../Libraries/XMCLib/src/xmc4_scu.c ****     status = XMC_SCU_STATUS_BUSY;
 1145              	 .loc 3 337 0
 1146 0028 0223     	 movs r3,#2
 1147 002a FB71     	 strb r3,[r7,#7]
 1148              	.L81:
 338:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 339:../Libraries/XMCLib/src/xmc4_scu.c **** 
 340:../Libraries/XMCLib/src/xmc4_scu.c ****   /* And start the measurement */
 341:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->DTSCON |= (uint32_t)SCU_GENERAL_DTSCON_START_Msk;
 1149              	 .loc 3 341 0
 1150 002c 064A     	 ldr r2,.L83
 1151 002e 064B     	 ldr r3,.L83
 1152 0030 D3F88C30 	 ldr r3,[r3,#140]
 1153 0034 43F00203 	 orr r3,r3,#2
 1154 0038 C2F88C30 	 str r3,[r2,#140]
 342:../Libraries/XMCLib/src/xmc4_scu.c ****   
 343:../Libraries/XMCLib/src/xmc4_scu.c ****   return (status);
 1155              	 .loc 3 343 0
 1156 003c FB79     	 ldrb r3,[r7,#7]
 344:../Libraries/XMCLib/src/xmc4_scu.c **** }
 1157              	 .loc 3 344 0
 1158 003e 1846     	 mov r0,r3
 1159 0040 0837     	 adds r7,r7,#8
 1160              	.LCFI112:
 1161              	 .cfi_def_cfa_offset 8
 1162 0042 BD46     	 mov sp,r7
 1163              	.LCFI113:
 1164              	 .cfi_def_cfa_register 13
 1165              	 
 1166 0044 80BD     	 pop {r7,pc}
 1167              	.L84:
 1168 0046 00BF     	 .align 2
 1169              	.L83:
 1170 0048 00400050 	 .word 1342193664
 1171              	 .cfi_endproc
 1172              	.LFE179:
 1174              	 .section .text.XMC_SCU_GetTemperatureMeasurement,"ax",%progbits
 1175              	 .align 2
 1176              	 .global XMC_SCU_GetTemperatureMeasurement
 1177              	 .thumb
 1178              	 .thumb_func
 1180              	XMC_SCU_GetTemperatureMeasurement:
 1181              	.LFB180:
 345:../Libraries/XMCLib/src/xmc4_scu.c **** 
 346:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to retrieve the temperature measured */
 347:../Libraries/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_GetTemperatureMeasurement(void)
 348:../Libraries/XMCLib/src/xmc4_scu.c **** {
 1182              	 .loc 3 348 0
 1183              	 .cfi_startproc
 1184              	 
 1185              	 
 1186 0000 80B5     	 push {r7,lr}
 1187              	.LCFI114:
 1188              	 .cfi_def_cfa_offset 8
 1189              	 .cfi_offset 7,-8
 1190              	 .cfi_offset 14,-4
 1191 0002 82B0     	 sub sp,sp,#8
 1192              	.LCFI115:
 1193              	 .cfi_def_cfa_offset 16
 1194 0004 00AF     	 add r7,sp,#0
 1195              	.LCFI116:
 1196              	 .cfi_def_cfa_register 7
 349:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t temperature;
 350:../Libraries/XMCLib/src/xmc4_scu.c **** 
 351:../Libraries/XMCLib/src/xmc4_scu.c ****   if (XMC_SCU_IsTemperatureSensorEnabled() == false)
 1197              	 .loc 3 351 0
 1198 0006 FFF7FEFF 	 bl XMC_SCU_IsTemperatureSensorEnabled
 1199 000a 0346     	 mov r3,r0
 1200 000c 83F00103 	 eor r3,r3,#1
 1201 0010 DBB2     	 uxtb r3,r3
 1202 0012 002B     	 cmp r3,#0
 1203 0014 03D0     	 beq .L86
 352:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 353:../Libraries/XMCLib/src/xmc4_scu.c ****     temperature = 0x7FFFFFFFUL;
 1204              	 .loc 3 353 0
 1205 0016 6FF00043 	 mvn r3,#-2147483648
 1206 001a 7B60     	 str r3,[r7,#4]
 1207 001c 05E0     	 b .L87
 1208              	.L86:
 354:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 355:../Libraries/XMCLib/src/xmc4_scu.c ****   else
 356:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 357:../Libraries/XMCLib/src/xmc4_scu.c ****     temperature = (uint32_t)((SCU_GENERAL->DTSSTAT & SCU_GENERAL_DTSSTAT_RESULT_Msk) >> SCU_GENERAL
 1209              	 .loc 3 357 0
 1210 001e 054B     	 ldr r3,.L89
 1211 0020 D3F89030 	 ldr r3,[r3,#144]
 1212 0024 C3F30903 	 ubfx r3,r3,#0,#10
 1213 0028 7B60     	 str r3,[r7,#4]
 1214              	.L87:
 358:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 359:../Libraries/XMCLib/src/xmc4_scu.c ****   
 360:../Libraries/XMCLib/src/xmc4_scu.c ****   return ((uint32_t)temperature);
 1215              	 .loc 3 360 0
 1216 002a 7B68     	 ldr r3,[r7,#4]
 361:../Libraries/XMCLib/src/xmc4_scu.c **** }
 1217              	 .loc 3 361 0
 1218 002c 1846     	 mov r0,r3
 1219 002e 0837     	 adds r7,r7,#8
 1220              	.LCFI117:
 1221              	 .cfi_def_cfa_offset 8
 1222 0030 BD46     	 mov sp,r7
 1223              	.LCFI118:
 1224              	 .cfi_def_cfa_register 13
 1225              	 
 1226 0032 80BD     	 pop {r7,pc}
 1227              	.L90:
 1228              	 .align 2
 1229              	.L89:
 1230 0034 00400050 	 .word 1342193664
 1231              	 .cfi_endproc
 1232              	.LFE180:
 1234              	 .section .text.XMC_SCU_IsTemperatureSensorBusy,"ax",%progbits
 1235              	 .align 2
 1236              	 .global XMC_SCU_IsTemperatureSensorBusy
 1237              	 .thumb
 1238              	 .thumb_func
 1240              	XMC_SCU_IsTemperatureSensorBusy:
 1241              	.LFB181:
 362:../Libraries/XMCLib/src/xmc4_scu.c **** 
 363:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to know whether Die temperature sensor is busy */
 364:../Libraries/XMCLib/src/xmc4_scu.c **** bool XMC_SCU_IsTemperatureSensorBusy(void)
 365:../Libraries/XMCLib/src/xmc4_scu.c **** {
 1242              	 .loc 3 365 0
 1243              	 .cfi_startproc
 1244              	 
 1245              	 
 1246              	 
 1247 0000 80B4     	 push {r7}
 1248              	.LCFI119:
 1249              	 .cfi_def_cfa_offset 4
 1250              	 .cfi_offset 7,-4
 1251 0002 00AF     	 add r7,sp,#0
 1252              	.LCFI120:
 1253              	 .cfi_def_cfa_register 7
 366:../Libraries/XMCLib/src/xmc4_scu.c ****   return ((SCU_GENERAL->DTSSTAT & SCU_GENERAL_DTSSTAT_BUSY_Msk) != 0U);
 1254              	 .loc 3 366 0
 1255 0004 074B     	 ldr r3,.L93
 1256 0006 D3F89030 	 ldr r3,[r3,#144]
 1257 000a 03F40043 	 and r3,r3,#32768
 1258 000e 002B     	 cmp r3,#0
 1259 0010 14BF     	 ite ne
 1260 0012 0123     	 movne r3,#1
 1261 0014 0023     	 moveq r3,#0
 1262 0016 DBB2     	 uxtb r3,r3
 367:../Libraries/XMCLib/src/xmc4_scu.c **** }
 1263              	 .loc 3 367 0
 1264 0018 1846     	 mov r0,r3
 1265 001a BD46     	 mov sp,r7
 1266              	.LCFI121:
 1267              	 .cfi_def_cfa_register 13
 1268              	 
 1269 001c 5DF8047B 	 ldr r7,[sp],#4
 1270              	.LCFI122:
 1271              	 .cfi_restore 7
 1272              	 .cfi_def_cfa_offset 0
 1273 0020 7047     	 bx lr
 1274              	.L94:
 1275 0022 00BF     	 .align 2
 1276              	.L93:
 1277 0024 00400050 	 .word 1342193664
 1278              	 .cfi_endproc
 1279              	.LFE181:
 1281              	 .section .text.XMC_SCU_WriteToRetentionMemory,"ax",%progbits
 1282              	 .align 2
 1283              	 .global XMC_SCU_WriteToRetentionMemory
 1284              	 .thumb
 1285              	 .thumb_func
 1287              	XMC_SCU_WriteToRetentionMemory:
 1288              	.LFB182:
 368:../Libraries/XMCLib/src/xmc4_scu.c **** 
 369:../Libraries/XMCLib/src/xmc4_scu.c **** 
 370:../Libraries/XMCLib/src/xmc4_scu.c **** #if defined(SCU_GENERAL_DTEMPLIM_LOWER_Msk) && defined(SCU_GENERAL_DTEMPLIM_UPPER_Msk)
 371:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to determine if device temperature has gone past the ceiling */
 372:../Libraries/XMCLib/src/xmc4_scu.c **** bool XMC_SCU_HighTemperature(void)
 373:../Libraries/XMCLib/src/xmc4_scu.c **** {
 374:../Libraries/XMCLib/src/xmc4_scu.c ****   bool ret_val;
 375:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t   dtscon;
 376:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t   dtempalarm;
 377:../Libraries/XMCLib/src/xmc4_scu.c ****   dtscon = SCU_GENERAL->DTSCON;
 378:../Libraries/XMCLib/src/xmc4_scu.c ****   dtscon = dtscon & SCU_GENERAL_DTSCON_PWD_Msk;
 379:../Libraries/XMCLib/src/xmc4_scu.c **** 
 380:../Libraries/XMCLib/src/xmc4_scu.c ****   ret_val = false;
 381:../Libraries/XMCLib/src/xmc4_scu.c **** 
 382:../Libraries/XMCLib/src/xmc4_scu.c ****   /* Any audit makes sense only if the DTS were powered up */  
 383:../Libraries/XMCLib/src/xmc4_scu.c ****   if(dtscon)
 384:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 385:../Libraries/XMCLib/src/xmc4_scu.c ****     /* Powered down - return false */
 386:../Libraries/XMCLib/src/xmc4_scu.c ****     ret_val = false;
 387:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 388:../Libraries/XMCLib/src/xmc4_scu.c ****   else
 389:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 390:../Libraries/XMCLib/src/xmc4_scu.c ****     /* Powered up - Read the overflow bit and decide accordingly*/
 391:../Libraries/XMCLib/src/xmc4_scu.c ****     dtempalarm = SCU_GENERAL->DTEMPALARM;
 392:../Libraries/XMCLib/src/xmc4_scu.c ****     dtempalarm = dtempalarm & SCU_GENERAL_DTEMPALARM_OVERFL_Msk;
 393:../Libraries/XMCLib/src/xmc4_scu.c ****     
 394:../Libraries/XMCLib/src/xmc4_scu.c ****     if(dtempalarm)
 395:../Libraries/XMCLib/src/xmc4_scu.c ****     {
 396:../Libraries/XMCLib/src/xmc4_scu.c ****       ret_val = true;
 397:../Libraries/XMCLib/src/xmc4_scu.c ****     }
 398:../Libraries/XMCLib/src/xmc4_scu.c ****     else
 399:../Libraries/XMCLib/src/xmc4_scu.c ****     {
 400:../Libraries/XMCLib/src/xmc4_scu.c ****       ret_val = false;
 401:../Libraries/XMCLib/src/xmc4_scu.c ****     }
 402:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 403:../Libraries/XMCLib/src/xmc4_scu.c ****   return (ret_val);
 404:../Libraries/XMCLib/src/xmc4_scu.c **** }
 405:../Libraries/XMCLib/src/xmc4_scu.c **** 
 406:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to program raw values of temperature limits into the DTS */
 407:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_SetRawTempLimits(const uint32_t lower_temp, const uint32_t upper_temp)
 408:../Libraries/XMCLib/src/xmc4_scu.c **** {
 409:../Libraries/XMCLib/src/xmc4_scu.c ****   /* Power up the DTS module */
 410:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->DTSCON &= (uint32_t)~SCU_GENERAL_DTSCON_PWD_Msk;
 411:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->DTEMPLIM = 0;
 412:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->DTEMPLIM = (lower_temp & SCU_GENERAL_DTEMPLIM_LOWER_Msk);
 413:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->DTEMPLIM |= (uint32_t)((upper_temp & SCU_GENERAL_DTEMPLIM_LOWER_Msk) << SCU_GENERAL_
 414:../Libraries/XMCLib/src/xmc4_scu.c **** }
 415:../Libraries/XMCLib/src/xmc4_scu.c **** 
 416:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to determine if device temperature has gone below the stipulated limit */
 417:../Libraries/XMCLib/src/xmc4_scu.c **** bool XMC_SCU_LowTemperature(void)
 418:../Libraries/XMCLib/src/xmc4_scu.c **** {
 419:../Libraries/XMCLib/src/xmc4_scu.c ****   bool ret_val;
 420:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t   dtscon;
 421:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t   dtempalarm;
 422:../Libraries/XMCLib/src/xmc4_scu.c ****   dtscon = SCU_GENERAL->DTSCON;
 423:../Libraries/XMCLib/src/xmc4_scu.c ****   dtscon = dtscon & SCU_GENERAL_DTSCON_PWD_Msk;
 424:../Libraries/XMCLib/src/xmc4_scu.c **** 
 425:../Libraries/XMCLib/src/xmc4_scu.c ****   ret_val = false;
 426:../Libraries/XMCLib/src/xmc4_scu.c **** 
 427:../Libraries/XMCLib/src/xmc4_scu.c ****   /* Any audit makes sense only if the DTS were powered up */  
 428:../Libraries/XMCLib/src/xmc4_scu.c ****   if(dtscon)
 429:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 430:../Libraries/XMCLib/src/xmc4_scu.c ****     /* Powered down - return false */
 431:../Libraries/XMCLib/src/xmc4_scu.c ****     ret_val = false;
 432:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 433:../Libraries/XMCLib/src/xmc4_scu.c ****   else
 434:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 435:../Libraries/XMCLib/src/xmc4_scu.c ****     /* Powered up - Read the overflow bit and decide accordingly*/
 436:../Libraries/XMCLib/src/xmc4_scu.c ****     dtempalarm = SCU_GENERAL->DTEMPALARM;
 437:../Libraries/XMCLib/src/xmc4_scu.c ****     dtempalarm = dtempalarm & SCU_GENERAL_DTEMPALARM_UNDERFL_Msk;
 438:../Libraries/XMCLib/src/xmc4_scu.c ****     
 439:../Libraries/XMCLib/src/xmc4_scu.c ****     if(dtempalarm)
 440:../Libraries/XMCLib/src/xmc4_scu.c ****     {
 441:../Libraries/XMCLib/src/xmc4_scu.c ****       ret_val = true;
 442:../Libraries/XMCLib/src/xmc4_scu.c ****     }
 443:../Libraries/XMCLib/src/xmc4_scu.c ****     else
 444:../Libraries/XMCLib/src/xmc4_scu.c ****     {
 445:../Libraries/XMCLib/src/xmc4_scu.c ****       ret_val = false;
 446:../Libraries/XMCLib/src/xmc4_scu.c ****     }
 447:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 448:../Libraries/XMCLib/src/xmc4_scu.c ****   
 449:../Libraries/XMCLib/src/xmc4_scu.c ****   return (ret_val);
 450:../Libraries/XMCLib/src/xmc4_scu.c **** }
 451:../Libraries/XMCLib/src/xmc4_scu.c **** #endif  
 452:../Libraries/XMCLib/src/xmc4_scu.c **** 
 453:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to write into Retention memory in hibernate domain */
 454:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_WriteToRetentionMemory(uint32_t address, uint32_t data)
 455:../Libraries/XMCLib/src/xmc4_scu.c **** {
 1289              	 .loc 3 455 0
 1290              	 .cfi_startproc
 1291              	 
 1292              	 
 1293              	 
 1294 0000 80B4     	 push {r7}
 1295              	.LCFI123:
 1296              	 .cfi_def_cfa_offset 4
 1297              	 .cfi_offset 7,-4
 1298 0002 85B0     	 sub sp,sp,#20
 1299              	.LCFI124:
 1300              	 .cfi_def_cfa_offset 24
 1301 0004 00AF     	 add r7,sp,#0
 1302              	.LCFI125:
 1303              	 .cfi_def_cfa_register 7
 1304 0006 7860     	 str r0,[r7,#4]
 1305 0008 3960     	 str r1,[r7]
 456:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t rmacr;
 457:../Libraries/XMCLib/src/xmc4_scu.c ****   
 458:../Libraries/XMCLib/src/xmc4_scu.c ****   /* Get the address right */  
 459:../Libraries/XMCLib/src/xmc4_scu.c ****   rmacr = (uint32_t)((address << SCU_GENERAL_RMACR_ADDR_Pos) & (uint32_t)SCU_GENERAL_RMACR_ADDR_Msk
 1306              	 .loc 3 459 0
 1307 000a 7B68     	 ldr r3,[r7,#4]
 1308 000c 1B04     	 lsls r3,r3,#16
 1309 000e 03F47023 	 and r3,r3,#983040
 1310 0012 FB60     	 str r3,[r7,#12]
 460:../Libraries/XMCLib/src/xmc4_scu.c ****   
 461:../Libraries/XMCLib/src/xmc4_scu.c ****   /* Transfer from RMDATA to Retention memory */
 462:../Libraries/XMCLib/src/xmc4_scu.c ****   rmacr |= (uint32_t)(SCU_GENERAL_RMACR_RDWR_Msk);
 1311              	 .loc 3 462 0
 1312 0014 FB68     	 ldr r3,[r7,#12]
 1313 0016 43F00103 	 orr r3,r3,#1
 1314 001a FB60     	 str r3,[r7,#12]
 463:../Libraries/XMCLib/src/xmc4_scu.c ****   
 464:../Libraries/XMCLib/src/xmc4_scu.c ****   /* Write desired data into RMDATA register */  
 465:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->RMDATA = data;
 1315              	 .loc 3 465 0
 1316 001c 0A4A     	 ldr r2,.L97
 1317 001e 3B68     	 ldr r3,[r7]
 1318 0020 C2F8CC30 	 str r3,[r2,#204]
 466:../Libraries/XMCLib/src/xmc4_scu.c ****   
 467:../Libraries/XMCLib/src/xmc4_scu.c ****   /* Write address & direction of transfer into RMACR register */  
 468:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->RMACR = rmacr;
 1319              	 .loc 3 468 0
 1320 0024 084A     	 ldr r2,.L97
 1321 0026 FB68     	 ldr r3,[r7,#12]
 1322 0028 C2F8C830 	 str r3,[r2,#200]
 469:../Libraries/XMCLib/src/xmc4_scu.c ****   
 470:../Libraries/XMCLib/src/xmc4_scu.c ****   /* Wait until the update of RMX register in hibernate domain is completed */
 471:../Libraries/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_RMX_Msk)
 1323              	 .loc 3 471 0
 1324 002c 00BF     	 nop
 1325              	.L96:
 1326              	 .loc 3 471 0 is_stmt 0 discriminator 1
 1327 002e 064B     	 ldr r3,.L97
 1328 0030 D3F8C430 	 ldr r3,[r3,#196]
 1329 0034 03F40053 	 and r3,r3,#8192
 1330 0038 002B     	 cmp r3,#0
 1331 003a F8D1     	 bne .L96
 472:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 473:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 474:../Libraries/XMCLib/src/xmc4_scu.c **** }
 1332              	 .loc 3 474 0 is_stmt 1
 1333 003c 1437     	 adds r7,r7,#20
 1334              	.LCFI126:
 1335              	 .cfi_def_cfa_offset 4
 1336 003e BD46     	 mov sp,r7
 1337              	.LCFI127:
 1338              	 .cfi_def_cfa_register 13
 1339              	 
 1340 0040 5DF8047B 	 ldr r7,[sp],#4
 1341              	.LCFI128:
 1342              	 .cfi_restore 7
 1343              	 .cfi_def_cfa_offset 0
 1344 0044 7047     	 bx lr
 1345              	.L98:
 1346 0046 00BF     	 .align 2
 1347              	.L97:
 1348 0048 00400050 	 .word 1342193664
 1349              	 .cfi_endproc
 1350              	.LFE182:
 1352              	 .section .text.XMC_SCU_ReadFromRetentionMemory,"ax",%progbits
 1353              	 .align 2
 1354              	 .global XMC_SCU_ReadFromRetentionMemory
 1355              	 .thumb
 1356              	 .thumb_func
 1358              	XMC_SCU_ReadFromRetentionMemory:
 1359              	.LFB183:
 475:../Libraries/XMCLib/src/xmc4_scu.c **** 
 476:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to read from Retention memory in hibernate domain */
 477:../Libraries/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_ReadFromRetentionMemory(uint32_t address)
 478:../Libraries/XMCLib/src/xmc4_scu.c **** {
 1360              	 .loc 3 478 0
 1361              	 .cfi_startproc
 1362              	 
 1363              	 
 1364              	 
 1365 0000 80B4     	 push {r7}
 1366              	.LCFI129:
 1367              	 .cfi_def_cfa_offset 4
 1368              	 .cfi_offset 7,-4
 1369 0002 85B0     	 sub sp,sp,#20
 1370              	.LCFI130:
 1371              	 .cfi_def_cfa_offset 24
 1372 0004 00AF     	 add r7,sp,#0
 1373              	.LCFI131:
 1374              	 .cfi_def_cfa_register 7
 1375 0006 7860     	 str r0,[r7,#4]
 479:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t rmacr;
 480:../Libraries/XMCLib/src/xmc4_scu.c **** 
 481:../Libraries/XMCLib/src/xmc4_scu.c ****   /* Get the address right */  
 482:../Libraries/XMCLib/src/xmc4_scu.c ****   rmacr = ((uint32_t)(address << SCU_GENERAL_RMACR_ADDR_Pos) & (uint32_t)SCU_GENERAL_RMACR_ADDR_Msk
 1376              	 .loc 3 482 0
 1377 0008 7B68     	 ldr r3,[r7,#4]
 1378 000a 1B04     	 lsls r3,r3,#16
 1379 000c 03F47023 	 and r3,r3,#983040
 1380 0010 FB60     	 str r3,[r7,#12]
 483:../Libraries/XMCLib/src/xmc4_scu.c ****   
 484:../Libraries/XMCLib/src/xmc4_scu.c ****   /* Transfer from RMDATA to Retention memory */
 485:../Libraries/XMCLib/src/xmc4_scu.c ****   rmacr &= ~((uint32_t)(SCU_GENERAL_RMACR_RDWR_Msk));
 1381              	 .loc 3 485 0
 1382 0012 FB68     	 ldr r3,[r7,#12]
 1383 0014 23F00103 	 bic r3,r3,#1
 1384 0018 FB60     	 str r3,[r7,#12]
 486:../Libraries/XMCLib/src/xmc4_scu.c ****   
 487:../Libraries/XMCLib/src/xmc4_scu.c ****   /* Writing an adress & direction of transfer into RMACR register */  
 488:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->RMACR = rmacr;
 1385              	 .loc 3 488 0
 1386 001a 0A4A     	 ldr r2,.L102
 1387 001c FB68     	 ldr r3,[r7,#12]
 1388 001e C2F8C830 	 str r3,[r2,#200]
 489:../Libraries/XMCLib/src/xmc4_scu.c ****   
 490:../Libraries/XMCLib/src/xmc4_scu.c ****   /* Wait until the update of RMX register in hibernate domain is completed */
 491:../Libraries/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_RMX_Msk)
 1389              	 .loc 3 491 0
 1390 0022 00BF     	 nop
 1391              	.L100:
 1392              	 .loc 3 491 0 is_stmt 0 discriminator 1
 1393 0024 074B     	 ldr r3,.L102
 1394 0026 D3F8C430 	 ldr r3,[r3,#196]
 1395 002a 03F40053 	 and r3,r3,#8192
 1396 002e 002B     	 cmp r3,#0
 1397 0030 F8D1     	 bne .L100
 492:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 493:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 494:../Libraries/XMCLib/src/xmc4_scu.c **** 
 495:../Libraries/XMCLib/src/xmc4_scu.c ****   return (SCU_GENERAL->RMDATA);
 1398              	 .loc 3 495 0 is_stmt 1
 1399 0032 044B     	 ldr r3,.L102
 1400 0034 D3F8CC30 	 ldr r3,[r3,#204]
 496:../Libraries/XMCLib/src/xmc4_scu.c **** }
 1401              	 .loc 3 496 0
 1402 0038 1846     	 mov r0,r3
 1403 003a 1437     	 adds r7,r7,#20
 1404              	.LCFI132:
 1405              	 .cfi_def_cfa_offset 4
 1406 003c BD46     	 mov sp,r7
 1407              	.LCFI133:
 1408              	 .cfi_def_cfa_register 13
 1409              	 
 1410 003e 5DF8047B 	 ldr r7,[sp],#4
 1411              	.LCFI134:
 1412              	 .cfi_restore 7
 1413              	 .cfi_def_cfa_offset 0
 1414 0042 7047     	 bx lr
 1415              	.L103:
 1416              	 .align 2
 1417              	.L102:
 1418 0044 00400050 	 .word 1342193664
 1419              	 .cfi_endproc
 1420              	.LFE183:
 1422              	 .section .text.XMC_SCU_CLOCK_Init,"ax",%progbits
 1423              	 .align 2
 1424              	 .global XMC_SCU_CLOCK_Init
 1425              	 .thumb
 1426              	 .thumb_func
 1428              	XMC_SCU_CLOCK_Init:
 1429              	.LFB184:
 497:../Libraries/XMCLib/src/xmc4_scu.c **** 
 498:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to initialize the clock tree */
 499:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_Init(const XMC_SCU_CLOCK_CONFIG_t *const config)
 500:../Libraries/XMCLib/src/xmc4_scu.c **** {
 1430              	 .loc 3 500 0
 1431              	 .cfi_startproc
 1432              	 
 1433              	 
 1434 0000 B0B5     	 push {r4,r5,r7,lr}
 1435              	.LCFI135:
 1436              	 .cfi_def_cfa_offset 16
 1437              	 .cfi_offset 4,-16
 1438              	 .cfi_offset 5,-12
 1439              	 .cfi_offset 7,-8
 1440              	 .cfi_offset 14,-4
 1441 0002 84B0     	 sub sp,sp,#16
 1442              	.LCFI136:
 1443              	 .cfi_def_cfa_offset 32
 1444 0004 02AF     	 add r7,sp,#8
 1445              	.LCFI137:
 1446              	 .cfi_def_cfa 7,24
 1447 0006 7860     	 str r0,[r7,#4]
 501:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", config->fsys_clkdiv != 0);
 502:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", config->fcpu_clkdiv != 0);
 503:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", config->fccu_clkdiv != 0);
 504:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", config->fperipheral_clkdiv != 0);
 505:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", ((config->syspll_config.p_div != 0) &&
 506:../Libraries/XMCLib/src/xmc4_scu.c ****                   (config->syspll_config.mode == XMC_SCU_CLOCK_SYSPLL_MODE_NORMAL)) ||
 507:../Libraries/XMCLib/src/xmc4_scu.c ****                   (config->syspll_config.mode == XMC_SCU_CLOCK_SYSPLL_MODE_PRESCALAR));
 508:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", ((config->syspll_config.n_div != 0) &&
 509:../Libraries/XMCLib/src/xmc4_scu.c ****                   (config->syspll_config.mode == XMC_SCU_CLOCK_SYSPLL_MODE_NORMAL)) ||
 510:../Libraries/XMCLib/src/xmc4_scu.c ****                   (config->syspll_config.mode == XMC_SCU_CLOCK_SYSPLL_MODE_PRESCALAR));
 511:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", (config->syspll_config.k_div != 0) &&
 512:../Libraries/XMCLib/src/xmc4_scu.c ****                  ((config->syspll_config.mode == XMC_SCU_CLOCK_SYSPLL_MODE_NORMAL) ||
 513:../Libraries/XMCLib/src/xmc4_scu.c ****                   (config->syspll_config.mode == XMC_SCU_CLOCK_SYSPLL_MODE_PRESCALAR)));
 514:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", ((config->fsys_clksrc == XMC_SCU_CLOCK_SYSCLKSRC_PLL) ||
 515:../Libraries/XMCLib/src/xmc4_scu.c ****                  (config->fsys_clksrc == XMC_SCU_CLOCK_SYSCLKSRC_OFI)) &&
 516:../Libraries/XMCLib/src/xmc4_scu.c ****                  ((config->syspll_config.mode == XMC_SCU_CLOCK_SYSPLL_MODE_NORMAL) ||
 517:../Libraries/XMCLib/src/xmc4_scu.c ****                   (config->syspll_config.mode == XMC_SCU_CLOCK_SYSPLL_MODE_PRESCALAR)));
 518:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", ((config->fstdby_clksrc == XMC_SCU_HIB_STDBYCLKSRC_OSCULP) && (config->enable_oscu
 519:../Libraries/XMCLib/src/xmc4_scu.c ****                  (config->fstdby_clksrc != XMC_SCU_HIB_STDBYCLKSRC_OSCULP));
 520:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", ((config->syspll_config.clksrc == XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP) &&
 521:../Libraries/XMCLib/src/xmc4_scu.c ****                  (config->enable_oschp == true)) || (config->syspll_config.clksrc != XMC_SCU_CLOCK_
 522:../Libraries/XMCLib/src/xmc4_scu.c **** 
 523:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_SCU_CLOCK_SetSystemClockSource(XMC_SCU_CLOCK_SYSCLKSRC_OFI);
 1448              	 .loc 3 523 0
 1449 0008 0020     	 movs r0,#0
 1450 000a FFF7FEFF 	 bl XMC_SCU_CLOCK_SetSystemClockSource
 524:../Libraries/XMCLib/src/xmc4_scu.c **** 
 525:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_SCU_HIB_EnableHibernateDomain();
 1451              	 .loc 3 525 0
 1452 000e FFF7FEFF 	 bl XMC_SCU_HIB_EnableHibernateDomain
 526:../Libraries/XMCLib/src/xmc4_scu.c ****   if (config->enable_osculp == true)
 1453              	 .loc 3 526 0
 1454 0012 7B68     	 ldr r3,[r7,#4]
 1455 0014 DB79     	 ldrb r3,[r3,#7]
 1456 0016 002B     	 cmp r3,#0
 1457 0018 0AD0     	 beq .L105
 527:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 528:../Libraries/XMCLib/src/xmc4_scu.c ****     XMC_SCU_CLOCK_EnableLowPowerOscillator();
 1458              	 .loc 3 528 0
 1459 001a FFF7FEFF 	 bl XMC_SCU_CLOCK_EnableLowPowerOscillator
 529:../Libraries/XMCLib/src/xmc4_scu.c ****     while(XMC_SCU_CLOCK_IsLowPowerOscillatorStable() == false);
 1460              	 .loc 3 529 0
 1461 001e 00BF     	 nop
 1462              	.L106:
 1463              	 .loc 3 529 0 is_stmt 0 discriminator 1
 1464 0020 FFF7FEFF 	 bl XMC_SCU_CLOCK_IsLowPowerOscillatorStable
 1465 0024 0346     	 mov r3,r0
 1466 0026 83F00103 	 eor r3,r3,#1
 1467 002a DBB2     	 uxtb r3,r3
 1468 002c 002B     	 cmp r3,#0
 1469 002e F7D1     	 bne .L106
 1470              	.L105:
 530:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 531:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_SCU_HIB_SetStandbyClockSource(config->fstdby_clksrc);
 1471              	 .loc 3 531 0 is_stmt 1
 1472 0030 7B68     	 ldr r3,[r7,#4]
 1473 0032 5B7A     	 ldrb r3,[r3,#9]
 1474 0034 1846     	 mov r0,r3
 1475 0036 FFF7FEFF 	 bl XMC_SCU_HIB_SetStandbyClockSource
 532:../Libraries/XMCLib/src/xmc4_scu.c **** 
 533:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_SCU_CLOCK_SetBackupClockCalibrationMode(config->calibration_mode);
 1476              	 .loc 3 533 0
 1477 003a 7B68     	 ldr r3,[r7,#4]
 1478 003c 1B7A     	 ldrb r3,[r3,#8]
 1479 003e 1846     	 mov r0,r3
 1480 0040 FFF7FEFF 	 bl XMC_SCU_CLOCK_SetBackupClockCalibrationMode
 534:../Libraries/XMCLib/src/xmc4_scu.c **** 
 535:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_SCU_CLOCK_SetSystemClockDivider((uint32_t)config->fsys_clkdiv);
 1481              	 .loc 3 535 0
 1482 0044 7B68     	 ldr r3,[r7,#4]
 1483 0046 1B7C     	 ldrb r3,[r3,#16]
 1484 0048 1846     	 mov r0,r3
 1485 004a FFF7FEFF 	 bl XMC_SCU_CLOCK_SetSystemClockDivider
 536:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_SCU_CLOCK_SetCpuClockDivider((uint32_t)config->fcpu_clkdiv);
 1486              	 .loc 3 536 0
 1487 004e 7B68     	 ldr r3,[r7,#4]
 1488 0050 5B7C     	 ldrb r3,[r3,#17]
 1489 0052 1846     	 mov r0,r3
 1490 0054 FFF7FEFF 	 bl XMC_SCU_CLOCK_SetCpuClockDivider
 537:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_SCU_CLOCK_SetCcuClockDivider((uint32_t)config->fccu_clkdiv);
 1491              	 .loc 3 537 0
 1492 0058 7B68     	 ldr r3,[r7,#4]
 1493 005a 9B7C     	 ldrb r3,[r3,#18]
 1494 005c 1846     	 mov r0,r3
 1495 005e FFF7FEFF 	 bl XMC_SCU_CLOCK_SetCcuClockDivider
 538:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_SCU_CLOCK_SetPeripheralClockDivider((uint32_t)config->fperipheral_clkdiv);
 1496              	 .loc 3 538 0
 1497 0062 7B68     	 ldr r3,[r7,#4]
 1498 0064 DB7C     	 ldrb r3,[r3,#19]
 1499 0066 1846     	 mov r0,r3
 1500 0068 FFF7FEFF 	 bl XMC_SCU_CLOCK_SetPeripheralClockDivider
 539:../Libraries/XMCLib/src/xmc4_scu.c **** 
 540:../Libraries/XMCLib/src/xmc4_scu.c ****   if (config->enable_oschp == true)
 1501              	 .loc 3 540 0
 1502 006c 7B68     	 ldr r3,[r7,#4]
 1503 006e 9B79     	 ldrb r3,[r3,#6]
 1504 0070 002B     	 cmp r3,#0
 1505 0072 0AD0     	 beq .L107
 541:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 542:../Libraries/XMCLib/src/xmc4_scu.c ****     XMC_SCU_CLOCK_EnableHighPerformanceOscillator();
 1506              	 .loc 3 542 0
 1507 0074 FFF7FEFF 	 bl XMC_SCU_CLOCK_EnableHighPerformanceOscillator
 543:../Libraries/XMCLib/src/xmc4_scu.c ****     while(XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable() == false);
 1508              	 .loc 3 543 0
 1509 0078 00BF     	 nop
 1510              	.L108:
 1511              	 .loc 3 543 0 is_stmt 0 discriminator 1
 1512 007a FFF7FEFF 	 bl XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable
 1513 007e 0346     	 mov r3,r0
 1514 0080 83F00103 	 eor r3,r3,#1
 1515 0084 DBB2     	 uxtb r3,r3
 1516 0086 002B     	 cmp r3,#0
 1517 0088 F7D1     	 bne .L108
 1518              	.L107:
 544:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 545:../Libraries/XMCLib/src/xmc4_scu.c **** 
 546:../Libraries/XMCLib/src/xmc4_scu.c ****   if (config->syspll_config.mode == XMC_SCU_CLOCK_SYSPLL_MODE_DISABLED)
 1519              	 .loc 3 546 0 is_stmt 1
 1520 008a 7B68     	 ldr r3,[r7,#4]
 1521 008c DB78     	 ldrb r3,[r3,#3]
 1522 008e 002B     	 cmp r3,#0
 1523 0090 02D1     	 bne .L109
 547:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 548:../Libraries/XMCLib/src/xmc4_scu.c ****     XMC_SCU_CLOCK_DisableSystemPll();
 1524              	 .loc 3 548 0
 1525 0092 FFF7FEFF 	 bl XMC_SCU_CLOCK_DisableSystemPll
 1526 0096 14E0     	 b .L110
 1527              	.L109:
 549:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 550:../Libraries/XMCLib/src/xmc4_scu.c ****   else
 551:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 552:../Libraries/XMCLib/src/xmc4_scu.c **** 
 553:../Libraries/XMCLib/src/xmc4_scu.c ****     XMC_SCU_CLOCK_EnableSystemPll();
 1528              	 .loc 3 553 0
 1529 0098 FFF7FEFF 	 bl XMC_SCU_CLOCK_EnableSystemPll
 554:../Libraries/XMCLib/src/xmc4_scu.c ****     XMC_SCU_CLOCK_StartSystemPll(config->syspll_config.clksrc,
 1530              	 .loc 3 554 0
 1531 009c 7B68     	 ldr r3,[r7,#4]
 1532 009e 9988     	 ldrh r1,[r3,#4]
 1533 00a0 7B68     	 ldr r3,[r7,#4]
 1534 00a2 DA78     	 ldrb r2,[r3,#3]
 555:../Libraries/XMCLib/src/xmc4_scu.c ****                                  config->syspll_config.mode,
 556:../Libraries/XMCLib/src/xmc4_scu.c ****                                  (uint32_t)config->syspll_config.p_div,
 1535              	 .loc 3 556 0
 1536 00a4 7B68     	 ldr r3,[r7,#4]
 1537 00a6 5B78     	 ldrb r3,[r3,#1]
 554:../Libraries/XMCLib/src/xmc4_scu.c ****     XMC_SCU_CLOCK_StartSystemPll(config->syspll_config.clksrc,
 1538              	 .loc 3 554 0
 1539 00a8 1D46     	 mov r5,r3
 557:../Libraries/XMCLib/src/xmc4_scu.c ****                                  (uint32_t)config->syspll_config.n_div,
 1540              	 .loc 3 557 0
 1541 00aa 7B68     	 ldr r3,[r7,#4]
 1542 00ac 1B78     	 ldrb r3,[r3]
 554:../Libraries/XMCLib/src/xmc4_scu.c ****     XMC_SCU_CLOCK_StartSystemPll(config->syspll_config.clksrc,
 1543              	 .loc 3 554 0
 1544 00ae 1C46     	 mov r4,r3
 558:../Libraries/XMCLib/src/xmc4_scu.c ****                                  (uint32_t)config->syspll_config.k_div);
 1545              	 .loc 3 558 0
 1546 00b0 7B68     	 ldr r3,[r7,#4]
 1547 00b2 9B78     	 ldrb r3,[r3,#2]
 554:../Libraries/XMCLib/src/xmc4_scu.c ****                                  config->syspll_config.mode,
 1548              	 .loc 3 554 0
 1549 00b4 0093     	 str r3,[sp]
 1550 00b6 0846     	 mov r0,r1
 1551 00b8 1146     	 mov r1,r2
 1552 00ba 2A46     	 mov r2,r5
 1553 00bc 2346     	 mov r3,r4
 1554 00be FFF7FEFF 	 bl XMC_SCU_CLOCK_StartSystemPll
 1555              	.L110:
 559:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 560:../Libraries/XMCLib/src/xmc4_scu.c **** 
 561:../Libraries/XMCLib/src/xmc4_scu.c ****   /* use SYSPLL? */
 562:../Libraries/XMCLib/src/xmc4_scu.c ****   if (config->fsys_clksrc == XMC_SCU_CLOCK_SYSCLKSRC_PLL)
 1556              	 .loc 3 562 0
 1557 00c2 7B68     	 ldr r3,[r7,#4]
 1558 00c4 DB68     	 ldr r3,[r3,#12]
 1559 00c6 B3F5803F 	 cmp r3,#65536
 1560 00ca 03D1     	 bne .L111
 563:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 564:../Libraries/XMCLib/src/xmc4_scu.c ****     XMC_SCU_CLOCK_SetSystemClockSource(XMC_SCU_CLOCK_SYSCLKSRC_PLL);    
 1561              	 .loc 3 564 0
 1562 00cc 4FF48030 	 mov r0,#65536
 1563 00d0 FFF7FEFF 	 bl XMC_SCU_CLOCK_SetSystemClockSource
 1564              	.L111:
 565:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 566:../Libraries/XMCLib/src/xmc4_scu.c ****   SystemCoreClockUpdate();
 1565              	 .loc 3 566 0
 1566 00d4 FFF7FEFF 	 bl SystemCoreClockUpdate
 567:../Libraries/XMCLib/src/xmc4_scu.c **** }
 1567              	 .loc 3 567 0
 1568 00d8 0837     	 adds r7,r7,#8
 1569              	.LCFI138:
 1570              	 .cfi_def_cfa_offset 16
 1571 00da BD46     	 mov sp,r7
 1572              	.LCFI139:
 1573              	 .cfi_def_cfa_register 13
 1574              	 
 1575 00dc B0BD     	 pop {r4,r5,r7,pc}
 1576              	 .cfi_endproc
 1577              	.LFE184:
 1579 00de 00BF     	 .section .text.XMC_SCU_TRAP_Enable,"ax",%progbits
 1580              	 .align 2
 1581              	 .global XMC_SCU_TRAP_Enable
 1582              	 .thumb
 1583              	 .thumb_func
 1585              	XMC_SCU_TRAP_Enable:
 1586              	.LFB185:
 568:../Libraries/XMCLib/src/xmc4_scu.c **** 
 569:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to enable a trap source */
 570:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_TRAP_Enable(const uint32_t trap)
 571:../Libraries/XMCLib/src/xmc4_scu.c **** {
 1587              	 .loc 3 571 0
 1588              	 .cfi_startproc
 1589              	 
 1590              	 
 1591              	 
 1592 0000 80B4     	 push {r7}
 1593              	.LCFI140:
 1594              	 .cfi_def_cfa_offset 4
 1595              	 .cfi_offset 7,-4
 1596 0002 83B0     	 sub sp,sp,#12
 1597              	.LCFI141:
 1598              	 .cfi_def_cfa_offset 16
 1599 0004 00AF     	 add r7,sp,#0
 1600              	.LCFI142:
 1601              	 .cfi_def_cfa_register 7
 1602 0006 7860     	 str r0,[r7,#4]
 572:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_TRAP->TRAPDIS &= (uint32_t)~trap;
 1603              	 .loc 3 572 0
 1604 0008 0549     	 ldr r1,.L113
 1605 000a 054B     	 ldr r3,.L113
 1606 000c 9A68     	 ldr r2,[r3,#8]
 1607 000e 7B68     	 ldr r3,[r7,#4]
 1608 0010 DB43     	 mvns r3,r3
 1609 0012 1340     	 ands r3,r3,r2
 1610 0014 8B60     	 str r3,[r1,#8]
 573:../Libraries/XMCLib/src/xmc4_scu.c **** }
 1611              	 .loc 3 573 0
 1612 0016 0C37     	 adds r7,r7,#12
 1613              	.LCFI143:
 1614              	 .cfi_def_cfa_offset 4
 1615 0018 BD46     	 mov sp,r7
 1616              	.LCFI144:
 1617              	 .cfi_def_cfa_register 13
 1618              	 
 1619 001a 5DF8047B 	 ldr r7,[sp],#4
 1620              	.LCFI145:
 1621              	 .cfi_restore 7
 1622              	 .cfi_def_cfa_offset 0
 1623 001e 7047     	 bx lr
 1624              	.L114:
 1625              	 .align 2
 1626              	.L113:
 1627 0020 60410050 	 .word 1342194016
 1628              	 .cfi_endproc
 1629              	.LFE185:
 1631              	 .section .text.XMC_SCU_TRAP_Disable,"ax",%progbits
 1632              	 .align 2
 1633              	 .global XMC_SCU_TRAP_Disable
 1634              	 .thumb
 1635              	 .thumb_func
 1637              	XMC_SCU_TRAP_Disable:
 1638              	.LFB186:
 574:../Libraries/XMCLib/src/xmc4_scu.c **** 
 575:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to disable a trap source */
 576:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_TRAP_Disable(const uint32_t trap)
 577:../Libraries/XMCLib/src/xmc4_scu.c **** {
 1639              	 .loc 3 577 0
 1640              	 .cfi_startproc
 1641              	 
 1642              	 
 1643              	 
 1644 0000 80B4     	 push {r7}
 1645              	.LCFI146:
 1646              	 .cfi_def_cfa_offset 4
 1647              	 .cfi_offset 7,-4
 1648 0002 83B0     	 sub sp,sp,#12
 1649              	.LCFI147:
 1650              	 .cfi_def_cfa_offset 16
 1651 0004 00AF     	 add r7,sp,#0
 1652              	.LCFI148:
 1653              	 .cfi_def_cfa_register 7
 1654 0006 7860     	 str r0,[r7,#4]
 578:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_TRAP->TRAPDIS |= (uint32_t)trap;
 1655              	 .loc 3 578 0
 1656 0008 0549     	 ldr r1,.L116
 1657 000a 054B     	 ldr r3,.L116
 1658 000c 9A68     	 ldr r2,[r3,#8]
 1659 000e 7B68     	 ldr r3,[r7,#4]
 1660 0010 1343     	 orrs r3,r3,r2
 1661 0012 8B60     	 str r3,[r1,#8]
 579:../Libraries/XMCLib/src/xmc4_scu.c **** }
 1662              	 .loc 3 579 0
 1663 0014 0C37     	 adds r7,r7,#12
 1664              	.LCFI149:
 1665              	 .cfi_def_cfa_offset 4
 1666 0016 BD46     	 mov sp,r7
 1667              	.LCFI150:
 1668              	 .cfi_def_cfa_register 13
 1669              	 
 1670 0018 5DF8047B 	 ldr r7,[sp],#4
 1671              	.LCFI151:
 1672              	 .cfi_restore 7
 1673              	 .cfi_def_cfa_offset 0
 1674 001c 7047     	 bx lr
 1675              	.L117:
 1676 001e 00BF     	 .align 2
 1677              	.L116:
 1678 0020 60410050 	 .word 1342194016
 1679              	 .cfi_endproc
 1680              	.LFE186:
 1682              	 .section .text.XMC_SCU_TRAP_GetStatus,"ax",%progbits
 1683              	 .align 2
 1684              	 .global XMC_SCU_TRAP_GetStatus
 1685              	 .thumb
 1686              	 .thumb_func
 1688              	XMC_SCU_TRAP_GetStatus:
 1689              	.LFB187:
 580:../Libraries/XMCLib/src/xmc4_scu.c **** 
 581:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to determine if a trap source has generated event */
 582:../Libraries/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_TRAP_GetStatus(void)
 583:../Libraries/XMCLib/src/xmc4_scu.c **** {
 1690              	 .loc 3 583 0
 1691              	 .cfi_startproc
 1692              	 
 1693              	 
 1694              	 
 1695 0000 80B4     	 push {r7}
 1696              	.LCFI152:
 1697              	 .cfi_def_cfa_offset 4
 1698              	 .cfi_offset 7,-4
 1699 0002 00AF     	 add r7,sp,#0
 1700              	.LCFI153:
 1701              	 .cfi_def_cfa_register 7
 584:../Libraries/XMCLib/src/xmc4_scu.c ****   return (SCU_TRAP->TRAPRAW);
 1702              	 .loc 3 584 0
 1703 0004 034B     	 ldr r3,.L120
 1704 0006 5B68     	 ldr r3,[r3,#4]
 585:../Libraries/XMCLib/src/xmc4_scu.c **** }
 1705              	 .loc 3 585 0
 1706 0008 1846     	 mov r0,r3
 1707 000a BD46     	 mov sp,r7
 1708              	.LCFI154:
 1709              	 .cfi_def_cfa_register 13
 1710              	 
 1711 000c 5DF8047B 	 ldr r7,[sp],#4
 1712              	.LCFI155:
 1713              	 .cfi_restore 7
 1714              	 .cfi_def_cfa_offset 0
 1715 0010 7047     	 bx lr
 1716              	.L121:
 1717 0012 00BF     	 .align 2
 1718              	.L120:
 1719 0014 60410050 	 .word 1342194016
 1720              	 .cfi_endproc
 1721              	.LFE187:
 1723              	 .section .text.XMC_SCU_TRAP_Trigger,"ax",%progbits
 1724              	 .align 2
 1725              	 .global XMC_SCU_TRAP_Trigger
 1726              	 .thumb
 1727              	 .thumb_func
 1729              	XMC_SCU_TRAP_Trigger:
 1730              	.LFB188:
 586:../Libraries/XMCLib/src/xmc4_scu.c **** 
 587:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to manually trigger a trap event */
 588:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_TRAP_Trigger(const uint32_t trap)
 589:../Libraries/XMCLib/src/xmc4_scu.c **** {
 1731              	 .loc 3 589 0
 1732              	 .cfi_startproc
 1733              	 
 1734              	 
 1735              	 
 1736 0000 80B4     	 push {r7}
 1737              	.LCFI156:
 1738              	 .cfi_def_cfa_offset 4
 1739              	 .cfi_offset 7,-4
 1740 0002 83B0     	 sub sp,sp,#12
 1741              	.LCFI157:
 1742              	 .cfi_def_cfa_offset 16
 1743 0004 00AF     	 add r7,sp,#0
 1744              	.LCFI158:
 1745              	 .cfi_def_cfa_register 7
 1746 0006 7860     	 str r0,[r7,#4]
 590:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_TRAP->TRAPSET = (uint32_t)trap;
 1747              	 .loc 3 590 0
 1748 0008 034A     	 ldr r2,.L123
 1749 000a 7B68     	 ldr r3,[r7,#4]
 1750 000c 1361     	 str r3,[r2,#16]
 591:../Libraries/XMCLib/src/xmc4_scu.c **** }
 1751              	 .loc 3 591 0
 1752 000e 0C37     	 adds r7,r7,#12
 1753              	.LCFI159:
 1754              	 .cfi_def_cfa_offset 4
 1755 0010 BD46     	 mov sp,r7
 1756              	.LCFI160:
 1757              	 .cfi_def_cfa_register 13
 1758              	 
 1759 0012 5DF8047B 	 ldr r7,[sp],#4
 1760              	.LCFI161:
 1761              	 .cfi_restore 7
 1762              	 .cfi_def_cfa_offset 0
 1763 0016 7047     	 bx lr
 1764              	.L124:
 1765              	 .align 2
 1766              	.L123:
 1767 0018 60410050 	 .word 1342194016
 1768              	 .cfi_endproc
 1769              	.LFE188:
 1771              	 .section .text.XMC_SCU_TRAP_ClearStatus,"ax",%progbits
 1772              	 .align 2
 1773              	 .global XMC_SCU_TRAP_ClearStatus
 1774              	 .thumb
 1775              	 .thumb_func
 1777              	XMC_SCU_TRAP_ClearStatus:
 1778              	.LFB189:
 592:../Libraries/XMCLib/src/xmc4_scu.c **** 
 593:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to clear a trap event */
 594:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_TRAP_ClearStatus(const uint32_t trap)
 595:../Libraries/XMCLib/src/xmc4_scu.c **** {
 1779              	 .loc 3 595 0
 1780              	 .cfi_startproc
 1781              	 
 1782              	 
 1783              	 
 1784 0000 80B4     	 push {r7}
 1785              	.LCFI162:
 1786              	 .cfi_def_cfa_offset 4
 1787              	 .cfi_offset 7,-4
 1788 0002 83B0     	 sub sp,sp,#12
 1789              	.LCFI163:
 1790              	 .cfi_def_cfa_offset 16
 1791 0004 00AF     	 add r7,sp,#0
 1792              	.LCFI164:
 1793              	 .cfi_def_cfa_register 7
 1794 0006 7860     	 str r0,[r7,#4]
 596:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_TRAP->TRAPCLR = (uint32_t)trap;
 1795              	 .loc 3 596 0
 1796 0008 034A     	 ldr r2,.L126
 1797 000a 7B68     	 ldr r3,[r7,#4]
 1798 000c D360     	 str r3,[r2,#12]
 597:../Libraries/XMCLib/src/xmc4_scu.c **** }
 1799              	 .loc 3 597 0
 1800 000e 0C37     	 adds r7,r7,#12
 1801              	.LCFI165:
 1802              	 .cfi_def_cfa_offset 4
 1803 0010 BD46     	 mov sp,r7
 1804              	.LCFI166:
 1805              	 .cfi_def_cfa_register 13
 1806              	 
 1807 0012 5DF8047B 	 ldr r7,[sp],#4
 1808              	.LCFI167:
 1809              	 .cfi_restore 7
 1810              	 .cfi_def_cfa_offset 0
 1811 0016 7047     	 bx lr
 1812              	.L127:
 1813              	 .align 2
 1814              	.L126:
 1815 0018 60410050 	 .word 1342194016
 1816              	 .cfi_endproc
 1817              	.LFE189:
 1819              	 .section .text.XMC_SCU_PARITY_ClearStatus,"ax",%progbits
 1820              	 .align 2
 1821              	 .global XMC_SCU_PARITY_ClearStatus
 1822              	 .thumb
 1823              	 .thumb_func
 1825              	XMC_SCU_PARITY_ClearStatus:
 1826              	.LFB190:
 598:../Libraries/XMCLib/src/xmc4_scu.c **** 
 599:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to clear parity error event */
 600:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_PARITY_ClearStatus(const uint32_t memory)
 601:../Libraries/XMCLib/src/xmc4_scu.c **** {
 1827              	 .loc 3 601 0
 1828              	 .cfi_startproc
 1829              	 
 1830              	 
 1831              	 
 1832 0000 80B4     	 push {r7}
 1833              	.LCFI168:
 1834              	 .cfi_def_cfa_offset 4
 1835              	 .cfi_offset 7,-4
 1836 0002 83B0     	 sub sp,sp,#12
 1837              	.LCFI169:
 1838              	 .cfi_def_cfa_offset 16
 1839 0004 00AF     	 add r7,sp,#0
 1840              	.LCFI170:
 1841              	 .cfi_def_cfa_register 7
 1842 0006 7860     	 str r0,[r7,#4]
 602:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_PARITY->PEFLAG |= (uint32_t)memory; 
 1843              	 .loc 3 602 0
 1844 0008 0549     	 ldr r1,.L129
 1845 000a 054B     	 ldr r3,.L129
 1846 000c 5A69     	 ldr r2,[r3,#20]
 1847 000e 7B68     	 ldr r3,[r7,#4]
 1848 0010 1343     	 orrs r3,r3,r2
 1849 0012 4B61     	 str r3,[r1,#20]
 603:../Libraries/XMCLib/src/xmc4_scu.c **** }
 1850              	 .loc 3 603 0
 1851 0014 0C37     	 adds r7,r7,#12
 1852              	.LCFI171:
 1853              	 .cfi_def_cfa_offset 4
 1854 0016 BD46     	 mov sp,r7
 1855              	.LCFI172:
 1856              	 .cfi_def_cfa_register 13
 1857              	 
 1858 0018 5DF8047B 	 ldr r7,[sp],#4
 1859              	.LCFI173:
 1860              	 .cfi_restore 7
 1861              	 .cfi_def_cfa_offset 0
 1862 001c 7047     	 bx lr
 1863              	.L130:
 1864 001e 00BF     	 .align 2
 1865              	.L129:
 1866 0020 3C410050 	 .word 1342193980
 1867              	 .cfi_endproc
 1868              	.LFE190:
 1870              	 .section .text.XMC_SCU_PARITY_GetStatus,"ax",%progbits
 1871              	 .align 2
 1872              	 .global XMC_SCU_PARITY_GetStatus
 1873              	 .thumb
 1874              	 .thumb_func
 1876              	XMC_SCU_PARITY_GetStatus:
 1877              	.LFB191:
 604:../Libraries/XMCLib/src/xmc4_scu.c **** 
 605:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to determine if the specified parity error has occured or not */
 606:../Libraries/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_PARITY_GetStatus(void)
 607:../Libraries/XMCLib/src/xmc4_scu.c **** {
 1878              	 .loc 3 607 0
 1879              	 .cfi_startproc
 1880              	 
 1881              	 
 1882              	 
 1883 0000 80B4     	 push {r7}
 1884              	.LCFI174:
 1885              	 .cfi_def_cfa_offset 4
 1886              	 .cfi_offset 7,-4
 1887 0002 00AF     	 add r7,sp,#0
 1888              	.LCFI175:
 1889              	 .cfi_def_cfa_register 7
 608:../Libraries/XMCLib/src/xmc4_scu.c ****   return (SCU_PARITY->PEFLAG);
 1890              	 .loc 3 608 0
 1891 0004 034B     	 ldr r3,.L133
 1892 0006 5B69     	 ldr r3,[r3,#20]
 609:../Libraries/XMCLib/src/xmc4_scu.c **** } 
 1893              	 .loc 3 609 0
 1894 0008 1846     	 mov r0,r3
 1895 000a BD46     	 mov sp,r7
 1896              	.LCFI176:
 1897              	 .cfi_def_cfa_register 13
 1898              	 
 1899 000c 5DF8047B 	 ldr r7,[sp],#4
 1900              	.LCFI177:
 1901              	 .cfi_restore 7
 1902              	 .cfi_def_cfa_offset 0
 1903 0010 7047     	 bx lr
 1904              	.L134:
 1905 0012 00BF     	 .align 2
 1906              	.L133:
 1907 0014 3C410050 	 .word 1342193980
 1908              	 .cfi_endproc
 1909              	.LFE191:
 1911              	 .section .text.XMC_SCU_PARITY_Enable,"ax",%progbits
 1912              	 .align 2
 1913              	 .global XMC_SCU_PARITY_Enable
 1914              	 .thumb
 1915              	 .thumb_func
 1917              	XMC_SCU_PARITY_Enable:
 1918              	.LFB192:
 610:../Libraries/XMCLib/src/xmc4_scu.c **** 
 611:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to enable parity error checking for the selected on-chip RAM type */
 612:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_PARITY_Enable(const uint32_t memory)
 613:../Libraries/XMCLib/src/xmc4_scu.c **** {
 1919              	 .loc 3 613 0
 1920              	 .cfi_startproc
 1921              	 
 1922              	 
 1923              	 
 1924 0000 80B4     	 push {r7}
 1925              	.LCFI178:
 1926              	 .cfi_def_cfa_offset 4
 1927              	 .cfi_offset 7,-4
 1928 0002 83B0     	 sub sp,sp,#12
 1929              	.LCFI179:
 1930              	 .cfi_def_cfa_offset 16
 1931 0004 00AF     	 add r7,sp,#0
 1932              	.LCFI180:
 1933              	 .cfi_def_cfa_register 7
 1934 0006 7860     	 str r0,[r7,#4]
 614:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_PARITY->PEEN |= (uint32_t)memory; 
 1935              	 .loc 3 614 0
 1936 0008 0549     	 ldr r1,.L136
 1937 000a 054B     	 ldr r3,.L136
 1938 000c 1A68     	 ldr r2,[r3]
 1939 000e 7B68     	 ldr r3,[r7,#4]
 1940 0010 1343     	 orrs r3,r3,r2
 1941 0012 0B60     	 str r3,[r1]
 615:../Libraries/XMCLib/src/xmc4_scu.c **** }
 1942              	 .loc 3 615 0
 1943 0014 0C37     	 adds r7,r7,#12
 1944              	.LCFI181:
 1945              	 .cfi_def_cfa_offset 4
 1946 0016 BD46     	 mov sp,r7
 1947              	.LCFI182:
 1948              	 .cfi_def_cfa_register 13
 1949              	 
 1950 0018 5DF8047B 	 ldr r7,[sp],#4
 1951              	.LCFI183:
 1952              	 .cfi_restore 7
 1953              	 .cfi_def_cfa_offset 0
 1954 001c 7047     	 bx lr
 1955              	.L137:
 1956 001e 00BF     	 .align 2
 1957              	.L136:
 1958 0020 3C410050 	 .word 1342193980
 1959              	 .cfi_endproc
 1960              	.LFE192:
 1962              	 .section .text.XMC_SCU_PARITY_Disable,"ax",%progbits
 1963              	 .align 2
 1964              	 .global XMC_SCU_PARITY_Disable
 1965              	 .thumb
 1966              	 .thumb_func
 1968              	XMC_SCU_PARITY_Disable:
 1969              	.LFB193:
 616:../Libraries/XMCLib/src/xmc4_scu.c **** 
 617:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to disable parity error checking for the selected on-chip RAM type */
 618:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_PARITY_Disable(const uint32_t memory)
 619:../Libraries/XMCLib/src/xmc4_scu.c **** {
 1970              	 .loc 3 619 0
 1971              	 .cfi_startproc
 1972              	 
 1973              	 
 1974              	 
 1975 0000 80B4     	 push {r7}
 1976              	.LCFI184:
 1977              	 .cfi_def_cfa_offset 4
 1978              	 .cfi_offset 7,-4
 1979 0002 83B0     	 sub sp,sp,#12
 1980              	.LCFI185:
 1981              	 .cfi_def_cfa_offset 16
 1982 0004 00AF     	 add r7,sp,#0
 1983              	.LCFI186:
 1984              	 .cfi_def_cfa_register 7
 1985 0006 7860     	 str r0,[r7,#4]
 620:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_PARITY->PEEN &= (uint32_t)~memory; 
 1986              	 .loc 3 620 0
 1987 0008 0549     	 ldr r1,.L139
 1988 000a 054B     	 ldr r3,.L139
 1989 000c 1A68     	 ldr r2,[r3]
 1990 000e 7B68     	 ldr r3,[r7,#4]
 1991 0010 DB43     	 mvns r3,r3
 1992 0012 1340     	 ands r3,r3,r2
 1993 0014 0B60     	 str r3,[r1]
 621:../Libraries/XMCLib/src/xmc4_scu.c **** }
 1994              	 .loc 3 621 0
 1995 0016 0C37     	 adds r7,r7,#12
 1996              	.LCFI187:
 1997              	 .cfi_def_cfa_offset 4
 1998 0018 BD46     	 mov sp,r7
 1999              	.LCFI188:
 2000              	 .cfi_def_cfa_register 13
 2001              	 
 2002 001a 5DF8047B 	 ldr r7,[sp],#4
 2003              	.LCFI189:
 2004              	 .cfi_restore 7
 2005              	 .cfi_def_cfa_offset 0
 2006 001e 7047     	 bx lr
 2007              	.L140:
 2008              	 .align 2
 2009              	.L139:
 2010 0020 3C410050 	 .word 1342193980
 2011              	 .cfi_endproc
 2012              	.LFE193:
 2014              	 .section .text.XMC_SCU_PARITY_EnableTrapGeneration,"ax",%progbits
 2015              	 .align 2
 2016              	 .global XMC_SCU_PARITY_EnableTrapGeneration
 2017              	 .thumb
 2018              	 .thumb_func
 2020              	XMC_SCU_PARITY_EnableTrapGeneration:
 2021              	.LFB194:
 622:../Libraries/XMCLib/src/xmc4_scu.c **** 
 623:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to enable trap assertion for the parity error source */
 624:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_PARITY_EnableTrapGeneration(const uint32_t memory)
 625:../Libraries/XMCLib/src/xmc4_scu.c **** {
 2022              	 .loc 3 625 0
 2023              	 .cfi_startproc
 2024              	 
 2025              	 
 2026              	 
 2027 0000 80B4     	 push {r7}
 2028              	.LCFI190:
 2029              	 .cfi_def_cfa_offset 4
 2030              	 .cfi_offset 7,-4
 2031 0002 83B0     	 sub sp,sp,#12
 2032              	.LCFI191:
 2033              	 .cfi_def_cfa_offset 16
 2034 0004 00AF     	 add r7,sp,#0
 2035              	.LCFI192:
 2036              	 .cfi_def_cfa_register 7
 2037 0006 7860     	 str r0,[r7,#4]
 626:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_PARITY->PETE |= (uint32_t)memory; 
 2038              	 .loc 3 626 0
 2039 0008 0549     	 ldr r1,.L142
 2040 000a 054B     	 ldr r3,.L142
 2041 000c 9A68     	 ldr r2,[r3,#8]
 2042 000e 7B68     	 ldr r3,[r7,#4]
 2043 0010 1343     	 orrs r3,r3,r2
 2044 0012 8B60     	 str r3,[r1,#8]
 627:../Libraries/XMCLib/src/xmc4_scu.c **** }
 2045              	 .loc 3 627 0
 2046 0014 0C37     	 adds r7,r7,#12
 2047              	.LCFI193:
 2048              	 .cfi_def_cfa_offset 4
 2049 0016 BD46     	 mov sp,r7
 2050              	.LCFI194:
 2051              	 .cfi_def_cfa_register 13
 2052              	 
 2053 0018 5DF8047B 	 ldr r7,[sp],#4
 2054              	.LCFI195:
 2055              	 .cfi_restore 7
 2056              	 .cfi_def_cfa_offset 0
 2057 001c 7047     	 bx lr
 2058              	.L143:
 2059 001e 00BF     	 .align 2
 2060              	.L142:
 2061 0020 3C410050 	 .word 1342193980
 2062              	 .cfi_endproc
 2063              	.LFE194:
 2065              	 .section .text.XMC_SCU_PARITY_DisableTrapGeneration,"ax",%progbits
 2066              	 .align 2
 2067              	 .global XMC_SCU_PARITY_DisableTrapGeneration
 2068              	 .thumb
 2069              	 .thumb_func
 2071              	XMC_SCU_PARITY_DisableTrapGeneration:
 2072              	.LFB195:
 628:../Libraries/XMCLib/src/xmc4_scu.c **** 
 629:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to disable the assertion of trap for the parity error source */
 630:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_PARITY_DisableTrapGeneration(const uint32_t memory)
 631:../Libraries/XMCLib/src/xmc4_scu.c **** {
 2073              	 .loc 3 631 0
 2074              	 .cfi_startproc
 2075              	 
 2076              	 
 2077              	 
 2078 0000 80B4     	 push {r7}
 2079              	.LCFI196:
 2080              	 .cfi_def_cfa_offset 4
 2081              	 .cfi_offset 7,-4
 2082 0002 83B0     	 sub sp,sp,#12
 2083              	.LCFI197:
 2084              	 .cfi_def_cfa_offset 16
 2085 0004 00AF     	 add r7,sp,#0
 2086              	.LCFI198:
 2087              	 .cfi_def_cfa_register 7
 2088 0006 7860     	 str r0,[r7,#4]
 632:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_PARITY->PETE &= (uint32_t)~memory; 
 2089              	 .loc 3 632 0
 2090 0008 0549     	 ldr r1,.L145
 2091 000a 054B     	 ldr r3,.L145
 2092 000c 9A68     	 ldr r2,[r3,#8]
 2093 000e 7B68     	 ldr r3,[r7,#4]
 2094 0010 DB43     	 mvns r3,r3
 2095 0012 1340     	 ands r3,r3,r2
 2096 0014 8B60     	 str r3,[r1,#8]
 633:../Libraries/XMCLib/src/xmc4_scu.c **** }
 2097              	 .loc 3 633 0
 2098 0016 0C37     	 adds r7,r7,#12
 2099              	.LCFI199:
 2100              	 .cfi_def_cfa_offset 4
 2101 0018 BD46     	 mov sp,r7
 2102              	.LCFI200:
 2103              	 .cfi_def_cfa_register 13
 2104              	 
 2105 001a 5DF8047B 	 ldr r7,[sp],#4
 2106              	.LCFI201:
 2107              	 .cfi_restore 7
 2108              	 .cfi_def_cfa_offset 0
 2109 001e 7047     	 bx lr
 2110              	.L146:
 2111              	 .align 2
 2112              	.L145:
 2113 0020 3C410050 	 .word 1342193980
 2114              	 .cfi_endproc
 2115              	.LFE195:
 2117              	 .section .text.XMC_SCU_INTERRUPT_EnableNmiRequest,"ax",%progbits
 2118              	 .align 2
 2119              	 .global XMC_SCU_INTERRUPT_EnableNmiRequest
 2120              	 .thumb
 2121              	 .thumb_func
 2123              	XMC_SCU_INTERRUPT_EnableNmiRequest:
 2124              	.LFB196:
 634:../Libraries/XMCLib/src/xmc4_scu.c **** 
 635:../Libraries/XMCLib/src/xmc4_scu.c **** /* Enables a NMI source */
 636:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_INTERRUPT_EnableNmiRequest(const uint32_t request)
 637:../Libraries/XMCLib/src/xmc4_scu.c **** {
 2125              	 .loc 3 637 0
 2126              	 .cfi_startproc
 2127              	 
 2128              	 
 2129              	 
 2130 0000 80B4     	 push {r7}
 2131              	.LCFI202:
 2132              	 .cfi_def_cfa_offset 4
 2133              	 .cfi_offset 7,-4
 2134 0002 83B0     	 sub sp,sp,#12
 2135              	.LCFI203:
 2136              	 .cfi_def_cfa_offset 16
 2137 0004 00AF     	 add r7,sp,#0
 2138              	.LCFI204:
 2139              	 .cfi_def_cfa_register 7
 2140 0006 7860     	 str r0,[r7,#4]
 638:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_INTERRUPT->NMIREQEN |= (uint32_t)request;
 2141              	 .loc 3 638 0
 2142 0008 0549     	 ldr r1,.L148
 2143 000a 054B     	 ldr r3,.L148
 2144 000c 5A69     	 ldr r2,[r3,#20]
 2145 000e 7B68     	 ldr r3,[r7,#4]
 2146 0010 1343     	 orrs r3,r3,r2
 2147 0012 4B61     	 str r3,[r1,#20]
 639:../Libraries/XMCLib/src/xmc4_scu.c **** }
 2148              	 .loc 3 639 0
 2149 0014 0C37     	 adds r7,r7,#12
 2150              	.LCFI205:
 2151              	 .cfi_def_cfa_offset 4
 2152 0016 BD46     	 mov sp,r7
 2153              	.LCFI206:
 2154              	 .cfi_def_cfa_register 13
 2155              	 
 2156 0018 5DF8047B 	 ldr r7,[sp],#4
 2157              	.LCFI207:
 2158              	 .cfi_restore 7
 2159              	 .cfi_def_cfa_offset 0
 2160 001c 7047     	 bx lr
 2161              	.L149:
 2162 001e 00BF     	 .align 2
 2163              	.L148:
 2164 0020 74400050 	 .word 1342193780
 2165              	 .cfi_endproc
 2166              	.LFE196:
 2168              	 .section .text.XMC_SCU_INTERRUPT_DisableNmiRequest,"ax",%progbits
 2169              	 .align 2
 2170              	 .global XMC_SCU_INTERRUPT_DisableNmiRequest
 2171              	 .thumb
 2172              	 .thumb_func
 2174              	XMC_SCU_INTERRUPT_DisableNmiRequest:
 2175              	.LFB197:
 640:../Libraries/XMCLib/src/xmc4_scu.c **** 
 641:../Libraries/XMCLib/src/xmc4_scu.c **** /* Disables a NMI source */
 642:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_INTERRUPT_DisableNmiRequest(const uint32_t request)
 643:../Libraries/XMCLib/src/xmc4_scu.c **** {
 2176              	 .loc 3 643 0
 2177              	 .cfi_startproc
 2178              	 
 2179              	 
 2180              	 
 2181 0000 80B4     	 push {r7}
 2182              	.LCFI208:
 2183              	 .cfi_def_cfa_offset 4
 2184              	 .cfi_offset 7,-4
 2185 0002 83B0     	 sub sp,sp,#12
 2186              	.LCFI209:
 2187              	 .cfi_def_cfa_offset 16
 2188 0004 00AF     	 add r7,sp,#0
 2189              	.LCFI210:
 2190              	 .cfi_def_cfa_register 7
 2191 0006 7860     	 str r0,[r7,#4]
 644:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_INTERRUPT->NMIREQEN &= (uint32_t)~request;
 2192              	 .loc 3 644 0
 2193 0008 0549     	 ldr r1,.L151
 2194 000a 054B     	 ldr r3,.L151
 2195 000c 5A69     	 ldr r2,[r3,#20]
 2196 000e 7B68     	 ldr r3,[r7,#4]
 2197 0010 DB43     	 mvns r3,r3
 2198 0012 1340     	 ands r3,r3,r2
 2199 0014 4B61     	 str r3,[r1,#20]
 645:../Libraries/XMCLib/src/xmc4_scu.c **** }
 2200              	 .loc 3 645 0
 2201 0016 0C37     	 adds r7,r7,#12
 2202              	.LCFI211:
 2203              	 .cfi_def_cfa_offset 4
 2204 0018 BD46     	 mov sp,r7
 2205              	.LCFI212:
 2206              	 .cfi_def_cfa_register 13
 2207              	 
 2208 001a 5DF8047B 	 ldr r7,[sp],#4
 2209              	.LCFI213:
 2210              	 .cfi_restore 7
 2211              	 .cfi_def_cfa_offset 0
 2212 001e 7047     	 bx lr
 2213              	.L152:
 2214              	 .align 2
 2215              	.L151:
 2216 0020 74400050 	 .word 1342193780
 2217              	 .cfi_endproc
 2218              	.LFE197:
 2220              	 .section .text.XMC_SCU_RESET_AssertPeripheralReset,"ax",%progbits
 2221              	 .align 2
 2222              	 .global XMC_SCU_RESET_AssertPeripheralReset
 2223              	 .thumb
 2224              	 .thumb_func
 2226              	XMC_SCU_RESET_AssertPeripheralReset:
 2227              	.LFB198:
 646:../Libraries/XMCLib/src/xmc4_scu.c **** 
 647:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to manually assert a reset request */
 648:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_RESET_AssertPeripheralReset(const XMC_SCU_PERIPHERAL_RESET_t peripheral)
 649:../Libraries/XMCLib/src/xmc4_scu.c **** {
 2228              	 .loc 3 649 0
 2229              	 .cfi_startproc
 2230              	 
 2231              	 
 2232              	 
 2233 0000 80B4     	 push {r7}
 2234              	.LCFI214:
 2235              	 .cfi_def_cfa_offset 4
 2236              	 .cfi_offset 7,-4
 2237 0002 85B0     	 sub sp,sp,#20
 2238              	.LCFI215:
 2239              	 .cfi_def_cfa_offset 24
 2240 0004 00AF     	 add r7,sp,#0
 2241              	.LCFI216:
 2242              	 .cfi_def_cfa_register 7
 2243 0006 7860     	 str r0,[r7,#4]
 650:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t index = (uint32_t)((((uint32_t)peripheral) & 0xf0000000UL) >> 28UL);
 2244              	 .loc 3 650 0
 2245 0008 7B68     	 ldr r3,[r7,#4]
 2246 000a 1B0F     	 lsrs r3,r3,#28
 2247 000c FB60     	 str r3,[r7,#12]
 651:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t mask = (((uint32_t)peripheral) & ((uint32_t)~0xf0000000UL));
 2248              	 .loc 3 651 0
 2249 000e 7B68     	 ldr r3,[r7,#4]
 2250 0010 23F07043 	 bic r3,r3,#-268435456
 2251 0014 BB60     	 str r3,[r7,#8]
 652:../Libraries/XMCLib/src/xmc4_scu.c **** 
 653:../Libraries/XMCLib/src/xmc4_scu.c ****   *(uint32_t *)(&(SCU_RESET->PRSET0) + (index * 3U)) = (uint32_t)mask;
 2252              	 .loc 3 653 0
 2253 0016 FA68     	 ldr r2,[r7,#12]
 2254 0018 1346     	 mov r3,r2
 2255 001a 5B00     	 lsls r3,r3,#1
 2256 001c 1344     	 add r3,r3,r2
 2257 001e 9B00     	 lsls r3,r3,#2
 2258 0020 1A46     	 mov r2,r3
 2259 0022 044B     	 ldr r3,.L154
 2260 0024 1344     	 add r3,r3,r2
 2261 0026 BA68     	 ldr r2,[r7,#8]
 2262 0028 1A60     	 str r2,[r3]
 654:../Libraries/XMCLib/src/xmc4_scu.c **** }
 2263              	 .loc 3 654 0
 2264 002a 1437     	 adds r7,r7,#20
 2265              	.LCFI217:
 2266              	 .cfi_def_cfa_offset 4
 2267 002c BD46     	 mov sp,r7
 2268              	.LCFI218:
 2269              	 .cfi_def_cfa_register 13
 2270              	 
 2271 002e 5DF8047B 	 ldr r7,[sp],#4
 2272              	.LCFI219:
 2273              	 .cfi_restore 7
 2274              	 .cfi_def_cfa_offset 0
 2275 0032 7047     	 bx lr
 2276              	.L155:
 2277              	 .align 2
 2278              	.L154:
 2279 0034 10440050 	 .word 1342194704
 2280              	 .cfi_endproc
 2281              	.LFE198:
 2283              	 .section .text.XMC_SCU_RESET_DeassertPeripheralReset,"ax",%progbits
 2284              	 .align 2
 2285              	 .global XMC_SCU_RESET_DeassertPeripheralReset
 2286              	 .thumb
 2287              	 .thumb_func
 2289              	XMC_SCU_RESET_DeassertPeripheralReset:
 2290              	.LFB199:
 655:../Libraries/XMCLib/src/xmc4_scu.c **** 
 656:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to manually de-assert a reset request */
 657:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_RESET_DeassertPeripheralReset(const XMC_SCU_PERIPHERAL_RESET_t peripheral)
 658:../Libraries/XMCLib/src/xmc4_scu.c **** {
 2291              	 .loc 3 658 0
 2292              	 .cfi_startproc
 2293              	 
 2294              	 
 2295              	 
 2296 0000 80B4     	 push {r7}
 2297              	.LCFI220:
 2298              	 .cfi_def_cfa_offset 4
 2299              	 .cfi_offset 7,-4
 2300 0002 85B0     	 sub sp,sp,#20
 2301              	.LCFI221:
 2302              	 .cfi_def_cfa_offset 24
 2303 0004 00AF     	 add r7,sp,#0
 2304              	.LCFI222:
 2305              	 .cfi_def_cfa_register 7
 2306 0006 7860     	 str r0,[r7,#4]
 659:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t index = (uint32_t)((((uint32_t)peripheral) & 0xf0000000UL) >> 28UL);
 2307              	 .loc 3 659 0
 2308 0008 7B68     	 ldr r3,[r7,#4]
 2309 000a 1B0F     	 lsrs r3,r3,#28
 2310 000c FB60     	 str r3,[r7,#12]
 660:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t mask = (((uint32_t)peripheral) & ((uint32_t)~0xf0000000UL));
 2311              	 .loc 3 660 0
 2312 000e 7B68     	 ldr r3,[r7,#4]
 2313 0010 23F07043 	 bic r3,r3,#-268435456
 2314 0014 BB60     	 str r3,[r7,#8]
 661:../Libraries/XMCLib/src/xmc4_scu.c **** 
 662:../Libraries/XMCLib/src/xmc4_scu.c ****   *(uint32_t *)(&(SCU_RESET->PRCLR0) + (index * 3U)) = (uint32_t)mask;
 2315              	 .loc 3 662 0
 2316 0016 FA68     	 ldr r2,[r7,#12]
 2317 0018 1346     	 mov r3,r2
 2318 001a 5B00     	 lsls r3,r3,#1
 2319 001c 1344     	 add r3,r3,r2
 2320 001e 9B00     	 lsls r3,r3,#2
 2321 0020 1A46     	 mov r2,r3
 2322 0022 044B     	 ldr r3,.L157
 2323 0024 1344     	 add r3,r3,r2
 2324 0026 BA68     	 ldr r2,[r7,#8]
 2325 0028 1A60     	 str r2,[r3]
 663:../Libraries/XMCLib/src/xmc4_scu.c **** }
 2326              	 .loc 3 663 0
 2327 002a 1437     	 adds r7,r7,#20
 2328              	.LCFI223:
 2329              	 .cfi_def_cfa_offset 4
 2330 002c BD46     	 mov sp,r7
 2331              	.LCFI224:
 2332              	 .cfi_def_cfa_register 13
 2333              	 
 2334 002e 5DF8047B 	 ldr r7,[sp],#4
 2335              	.LCFI225:
 2336              	 .cfi_restore 7
 2337              	 .cfi_def_cfa_offset 0
 2338 0032 7047     	 bx lr
 2339              	.L158:
 2340              	 .align 2
 2341              	.L157:
 2342 0034 14440050 	 .word 1342194708
 2343              	 .cfi_endproc
 2344              	.LFE199:
 2346              	 .section .text.XMC_SCU_RESET_IsPeripheralResetAsserted,"ax",%progbits
 2347              	 .align 2
 2348              	 .global XMC_SCU_RESET_IsPeripheralResetAsserted
 2349              	 .thumb
 2350              	 .thumb_func
 2352              	XMC_SCU_RESET_IsPeripheralResetAsserted:
 2353              	.LFB200:
 664:../Libraries/XMCLib/src/xmc4_scu.c **** 
 665:../Libraries/XMCLib/src/xmc4_scu.c **** /* Find out if the peripheral reset is asserted */
 666:../Libraries/XMCLib/src/xmc4_scu.c **** bool XMC_SCU_RESET_IsPeripheralResetAsserted(const XMC_SCU_PERIPHERAL_RESET_t peripheral)
 667:../Libraries/XMCLib/src/xmc4_scu.c **** {
 2354              	 .loc 3 667 0
 2355              	 .cfi_startproc
 2356              	 
 2357              	 
 2358              	 
 2359 0000 80B4     	 push {r7}
 2360              	.LCFI226:
 2361              	 .cfi_def_cfa_offset 4
 2362              	 .cfi_offset 7,-4
 2363 0002 85B0     	 sub sp,sp,#20
 2364              	.LCFI227:
 2365              	 .cfi_def_cfa_offset 24
 2366 0004 00AF     	 add r7,sp,#0
 2367              	.LCFI228:
 2368              	 .cfi_def_cfa_register 7
 2369 0006 7860     	 str r0,[r7,#4]
 668:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t index = (uint32_t)((((uint32_t)peripheral) & 0xf0000000UL) >> 28UL);
 2370              	 .loc 3 668 0
 2371 0008 7B68     	 ldr r3,[r7,#4]
 2372 000a 1B0F     	 lsrs r3,r3,#28
 2373 000c FB60     	 str r3,[r7,#12]
 669:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t mask = (((uint32_t)peripheral) & ((uint32_t)~0xf0000000UL));
 2374              	 .loc 3 669 0
 2375 000e 7B68     	 ldr r3,[r7,#4]
 2376 0010 23F07043 	 bic r3,r3,#-268435456
 2377 0014 BB60     	 str r3,[r7,#8]
 670:../Libraries/XMCLib/src/xmc4_scu.c **** 
 671:../Libraries/XMCLib/src/xmc4_scu.c ****   return ((*(uint32_t *)(&(SCU_RESET->PRSTAT0) + (index * 3U)) & mask) != 0U);
 2378              	 .loc 3 671 0
 2379 0016 FA68     	 ldr r2,[r7,#12]
 2380 0018 1346     	 mov r3,r2
 2381 001a 5B00     	 lsls r3,r3,#1
 2382 001c 1344     	 add r3,r3,r2
 2383 001e 9B00     	 lsls r3,r3,#2
 2384 0020 1A46     	 mov r2,r3
 2385 0022 084B     	 ldr r3,.L161
 2386 0024 1344     	 add r3,r3,r2
 2387 0026 1A68     	 ldr r2,[r3]
 2388 0028 BB68     	 ldr r3,[r7,#8]
 2389 002a 1340     	 ands r3,r3,r2
 2390 002c 002B     	 cmp r3,#0
 2391 002e 14BF     	 ite ne
 2392 0030 0123     	 movne r3,#1
 2393 0032 0023     	 moveq r3,#0
 2394 0034 DBB2     	 uxtb r3,r3
 672:../Libraries/XMCLib/src/xmc4_scu.c **** }
 2395              	 .loc 3 672 0
 2396 0036 1846     	 mov r0,r3
 2397 0038 1437     	 adds r7,r7,#20
 2398              	.LCFI229:
 2399              	 .cfi_def_cfa_offset 4
 2400 003a BD46     	 mov sp,r7
 2401              	.LCFI230:
 2402              	 .cfi_def_cfa_register 13
 2403              	 
 2404 003c 5DF8047B 	 ldr r7,[sp],#4
 2405              	.LCFI231:
 2406              	 .cfi_restore 7
 2407              	 .cfi_def_cfa_offset 0
 2408 0040 7047     	 bx lr
 2409              	.L162:
 2410 0042 00BF     	 .align 2
 2411              	.L161:
 2412 0044 0C440050 	 .word 1342194700
 2413              	 .cfi_endproc
 2414              	.LFE200:
 2416              	 .section .text.XMC_SCU_CLOCK_GetSystemPllClockFrequency,"ax",%progbits
 2417              	 .align 2
 2418              	 .global XMC_SCU_CLOCK_GetSystemPllClockFrequency
 2419              	 .thumb
 2420              	 .thumb_func
 2422              	XMC_SCU_CLOCK_GetSystemPllClockFrequency:
 2423              	.LFB201:
 673:../Libraries/XMCLib/src/xmc4_scu.c **** 
 674:../Libraries/XMCLib/src/xmc4_scu.c **** /*
 675:../Libraries/XMCLib/src/xmc4_scu.c ****  * API to retrieve frequency of System PLL output clock
 676:../Libraries/XMCLib/src/xmc4_scu.c ****  */
 677:../Libraries/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_CLOCK_GetSystemPllClockFrequency(void)
 678:../Libraries/XMCLib/src/xmc4_scu.c **** {
 2424              	 .loc 3 678 0
 2425              	 .cfi_startproc
 2426              	 
 2427              	 
 2428 0000 80B5     	 push {r7,lr}
 2429              	.LCFI232:
 2430              	 .cfi_def_cfa_offset 8
 2431              	 .cfi_offset 7,-8
 2432              	 .cfi_offset 14,-4
 2433 0002 84B0     	 sub sp,sp,#16
 2434              	.LCFI233:
 2435              	 .cfi_def_cfa_offset 24
 2436 0004 00AF     	 add r7,sp,#0
 2437              	.LCFI234:
 2438              	 .cfi_def_cfa_register 7
 679:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t clock_frequency;
 680:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t p_div;
 681:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t n_div;
 682:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t k2_div;
 683:../Libraries/XMCLib/src/xmc4_scu.c **** 
 684:../Libraries/XMCLib/src/xmc4_scu.c ****   clock_frequency = XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency();
 2439              	 .loc 3 684 0
 2440 0006 FFF7FEFF 	 bl XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency
 2441 000a F860     	 str r0,[r7,#12]
 685:../Libraries/XMCLib/src/xmc4_scu.c ****   if(SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk)
 2442              	 .loc 3 685 0
 2443 000c 1A4B     	 ldr r3,.L167
 2444 000e 1B68     	 ldr r3,[r3]
 2445 0010 03F00103 	 and r3,r3,#1
 2446 0014 002B     	 cmp r3,#0
 2447 0016 09D0     	 beq .L164
 686:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 687:../Libraries/XMCLib/src/xmc4_scu.c ****     /* Prescalar mode - fOSC is the parent*/
 688:../Libraries/XMCLib/src/xmc4_scu.c ****     clock_frequency = (uint32_t)(clock_frequency / 
 689:../Libraries/XMCLib/src/xmc4_scu.c ****                       ((((SCU_PLL->PLLCON1) & SCU_PLL_PLLCON1_K1DIV_Msk) >> SCU_PLL_PLLCON1_K1DIV_P
 2448              	 .loc 3 689 0
 2449 0018 174B     	 ldr r3,.L167
 2450 001a 9B68     	 ldr r3,[r3,#8]
 2451 001c 03F07F03 	 and r3,r3,#127
 2452 0020 0133     	 adds r3,r3,#1
 688:../Libraries/XMCLib/src/xmc4_scu.c ****                       ((((SCU_PLL->PLLCON1) & SCU_PLL_PLLCON1_K1DIV_Msk) >> SCU_PLL_PLLCON1_K1DIV_P
 2453              	 .loc 3 688 0
 2454 0022 FA68     	 ldr r2,[r7,#12]
 2455 0024 B2FBF3F3 	 udiv r3,r2,r3
 2456 0028 FB60     	 str r3,[r7,#12]
 2457 002a 1FE0     	 b .L165
 2458              	.L164:
 690:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 691:../Libraries/XMCLib/src/xmc4_scu.c ****   else
 692:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 693:../Libraries/XMCLib/src/xmc4_scu.c ****     p_div  = (uint32_t)((((SCU_PLL->PLLCON1) & SCU_PLL_PLLCON1_PDIV_Msk) >> SCU_PLL_PLLCON1_PDIV_Po
 2459              	 .loc 3 693 0
 2460 002c 124B     	 ldr r3,.L167
 2461 002e 9B68     	 ldr r3,[r3,#8]
 2462 0030 03F07063 	 and r3,r3,#251658240
 2463 0034 1B0E     	 lsrs r3,r3,#24
 2464 0036 0133     	 adds r3,r3,#1
 2465 0038 BB60     	 str r3,[r7,#8]
 694:../Libraries/XMCLib/src/xmc4_scu.c ****     n_div  = (uint32_t)((((SCU_PLL->PLLCON1) & SCU_PLL_PLLCON1_NDIV_Msk) >> SCU_PLL_PLLCON1_NDIV_Po
 2466              	 .loc 3 694 0
 2467 003a 0F4B     	 ldr r3,.L167
 2468 003c 9B68     	 ldr r3,[r3,#8]
 2469 003e 03F4FE43 	 and r3,r3,#32512
 2470 0042 1B0A     	 lsrs r3,r3,#8
 2471 0044 0133     	 adds r3,r3,#1
 2472 0046 7B60     	 str r3,[r7,#4]
 695:../Libraries/XMCLib/src/xmc4_scu.c ****     k2_div = (uint32_t)((((SCU_PLL->PLLCON1) & SCU_PLL_PLLCON1_K2DIV_Msk) >> SCU_PLL_PLLCON1_K2DIV_
 2473              	 .loc 3 695 0
 2474 0048 0B4B     	 ldr r3,.L167
 2475 004a 9B68     	 ldr r3,[r3,#8]
 2476 004c 03F4FE03 	 and r3,r3,#8323072
 2477 0050 1B0C     	 lsrs r3,r3,#16
 2478 0052 0133     	 adds r3,r3,#1
 2479 0054 3B60     	 str r3,[r7]
 696:../Libraries/XMCLib/src/xmc4_scu.c ****        
 697:../Libraries/XMCLib/src/xmc4_scu.c ****     clock_frequency = (clock_frequency * n_div) / (p_div * k2_div);
 2480              	 .loc 3 697 0
 2481 0056 FB68     	 ldr r3,[r7,#12]
 2482 0058 7A68     	 ldr r2,[r7,#4]
 2483 005a 02FB03F2 	 mul r2,r2,r3
 2484 005e BB68     	 ldr r3,[r7,#8]
 2485 0060 3968     	 ldr r1,[r7]
 2486 0062 01FB03F3 	 mul r3,r1,r3
 2487 0066 B2FBF3F3 	 udiv r3,r2,r3
 2488 006a FB60     	 str r3,[r7,#12]
 2489              	.L165:
 698:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 699:../Libraries/XMCLib/src/xmc4_scu.c **** 
 700:../Libraries/XMCLib/src/xmc4_scu.c ****   return (clock_frequency);
 2490              	 .loc 3 700 0
 2491 006c FB68     	 ldr r3,[r7,#12]
 701:../Libraries/XMCLib/src/xmc4_scu.c **** }
 2492              	 .loc 3 701 0
 2493 006e 1846     	 mov r0,r3
 2494 0070 1037     	 adds r7,r7,#16
 2495              	.LCFI235:
 2496              	 .cfi_def_cfa_offset 8
 2497 0072 BD46     	 mov sp,r7
 2498              	.LCFI236:
 2499              	 .cfi_def_cfa_register 13
 2500              	 
 2501 0074 80BD     	 pop {r7,pc}
 2502              	.L168:
 2503 0076 00BF     	 .align 2
 2504              	.L167:
 2505 0078 10470050 	 .word 1342195472
 2506              	 .cfi_endproc
 2507              	.LFE201:
 2509              	 .section .text.XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency,"ax",%progbits
 2510              	 .align 2
 2511              	 .global XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency
 2512              	 .thumb
 2513              	 .thumb_func
 2515              	XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency:
 2516              	.LFB202:
 702:../Libraries/XMCLib/src/xmc4_scu.c **** 
 703:../Libraries/XMCLib/src/xmc4_scu.c **** /**
 704:../Libraries/XMCLib/src/xmc4_scu.c ****  * API to retrieve frequency of System PLL VCO input clock
 705:../Libraries/XMCLib/src/xmc4_scu.c ****  */
 706:../Libraries/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency(void)
 707:../Libraries/XMCLib/src/xmc4_scu.c **** {
 2517              	 .loc 3 707 0
 2518              	 .cfi_startproc
 2519              	 
 2520              	 
 2521 0000 80B5     	 push {r7,lr}
 2522              	.LCFI237:
 2523              	 .cfi_def_cfa_offset 8
 2524              	 .cfi_offset 7,-8
 2525              	 .cfi_offset 14,-4
 2526 0002 82B0     	 sub sp,sp,#8
 2527              	.LCFI238:
 2528              	 .cfi_def_cfa_offset 16
 2529 0004 00AF     	 add r7,sp,#0
 2530              	.LCFI239:
 2531              	 .cfi_def_cfa_register 7
 708:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t clock_frequency;
 709:../Libraries/XMCLib/src/xmc4_scu.c **** 
 710:../Libraries/XMCLib/src/xmc4_scu.c ****   /* Prescalar mode - fOSC is the parent*/
 711:../Libraries/XMCLib/src/xmc4_scu.c ****   if((SCU_PLL->PLLCON2 & SCU_PLL_PLLCON2_PINSEL_Msk) == (uint32_t)XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP)
 2532              	 .loc 3 711 0
 2533 0006 084B     	 ldr r3,.L173
 2534 0008 DB68     	 ldr r3,[r3,#12]
 2535 000a 03F00103 	 and r3,r3,#1
 2536 000e 002B     	 cmp r3,#0
 2537 0010 03D1     	 bne .L170
 712:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 713:../Libraries/XMCLib/src/xmc4_scu.c ****     clock_frequency = OSCHP_GetFrequency();
 2538              	 .loc 3 713 0
 2539 0012 FFF7FEFF 	 bl OSCHP_GetFrequency
 2540 0016 7860     	 str r0,[r7,#4]
 2541 0018 01E0     	 b .L171
 2542              	.L170:
 714:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 715:../Libraries/XMCLib/src/xmc4_scu.c ****   else
 716:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 717:../Libraries/XMCLib/src/xmc4_scu.c ****     clock_frequency = OFI_FREQUENCY;
 2543              	 .loc 3 717 0
 2544 001a 044B     	 ldr r3,.L173+4
 2545 001c 7B60     	 str r3,[r7,#4]
 2546              	.L171:
 718:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 719:../Libraries/XMCLib/src/xmc4_scu.c ****   
 720:../Libraries/XMCLib/src/xmc4_scu.c ****   return (clock_frequency);
 2547              	 .loc 3 720 0
 2548 001e 7B68     	 ldr r3,[r7,#4]
 721:../Libraries/XMCLib/src/xmc4_scu.c **** }
 2549              	 .loc 3 721 0
 2550 0020 1846     	 mov r0,r3
 2551 0022 0837     	 adds r7,r7,#8
 2552              	.LCFI240:
 2553              	 .cfi_def_cfa_offset 8
 2554 0024 BD46     	 mov sp,r7
 2555              	.LCFI241:
 2556              	 .cfi_def_cfa_register 13
 2557              	 
 2558 0026 80BD     	 pop {r7,pc}
 2559              	.L174:
 2560              	 .align 2
 2561              	.L173:
 2562 0028 10470050 	 .word 1342195472
 2563 002c 00366E01 	 .word 24000000
 2564              	 .cfi_endproc
 2565              	.LFE202:
 2567              	 .section .text.XMC_SCU_CLOCK_GetUsbPllClockFrequency,"ax",%progbits
 2568              	 .align 2
 2569              	 .global XMC_SCU_CLOCK_GetUsbPllClockFrequency
 2570              	 .thumb
 2571              	 .thumb_func
 2573              	XMC_SCU_CLOCK_GetUsbPllClockFrequency:
 2574              	.LFB203:
 722:../Libraries/XMCLib/src/xmc4_scu.c **** 
 723:../Libraries/XMCLib/src/xmc4_scu.c **** /*
 724:../Libraries/XMCLib/src/xmc4_scu.c ****  * API to retrieve frequency of USB PLL output clock
 725:../Libraries/XMCLib/src/xmc4_scu.c ****  */
 726:../Libraries/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_CLOCK_GetUsbPllClockFrequency(void)
 727:../Libraries/XMCLib/src/xmc4_scu.c **** {
 2575              	 .loc 3 727 0
 2576              	 .cfi_startproc
 2577              	 
 2578              	 
 2579 0000 80B5     	 push {r7,lr}
 2580              	.LCFI242:
 2581              	 .cfi_def_cfa_offset 8
 2582              	 .cfi_offset 7,-8
 2583              	 .cfi_offset 14,-4
 2584 0002 84B0     	 sub sp,sp,#16
 2585              	.LCFI243:
 2586              	 .cfi_def_cfa_offset 24
 2587 0004 00AF     	 add r7,sp,#0
 2588              	.LCFI244:
 2589              	 .cfi_def_cfa_register 7
 728:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t clock_frequency;
 729:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t n_div;
 730:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t p_div;
 731:../Libraries/XMCLib/src/xmc4_scu.c ****   
 732:../Libraries/XMCLib/src/xmc4_scu.c ****   clock_frequency = OSCHP_GetFrequency();
 2590              	 .loc 3 732 0
 2591 0006 FFF7FEFF 	 bl OSCHP_GetFrequency
 2592 000a F860     	 str r0,[r7,#12]
 733:../Libraries/XMCLib/src/xmc4_scu.c ****   if((SCU_PLL->USBPLLSTAT & SCU_PLL_USBPLLSTAT_VCOBYST_Msk) == 0U)
 2593              	 .loc 3 733 0
 2594 000c 104B     	 ldr r3,.L178
 2595 000e 1B69     	 ldr r3,[r3,#16]
 2596 0010 03F00103 	 and r3,r3,#1
 2597 0014 002B     	 cmp r3,#0
 2598 0016 16D1     	 bne .L176
 734:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 735:../Libraries/XMCLib/src/xmc4_scu.c ****     /* Normal mode - fVCO is the parent*/
 736:../Libraries/XMCLib/src/xmc4_scu.c ****     n_div = (uint32_t)((((SCU_PLL->USBPLLCON) & SCU_PLL_USBPLLCON_NDIV_Msk) >> SCU_PLL_USBPLLCON_ND
 2599              	 .loc 3 736 0
 2600 0018 0D4B     	 ldr r3,.L178
 2601 001a 5B69     	 ldr r3,[r3,#20]
 2602 001c 03F4FE43 	 and r3,r3,#32512
 2603 0020 1B0A     	 lsrs r3,r3,#8
 2604 0022 0133     	 adds r3,r3,#1
 2605 0024 BB60     	 str r3,[r7,#8]
 737:../Libraries/XMCLib/src/xmc4_scu.c ****     p_div = (uint32_t)((((SCU_PLL->USBPLLCON) & SCU_PLL_USBPLLCON_PDIV_Msk) >> SCU_PLL_USBPLLCON_PD
 2606              	 .loc 3 737 0
 2607 0026 0A4B     	 ldr r3,.L178
 2608 0028 5B69     	 ldr r3,[r3,#20]
 2609 002a 03F07063 	 and r3,r3,#251658240
 2610 002e 1B0E     	 lsrs r3,r3,#24
 2611 0030 0133     	 adds r3,r3,#1
 2612 0032 7B60     	 str r3,[r7,#4]
 738:../Libraries/XMCLib/src/xmc4_scu.c ****     clock_frequency = (uint32_t)((clock_frequency * n_div)/ (uint32_t)(p_div * 2UL));
 2613              	 .loc 3 738 0
 2614 0034 FB68     	 ldr r3,[r7,#12]
 2615 0036 BA68     	 ldr r2,[r7,#8]
 2616 0038 02FB03F2 	 mul r2,r2,r3
 2617 003c 7B68     	 ldr r3,[r7,#4]
 2618 003e 5B00     	 lsls r3,r3,#1
 2619 0040 B2FBF3F3 	 udiv r3,r2,r3
 2620 0044 FB60     	 str r3,[r7,#12]
 2621              	.L176:
 739:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 740:../Libraries/XMCLib/src/xmc4_scu.c ****   return (clock_frequency);
 2622              	 .loc 3 740 0
 2623 0046 FB68     	 ldr r3,[r7,#12]
 741:../Libraries/XMCLib/src/xmc4_scu.c **** }
 2624              	 .loc 3 741 0
 2625 0048 1846     	 mov r0,r3
 2626 004a 1037     	 adds r7,r7,#16
 2627              	.LCFI245:
 2628              	 .cfi_def_cfa_offset 8
 2629 004c BD46     	 mov sp,r7
 2630              	.LCFI246:
 2631              	 .cfi_def_cfa_register 13
 2632              	 
 2633 004e 80BD     	 pop {r7,pc}
 2634              	.L179:
 2635              	 .align 2
 2636              	.L178:
 2637 0050 10470050 	 .word 1342195472
 2638              	 .cfi_endproc
 2639              	.LFE203:
 2641              	 .section .text.XMC_SCU_CLOCK_GetCcuClockFrequency,"ax",%progbits
 2642              	 .align 2
 2643              	 .global XMC_SCU_CLOCK_GetCcuClockFrequency
 2644              	 .thumb
 2645              	 .thumb_func
 2647              	XMC_SCU_CLOCK_GetCcuClockFrequency:
 2648              	.LFB204:
 742:../Libraries/XMCLib/src/xmc4_scu.c **** 
 743:../Libraries/XMCLib/src/xmc4_scu.c **** /*
 744:../Libraries/XMCLib/src/xmc4_scu.c ****  * API to retrieve frequency of CCU clock frequency
 745:../Libraries/XMCLib/src/xmc4_scu.c ****  */
 746:../Libraries/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_CLOCK_GetCcuClockFrequency(void)
 747:../Libraries/XMCLib/src/xmc4_scu.c **** {
 2649              	 .loc 3 747 0
 2650              	 .cfi_startproc
 2651              	 
 2652              	 
 2653 0000 80B5     	 push {r7,lr}
 2654              	.LCFI247:
 2655              	 .cfi_def_cfa_offset 8
 2656              	 .cfi_offset 7,-8
 2657              	 .cfi_offset 14,-4
 2658 0002 82B0     	 sub sp,sp,#8
 2659              	.LCFI248:
 2660              	 .cfi_def_cfa_offset 16
 2661 0004 00AF     	 add r7,sp,#0
 2662              	.LCFI249:
 2663              	 .cfi_def_cfa_register 7
 748:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t frequency = 0UL;
 2664              	 .loc 3 748 0
 2665 0006 0023     	 movs r3,#0
 2666 0008 7B60     	 str r3,[r7,#4]
 749:../Libraries/XMCLib/src/xmc4_scu.c ****   frequency = XMC_SCU_CLOCK_GetSystemClockFrequency();
 2667              	 .loc 3 749 0
 2668 000a FFF7FEFF 	 bl XMC_SCU_CLOCK_GetSystemClockFrequency
 2669 000e 7860     	 str r0,[r7,#4]
 750:../Libraries/XMCLib/src/xmc4_scu.c ****   
 751:../Libraries/XMCLib/src/xmc4_scu.c ****   return (uint32_t)(frequency >> ((uint32_t)((SCU_CLK->CCUCLKCR & SCU_CLK_CCUCLKCR_CCUDIV_Msk) >>
 2670              	 .loc 3 751 0
 2671 0010 054B     	 ldr r3,.L182
 2672 0012 1B6A     	 ldr r3,[r3,#32]
 2673 0014 03F00103 	 and r3,r3,#1
 2674 0018 7A68     	 ldr r2,[r7,#4]
 2675 001a 22FA03F3 	 lsr r3,r2,r3
 752:../Libraries/XMCLib/src/xmc4_scu.c ****                                               SCU_CLK_CCUCLKCR_CCUDIV_Pos)));
 753:../Libraries/XMCLib/src/xmc4_scu.c **** }
 2676              	 .loc 3 753 0
 2677 001e 1846     	 mov r0,r3
 2678 0020 0837     	 adds r7,r7,#8
 2679              	.LCFI250:
 2680              	 .cfi_def_cfa_offset 8
 2681 0022 BD46     	 mov sp,r7
 2682              	.LCFI251:
 2683              	 .cfi_def_cfa_register 13
 2684              	 
 2685 0024 80BD     	 pop {r7,pc}
 2686              	.L183:
 2687 0026 00BF     	 .align 2
 2688              	.L182:
 2689 0028 00460050 	 .word 1342195200
 2690              	 .cfi_endproc
 2691              	.LFE204:
 2693              	 .section .text.XMC_SCU_CLOCK_GetUsbClockFrequency,"ax",%progbits
 2694              	 .align 2
 2695              	 .global XMC_SCU_CLOCK_GetUsbClockFrequency
 2696              	 .thumb
 2697              	 .thumb_func
 2699              	XMC_SCU_CLOCK_GetUsbClockFrequency:
 2700              	.LFB205:
 754:../Libraries/XMCLib/src/xmc4_scu.c **** 
 755:../Libraries/XMCLib/src/xmc4_scu.c **** /*
 756:../Libraries/XMCLib/src/xmc4_scu.c ****  * API to retrieve USB and SDMMC clock frequency
 757:../Libraries/XMCLib/src/xmc4_scu.c ****  */
 758:../Libraries/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_CLOCK_GetUsbClockFrequency(void)
 759:../Libraries/XMCLib/src/xmc4_scu.c **** {
 2701              	 .loc 3 759 0
 2702              	 .cfi_startproc
 2703              	 
 2704              	 
 2705 0000 80B5     	 push {r7,lr}
 2706              	.LCFI252:
 2707              	 .cfi_def_cfa_offset 8
 2708              	 .cfi_offset 7,-8
 2709              	 .cfi_offset 14,-4
 2710 0002 82B0     	 sub sp,sp,#8
 2711              	.LCFI253:
 2712              	 .cfi_def_cfa_offset 16
 2713 0004 00AF     	 add r7,sp,#0
 2714              	.LCFI254:
 2715              	 .cfi_def_cfa_register 7
 760:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t frequency = 0UL;
 2716              	 .loc 3 760 0
 2717 0006 0023     	 movs r3,#0
 2718 0008 7B60     	 str r3,[r7,#4]
 761:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_SCU_CLOCK_USBCLKSRC_t clksrc;
 762:../Libraries/XMCLib/src/xmc4_scu.c **** 
 763:../Libraries/XMCLib/src/xmc4_scu.c ****   clksrc = XMC_SCU_CLOCK_GetUsbClockSource();
 2719              	 .loc 3 763 0
 2720 000a FFF7FEFF 	 bl XMC_SCU_CLOCK_GetUsbClockSource
 2721 000e 3860     	 str r0,[r7]
 764:../Libraries/XMCLib/src/xmc4_scu.c **** 
 765:../Libraries/XMCLib/src/xmc4_scu.c ****   if (clksrc == XMC_SCU_CLOCK_USBCLKSRC_SYSPLL)
 2722              	 .loc 3 765 0
 2723 0010 3B68     	 ldr r3,[r7]
 2724 0012 B3F5803F 	 cmp r3,#65536
 2725 0016 03D1     	 bne .L185
 766:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 767:../Libraries/XMCLib/src/xmc4_scu.c ****     frequency = XMC_SCU_CLOCK_GetSystemPllClockFrequency();
 2726              	 .loc 3 767 0
 2727 0018 FFF7FEFF 	 bl XMC_SCU_CLOCK_GetSystemPllClockFrequency
 2728 001c 7860     	 str r0,[r7,#4]
 2729 001e 05E0     	 b .L186
 2730              	.L185:
 768:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 769:../Libraries/XMCLib/src/xmc4_scu.c ****   else if (clksrc == XMC_SCU_CLOCK_USBCLKSRC_USBPLL)
 2731              	 .loc 3 769 0
 2732 0020 3B68     	 ldr r3,[r7]
 2733 0022 002B     	 cmp r3,#0
 2734 0024 02D1     	 bne .L186
 770:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 771:../Libraries/XMCLib/src/xmc4_scu.c ****     frequency = XMC_SCU_CLOCK_GetUsbPllClockFrequency();
 2735              	 .loc 3 771 0
 2736 0026 FFF7FEFF 	 bl XMC_SCU_CLOCK_GetUsbPllClockFrequency
 2737 002a 7860     	 str r0,[r7,#4]
 2738              	.L186:
 772:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 773:../Libraries/XMCLib/src/xmc4_scu.c ****   else
 774:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 775:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 776:../Libraries/XMCLib/src/xmc4_scu.c **** 
 777:../Libraries/XMCLib/src/xmc4_scu.c ****   return (uint32_t)(frequency / (((SCU_CLK->USBCLKCR & SCU_CLK_USBCLKCR_USBDIV_Msk) >>
 2739              	 .loc 3 777 0
 2740 002c 054B     	 ldr r3,.L188
 2741 002e 9B69     	 ldr r3,[r3,#24]
 2742 0030 03F00703 	 and r3,r3,#7
 778:../Libraries/XMCLib/src/xmc4_scu.c ****                                    SCU_CLK_USBCLKCR_USBDIV_Pos) + 1UL));
 2743              	 .loc 3 778 0
 2744 0034 0133     	 adds r3,r3,#1
 777:../Libraries/XMCLib/src/xmc4_scu.c ****                                    SCU_CLK_USBCLKCR_USBDIV_Pos) + 1UL));
 2745              	 .loc 3 777 0
 2746 0036 7A68     	 ldr r2,[r7,#4]
 2747 0038 B2FBF3F3 	 udiv r3,r2,r3
 779:../Libraries/XMCLib/src/xmc4_scu.c **** }
 2748              	 .loc 3 779 0
 2749 003c 1846     	 mov r0,r3
 2750 003e 0837     	 adds r7,r7,#8
 2751              	.LCFI255:
 2752              	 .cfi_def_cfa_offset 8
 2753 0040 BD46     	 mov sp,r7
 2754              	.LCFI256:
 2755              	 .cfi_def_cfa_register 13
 2756              	 
 2757 0042 80BD     	 pop {r7,pc}
 2758              	.L189:
 2759              	 .align 2
 2760              	.L188:
 2761 0044 00460050 	 .word 1342195200
 2762              	 .cfi_endproc
 2763              	.LFE205:
 2765              	 .section .text.XMC_SCU_CLOCK_GetEbuClockFrequency,"ax",%progbits
 2766              	 .align 2
 2767              	 .global XMC_SCU_CLOCK_GetEbuClockFrequency
 2768              	 .thumb
 2769              	 .thumb_func
 2771              	XMC_SCU_CLOCK_GetEbuClockFrequency:
 2772              	.LFB206:
 780:../Libraries/XMCLib/src/xmc4_scu.c **** 
 781:../Libraries/XMCLib/src/xmc4_scu.c **** #if defined(EBU)
 782:../Libraries/XMCLib/src/xmc4_scu.c **** /*
 783:../Libraries/XMCLib/src/xmc4_scu.c ****  * API to retrieve EBU clock frequency
 784:../Libraries/XMCLib/src/xmc4_scu.c ****  */
 785:../Libraries/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_CLOCK_GetEbuClockFrequency(void)
 786:../Libraries/XMCLib/src/xmc4_scu.c **** {
 2773              	 .loc 3 786 0
 2774              	 .cfi_startproc
 2775              	 
 2776              	 
 2777 0000 80B5     	 push {r7,lr}
 2778              	.LCFI257:
 2779              	 .cfi_def_cfa_offset 8
 2780              	 .cfi_offset 7,-8
 2781              	 .cfi_offset 14,-4
 2782 0002 82B0     	 sub sp,sp,#8
 2783              	.LCFI258:
 2784              	 .cfi_def_cfa_offset 16
 2785 0004 00AF     	 add r7,sp,#0
 2786              	.LCFI259:
 2787              	 .cfi_def_cfa_register 7
 787:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t frequency = XMC_SCU_CLOCK_GetSystemPllClockFrequency();
 2788              	 .loc 3 787 0
 2789 0006 FFF7FEFF 	 bl XMC_SCU_CLOCK_GetSystemPllClockFrequency
 2790 000a 7860     	 str r0,[r7,#4]
 788:../Libraries/XMCLib/src/xmc4_scu.c ****   
 789:../Libraries/XMCLib/src/xmc4_scu.c ****   return (uint32_t)((frequency /(((SCU_CLK->EBUCLKCR & SCU_CLK_EBUCLKCR_EBUDIV_Msk) >>
 2791              	 .loc 3 789 0
 2792 000c 054B     	 ldr r3,.L192
 2793 000e DB69     	 ldr r3,[r3,#28]
 2794 0010 03F03F03 	 and r3,r3,#63
 790:../Libraries/XMCLib/src/xmc4_scu.c ****                                    SCU_CLK_EBUCLKCR_EBUDIV_Pos) + 1UL)));
 2795              	 .loc 3 790 0
 2796 0014 0133     	 adds r3,r3,#1
 789:../Libraries/XMCLib/src/xmc4_scu.c ****                                    SCU_CLK_EBUCLKCR_EBUDIV_Pos) + 1UL)));
 2797              	 .loc 3 789 0
 2798 0016 7A68     	 ldr r2,[r7,#4]
 2799 0018 B2FBF3F3 	 udiv r3,r2,r3
 791:../Libraries/XMCLib/src/xmc4_scu.c **** }
 2800              	 .loc 3 791 0
 2801 001c 1846     	 mov r0,r3
 2802 001e 0837     	 adds r7,r7,#8
 2803              	.LCFI260:
 2804              	 .cfi_def_cfa_offset 8
 2805 0020 BD46     	 mov sp,r7
 2806              	.LCFI261:
 2807              	 .cfi_def_cfa_register 13
 2808              	 
 2809 0022 80BD     	 pop {r7,pc}
 2810              	.L193:
 2811              	 .align 2
 2812              	.L192:
 2813 0024 00460050 	 .word 1342195200
 2814              	 .cfi_endproc
 2815              	.LFE206:
 2817              	 .section .text.XMC_SCU_CLOCK_GetWdtClockFrequency,"ax",%progbits
 2818              	 .align 2
 2819              	 .global XMC_SCU_CLOCK_GetWdtClockFrequency
 2820              	 .thumb
 2821              	 .thumb_func
 2823              	XMC_SCU_CLOCK_GetWdtClockFrequency:
 2824              	.LFB207:
 792:../Libraries/XMCLib/src/xmc4_scu.c **** #endif
 793:../Libraries/XMCLib/src/xmc4_scu.c **** 
 794:../Libraries/XMCLib/src/xmc4_scu.c **** #if defined(ECAT0)
 795:../Libraries/XMCLib/src/xmc4_scu.c **** /*
 796:../Libraries/XMCLib/src/xmc4_scu.c ****  * API to retrieve ECAT clock frequency
 797:../Libraries/XMCLib/src/xmc4_scu.c ****  */
 798:../Libraries/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_CLOCK_GetECATClockFrequency(void)
 799:../Libraries/XMCLib/src/xmc4_scu.c **** {
 800:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t frequency;
 801:../Libraries/XMCLib/src/xmc4_scu.c **** 
 802:../Libraries/XMCLib/src/xmc4_scu.c ****   if ((SCU_CLK->ECATCLKCR & SCU_CLK_ECATCLKCR_ECATSEL_Msk) != 0U)
 803:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 804:../Libraries/XMCLib/src/xmc4_scu.c ****     frequency =  XMC_SCU_CLOCK_GetSystemPllClockFrequency();
 805:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 806:../Libraries/XMCLib/src/xmc4_scu.c ****   else
 807:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 808:../Libraries/XMCLib/src/xmc4_scu.c ****     frequency =  XMC_SCU_CLOCK_GetUsbPllClockFrequency();
 809:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 810:../Libraries/XMCLib/src/xmc4_scu.c **** 
 811:../Libraries/XMCLib/src/xmc4_scu.c ****   return (uint32_t)((frequency / (XMC_SCU_CLOCK_GetECATClockDivider() + 1UL)));
 812:../Libraries/XMCLib/src/xmc4_scu.c **** }
 813:../Libraries/XMCLib/src/xmc4_scu.c **** #endif
 814:../Libraries/XMCLib/src/xmc4_scu.c **** 
 815:../Libraries/XMCLib/src/xmc4_scu.c **** /*
 816:../Libraries/XMCLib/src/xmc4_scu.c ****  * API to retrieve WDT clock frequency
 817:../Libraries/XMCLib/src/xmc4_scu.c ****  */
 818:../Libraries/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_CLOCK_GetWdtClockFrequency(void)
 819:../Libraries/XMCLib/src/xmc4_scu.c **** {
 2825              	 .loc 3 819 0
 2826              	 .cfi_startproc
 2827              	 
 2828              	 
 2829 0000 80B5     	 push {r7,lr}
 2830              	.LCFI262:
 2831              	 .cfi_def_cfa_offset 8
 2832              	 .cfi_offset 7,-8
 2833              	 .cfi_offset 14,-4
 2834 0002 82B0     	 sub sp,sp,#8
 2835              	.LCFI263:
 2836              	 .cfi_def_cfa_offset 16
 2837 0004 00AF     	 add r7,sp,#0
 2838              	.LCFI264:
 2839              	 .cfi_def_cfa_register 7
 820:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t frequency = 0UL;
 2840              	 .loc 3 820 0
 2841 0006 0023     	 movs r3,#0
 2842 0008 7B60     	 str r3,[r7,#4]
 821:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_SCU_CLOCK_WDTCLKSRC_t clksrc;
 822:../Libraries/XMCLib/src/xmc4_scu.c **** 
 823:../Libraries/XMCLib/src/xmc4_scu.c ****   clksrc = XMC_SCU_CLOCK_GetWdtClockSource();
 2843              	 .loc 3 823 0
 2844 000a FFF7FEFF 	 bl XMC_SCU_CLOCK_GetWdtClockSource
 2845 000e 3860     	 str r0,[r7]
 824:../Libraries/XMCLib/src/xmc4_scu.c **** 
 825:../Libraries/XMCLib/src/xmc4_scu.c ****   if (clksrc == XMC_SCU_CLOCK_WDTCLKSRC_PLL)
 2846              	 .loc 3 825 0
 2847 0010 3B68     	 ldr r3,[r7]
 2848 0012 B3F5003F 	 cmp r3,#131072
 2849 0016 03D1     	 bne .L195
 826:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 827:../Libraries/XMCLib/src/xmc4_scu.c ****     frequency = XMC_SCU_CLOCK_GetSystemPllClockFrequency();
 2850              	 .loc 3 827 0
 2851 0018 FFF7FEFF 	 bl XMC_SCU_CLOCK_GetSystemPllClockFrequency
 2852 001c 7860     	 str r0,[r7,#4]
 2853 001e 0CE0     	 b .L196
 2854              	.L195:
 828:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 829:../Libraries/XMCLib/src/xmc4_scu.c ****   else if (clksrc == XMC_SCU_CLOCK_WDTCLKSRC_OFI)
 2855              	 .loc 3 829 0
 2856 0020 3B68     	 ldr r3,[r7]
 2857 0022 002B     	 cmp r3,#0
 2858 0024 02D1     	 bne .L197
 830:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 831:../Libraries/XMCLib/src/xmc4_scu.c ****     frequency = OFI_FREQUENCY;
 2859              	 .loc 3 831 0
 2860 0026 0A4B     	 ldr r3,.L199
 2861 0028 7B60     	 str r3,[r7,#4]
 2862 002a 06E0     	 b .L196
 2863              	.L197:
 832:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 833:../Libraries/XMCLib/src/xmc4_scu.c ****   else if (clksrc == XMC_SCU_CLOCK_WDTCLKSRC_STDBY)
 2864              	 .loc 3 833 0
 2865 002c 3B68     	 ldr r3,[r7]
 2866 002e B3F5803F 	 cmp r3,#65536
 2867 0032 02D1     	 bne .L196
 834:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 835:../Libraries/XMCLib/src/xmc4_scu.c ****     frequency = OSI_FREQUENCY;
 2868              	 .loc 3 835 0
 2869 0034 4FF40043 	 mov r3,#32768
 2870 0038 7B60     	 str r3,[r7,#4]
 2871              	.L196:
 836:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 837:../Libraries/XMCLib/src/xmc4_scu.c ****   else
 838:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 839:../Libraries/XMCLib/src/xmc4_scu.c **** 
 840:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 841:../Libraries/XMCLib/src/xmc4_scu.c **** 
 842:../Libraries/XMCLib/src/xmc4_scu.c ****   return (uint32_t)((frequency / (((SCU_CLK->WDTCLKCR & SCU_CLK_WDTCLKCR_WDTDIV_Msk) >>
 2872              	 .loc 3 842 0
 2873 003a 064B     	 ldr r3,.L199+4
 2874 003c 5B6A     	 ldr r3,[r3,#36]
 2875 003e DBB2     	 uxtb r3,r3
 843:../Libraries/XMCLib/src/xmc4_scu.c ****                                     SCU_CLK_WDTCLKCR_WDTDIV_Pos) + 1UL)));
 2876              	 .loc 3 843 0
 2877 0040 0133     	 adds r3,r3,#1
 842:../Libraries/XMCLib/src/xmc4_scu.c ****                                     SCU_CLK_WDTCLKCR_WDTDIV_Pos) + 1UL)));
 2878              	 .loc 3 842 0
 2879 0042 7A68     	 ldr r2,[r7,#4]
 2880 0044 B2FBF3F3 	 udiv r3,r2,r3
 844:../Libraries/XMCLib/src/xmc4_scu.c **** }
 2881              	 .loc 3 844 0
 2882 0048 1846     	 mov r0,r3
 2883 004a 0837     	 adds r7,r7,#8
 2884              	.LCFI265:
 2885              	 .cfi_def_cfa_offset 8
 2886 004c BD46     	 mov sp,r7
 2887              	.LCFI266:
 2888              	 .cfi_def_cfa_register 13
 2889              	 
 2890 004e 80BD     	 pop {r7,pc}
 2891              	.L200:
 2892              	 .align 2
 2893              	.L199:
 2894 0050 00366E01 	 .word 24000000
 2895 0054 00460050 	 .word 1342195200
 2896              	 .cfi_endproc
 2897              	.LFE207:
 2899              	 .section .text.XMC_SCU_CLOCK_GetExternalOutputClockFrequency,"ax",%progbits
 2900              	 .align 2
 2901              	 .global XMC_SCU_CLOCK_GetExternalOutputClockFrequency
 2902              	 .thumb
 2903              	 .thumb_func
 2905              	XMC_SCU_CLOCK_GetExternalOutputClockFrequency:
 2906              	.LFB208:
 845:../Libraries/XMCLib/src/xmc4_scu.c **** 
 846:../Libraries/XMCLib/src/xmc4_scu.c **** /**
 847:../Libraries/XMCLib/src/xmc4_scu.c ****  * @brief API to retrieve EXTERNAL-OUT clock frequency
 848:../Libraries/XMCLib/src/xmc4_scu.c ****  * @retval Clock frequency
 849:../Libraries/XMCLib/src/xmc4_scu.c ****  */
 850:../Libraries/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_CLOCK_GetExternalOutputClockFrequency(void)
 851:../Libraries/XMCLib/src/xmc4_scu.c **** {
 2907              	 .loc 3 851 0
 2908              	 .cfi_startproc
 2909              	 
 2910              	 
 2911 0000 80B5     	 push {r7,lr}
 2912              	.LCFI267:
 2913              	 .cfi_def_cfa_offset 8
 2914              	 .cfi_offset 7,-8
 2915              	 .cfi_offset 14,-4
 2916 0002 82B0     	 sub sp,sp,#8
 2917              	.LCFI268:
 2918              	 .cfi_def_cfa_offset 16
 2919 0004 00AF     	 add r7,sp,#0
 2920              	.LCFI269:
 2921              	 .cfi_def_cfa_register 7
 852:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t frequency = 0UL;
 2922              	 .loc 3 852 0
 2923 0006 0023     	 movs r3,#0
 2924 0008 7B60     	 str r3,[r7,#4]
 853:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_SCU_CLOCK_EXTOUTCLKSRC_t clksrc;
 854:../Libraries/XMCLib/src/xmc4_scu.c **** 
 855:../Libraries/XMCLib/src/xmc4_scu.c ****   clksrc = XMC_SCU_CLOCK_GetExternalOutputClockSource();
 2925              	 .loc 3 855 0
 2926 000a FFF7FEFF 	 bl XMC_SCU_CLOCK_GetExternalOutputClockSource
 2927 000e 0346     	 mov r3,r0
 2928 0010 FB70     	 strb r3,[r7,#3]
 856:../Libraries/XMCLib/src/xmc4_scu.c **** 
 857:../Libraries/XMCLib/src/xmc4_scu.c ****   if (clksrc == XMC_SCU_CLOCK_EXTOUTCLKSRC_PLL)
 2929              	 .loc 3 857 0
 2930 0012 FB78     	 ldrb r3,[r7,#3]
 2931 0014 032B     	 cmp r3,#3
 2932 0016 0DD1     	 bne .L202
 858:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 859:../Libraries/XMCLib/src/xmc4_scu.c ****     frequency = XMC_SCU_CLOCK_GetSystemPllClockFrequency();
 2933              	 .loc 3 859 0
 2934 0018 FFF7FEFF 	 bl XMC_SCU_CLOCK_GetSystemPllClockFrequency
 2935 001c 7860     	 str r0,[r7,#4]
 860:../Libraries/XMCLib/src/xmc4_scu.c ****     
 861:../Libraries/XMCLib/src/xmc4_scu.c ****     frequency = (uint32_t)((frequency / ((((SCU_CLK->EXTCLKCR) & SCU_CLK_EXTCLKCR_ECKDIV_Msk) >>
 2936              	 .loc 3 861 0
 2937 001e 134B     	 ldr r3,.L206
 2938 0020 9A6A     	 ldr r2,[r3,#40]
 2939 0022 134B     	 ldr r3,.L206+4
 2940 0024 1340     	 ands r3,r3,r2
 2941 0026 1B0C     	 lsrs r3,r3,#16
 862:../Libraries/XMCLib/src/xmc4_scu.c ****                  SCU_CLK_EXTCLKCR_ECKDIV_Pos)+ 1UL)));
 2942              	 .loc 3 862 0
 2943 0028 0133     	 adds r3,r3,#1
 861:../Libraries/XMCLib/src/xmc4_scu.c ****                  SCU_CLK_EXTCLKCR_ECKDIV_Pos)+ 1UL)));
 2944              	 .loc 3 861 0
 2945 002a 7A68     	 ldr r2,[r7,#4]
 2946 002c B2FBF3F3 	 udiv r3,r2,r3
 2947 0030 7B60     	 str r3,[r7,#4]
 2948 0032 16E0     	 b .L203
 2949              	.L202:
 863:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 864:../Libraries/XMCLib/src/xmc4_scu.c ****   else if (clksrc == XMC_SCU_CLOCK_EXTOUTCLKSRC_SYS)
 2950              	 .loc 3 864 0
 2951 0034 FB78     	 ldrb r3,[r7,#3]
 2952 0036 002B     	 cmp r3,#0
 2953 0038 03D1     	 bne .L204
 865:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 866:../Libraries/XMCLib/src/xmc4_scu.c ****     frequency = XMC_SCU_CLOCK_GetSystemClockFrequency();
 2954              	 .loc 3 866 0
 2955 003a FFF7FEFF 	 bl XMC_SCU_CLOCK_GetSystemClockFrequency
 2956 003e 7860     	 str r0,[r7,#4]
 2957 0040 0FE0     	 b .L203
 2958              	.L204:
 867:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 868:../Libraries/XMCLib/src/xmc4_scu.c ****   else if (clksrc == XMC_SCU_CLOCK_EXTOUTCLKSRC_USB)
 2959              	 .loc 3 868 0
 2960 0042 FB78     	 ldrb r3,[r7,#3]
 2961 0044 022B     	 cmp r3,#2
 2962 0046 0CD1     	 bne .L203
 869:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 870:../Libraries/XMCLib/src/xmc4_scu.c ****     frequency = XMC_SCU_CLOCK_GetUsbPllClockFrequency();
 2963              	 .loc 3 870 0
 2964 0048 FFF7FEFF 	 bl XMC_SCU_CLOCK_GetUsbPllClockFrequency
 2965 004c 7860     	 str r0,[r7,#4]
 871:../Libraries/XMCLib/src/xmc4_scu.c ****     
 872:../Libraries/XMCLib/src/xmc4_scu.c ****     frequency = (uint32_t)((frequency / ((((SCU_CLK->EXTCLKCR) & SCU_CLK_EXTCLKCR_ECKDIV_Msk) >>
 2966              	 .loc 3 872 0
 2967 004e 074B     	 ldr r3,.L206
 2968 0050 9A6A     	 ldr r2,[r3,#40]
 2969 0052 074B     	 ldr r3,.L206+4
 2970 0054 1340     	 ands r3,r3,r2
 2971 0056 1B0C     	 lsrs r3,r3,#16
 873:../Libraries/XMCLib/src/xmc4_scu.c ****                  SCU_CLK_EXTCLKCR_ECKDIV_Pos)+ 1UL)));
 2972              	 .loc 3 873 0
 2973 0058 0133     	 adds r3,r3,#1
 872:../Libraries/XMCLib/src/xmc4_scu.c ****                  SCU_CLK_EXTCLKCR_ECKDIV_Pos)+ 1UL)));
 2974              	 .loc 3 872 0
 2975 005a 7A68     	 ldr r2,[r7,#4]
 2976 005c B2FBF3F3 	 udiv r3,r2,r3
 2977 0060 7B60     	 str r3,[r7,#4]
 2978              	.L203:
 874:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 875:../Libraries/XMCLib/src/xmc4_scu.c ****   else
 876:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 877:../Libraries/XMCLib/src/xmc4_scu.c **** 
 878:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 879:../Libraries/XMCLib/src/xmc4_scu.c **** 
 880:../Libraries/XMCLib/src/xmc4_scu.c ****   return (frequency);
 2979              	 .loc 3 880 0
 2980 0062 7B68     	 ldr r3,[r7,#4]
 881:../Libraries/XMCLib/src/xmc4_scu.c **** }
 2981              	 .loc 3 881 0
 2982 0064 1846     	 mov r0,r3
 2983 0066 0837     	 adds r7,r7,#8
 2984              	.LCFI270:
 2985              	 .cfi_def_cfa_offset 8
 2986 0068 BD46     	 mov sp,r7
 2987              	.LCFI271:
 2988              	 .cfi_def_cfa_register 13
 2989              	 
 2990 006a 80BD     	 pop {r7,pc}
 2991              	.L207:
 2992              	 .align 2
 2993              	.L206:
 2994 006c 00460050 	 .word 1342195200
 2995 0070 0000FF01 	 .word 33488896
 2996              	 .cfi_endproc
 2997              	.LFE208:
 2999              	 .section .text.XMC_SCU_CLOCK_GetPeripheralClockFrequency,"ax",%progbits
 3000              	 .align 2
 3001              	 .global XMC_SCU_CLOCK_GetPeripheralClockFrequency
 3002              	 .thumb
 3003              	 .thumb_func
 3005              	XMC_SCU_CLOCK_GetPeripheralClockFrequency:
 3006              	.LFB209:
 882:../Libraries/XMCLib/src/xmc4_scu.c **** 
 883:../Libraries/XMCLib/src/xmc4_scu.c **** /*
 884:../Libraries/XMCLib/src/xmc4_scu.c ****  * API to retrieve clock frequency of peripherals on the peripheral bus using a shared functional c
 885:../Libraries/XMCLib/src/xmc4_scu.c ****  */
 886:../Libraries/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_CLOCK_GetPeripheralClockFrequency(void)
 887:../Libraries/XMCLib/src/xmc4_scu.c **** {
 3007              	 .loc 3 887 0
 3008              	 .cfi_startproc
 3009              	 
 3010              	 
 3011 0000 80B5     	 push {r7,lr}
 3012              	.LCFI272:
 3013              	 .cfi_def_cfa_offset 8
 3014              	 .cfi_offset 7,-8
 3015              	 .cfi_offset 14,-4
 3016 0002 00AF     	 add r7,sp,#0
 3017              	.LCFI273:
 3018              	 .cfi_def_cfa_register 7
 888:../Libraries/XMCLib/src/xmc4_scu.c ****   return (uint32_t)(XMC_SCU_CLOCK_GetCpuClockFrequency() >>
 3019              	 .loc 3 888 0
 3020 0004 FFF7FEFF 	 bl XMC_SCU_CLOCK_GetCpuClockFrequency
 3021 0008 0246     	 mov r2,r0
 889:../Libraries/XMCLib/src/xmc4_scu.c ****          ((SCU_CLK->PBCLKCR & SCU_CLK_PBCLKCR_PBDIV_Msk) >> SCU_CLK_PBCLKCR_PBDIV_Pos));  
 3022              	 .loc 3 889 0
 3023 000a 044B     	 ldr r3,.L210
 3024 000c 5B69     	 ldr r3,[r3,#20]
 888:../Libraries/XMCLib/src/xmc4_scu.c ****   return (uint32_t)(XMC_SCU_CLOCK_GetCpuClockFrequency() >>
 3025              	 .loc 3 888 0
 3026 000e 03F00103 	 and r3,r3,#1
 3027 0012 22FA03F3 	 lsr r3,r2,r3
 890:../Libraries/XMCLib/src/xmc4_scu.c **** }
 3028              	 .loc 3 890 0
 3029 0016 1846     	 mov r0,r3
 3030 0018 80BD     	 pop {r7,pc}
 3031              	.L211:
 3032 001a 00BF     	 .align 2
 3033              	.L210:
 3034 001c 00460050 	 .word 1342195200
 3035              	 .cfi_endproc
 3036              	.LFE209:
 3038              	 .section .text.XMC_SCU_CLOCK_SetSystemClockSource,"ax",%progbits
 3039              	 .align 2
 3040              	 .global XMC_SCU_CLOCK_SetSystemClockSource
 3041              	 .thumb
 3042              	 .thumb_func
 3044              	XMC_SCU_CLOCK_SetSystemClockSource:
 3045              	.LFB210:
 891:../Libraries/XMCLib/src/xmc4_scu.c **** 
 892:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to select fSYS */
 893:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetSystemClockSource(const XMC_SCU_CLOCK_SYSCLKSRC_t source)
 894:../Libraries/XMCLib/src/xmc4_scu.c **** {
 3046              	 .loc 3 894 0
 3047              	 .cfi_startproc
 3048              	 
 3049              	 
 3050              	 
 3051 0000 80B4     	 push {r7}
 3052              	.LCFI274:
 3053              	 .cfi_def_cfa_offset 4
 3054              	 .cfi_offset 7,-4
 3055 0002 83B0     	 sub sp,sp,#12
 3056              	.LCFI275:
 3057              	 .cfi_def_cfa_offset 16
 3058 0004 00AF     	 add r7,sp,#0
 3059              	.LCFI276:
 3060              	 .cfi_def_cfa_register 7
 3061 0006 7860     	 str r0,[r7,#4]
 895:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_CLK->SYSCLKCR = (SCU_CLK->SYSCLKCR & ((uint32_t)~SCU_CLK_SYSCLKCR_SYSSEL_Msk)) |
 3062              	 .loc 3 895 0
 3063 0008 0649     	 ldr r1,.L213
 3064 000a 064B     	 ldr r3,.L213
 3065 000c DB68     	 ldr r3,[r3,#12]
 3066 000e 23F48032 	 bic r2,r3,#65536
 3067 0012 7B68     	 ldr r3,[r7,#4]
 3068 0014 1343     	 orrs r3,r3,r2
 3069 0016 CB60     	 str r3,[r1,#12]
 896:../Libraries/XMCLib/src/xmc4_scu.c ****                       ((uint32_t)source);
 897:../Libraries/XMCLib/src/xmc4_scu.c **** }
 3070              	 .loc 3 897 0
 3071 0018 0C37     	 adds r7,r7,#12
 3072              	.LCFI277:
 3073              	 .cfi_def_cfa_offset 4
 3074 001a BD46     	 mov sp,r7
 3075              	.LCFI278:
 3076              	 .cfi_def_cfa_register 13
 3077              	 
 3078 001c 5DF8047B 	 ldr r7,[sp],#4
 3079              	.LCFI279:
 3080              	 .cfi_restore 7
 3081              	 .cfi_def_cfa_offset 0
 3082 0020 7047     	 bx lr
 3083              	.L214:
 3084 0022 00BF     	 .align 2
 3085              	.L213:
 3086 0024 00460050 	 .word 1342195200
 3087              	 .cfi_endproc
 3088              	.LFE210:
 3090              	 .section .text.XMC_SCU_CLOCK_SetUsbClockSource,"ax",%progbits
 3091              	 .align 2
 3092              	 .global XMC_SCU_CLOCK_SetUsbClockSource
 3093              	 .thumb
 3094              	 .thumb_func
 3096              	XMC_SCU_CLOCK_SetUsbClockSource:
 3097              	.LFB211:
 898:../Libraries/XMCLib/src/xmc4_scu.c **** 
 899:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to select fUSB */
 900:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetUsbClockSource(const XMC_SCU_CLOCK_USBCLKSRC_t source)
 901:../Libraries/XMCLib/src/xmc4_scu.c **** {
 3098              	 .loc 3 901 0
 3099              	 .cfi_startproc
 3100              	 
 3101              	 
 3102              	 
 3103 0000 80B4     	 push {r7}
 3104              	.LCFI280:
 3105              	 .cfi_def_cfa_offset 4
 3106              	 .cfi_offset 7,-4
 3107 0002 83B0     	 sub sp,sp,#12
 3108              	.LCFI281:
 3109              	 .cfi_def_cfa_offset 16
 3110 0004 00AF     	 add r7,sp,#0
 3111              	.LCFI282:
 3112              	 .cfi_def_cfa_register 7
 3113 0006 7860     	 str r0,[r7,#4]
 902:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_CLK->USBCLKCR = (SCU_CLK->USBCLKCR & ((uint32_t)~SCU_CLK_USBCLKCR_USBSEL_Msk)) |
 3114              	 .loc 3 902 0
 3115 0008 0649     	 ldr r1,.L216
 3116 000a 064B     	 ldr r3,.L216
 3117 000c 9B69     	 ldr r3,[r3,#24]
 3118 000e 23F48032 	 bic r2,r3,#65536
 3119 0012 7B68     	 ldr r3,[r7,#4]
 3120 0014 1343     	 orrs r3,r3,r2
 3121 0016 8B61     	 str r3,[r1,#24]
 903:../Libraries/XMCLib/src/xmc4_scu.c ****                       ((uint32_t)source);
 904:../Libraries/XMCLib/src/xmc4_scu.c **** }
 3122              	 .loc 3 904 0
 3123 0018 0C37     	 adds r7,r7,#12
 3124              	.LCFI283:
 3125              	 .cfi_def_cfa_offset 4
 3126 001a BD46     	 mov sp,r7
 3127              	.LCFI284:
 3128              	 .cfi_def_cfa_register 13
 3129              	 
 3130 001c 5DF8047B 	 ldr r7,[sp],#4
 3131              	.LCFI285:
 3132              	 .cfi_restore 7
 3133              	 .cfi_def_cfa_offset 0
 3134 0020 7047     	 bx lr
 3135              	.L217:
 3136 0022 00BF     	 .align 2
 3137              	.L216:
 3138 0024 00460050 	 .word 1342195200
 3139              	 .cfi_endproc
 3140              	.LFE211:
 3142              	 .section .text.XMC_SCU_CLOCK_SetWdtClockSource,"ax",%progbits
 3143              	 .align 2
 3144              	 .global XMC_SCU_CLOCK_SetWdtClockSource
 3145              	 .thumb
 3146              	 .thumb_func
 3148              	XMC_SCU_CLOCK_SetWdtClockSource:
 3149              	.LFB212:
 905:../Libraries/XMCLib/src/xmc4_scu.c **** 
 906:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to select fWDT */
 907:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetWdtClockSource(const XMC_SCU_CLOCK_WDTCLKSRC_t source)
 908:../Libraries/XMCLib/src/xmc4_scu.c **** {
 3150              	 .loc 3 908 0
 3151              	 .cfi_startproc
 3152              	 
 3153              	 
 3154              	 
 3155 0000 80B4     	 push {r7}
 3156              	.LCFI286:
 3157              	 .cfi_def_cfa_offset 4
 3158              	 .cfi_offset 7,-4
 3159 0002 83B0     	 sub sp,sp,#12
 3160              	.LCFI287:
 3161              	 .cfi_def_cfa_offset 16
 3162 0004 00AF     	 add r7,sp,#0
 3163              	.LCFI288:
 3164              	 .cfi_def_cfa_register 7
 3165 0006 7860     	 str r0,[r7,#4]
 909:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_CLK->WDTCLKCR = (SCU_CLK->WDTCLKCR & ((uint32_t)~SCU_CLK_WDTCLKCR_WDTSEL_Msk)) |
 3166              	 .loc 3 909 0
 3167 0008 0649     	 ldr r1,.L219
 3168 000a 064B     	 ldr r3,.L219
 3169 000c 5B6A     	 ldr r3,[r3,#36]
 3170 000e 23F44032 	 bic r2,r3,#196608
 3171 0012 7B68     	 ldr r3,[r7,#4]
 3172 0014 1343     	 orrs r3,r3,r2
 3173 0016 4B62     	 str r3,[r1,#36]
 910:../Libraries/XMCLib/src/xmc4_scu.c ****                       ((uint32_t)source);
 911:../Libraries/XMCLib/src/xmc4_scu.c **** }
 3174              	 .loc 3 911 0
 3175 0018 0C37     	 adds r7,r7,#12
 3176              	.LCFI289:
 3177              	 .cfi_def_cfa_offset 4
 3178 001a BD46     	 mov sp,r7
 3179              	.LCFI290:
 3180              	 .cfi_def_cfa_register 13
 3181              	 
 3182 001c 5DF8047B 	 ldr r7,[sp],#4
 3183              	.LCFI291:
 3184              	 .cfi_restore 7
 3185              	 .cfi_def_cfa_offset 0
 3186 0020 7047     	 bx lr
 3187              	.L220:
 3188 0022 00BF     	 .align 2
 3189              	.L219:
 3190 0024 00460050 	 .word 1342195200
 3191              	 .cfi_endproc
 3192              	.LFE212:
 3194              	 .section .text.XMC_SCU_CLOCK_SetExternalOutputClockSource,"ax",%progbits
 3195              	 .align 2
 3196              	 .global XMC_SCU_CLOCK_SetExternalOutputClockSource
 3197              	 .thumb
 3198              	 .thumb_func
 3200              	XMC_SCU_CLOCK_SetExternalOutputClockSource:
 3201              	.LFB213:
 912:../Libraries/XMCLib/src/xmc4_scu.c **** 
 913:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to select fEXT */
 914:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetExternalOutputClockSource(const XMC_SCU_CLOCK_EXTOUTCLKSRC_t source)
 915:../Libraries/XMCLib/src/xmc4_scu.c **** {
 3202              	 .loc 3 915 0
 3203              	 .cfi_startproc
 3204              	 
 3205              	 
 3206              	 
 3207 0000 80B4     	 push {r7}
 3208              	.LCFI292:
 3209              	 .cfi_def_cfa_offset 4
 3210              	 .cfi_offset 7,-4
 3211 0002 83B0     	 sub sp,sp,#12
 3212              	.LCFI293:
 3213              	 .cfi_def_cfa_offset 16
 3214 0004 00AF     	 add r7,sp,#0
 3215              	.LCFI294:
 3216              	 .cfi_def_cfa_register 7
 3217 0006 0346     	 mov r3,r0
 3218 0008 FB71     	 strb r3,[r7,#7]
 916:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_CLK->EXTCLKCR = (SCU_CLK->EXTCLKCR & ((uint32_t)~SCU_CLK_EXTCLKCR_ECKSEL_Msk)) |
 3219              	 .loc 3 916 0
 3220 000a 0649     	 ldr r1,.L222
 3221 000c 054B     	 ldr r3,.L222
 3222 000e 9B6A     	 ldr r3,[r3,#40]
 3223 0010 23F00302 	 bic r2,r3,#3
 917:../Libraries/XMCLib/src/xmc4_scu.c ****                       ((uint32_t)source);
 3224              	 .loc 3 917 0
 3225 0014 FB79     	 ldrb r3,[r7,#7]
 916:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_CLK->EXTCLKCR = (SCU_CLK->EXTCLKCR & ((uint32_t)~SCU_CLK_EXTCLKCR_ECKSEL_Msk)) |
 3226              	 .loc 3 916 0
 3227 0016 1343     	 orrs r3,r3,r2
 3228 0018 8B62     	 str r3,[r1,#40]
 918:../Libraries/XMCLib/src/xmc4_scu.c **** }
 3229              	 .loc 3 918 0
 3230 001a 0C37     	 adds r7,r7,#12
 3231              	.LCFI295:
 3232              	 .cfi_def_cfa_offset 4
 3233 001c BD46     	 mov sp,r7
 3234              	.LCFI296:
 3235              	 .cfi_def_cfa_register 13
 3236              	 
 3237 001e 5DF8047B 	 ldr r7,[sp],#4
 3238              	.LCFI297:
 3239              	 .cfi_restore 7
 3240              	 .cfi_def_cfa_offset 0
 3241 0022 7047     	 bx lr
 3242              	.L223:
 3243              	 .align 2
 3244              	.L222:
 3245 0024 00460050 	 .word 1342195200
 3246              	 .cfi_endproc
 3247              	.LFE213:
 3249              	 .section .text.XMC_SCU_CLOCK_SetSystemPllClockSource,"ax",%progbits
 3250              	 .align 2
 3251              	 .global XMC_SCU_CLOCK_SetSystemPllClockSource
 3252              	 .thumb
 3253              	 .thumb_func
 3255              	XMC_SCU_CLOCK_SetSystemPllClockSource:
 3256              	.LFB214:
 919:../Libraries/XMCLib/src/xmc4_scu.c **** 
 920:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to select fPLL */
 921:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetSystemPllClockSource(const XMC_SCU_CLOCK_SYSPLLCLKSRC_t source)
 922:../Libraries/XMCLib/src/xmc4_scu.c **** {
 3257              	 .loc 3 922 0
 3258              	 .cfi_startproc
 3259              	 
 3260              	 
 3261              	 
 3262 0000 80B4     	 push {r7}
 3263              	.LCFI298:
 3264              	 .cfi_def_cfa_offset 4
 3265              	 .cfi_offset 7,-4
 3266 0002 83B0     	 sub sp,sp,#12
 3267              	.LCFI299:
 3268              	 .cfi_def_cfa_offset 16
 3269 0004 00AF     	 add r7,sp,#0
 3270              	.LCFI300:
 3271              	 .cfi_def_cfa_register 7
 3272 0006 0346     	 mov r3,r0
 3273 0008 FB80     	 strh r3,[r7,#6]
 923:../Libraries/XMCLib/src/xmc4_scu.c ****   /* Check input clock */
 924:../Libraries/XMCLib/src/xmc4_scu.c ****   if (source == XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP) /* Select PLLClockSource */
 3274              	 .loc 3 924 0
 3275 000a FB88     	 ldrh r3,[r7,#6]
 3276 000c 002B     	 cmp r3,#0
 3277 000e 08D1     	 bne .L225
 925:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 926:../Libraries/XMCLib/src/xmc4_scu.c ****     SCU_PLL->PLLCON2 &= (uint32_t)~(SCU_PLL_PLLCON2_PINSEL_Msk | SCU_PLL_PLLCON2_K1INSEL_Msk);
 3278              	 .loc 3 926 0
 3279 0010 0A4A     	 ldr r2,.L227
 3280 0012 0A4B     	 ldr r3,.L227
 3281 0014 DB68     	 ldr r3,[r3,#12]
 3282 0016 23F48073 	 bic r3,r3,#256
 3283 001a 23F00103 	 bic r3,r3,#1
 3284 001e D360     	 str r3,[r2,#12]
 3285 0020 07E0     	 b .L224
 3286              	.L225:
 927:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 928:../Libraries/XMCLib/src/xmc4_scu.c ****   else
 929:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 930:../Libraries/XMCLib/src/xmc4_scu.c ****     SCU_PLL->PLLCON2 |= (uint32_t)(SCU_PLL_PLLCON2_PINSEL_Msk | SCU_PLL_PLLCON2_K1INSEL_Msk);
 3287              	 .loc 3 930 0
 3288 0022 064A     	 ldr r2,.L227
 3289 0024 054B     	 ldr r3,.L227
 3290 0026 DB68     	 ldr r3,[r3,#12]
 3291 0028 43F48073 	 orr r3,r3,#256
 3292 002c 43F00103 	 orr r3,r3,#1
 3293 0030 D360     	 str r3,[r2,#12]
 3294              	.L224:
 931:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 932:../Libraries/XMCLib/src/xmc4_scu.c **** }
 3295              	 .loc 3 932 0
 3296 0032 0C37     	 adds r7,r7,#12
 3297              	.LCFI301:
 3298              	 .cfi_def_cfa_offset 4
 3299 0034 BD46     	 mov sp,r7
 3300              	.LCFI302:
 3301              	 .cfi_def_cfa_register 13
 3302              	 
 3303 0036 5DF8047B 	 ldr r7,[sp],#4
 3304              	.LCFI303:
 3305              	 .cfi_restore 7
 3306              	 .cfi_def_cfa_offset 0
 3307 003a 7047     	 bx lr
 3308              	.L228:
 3309              	 .align 2
 3310              	.L227:
 3311 003c 10470050 	 .word 1342195472
 3312              	 .cfi_endproc
 3313              	.LFE214:
 3315              	 .section .text.XMC_SCU_HIB_SetRtcClockSource,"ax",%progbits
 3316              	 .align 2
 3317              	 .global XMC_SCU_HIB_SetRtcClockSource
 3318              	 .thumb
 3319              	 .thumb_func
 3321              	XMC_SCU_HIB_SetRtcClockSource:
 3322              	.LFB215:
 933:../Libraries/XMCLib/src/xmc4_scu.c **** 
 934:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to select fRTC */
 935:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_SetRtcClockSource(const XMC_SCU_HIB_RTCCLKSRC_t source)
 936:../Libraries/XMCLib/src/xmc4_scu.c **** { 
 3323              	 .loc 3 936 0
 3324              	 .cfi_startproc
 3325              	 
 3326              	 
 3327              	 
 3328 0000 80B4     	 push {r7}
 3329              	.LCFI304:
 3330              	 .cfi_def_cfa_offset 4
 3331              	 .cfi_offset 7,-4
 3332 0002 83B0     	 sub sp,sp,#12
 3333              	.LCFI305:
 3334              	 .cfi_def_cfa_offset 16
 3335 0004 00AF     	 add r7,sp,#0
 3336              	.LCFI306:
 3337              	 .cfi_def_cfa_register 7
 3338 0006 0346     	 mov r3,r0
 3339 0008 FB71     	 strb r3,[r7,#7]
 937:../Libraries/XMCLib/src/xmc4_scu.c ****   /* Wait until the update of HDCR register in hibernate domain is completed */
 938:../Libraries/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 3340              	 .loc 3 938 0
 3341 000a 00BF     	 nop
 3342              	.L230:
 3343              	 .loc 3 938 0 is_stmt 0 discriminator 1
 3344 000c 094B     	 ldr r3,.L231
 3345 000e D3F8C430 	 ldr r3,[r3,#196]
 3346 0012 03F00803 	 and r3,r3,#8
 3347 0016 002B     	 cmp r3,#0
 3348 0018 F8D1     	 bne .L230
 939:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 940:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 941:../Libraries/XMCLib/src/xmc4_scu.c **** 
 942:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ((uint32_t)~SCU_HIBERNATE_HDCR_RCS_Msk)) |
 3349              	 .loc 3 942 0 is_stmt 1
 3350 001a 0749     	 ldr r1,.L231+4
 3351 001c 064B     	 ldr r3,.L231+4
 3352 001e DB68     	 ldr r3,[r3,#12]
 3353 0020 23F04002 	 bic r2,r3,#64
 943:../Libraries/XMCLib/src/xmc4_scu.c ****                         ((uint32_t)source);
 3354              	 .loc 3 943 0
 3355 0024 FB79     	 ldrb r3,[r7,#7]
 942:../Libraries/XMCLib/src/xmc4_scu.c ****                         ((uint32_t)source);
 3356              	 .loc 3 942 0
 3357 0026 1343     	 orrs r3,r3,r2
 3358 0028 CB60     	 str r3,[r1,#12]
 944:../Libraries/XMCLib/src/xmc4_scu.c **** }
 3359              	 .loc 3 944 0
 3360 002a 0C37     	 adds r7,r7,#12
 3361              	.LCFI307:
 3362              	 .cfi_def_cfa_offset 4
 3363 002c BD46     	 mov sp,r7
 3364              	.LCFI308:
 3365              	 .cfi_def_cfa_register 13
 3366              	 
 3367 002e 5DF8047B 	 ldr r7,[sp],#4
 3368              	.LCFI309:
 3369              	 .cfi_restore 7
 3370              	 .cfi_def_cfa_offset 0
 3371 0032 7047     	 bx lr
 3372              	.L232:
 3373              	 .align 2
 3374              	.L231:
 3375 0034 00400050 	 .word 1342193664
 3376 0038 00430050 	 .word 1342194432
 3377              	 .cfi_endproc
 3378              	.LFE215:
 3380              	 .section .text.XMC_SCU_HIB_SetStandbyClockSource,"ax",%progbits
 3381              	 .align 2
 3382              	 .global XMC_SCU_HIB_SetStandbyClockSource
 3383              	 .thumb
 3384              	 .thumb_func
 3386              	XMC_SCU_HIB_SetStandbyClockSource:
 3387              	.LFB216:
 945:../Libraries/XMCLib/src/xmc4_scu.c **** 
 946:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to select fSTDBY */
 947:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_SetStandbyClockSource(const XMC_SCU_HIB_STDBYCLKSRC_t source)
 948:../Libraries/XMCLib/src/xmc4_scu.c **** {
 3388              	 .loc 3 948 0
 3389              	 .cfi_startproc
 3390              	 
 3391              	 
 3392              	 
 3393 0000 80B4     	 push {r7}
 3394              	.LCFI310:
 3395              	 .cfi_def_cfa_offset 4
 3396              	 .cfi_offset 7,-4
 3397 0002 83B0     	 sub sp,sp,#12
 3398              	.LCFI311:
 3399              	 .cfi_def_cfa_offset 16
 3400 0004 00AF     	 add r7,sp,#0
 3401              	.LCFI312:
 3402              	 .cfi_def_cfa_register 7
 3403 0006 0346     	 mov r3,r0
 3404 0008 FB71     	 strb r3,[r7,#7]
 949:../Libraries/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 3405              	 .loc 3 949 0
 3406 000a 00BF     	 nop
 3407              	.L234:
 3408              	 .loc 3 949 0 is_stmt 0 discriminator 1
 3409 000c 094B     	 ldr r3,.L235
 3410 000e D3F8C430 	 ldr r3,[r3,#196]
 3411 0012 03F00803 	 and r3,r3,#8
 3412 0016 002B     	 cmp r3,#0
 3413 0018 F8D1     	 bne .L234
 950:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 951:../Libraries/XMCLib/src/xmc4_scu.c ****     /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
 952:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 953:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ((uint32_t)~SCU_HIBERNATE_HDCR_STDBYSEL_Msk)) |
 3414              	 .loc 3 953 0 is_stmt 1
 3415 001a 0749     	 ldr r1,.L235+4
 3416 001c 064B     	 ldr r3,.L235+4
 3417 001e DB68     	 ldr r3,[r3,#12]
 3418 0020 23F08002 	 bic r2,r3,#128
 954:../Libraries/XMCLib/src/xmc4_scu.c ****                         ((uint32_t)source);
 3419              	 .loc 3 954 0
 3420 0024 FB79     	 ldrb r3,[r7,#7]
 953:../Libraries/XMCLib/src/xmc4_scu.c ****                         ((uint32_t)source);
 3421              	 .loc 3 953 0
 3422 0026 1343     	 orrs r3,r3,r2
 3423 0028 CB60     	 str r3,[r1,#12]
 955:../Libraries/XMCLib/src/xmc4_scu.c **** }
 3424              	 .loc 3 955 0
 3425 002a 0C37     	 adds r7,r7,#12
 3426              	.LCFI313:
 3427              	 .cfi_def_cfa_offset 4
 3428 002c BD46     	 mov sp,r7
 3429              	.LCFI314:
 3430              	 .cfi_def_cfa_register 13
 3431              	 
 3432 002e 5DF8047B 	 ldr r7,[sp],#4
 3433              	.LCFI315:
 3434              	 .cfi_restore 7
 3435              	 .cfi_def_cfa_offset 0
 3436 0032 7047     	 bx lr
 3437              	.L236:
 3438              	 .align 2
 3439              	.L235:
 3440 0034 00400050 	 .word 1342193664
 3441 0038 00430050 	 .word 1342194432
 3442              	 .cfi_endproc
 3443              	.LFE216:
 3445              	 .section .text.XMC_SCU_CLOCK_SetSystemClockDivider,"ax",%progbits
 3446              	 .align 2
 3447              	 .global XMC_SCU_CLOCK_SetSystemClockDivider
 3448              	 .thumb
 3449              	 .thumb_func
 3451              	XMC_SCU_CLOCK_SetSystemClockDivider:
 3452              	.LFB217:
 956:../Libraries/XMCLib/src/xmc4_scu.c **** 
 957:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to program the divider placed between fsys and its parent */
 958:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetSystemClockDivider(const uint32_t divider)
 959:../Libraries/XMCLib/src/xmc4_scu.c **** {
 3453              	 .loc 3 959 0
 3454              	 .cfi_startproc
 3455              	 
 3456              	 
 3457              	 
 3458 0000 80B4     	 push {r7}
 3459              	.LCFI316:
 3460              	 .cfi_def_cfa_offset 4
 3461              	 .cfi_offset 7,-4
 3462 0002 83B0     	 sub sp,sp,#12
 3463              	.LCFI317:
 3464              	 .cfi_def_cfa_offset 16
 3465 0004 00AF     	 add r7,sp,#0
 3466              	.LCFI318:
 3467              	 .cfi_def_cfa_register 7
 3468 0006 7860     	 str r0,[r7,#4]
 960:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("XMC_SCU_CLOCK_SetSystemClockDivider:Wrong clock divider value",
 961:../Libraries/XMCLib/src/xmc4_scu.c ****               (divider <= (SCU_CLK_SYSCLKCR_SYSDIV_Msk + 1UL)) );
 962:../Libraries/XMCLib/src/xmc4_scu.c **** 
 963:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_CLK->SYSCLKCR = (SCU_CLK->SYSCLKCR & ((uint32_t)~SCU_CLK_SYSCLKCR_SYSDIV_Msk)) |
 3469              	 .loc 3 963 0
 3470 0008 0649     	 ldr r1,.L238
 3471 000a 064B     	 ldr r3,.L238
 3472 000c DB68     	 ldr r3,[r3,#12]
 3473 000e 23F0FF02 	 bic r2,r3,#255
 964:../Libraries/XMCLib/src/xmc4_scu.c ****                       ((uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_SYSCLKCR_SYSDIV_Pos));
 3474              	 .loc 3 964 0
 3475 0012 7B68     	 ldr r3,[r7,#4]
 3476 0014 013B     	 subs r3,r3,#1
 963:../Libraries/XMCLib/src/xmc4_scu.c ****                       ((uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_SYSCLKCR_SYSDIV_Pos));
 3477              	 .loc 3 963 0
 3478 0016 1343     	 orrs r3,r3,r2
 3479 0018 CB60     	 str r3,[r1,#12]
 965:../Libraries/XMCLib/src/xmc4_scu.c **** }
 3480              	 .loc 3 965 0
 3481 001a 0C37     	 adds r7,r7,#12
 3482              	.LCFI319:
 3483              	 .cfi_def_cfa_offset 4
 3484 001c BD46     	 mov sp,r7
 3485              	.LCFI320:
 3486              	 .cfi_def_cfa_register 13
 3487              	 
 3488 001e 5DF8047B 	 ldr r7,[sp],#4
 3489              	.LCFI321:
 3490              	 .cfi_restore 7
 3491              	 .cfi_def_cfa_offset 0
 3492 0022 7047     	 bx lr
 3493              	.L239:
 3494              	 .align 2
 3495              	.L238:
 3496 0024 00460050 	 .word 1342195200
 3497              	 .cfi_endproc
 3498              	.LFE217:
 3500              	 .section .text.XMC_SCU_CLOCK_SetCcuClockDivider,"ax",%progbits
 3501              	 .align 2
 3502              	 .global XMC_SCU_CLOCK_SetCcuClockDivider
 3503              	 .thumb
 3504              	 .thumb_func
 3506              	XMC_SCU_CLOCK_SetCcuClockDivider:
 3507              	.LFB218:
 966:../Libraries/XMCLib/src/xmc4_scu.c **** 
 967:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to program the divider placed between fccu and its parent */
 968:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetCcuClockDivider(const uint32_t divider)
 969:../Libraries/XMCLib/src/xmc4_scu.c **** {
 3508              	 .loc 3 969 0
 3509              	 .cfi_startproc
 3510              	 
 3511              	 
 3512              	 
 3513 0000 80B4     	 push {r7}
 3514              	.LCFI322:
 3515              	 .cfi_def_cfa_offset 4
 3516              	 .cfi_offset 7,-4
 3517 0002 83B0     	 sub sp,sp,#12
 3518              	.LCFI323:
 3519              	 .cfi_def_cfa_offset 16
 3520 0004 00AF     	 add r7,sp,#0
 3521              	.LCFI324:
 3522              	 .cfi_def_cfa_register 7
 3523 0006 7860     	 str r0,[r7,#4]
 970:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("XMC_SCU_CLOCK_SetCapcomClockDivider:Wrong clock divider value", (divider <= 2UL) );
 971:../Libraries/XMCLib/src/xmc4_scu.c **** 
 972:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_CLK->CCUCLKCR = (SCU_CLK->CCUCLKCR & ((uint32_t)~SCU_CLK_CCUCLKCR_CCUDIV_Msk)) |
 3524              	 .loc 3 972 0
 3525 0008 0649     	 ldr r1,.L241
 3526 000a 064B     	 ldr r3,.L241
 3527 000c 1B6A     	 ldr r3,[r3,#32]
 3528 000e 23F00102 	 bic r2,r3,#1
 973:../Libraries/XMCLib/src/xmc4_scu.c ****                       (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CCUCLKCR_CCUDIV_Pos);
 3529              	 .loc 3 973 0
 3530 0012 7B68     	 ldr r3,[r7,#4]
 3531 0014 013B     	 subs r3,r3,#1
 972:../Libraries/XMCLib/src/xmc4_scu.c ****                       (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CCUCLKCR_CCUDIV_Pos);
 3532              	 .loc 3 972 0
 3533 0016 1343     	 orrs r3,r3,r2
 3534 0018 0B62     	 str r3,[r1,#32]
 974:../Libraries/XMCLib/src/xmc4_scu.c **** }
 3535              	 .loc 3 974 0
 3536 001a 0C37     	 adds r7,r7,#12
 3537              	.LCFI325:
 3538              	 .cfi_def_cfa_offset 4
 3539 001c BD46     	 mov sp,r7
 3540              	.LCFI326:
 3541              	 .cfi_def_cfa_register 13
 3542              	 
 3543 001e 5DF8047B 	 ldr r7,[sp],#4
 3544              	.LCFI327:
 3545              	 .cfi_restore 7
 3546              	 .cfi_def_cfa_offset 0
 3547 0022 7047     	 bx lr
 3548              	.L242:
 3549              	 .align 2
 3550              	.L241:
 3551 0024 00460050 	 .word 1342195200
 3552              	 .cfi_endproc
 3553              	.LFE218:
 3555              	 .section .text.XMC_SCU_CLOCK_SetCpuClockDivider,"ax",%progbits
 3556              	 .align 2
 3557              	 .global XMC_SCU_CLOCK_SetCpuClockDivider
 3558              	 .thumb
 3559              	 .thumb_func
 3561              	XMC_SCU_CLOCK_SetCpuClockDivider:
 3562              	.LFB219:
 975:../Libraries/XMCLib/src/xmc4_scu.c **** 
 976:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to program the divider placed between fcpu and its parent */
 977:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetCpuClockDivider(const uint32_t divider)
 978:../Libraries/XMCLib/src/xmc4_scu.c **** {
 3563              	 .loc 3 978 0
 3564              	 .cfi_startproc
 3565              	 
 3566              	 
 3567              	 
 3568 0000 80B4     	 push {r7}
 3569              	.LCFI328:
 3570              	 .cfi_def_cfa_offset 4
 3571              	 .cfi_offset 7,-4
 3572 0002 83B0     	 sub sp,sp,#12
 3573              	.LCFI329:
 3574              	 .cfi_def_cfa_offset 16
 3575 0004 00AF     	 add r7,sp,#0
 3576              	.LCFI330:
 3577              	 .cfi_def_cfa_register 7
 3578 0006 7860     	 str r0,[r7,#4]
 979:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("XMC_SCU_CLOCK_SetCpuClockDivider:Wrong clock divider value", (divider <= 2UL) );
 980:../Libraries/XMCLib/src/xmc4_scu.c **** 
 981:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_CLK->CPUCLKCR = (SCU_CLK->CPUCLKCR & ((uint32_t)~SCU_CLK_CPUCLKCR_CPUDIV_Msk)) |
 3579              	 .loc 3 981 0
 3580 0008 0649     	 ldr r1,.L244
 3581 000a 064B     	 ldr r3,.L244
 3582 000c 1B69     	 ldr r3,[r3,#16]
 3583 000e 23F00102 	 bic r2,r3,#1
 982:../Libraries/XMCLib/src/xmc4_scu.c ****                       (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CPUCLKCR_CPUDIV_Pos);
 3584              	 .loc 3 982 0
 3585 0012 7B68     	 ldr r3,[r7,#4]
 3586 0014 013B     	 subs r3,r3,#1
 981:../Libraries/XMCLib/src/xmc4_scu.c ****                       (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CPUCLKCR_CPUDIV_Pos);
 3587              	 .loc 3 981 0
 3588 0016 1343     	 orrs r3,r3,r2
 3589 0018 0B61     	 str r3,[r1,#16]
 983:../Libraries/XMCLib/src/xmc4_scu.c **** }
 3590              	 .loc 3 983 0
 3591 001a 0C37     	 adds r7,r7,#12
 3592              	.LCFI331:
 3593              	 .cfi_def_cfa_offset 4
 3594 001c BD46     	 mov sp,r7
 3595              	.LCFI332:
 3596              	 .cfi_def_cfa_register 13
 3597              	 
 3598 001e 5DF8047B 	 ldr r7,[sp],#4
 3599              	.LCFI333:
 3600              	 .cfi_restore 7
 3601              	 .cfi_def_cfa_offset 0
 3602 0022 7047     	 bx lr
 3603              	.L245:
 3604              	 .align 2
 3605              	.L244:
 3606 0024 00460050 	 .word 1342195200
 3607              	 .cfi_endproc
 3608              	.LFE219:
 3610              	 .section .text.XMC_SCU_CLOCK_SetPeripheralClockDivider,"ax",%progbits
 3611              	 .align 2
 3612              	 .global XMC_SCU_CLOCK_SetPeripheralClockDivider
 3613              	 .thumb
 3614              	 .thumb_func
 3616              	XMC_SCU_CLOCK_SetPeripheralClockDivider:
 3617              	.LFB220:
 984:../Libraries/XMCLib/src/xmc4_scu.c **** 
 985:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to program the divider placed between fperiph and its parent */
 986:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetPeripheralClockDivider(const uint32_t divider)
 987:../Libraries/XMCLib/src/xmc4_scu.c **** {
 3618              	 .loc 3 987 0
 3619              	 .cfi_startproc
 3620              	 
 3621              	 
 3622              	 
 3623 0000 80B4     	 push {r7}
 3624              	.LCFI334:
 3625              	 .cfi_def_cfa_offset 4
 3626              	 .cfi_offset 7,-4
 3627 0002 83B0     	 sub sp,sp,#12
 3628              	.LCFI335:
 3629              	 .cfi_def_cfa_offset 16
 3630 0004 00AF     	 add r7,sp,#0
 3631              	.LCFI336:
 3632              	 .cfi_def_cfa_register 7
 3633 0006 7860     	 str r0,[r7,#4]
 988:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("XMC_SCU_CLOCK_SetPeripheralClockDivider:Wrong clock divider value", (divider <= 2UL) 
 989:../Libraries/XMCLib/src/xmc4_scu.c **** 
 990:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_CLK->PBCLKCR = (SCU_CLK->PBCLKCR & ((uint32_t)~SCU_CLK_PBCLKCR_PBDIV_Msk)) |
 3634              	 .loc 3 990 0
 3635 0008 0649     	 ldr r1,.L247
 3636 000a 064B     	 ldr r3,.L247
 3637 000c 5B69     	 ldr r3,[r3,#20]
 3638 000e 23F00102 	 bic r2,r3,#1
 991:../Libraries/XMCLib/src/xmc4_scu.c ****                      ((uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_PBCLKCR_PBDIV_Pos));
 3639              	 .loc 3 991 0
 3640 0012 7B68     	 ldr r3,[r7,#4]
 3641 0014 013B     	 subs r3,r3,#1
 990:../Libraries/XMCLib/src/xmc4_scu.c ****                      ((uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_PBCLKCR_PBDIV_Pos));
 3642              	 .loc 3 990 0
 3643 0016 1343     	 orrs r3,r3,r2
 3644 0018 4B61     	 str r3,[r1,#20]
 992:../Libraries/XMCLib/src/xmc4_scu.c **** }
 3645              	 .loc 3 992 0
 3646 001a 0C37     	 adds r7,r7,#12
 3647              	.LCFI337:
 3648              	 .cfi_def_cfa_offset 4
 3649 001c BD46     	 mov sp,r7
 3650              	.LCFI338:
 3651              	 .cfi_def_cfa_register 13
 3652              	 
 3653 001e 5DF8047B 	 ldr r7,[sp],#4
 3654              	.LCFI339:
 3655              	 .cfi_restore 7
 3656              	 .cfi_def_cfa_offset 0
 3657 0022 7047     	 bx lr
 3658              	.L248:
 3659              	 .align 2
 3660              	.L247:
 3661 0024 00460050 	 .word 1342195200
 3662              	 .cfi_endproc
 3663              	.LFE220:
 3665              	 .section .text.XMC_SCU_CLOCK_SetUsbClockDivider,"ax",%progbits
 3666              	 .align 2
 3667              	 .global XMC_SCU_CLOCK_SetUsbClockDivider
 3668              	 .thumb
 3669              	 .thumb_func
 3671              	XMC_SCU_CLOCK_SetUsbClockDivider:
 3672              	.LFB221:
 993:../Libraries/XMCLib/src/xmc4_scu.c **** 
 994:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to program the divider placed between fsdmmc and its parent */
 995:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetUsbClockDivider(const uint32_t divider)
 996:../Libraries/XMCLib/src/xmc4_scu.c **** {
 3673              	 .loc 3 996 0
 3674              	 .cfi_startproc
 3675              	 
 3676              	 
 3677              	 
 3678 0000 80B4     	 push {r7}
 3679              	.LCFI340:
 3680              	 .cfi_def_cfa_offset 4
 3681              	 .cfi_offset 7,-4
 3682 0002 83B0     	 sub sp,sp,#12
 3683              	.LCFI341:
 3684              	 .cfi_def_cfa_offset 16
 3685 0004 00AF     	 add r7,sp,#0
 3686              	.LCFI342:
 3687              	 .cfi_def_cfa_register 7
 3688 0006 7860     	 str r0,[r7,#4]
 997:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("XMC_SCU_CLOCK_SetSdmmcClockDivider:Wrong clock divider value",
 998:../Libraries/XMCLib/src/xmc4_scu.c ****               (divider <= (SCU_CLK_USBCLKCR_USBDIV_Msk + 1UL)) );
 999:../Libraries/XMCLib/src/xmc4_scu.c **** 
1000:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_CLK->USBCLKCR = (SCU_CLK->USBCLKCR & ((uint32_t)~SCU_CLK_USBCLKCR_USBDIV_Msk)) |
 3689              	 .loc 3 1000 0
 3690 0008 0649     	 ldr r1,.L250
 3691 000a 064B     	 ldr r3,.L250
 3692 000c 9B69     	 ldr r3,[r3,#24]
 3693 000e 23F00702 	 bic r2,r3,#7
1001:../Libraries/XMCLib/src/xmc4_scu.c ****                       (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_USBCLKCR_USBDIV_Pos); 
 3694              	 .loc 3 1001 0
 3695 0012 7B68     	 ldr r3,[r7,#4]
 3696 0014 013B     	 subs r3,r3,#1
1000:../Libraries/XMCLib/src/xmc4_scu.c ****                       (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_USBCLKCR_USBDIV_Pos); 
 3697              	 .loc 3 1000 0
 3698 0016 1343     	 orrs r3,r3,r2
 3699 0018 8B61     	 str r3,[r1,#24]
1002:../Libraries/XMCLib/src/xmc4_scu.c **** }
 3700              	 .loc 3 1002 0
 3701 001a 0C37     	 adds r7,r7,#12
 3702              	.LCFI343:
 3703              	 .cfi_def_cfa_offset 4
 3704 001c BD46     	 mov sp,r7
 3705              	.LCFI344:
 3706              	 .cfi_def_cfa_register 13
 3707              	 
 3708 001e 5DF8047B 	 ldr r7,[sp],#4
 3709              	.LCFI345:
 3710              	 .cfi_restore 7
 3711              	 .cfi_def_cfa_offset 0
 3712 0022 7047     	 bx lr
 3713              	.L251:
 3714              	 .align 2
 3715              	.L250:
 3716 0024 00460050 	 .word 1342195200
 3717              	 .cfi_endproc
 3718              	.LFE221:
 3720              	 .section .text.XMC_SCU_CLOCK_SetEbuClockDivider,"ax",%progbits
 3721              	 .align 2
 3722              	 .global XMC_SCU_CLOCK_SetEbuClockDivider
 3723              	 .thumb
 3724              	 .thumb_func
 3726              	XMC_SCU_CLOCK_SetEbuClockDivider:
 3727              	.LFB222:
1003:../Libraries/XMCLib/src/xmc4_scu.c **** 
1004:../Libraries/XMCLib/src/xmc4_scu.c **** #if defined(EBU)
1005:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to program the divider placed between febu and its parent */
1006:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetEbuClockDivider(const uint32_t divider)
1007:../Libraries/XMCLib/src/xmc4_scu.c **** {
 3728              	 .loc 3 1007 0
 3729              	 .cfi_startproc
 3730              	 
 3731              	 
 3732              	 
 3733 0000 80B4     	 push {r7}
 3734              	.LCFI346:
 3735              	 .cfi_def_cfa_offset 4
 3736              	 .cfi_offset 7,-4
 3737 0002 83B0     	 sub sp,sp,#12
 3738              	.LCFI347:
 3739              	 .cfi_def_cfa_offset 16
 3740 0004 00AF     	 add r7,sp,#0
 3741              	.LCFI348:
 3742              	 .cfi_def_cfa_register 7
 3743 0006 7860     	 str r0,[r7,#4]
1008:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("XMC_SCU_CLOCK_SetEbuClockDivider:Wrong clock divider value",
1009:../Libraries/XMCLib/src/xmc4_scu.c ****               (divider <= (SCU_CLK_EBUCLKCR_EBUDIV_Msk + 1UL) ) );
1010:../Libraries/XMCLib/src/xmc4_scu.c **** 
1011:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_CLK->EBUCLKCR = (SCU_CLK->EBUCLKCR & ((uint32_t)~SCU_CLK_EBUCLKCR_EBUDIV_Msk)) |
 3744              	 .loc 3 1011 0
 3745 0008 0649     	 ldr r1,.L253
 3746 000a 064B     	 ldr r3,.L253
 3747 000c DB69     	 ldr r3,[r3,#28]
 3748 000e 23F03F02 	 bic r2,r3,#63
1012:../Libraries/XMCLib/src/xmc4_scu.c ****                       (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_EBUCLKCR_EBUDIV_Pos);
 3749              	 .loc 3 1012 0
 3750 0012 7B68     	 ldr r3,[r7,#4]
 3751 0014 013B     	 subs r3,r3,#1
1011:../Libraries/XMCLib/src/xmc4_scu.c ****                       (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_EBUCLKCR_EBUDIV_Pos);
 3752              	 .loc 3 1011 0
 3753 0016 1343     	 orrs r3,r3,r2
 3754 0018 CB61     	 str r3,[r1,#28]
1013:../Libraries/XMCLib/src/xmc4_scu.c **** }
 3755              	 .loc 3 1013 0
 3756 001a 0C37     	 adds r7,r7,#12
 3757              	.LCFI349:
 3758              	 .cfi_def_cfa_offset 4
 3759 001c BD46     	 mov sp,r7
 3760              	.LCFI350:
 3761              	 .cfi_def_cfa_register 13
 3762              	 
 3763 001e 5DF8047B 	 ldr r7,[sp],#4
 3764              	.LCFI351:
 3765              	 .cfi_restore 7
 3766              	 .cfi_def_cfa_offset 0
 3767 0022 7047     	 bx lr
 3768              	.L254:
 3769              	 .align 2
 3770              	.L253:
 3771 0024 00460050 	 .word 1342195200
 3772              	 .cfi_endproc
 3773              	.LFE222:
 3775              	 .section .text.XMC_SCU_CLOCK_SetWdtClockDivider,"ax",%progbits
 3776              	 .align 2
 3777              	 .global XMC_SCU_CLOCK_SetWdtClockDivider
 3778              	 .thumb
 3779              	 .thumb_func
 3781              	XMC_SCU_CLOCK_SetWdtClockDivider:
 3782              	.LFB223:
1014:../Libraries/XMCLib/src/xmc4_scu.c **** #endif
1015:../Libraries/XMCLib/src/xmc4_scu.c **** 
1016:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to program the divider placed between fwdt and its parent */
1017:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetWdtClockDivider(const uint32_t divider)
1018:../Libraries/XMCLib/src/xmc4_scu.c **** {
 3783              	 .loc 3 1018 0
 3784              	 .cfi_startproc
 3785              	 
 3786              	 
 3787              	 
 3788 0000 80B4     	 push {r7}
 3789              	.LCFI352:
 3790              	 .cfi_def_cfa_offset 4
 3791              	 .cfi_offset 7,-4
 3792 0002 83B0     	 sub sp,sp,#12
 3793              	.LCFI353:
 3794              	 .cfi_def_cfa_offset 16
 3795 0004 00AF     	 add r7,sp,#0
 3796              	.LCFI354:
 3797              	 .cfi_def_cfa_register 7
 3798 0006 7860     	 str r0,[r7,#4]
1019:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("XMC_SCU_CLOCK_SetWdtClockDivider:Wrong clock divider value",
1020:../Libraries/XMCLib/src/xmc4_scu.c ****               (divider <= (SCU_CLK_WDTCLKCR_WDTDIV_Msk + 1UL) ) );
1021:../Libraries/XMCLib/src/xmc4_scu.c **** 
1022:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_CLK->WDTCLKCR = (SCU_CLK->WDTCLKCR & ((uint32_t)~SCU_CLK_WDTCLKCR_WDTDIV_Msk)) |
 3799              	 .loc 3 1022 0
 3800 0008 0649     	 ldr r1,.L256
 3801 000a 064B     	 ldr r3,.L256
 3802 000c 5B6A     	 ldr r3,[r3,#36]
 3803 000e 23F0FF02 	 bic r2,r3,#255
1023:../Libraries/XMCLib/src/xmc4_scu.c ****                       (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_WDTCLKCR_WDTDIV_Pos);
 3804              	 .loc 3 1023 0
 3805 0012 7B68     	 ldr r3,[r7,#4]
 3806 0014 013B     	 subs r3,r3,#1
1022:../Libraries/XMCLib/src/xmc4_scu.c ****                       (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_WDTCLKCR_WDTDIV_Pos);
 3807              	 .loc 3 1022 0
 3808 0016 1343     	 orrs r3,r3,r2
 3809 0018 4B62     	 str r3,[r1,#36]
1024:../Libraries/XMCLib/src/xmc4_scu.c **** }
 3810              	 .loc 3 1024 0
 3811 001a 0C37     	 adds r7,r7,#12
 3812              	.LCFI355:
 3813              	 .cfi_def_cfa_offset 4
 3814 001c BD46     	 mov sp,r7
 3815              	.LCFI356:
 3816              	 .cfi_def_cfa_register 13
 3817              	 
 3818 001e 5DF8047B 	 ldr r7,[sp],#4
 3819              	.LCFI357:
 3820              	 .cfi_restore 7
 3821              	 .cfi_def_cfa_offset 0
 3822 0022 7047     	 bx lr
 3823              	.L257:
 3824              	 .align 2
 3825              	.L256:
 3826 0024 00460050 	 .word 1342195200
 3827              	 .cfi_endproc
 3828              	.LFE223:
 3830              	 .section .text.XMC_SCU_CLOCK_SetExternalOutputClockDivider,"ax",%progbits
 3831              	 .align 2
 3832              	 .global XMC_SCU_CLOCK_SetExternalOutputClockDivider
 3833              	 .thumb
 3834              	 .thumb_func
 3836              	XMC_SCU_CLOCK_SetExternalOutputClockDivider:
 3837              	.LFB224:
1025:../Libraries/XMCLib/src/xmc4_scu.c **** 
1026:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to program the divider placed between fext and its parent */
1027:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetExternalOutputClockDivider(const uint32_t divider)
1028:../Libraries/XMCLib/src/xmc4_scu.c **** {
 3838              	 .loc 3 1028 0
 3839              	 .cfi_startproc
 3840              	 
 3841              	 
 3842              	 
 3843 0000 80B4     	 push {r7}
 3844              	.LCFI358:
 3845              	 .cfi_def_cfa_offset 4
 3846              	 .cfi_offset 7,-4
 3847 0002 83B0     	 sub sp,sp,#12
 3848              	.LCFI359:
 3849              	 .cfi_def_cfa_offset 16
 3850 0004 00AF     	 add r7,sp,#0
 3851              	.LCFI360:
 3852              	 .cfi_def_cfa_register 7
 3853 0006 7860     	 str r0,[r7,#4]
1029:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("XMC_SCU_CLOCK_SetExternalOutputClockDivider:Wrong clock divider value",
1030:../Libraries/XMCLib/src/xmc4_scu.c ****               (divider <= (SCU_CLK_EXTCLKCR_ECKDIV_Msk + 1UL) ) );
1031:../Libraries/XMCLib/src/xmc4_scu.c **** 
1032:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_CLK->EXTCLKCR = (SCU_CLK->EXTCLKCR & ((uint32_t)~SCU_CLK_EXTCLKCR_ECKDIV_Msk)) |
 3854              	 .loc 3 1032 0
 3855 0008 0849     	 ldr r1,.L259
 3856 000a 084B     	 ldr r3,.L259
 3857 000c 9B6A     	 ldr r3,[r3,#40]
 3858 000e 23F0FF73 	 bic r3,r3,#33423360
 3859 0012 23F48033 	 bic r3,r3,#65536
1033:../Libraries/XMCLib/src/xmc4_scu.c ****                       (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_EXTCLKCR_ECKDIV_Pos);
 3860              	 .loc 3 1033 0
 3861 0016 7A68     	 ldr r2,[r7,#4]
 3862 0018 013A     	 subs r2,r2,#1
 3863 001a 1204     	 lsls r2,r2,#16
1032:../Libraries/XMCLib/src/xmc4_scu.c ****                       (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_EXTCLKCR_ECKDIV_Pos);
 3864              	 .loc 3 1032 0
 3865 001c 1343     	 orrs r3,r3,r2
 3866 001e 8B62     	 str r3,[r1,#40]
1034:../Libraries/XMCLib/src/xmc4_scu.c **** }
 3867              	 .loc 3 1034 0
 3868 0020 0C37     	 adds r7,r7,#12
 3869              	.LCFI361:
 3870              	 .cfi_def_cfa_offset 4
 3871 0022 BD46     	 mov sp,r7
 3872              	.LCFI362:
 3873              	 .cfi_def_cfa_register 13
 3874              	 
 3875 0024 5DF8047B 	 ldr r7,[sp],#4
 3876              	.LCFI363:
 3877              	 .cfi_restore 7
 3878              	 .cfi_def_cfa_offset 0
 3879 0028 7047     	 bx lr
 3880              	.L260:
 3881 002a 00BF     	 .align 2
 3882              	.L259:
 3883 002c 00460050 	 .word 1342195200
 3884              	 .cfi_endproc
 3885              	.LFE224:
 3887              	 .section .text.XMC_SCU_CLOCK_EnableClock,"ax",%progbits
 3888              	 .align 2
 3889              	 .global XMC_SCU_CLOCK_EnableClock
 3890              	 .thumb
 3891              	 .thumb_func
 3893              	XMC_SCU_CLOCK_EnableClock:
 3894              	.LFB225:
1035:../Libraries/XMCLib/src/xmc4_scu.c **** 
1036:../Libraries/XMCLib/src/xmc4_scu.c **** #if defined(ECAT0)
1037:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to configure the ECAT clock by setting the clock divider for the ECAT clock source */
1038:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetECATClockDivider(const uint32_t divider)
1039:../Libraries/XMCLib/src/xmc4_scu.c **** {
1040:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_CLK->ECATCLKCR = (SCU_CLK->ECATCLKCR & ~SCU_CLK_ECATCLKCR_ECADIV_Msk) |
1041:../Libraries/XMCLib/src/xmc4_scu.c ****                        (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_ECATCLKCR_ECADIV_Pos);
1042:../Libraries/XMCLib/src/xmc4_scu.c **** }
1043:../Libraries/XMCLib/src/xmc4_scu.c **** #endif
1044:../Libraries/XMCLib/src/xmc4_scu.c **** 
1045:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to enable a given module clock */
1046:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_EnableClock(const XMC_SCU_CLOCK_t clock)
1047:../Libraries/XMCLib/src/xmc4_scu.c **** {
 3895              	 .loc 3 1047 0
 3896              	 .cfi_startproc
 3897              	 
 3898              	 
 3899              	 
 3900 0000 80B4     	 push {r7}
 3901              	.LCFI364:
 3902              	 .cfi_def_cfa_offset 4
 3903              	 .cfi_offset 7,-4
 3904 0002 83B0     	 sub sp,sp,#12
 3905              	.LCFI365:
 3906              	 .cfi_def_cfa_offset 16
 3907 0004 00AF     	 add r7,sp,#0
 3908              	.LCFI366:
 3909              	 .cfi_def_cfa_register 7
 3910 0006 0346     	 mov r3,r0
 3911 0008 FB71     	 strb r3,[r7,#7]
1048:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_CLK->CLKSET = ((uint32_t)clock);
 3912              	 .loc 3 1048 0
 3913 000a 044A     	 ldr r2,.L262
 3914 000c FB79     	 ldrb r3,[r7,#7]
 3915 000e 5360     	 str r3,[r2,#4]
1049:../Libraries/XMCLib/src/xmc4_scu.c **** }
 3916              	 .loc 3 1049 0
 3917 0010 0C37     	 adds r7,r7,#12
 3918              	.LCFI367:
 3919              	 .cfi_def_cfa_offset 4
 3920 0012 BD46     	 mov sp,r7
 3921              	.LCFI368:
 3922              	 .cfi_def_cfa_register 13
 3923              	 
 3924 0014 5DF8047B 	 ldr r7,[sp],#4
 3925              	.LCFI369:
 3926              	 .cfi_restore 7
 3927              	 .cfi_def_cfa_offset 0
 3928 0018 7047     	 bx lr
 3929              	.L263:
 3930 001a 00BF     	 .align 2
 3931              	.L262:
 3932 001c 00460050 	 .word 1342195200
 3933              	 .cfi_endproc
 3934              	.LFE225:
 3936              	 .section .text.XMC_SCU_CLOCK_DisableClock,"ax",%progbits
 3937              	 .align 2
 3938              	 .global XMC_SCU_CLOCK_DisableClock
 3939              	 .thumb
 3940              	 .thumb_func
 3942              	XMC_SCU_CLOCK_DisableClock:
 3943              	.LFB226:
1050:../Libraries/XMCLib/src/xmc4_scu.c **** 
1051:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to disable a given module clock */
1052:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_DisableClock(const XMC_SCU_CLOCK_t clock)
1053:../Libraries/XMCLib/src/xmc4_scu.c **** {
 3944              	 .loc 3 1053 0
 3945              	 .cfi_startproc
 3946              	 
 3947              	 
 3948              	 
 3949 0000 80B4     	 push {r7}
 3950              	.LCFI370:
 3951              	 .cfi_def_cfa_offset 4
 3952              	 .cfi_offset 7,-4
 3953 0002 83B0     	 sub sp,sp,#12
 3954              	.LCFI371:
 3955              	 .cfi_def_cfa_offset 16
 3956 0004 00AF     	 add r7,sp,#0
 3957              	.LCFI372:
 3958              	 .cfi_def_cfa_register 7
 3959 0006 0346     	 mov r3,r0
 3960 0008 FB71     	 strb r3,[r7,#7]
1054:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_CLK->CLKCLR = ((uint32_t)clock);
 3961              	 .loc 3 1054 0
 3962 000a 044A     	 ldr r2,.L265
 3963 000c FB79     	 ldrb r3,[r7,#7]
 3964 000e 9360     	 str r3,[r2,#8]
1055:../Libraries/XMCLib/src/xmc4_scu.c **** }
 3965              	 .loc 3 1055 0
 3966 0010 0C37     	 adds r7,r7,#12
 3967              	.LCFI373:
 3968              	 .cfi_def_cfa_offset 4
 3969 0012 BD46     	 mov sp,r7
 3970              	.LCFI374:
 3971              	 .cfi_def_cfa_register 13
 3972              	 
 3973 0014 5DF8047B 	 ldr r7,[sp],#4
 3974              	.LCFI375:
 3975              	 .cfi_restore 7
 3976              	 .cfi_def_cfa_offset 0
 3977 0018 7047     	 bx lr
 3978              	.L266:
 3979 001a 00BF     	 .align 2
 3980              	.L265:
 3981 001c 00460050 	 .word 1342195200
 3982              	 .cfi_endproc
 3983              	.LFE226:
 3985              	 .section .text.XMC_SCU_CLOCK_IsClockEnabled,"ax",%progbits
 3986              	 .align 2
 3987              	 .global XMC_SCU_CLOCK_IsClockEnabled
 3988              	 .thumb
 3989              	 .thumb_func
 3991              	XMC_SCU_CLOCK_IsClockEnabled:
 3992              	.LFB227:
1056:../Libraries/XMCLib/src/xmc4_scu.c **** 
1057:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to determine if module clock of the given peripheral is enabled */
1058:../Libraries/XMCLib/src/xmc4_scu.c **** bool XMC_SCU_CLOCK_IsClockEnabled(const XMC_SCU_CLOCK_t clock)
1059:../Libraries/XMCLib/src/xmc4_scu.c **** {
 3993              	 .loc 3 1059 0
 3994              	 .cfi_startproc
 3995              	 
 3996              	 
 3997              	 
 3998 0000 80B4     	 push {r7}
 3999              	.LCFI376:
 4000              	 .cfi_def_cfa_offset 4
 4001              	 .cfi_offset 7,-4
 4002 0002 83B0     	 sub sp,sp,#12
 4003              	.LCFI377:
 4004              	 .cfi_def_cfa_offset 16
 4005 0004 00AF     	 add r7,sp,#0
 4006              	.LCFI378:
 4007              	 .cfi_def_cfa_register 7
 4008 0006 0346     	 mov r3,r0
 4009 0008 FB71     	 strb r3,[r7,#7]
1060:../Libraries/XMCLib/src/xmc4_scu.c ****   return (bool)(SCU_CLK->CLKSTAT & ((uint32_t)clock));
 4010              	 .loc 3 1060 0
 4011 000a 074B     	 ldr r3,.L269
 4012 000c 1A68     	 ldr r2,[r3]
 4013 000e FB79     	 ldrb r3,[r7,#7]
 4014 0010 1340     	 ands r3,r3,r2
 4015 0012 002B     	 cmp r3,#0
 4016 0014 14BF     	 ite ne
 4017 0016 0123     	 movne r3,#1
 4018 0018 0023     	 moveq r3,#0
 4019 001a DBB2     	 uxtb r3,r3
1061:../Libraries/XMCLib/src/xmc4_scu.c **** }
 4020              	 .loc 3 1061 0
 4021 001c 1846     	 mov r0,r3
 4022 001e 0C37     	 adds r7,r7,#12
 4023              	.LCFI379:
 4024              	 .cfi_def_cfa_offset 4
 4025 0020 BD46     	 mov sp,r7
 4026              	.LCFI380:
 4027              	 .cfi_def_cfa_register 13
 4028              	 
 4029 0022 5DF8047B 	 ldr r7,[sp],#4
 4030              	.LCFI381:
 4031              	 .cfi_restore 7
 4032              	 .cfi_def_cfa_offset 0
 4033 0026 7047     	 bx lr
 4034              	.L270:
 4035              	 .align 2
 4036              	.L269:
 4037 0028 00460050 	 .word 1342195200
 4038              	 .cfi_endproc
 4039              	.LFE227:
 4041              	 .section .text.XMC_SCU_CLOCK_GatePeripheralClock,"ax",%progbits
 4042              	 .align 2
 4043              	 .global XMC_SCU_CLOCK_GatePeripheralClock
 4044              	 .thumb
 4045              	 .thumb_func
 4047              	XMC_SCU_CLOCK_GatePeripheralClock:
 4048              	.LFB228:
1062:../Libraries/XMCLib/src/xmc4_scu.c **** 
1063:../Libraries/XMCLib/src/xmc4_scu.c **** #if defined(CLOCK_GATING_SUPPORTED)
1064:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to gate a given module clock */
1065:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_GatePeripheralClock(const XMC_SCU_PERIPHERAL_CLOCK_t peripheral)
1066:../Libraries/XMCLib/src/xmc4_scu.c **** {
 4049              	 .loc 3 1066 0
 4050              	 .cfi_startproc
 4051              	 
 4052              	 
 4053              	 
 4054 0000 80B4     	 push {r7}
 4055              	.LCFI382:
 4056              	 .cfi_def_cfa_offset 4
 4057              	 .cfi_offset 7,-4
 4058 0002 85B0     	 sub sp,sp,#20
 4059              	.LCFI383:
 4060              	 .cfi_def_cfa_offset 24
 4061 0004 00AF     	 add r7,sp,#0
 4062              	.LCFI384:
 4063              	 .cfi_def_cfa_register 7
 4064 0006 7860     	 str r0,[r7,#4]
1067:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t index = (peripheral & 0xf0000000UL) >> 28UL;
 4065              	 .loc 3 1067 0
 4066 0008 7B68     	 ldr r3,[r7,#4]
 4067 000a 1B0F     	 lsrs r3,r3,#28
 4068 000c FB60     	 str r3,[r7,#12]
1068:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t mask = (peripheral & (uint32_t)~0xf0000000UL);
 4069              	 .loc 3 1068 0
 4070 000e 7B68     	 ldr r3,[r7,#4]
 4071 0010 23F07043 	 bic r3,r3,#-268435456
 4072 0014 BB60     	 str r3,[r7,#8]
1069:../Libraries/XMCLib/src/xmc4_scu.c **** 
1070:../Libraries/XMCLib/src/xmc4_scu.c ****   *(uint32_t *)((&(SCU_CLK->CGATSET0)) + (index * 3U)) = (uint32_t)mask;
 4073              	 .loc 3 1070 0
 4074 0016 FA68     	 ldr r2,[r7,#12]
 4075 0018 1346     	 mov r3,r2
 4076 001a 5B00     	 lsls r3,r3,#1
 4077 001c 1344     	 add r3,r3,r2
 4078 001e 9B00     	 lsls r3,r3,#2
 4079 0020 1A46     	 mov r2,r3
 4080 0022 044B     	 ldr r3,.L272
 4081 0024 1344     	 add r3,r3,r2
 4082 0026 BA68     	 ldr r2,[r7,#8]
 4083 0028 1A60     	 str r2,[r3]
1071:../Libraries/XMCLib/src/xmc4_scu.c **** }
 4084              	 .loc 3 1071 0
 4085 002a 1437     	 adds r7,r7,#20
 4086              	.LCFI385:
 4087              	 .cfi_def_cfa_offset 4
 4088 002c BD46     	 mov sp,r7
 4089              	.LCFI386:
 4090              	 .cfi_def_cfa_register 13
 4091              	 
 4092 002e 5DF8047B 	 ldr r7,[sp],#4
 4093              	.LCFI387:
 4094              	 .cfi_restore 7
 4095              	 .cfi_def_cfa_offset 0
 4096 0032 7047     	 bx lr
 4097              	.L273:
 4098              	 .align 2
 4099              	.L272:
 4100 0034 44460050 	 .word 1342195268
 4101              	 .cfi_endproc
 4102              	.LFE228:
 4104              	 .section .text.XMC_SCU_CLOCK_UngatePeripheralClock,"ax",%progbits
 4105              	 .align 2
 4106              	 .global XMC_SCU_CLOCK_UngatePeripheralClock
 4107              	 .thumb
 4108              	 .thumb_func
 4110              	XMC_SCU_CLOCK_UngatePeripheralClock:
 4111              	.LFB229:
1072:../Libraries/XMCLib/src/xmc4_scu.c **** 
1073:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to ungate a given module clock */
1074:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_UngatePeripheralClock(const XMC_SCU_PERIPHERAL_CLOCK_t peripheral)
1075:../Libraries/XMCLib/src/xmc4_scu.c **** {
 4112              	 .loc 3 1075 0
 4113              	 .cfi_startproc
 4114              	 
 4115              	 
 4116              	 
 4117 0000 80B4     	 push {r7}
 4118              	.LCFI388:
 4119              	 .cfi_def_cfa_offset 4
 4120              	 .cfi_offset 7,-4
 4121 0002 85B0     	 sub sp,sp,#20
 4122              	.LCFI389:
 4123              	 .cfi_def_cfa_offset 24
 4124 0004 00AF     	 add r7,sp,#0
 4125              	.LCFI390:
 4126              	 .cfi_def_cfa_register 7
 4127 0006 7860     	 str r0,[r7,#4]
1076:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t index = (uint32_t)((peripheral & 0xf0000000UL) >> 28UL);
 4128              	 .loc 3 1076 0
 4129 0008 7B68     	 ldr r3,[r7,#4]
 4130 000a 1B0F     	 lsrs r3,r3,#28
 4131 000c FB60     	 str r3,[r7,#12]
1077:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t mask = (peripheral & (uint32_t)~0xf0000000UL);
 4132              	 .loc 3 1077 0
 4133 000e 7B68     	 ldr r3,[r7,#4]
 4134 0010 23F07043 	 bic r3,r3,#-268435456
 4135 0014 BB60     	 str r3,[r7,#8]
1078:../Libraries/XMCLib/src/xmc4_scu.c **** 
1079:../Libraries/XMCLib/src/xmc4_scu.c ****   *(uint32_t *)(&(SCU_CLK->CGATCLR0) + (index * 3U)) = (uint32_t)mask;
 4136              	 .loc 3 1079 0
 4137 0016 FA68     	 ldr r2,[r7,#12]
 4138 0018 1346     	 mov r3,r2
 4139 001a 5B00     	 lsls r3,r3,#1
 4140 001c 1344     	 add r3,r3,r2
 4141 001e 9B00     	 lsls r3,r3,#2
 4142 0020 1A46     	 mov r2,r3
 4143 0022 044B     	 ldr r3,.L275
 4144 0024 1344     	 add r3,r3,r2
 4145 0026 BA68     	 ldr r2,[r7,#8]
 4146 0028 1A60     	 str r2,[r3]
1080:../Libraries/XMCLib/src/xmc4_scu.c **** }
 4147              	 .loc 3 1080 0
 4148 002a 1437     	 adds r7,r7,#20
 4149              	.LCFI391:
 4150              	 .cfi_def_cfa_offset 4
 4151 002c BD46     	 mov sp,r7
 4152              	.LCFI392:
 4153              	 .cfi_def_cfa_register 13
 4154              	 
 4155 002e 5DF8047B 	 ldr r7,[sp],#4
 4156              	.LCFI393:
 4157              	 .cfi_restore 7
 4158              	 .cfi_def_cfa_offset 0
 4159 0032 7047     	 bx lr
 4160              	.L276:
 4161              	 .align 2
 4162              	.L275:
 4163 0034 48460050 	 .word 1342195272
 4164              	 .cfi_endproc
 4165              	.LFE229:
 4167              	 .section .text.XMC_SCU_CLOCK_IsPeripheralClockGated,"ax",%progbits
 4168              	 .align 2
 4169              	 .global XMC_SCU_CLOCK_IsPeripheralClockGated
 4170              	 .thumb
 4171              	 .thumb_func
 4173              	XMC_SCU_CLOCK_IsPeripheralClockGated:
 4174              	.LFB230:
1081:../Libraries/XMCLib/src/xmc4_scu.c **** 
1082:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to ungate a given module clock */
1083:../Libraries/XMCLib/src/xmc4_scu.c **** bool XMC_SCU_CLOCK_IsPeripheralClockGated(const XMC_SCU_PERIPHERAL_CLOCK_t peripheral)
1084:../Libraries/XMCLib/src/xmc4_scu.c **** {
 4175              	 .loc 3 1084 0
 4176              	 .cfi_startproc
 4177              	 
 4178              	 
 4179              	 
 4180 0000 80B4     	 push {r7}
 4181              	.LCFI394:
 4182              	 .cfi_def_cfa_offset 4
 4183              	 .cfi_offset 7,-4
 4184 0002 85B0     	 sub sp,sp,#20
 4185              	.LCFI395:
 4186              	 .cfi_def_cfa_offset 24
 4187 0004 00AF     	 add r7,sp,#0
 4188              	.LCFI396:
 4189              	 .cfi_def_cfa_register 7
 4190 0006 7860     	 str r0,[r7,#4]
1085:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t index = ((peripheral & 0xf0000000UL) >> 28UL);
 4191              	 .loc 3 1085 0
 4192 0008 7B68     	 ldr r3,[r7,#4]
 4193 000a 1B0F     	 lsrs r3,r3,#28
 4194 000c FB60     	 str r3,[r7,#12]
1086:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t mask = (peripheral & (uint32_t)~0xf0000000UL);
 4195              	 .loc 3 1086 0
 4196 000e 7B68     	 ldr r3,[r7,#4]
 4197 0010 23F07043 	 bic r3,r3,#-268435456
 4198 0014 BB60     	 str r3,[r7,#8]
1087:../Libraries/XMCLib/src/xmc4_scu.c **** 
1088:../Libraries/XMCLib/src/xmc4_scu.c ****   return ((*(uint32_t *)(&(SCU_CLK->CGATSTAT0) + (index * 3U)) & mask) != 0U);
 4199              	 .loc 3 1088 0
 4200 0016 FA68     	 ldr r2,[r7,#12]
 4201 0018 1346     	 mov r3,r2
 4202 001a 5B00     	 lsls r3,r3,#1
 4203 001c 1344     	 add r3,r3,r2
 4204 001e 9B00     	 lsls r3,r3,#2
 4205 0020 1A46     	 mov r2,r3
 4206 0022 084B     	 ldr r3,.L279
 4207 0024 1344     	 add r3,r3,r2
 4208 0026 1A68     	 ldr r2,[r3]
 4209 0028 BB68     	 ldr r3,[r7,#8]
 4210 002a 1340     	 ands r3,r3,r2
 4211 002c 002B     	 cmp r3,#0
 4212 002e 14BF     	 ite ne
 4213 0030 0123     	 movne r3,#1
 4214 0032 0023     	 moveq r3,#0
 4215 0034 DBB2     	 uxtb r3,r3
1089:../Libraries/XMCLib/src/xmc4_scu.c **** }
 4216              	 .loc 3 1089 0
 4217 0036 1846     	 mov r0,r3
 4218 0038 1437     	 adds r7,r7,#20
 4219              	.LCFI397:
 4220              	 .cfi_def_cfa_offset 4
 4221 003a BD46     	 mov sp,r7
 4222              	.LCFI398:
 4223              	 .cfi_def_cfa_register 13
 4224              	 
 4225 003c 5DF8047B 	 ldr r7,[sp],#4
 4226              	.LCFI399:
 4227              	 .cfi_restore 7
 4228              	 .cfi_def_cfa_offset 0
 4229 0040 7047     	 bx lr
 4230              	.L280:
 4231 0042 00BF     	 .align 2
 4232              	.L279:
 4233 0044 40460050 	 .word 1342195264
 4234              	 .cfi_endproc
 4235              	.LFE230:
 4237              	 .section .text.XMC_SCU_POWER_GetEVR13Voltage,"ax",%progbits
 4238              	 .align 2
 4239              	 .global XMC_SCU_POWER_GetEVR13Voltage
 4240              	 .thumb
 4241              	 .thumb_func
 4243              	XMC_SCU_POWER_GetEVR13Voltage:
 4244              	.LFB231:
1090:../Libraries/XMCLib/src/xmc4_scu.c **** #endif
1091:../Libraries/XMCLib/src/xmc4_scu.c **** 
1092:../Libraries/XMCLib/src/xmc4_scu.c **** float XMC_SCU_POWER_GetEVR13Voltage(void)
1093:../Libraries/XMCLib/src/xmc4_scu.c **** {
 4245              	 .loc 3 1093 0
 4246              	 .cfi_startproc
 4247              	 
 4248              	 
 4249              	 
 4250 0000 80B4     	 push {r7}
 4251              	.LCFI400:
 4252              	 .cfi_def_cfa_offset 4
 4253              	 .cfi_offset 7,-4
 4254 0002 00AF     	 add r7,sp,#0
 4255              	.LCFI401:
 4256              	 .cfi_def_cfa_register 7
1094:../Libraries/XMCLib/src/xmc4_scu.c ****   return (SCU_POWER->EVRVADCSTAT & SCU_POWER_EVRVADCSTAT_VADC13V_Msk) * XMC_SCU_POWER_LSB13V;
 4257              	 .loc 3 1094 0
 4258 0004 084B     	 ldr r3,.L283
 4259 0006 5B69     	 ldr r3,[r3,#20]
 4260 0008 DBB2     	 uxtb r3,r3
 4261 000a 07EE903A 	 fmsr s15,r3
 4262 000e F8EE677A 	 fuitos s15,s15
 4263 0012 9FED067A 	 flds s14,.L283+4
 4264 0016 67EE877A 	 fmuls s15,s15,s14
 4265 001a 17EE903A 	 fmrs r3,s15
1095:../Libraries/XMCLib/src/xmc4_scu.c **** }
 4266              	 .loc 3 1095 0
 4267 001e 1846     	 mov r0,r3
 4268 0020 BD46     	 mov sp,r7
 4269              	.LCFI402:
 4270              	 .cfi_def_cfa_register 13
 4271              	 
 4272 0022 5DF8047B 	 ldr r7,[sp],#4
 4273              	.LCFI403:
 4274              	 .cfi_restore 7
 4275              	 .cfi_def_cfa_offset 0
 4276 0026 7047     	 bx lr
 4277              	.L284:
 4278              	 .align 2
 4279              	.L283:
 4280 0028 00420050 	 .word 1342194176
 4281 002c ED0DBE3B 	 .word 1002311149
 4282              	 .cfi_endproc
 4283              	.LFE231:
 4285              	 .section .text.XMC_SCU_POWER_GetEVR33Voltage,"ax",%progbits
 4286              	 .align 2
 4287              	 .global XMC_SCU_POWER_GetEVR33Voltage
 4288              	 .thumb
 4289              	 .thumb_func
 4291              	XMC_SCU_POWER_GetEVR33Voltage:
 4292              	.LFB232:
1096:../Libraries/XMCLib/src/xmc4_scu.c **** 
1097:../Libraries/XMCLib/src/xmc4_scu.c **** float XMC_SCU_POWER_GetEVR33Voltage(void)
1098:../Libraries/XMCLib/src/xmc4_scu.c **** {
 4293              	 .loc 3 1098 0
 4294              	 .cfi_startproc
 4295              	 
 4296              	 
 4297              	 
 4298 0000 80B4     	 push {r7}
 4299              	.LCFI404:
 4300              	 .cfi_def_cfa_offset 4
 4301              	 .cfi_offset 7,-4
 4302 0002 00AF     	 add r7,sp,#0
 4303              	.LCFI405:
 4304              	 .cfi_def_cfa_register 7
1099:../Libraries/XMCLib/src/xmc4_scu.c ****   return ((SCU_POWER->EVRVADCSTAT & SCU_POWER_EVRVADCSTAT_VADC33V_Msk) >> SCU_POWER_EVRVADCSTAT_VAD
 4305              	 .loc 3 1099 0
 4306 0004 094B     	 ldr r3,.L287
 4307 0006 5B69     	 ldr r3,[r3,#20]
 4308 0008 03F47F43 	 and r3,r3,#65280
 4309 000c 1B0A     	 lsrs r3,r3,#8
 4310 000e 07EE903A 	 fmsr s15,r3
 4311 0012 F8EE677A 	 fuitos s15,s15
 4312 0016 9FED067A 	 flds s14,.L287+4
 4313 001a 67EE877A 	 fmuls s15,s15,s14
 4314 001e 17EE903A 	 fmrs r3,s15
1100:../Libraries/XMCLib/src/xmc4_scu.c **** }
 4315              	 .loc 3 1100 0
 4316 0022 1846     	 mov r0,r3
 4317 0024 BD46     	 mov sp,r7
 4318              	.LCFI406:
 4319              	 .cfi_def_cfa_register 13
 4320              	 
 4321 0026 5DF8047B 	 ldr r7,[sp],#4
 4322              	.LCFI407:
 4323              	 .cfi_restore 7
 4324              	 .cfi_def_cfa_offset 0
 4325 002a 7047     	 bx lr
 4326              	.L288:
 4327              	 .align 2
 4328              	.L287:
 4329 002c 00420050 	 .word 1342194176
 4330 0030 EC51B83C 	 .word 1018712556
 4331              	 .cfi_endproc
 4332              	.LFE232:
 4334              	 .section .text.XMC_SCU_CLOCK_EnableUsbPll,"ax",%progbits
 4335              	 .align 2
 4336              	 .global XMC_SCU_CLOCK_EnableUsbPll
 4337              	 .thumb
 4338              	 .thumb_func
 4340              	XMC_SCU_CLOCK_EnableUsbPll:
 4341              	.LFB233:
1101:../Libraries/XMCLib/src/xmc4_scu.c **** 
1102:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to enable USB PLL for USB clock */
1103:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_EnableUsbPll(void)
1104:../Libraries/XMCLib/src/xmc4_scu.c **** {
 4342              	 .loc 3 1104 0
 4343              	 .cfi_startproc
 4344              	 
 4345              	 
 4346              	 
 4347 0000 80B4     	 push {r7}
 4348              	.LCFI408:
 4349              	 .cfi_def_cfa_offset 4
 4350              	 .cfi_offset 7,-4
 4351 0002 00AF     	 add r7,sp,#0
 4352              	.LCFI409:
 4353              	 .cfi_def_cfa_register 7
1105:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_PLL->USBPLLCON &= (uint32_t)~(SCU_PLL_USBPLLCON_VCOPWD_Msk | SCU_PLL_USBPLLCON_PLLPWD_Msk);
 4354              	 .loc 3 1105 0
 4355 0004 054A     	 ldr r2,.L290
 4356 0006 054B     	 ldr r3,.L290
 4357 0008 5B69     	 ldr r3,[r3,#20]
 4358 000a 23F48033 	 bic r3,r3,#65536
 4359 000e 23F00203 	 bic r3,r3,#2
 4360 0012 5361     	 str r3,[r2,#20]
1106:../Libraries/XMCLib/src/xmc4_scu.c **** }
 4361              	 .loc 3 1106 0
 4362 0014 BD46     	 mov sp,r7
 4363              	.LCFI410:
 4364              	 .cfi_def_cfa_register 13
 4365              	 
 4366 0016 5DF8047B 	 ldr r7,[sp],#4
 4367              	.LCFI411:
 4368              	 .cfi_restore 7
 4369              	 .cfi_def_cfa_offset 0
 4370 001a 7047     	 bx lr
 4371              	.L291:
 4372              	 .align 2
 4373              	.L290:
 4374 001c 10470050 	 .word 1342195472
 4375              	 .cfi_endproc
 4376              	.LFE233:
 4378              	 .section .text.XMC_SCU_CLOCK_DisableUsbPll,"ax",%progbits
 4379              	 .align 2
 4380              	 .global XMC_SCU_CLOCK_DisableUsbPll
 4381              	 .thumb
 4382              	 .thumb_func
 4384              	XMC_SCU_CLOCK_DisableUsbPll:
 4385              	.LFB234:
1107:../Libraries/XMCLib/src/xmc4_scu.c **** 
1108:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to disable USB PLL for USB clock */
1109:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_DisableUsbPll(void)
1110:../Libraries/XMCLib/src/xmc4_scu.c **** {
 4386              	 .loc 3 1110 0
 4387              	 .cfi_startproc
 4388              	 
 4389              	 
 4390              	 
 4391 0000 80B4     	 push {r7}
 4392              	.LCFI412:
 4393              	 .cfi_def_cfa_offset 4
 4394              	 .cfi_offset 7,-4
 4395 0002 00AF     	 add r7,sp,#0
 4396              	.LCFI413:
 4397              	 .cfi_def_cfa_register 7
1111:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_PLL->USBPLLCON |= (uint32_t)(SCU_PLL_USBPLLCON_VCOPWD_Msk | SCU_PLL_USBPLLCON_PLLPWD_Msk);
 4398              	 .loc 3 1111 0
 4399 0004 054A     	 ldr r2,.L293
 4400 0006 054B     	 ldr r3,.L293
 4401 0008 5B69     	 ldr r3,[r3,#20]
 4402 000a 43F48033 	 orr r3,r3,#65536
 4403 000e 43F00203 	 orr r3,r3,#2
 4404 0012 5361     	 str r3,[r2,#20]
1112:../Libraries/XMCLib/src/xmc4_scu.c **** }
 4405              	 .loc 3 1112 0
 4406 0014 BD46     	 mov sp,r7
 4407              	.LCFI414:
 4408              	 .cfi_def_cfa_register 13
 4409              	 
 4410 0016 5DF8047B 	 ldr r7,[sp],#4
 4411              	.LCFI415:
 4412              	 .cfi_restore 7
 4413              	 .cfi_def_cfa_offset 0
 4414 001a 7047     	 bx lr
 4415              	.L294:
 4416              	 .align 2
 4417              	.L293:
 4418 001c 10470050 	 .word 1342195472
 4419              	 .cfi_endproc
 4420              	.LFE234:
 4422              	 .section .text.XMC_SCU_CLOCK_StartUsbPll,"ax",%progbits
 4423              	 .align 2
 4424              	 .global XMC_SCU_CLOCK_StartUsbPll
 4425              	 .thumb
 4426              	 .thumb_func
 4428              	XMC_SCU_CLOCK_StartUsbPll:
 4429              	.LFB235:
1113:../Libraries/XMCLib/src/xmc4_scu.c **** 
1114:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to configure USB PLL */
1115:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_StartUsbPll(uint32_t pdiv, uint32_t ndiv)
1116:../Libraries/XMCLib/src/xmc4_scu.c **** {
 4430              	 .loc 3 1116 0
 4431              	 .cfi_startproc
 4432              	 
 4433              	 
 4434              	 
 4435 0000 80B4     	 push {r7}
 4436              	.LCFI416:
 4437              	 .cfi_def_cfa_offset 4
 4438              	 .cfi_offset 7,-4
 4439 0002 83B0     	 sub sp,sp,#12
 4440              	.LCFI417:
 4441              	 .cfi_def_cfa_offset 16
 4442 0004 00AF     	 add r7,sp,#0
 4443              	.LCFI418:
 4444              	 .cfi_def_cfa_register 7
 4445 0006 7860     	 str r0,[r7,#4]
 4446 0008 3960     	 str r1,[r7]
1117:../Libraries/XMCLib/src/xmc4_scu.c ****   /* Go to bypass the USB PLL */
1118:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_VCOBYP_Msk;
 4447              	 .loc 3 1118 0
 4448 000a 194A     	 ldr r2,.L297
 4449 000c 184B     	 ldr r3,.L297
 4450 000e 5B69     	 ldr r3,[r3,#20]
 4451 0010 43F00103 	 orr r3,r3,#1
 4452 0014 5361     	 str r3,[r2,#20]
1119:../Libraries/XMCLib/src/xmc4_scu.c **** 
1120:../Libraries/XMCLib/src/xmc4_scu.c ****   /* disconnect Oscillator from USB PLL */
1121:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_FINDIS_Msk;
 4453              	 .loc 3 1121 0
 4454 0016 164A     	 ldr r2,.L297
 4455 0018 154B     	 ldr r3,.L297
 4456 001a 5B69     	 ldr r3,[r3,#20]
 4457 001c 43F01003 	 orr r3,r3,#16
 4458 0020 5361     	 str r3,[r2,#20]
1122:../Libraries/XMCLib/src/xmc4_scu.c **** 
1123:../Libraries/XMCLib/src/xmc4_scu.c ****   /* Setup Divider settings for USB PLL */
1124:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_PLL->USBPLLCON = (uint32_t)((uint32_t)((ndiv -1U) << SCU_PLL_USBPLLCON_NDIV_Pos) |
 4459              	 .loc 3 1124 0
 4460 0022 1349     	 ldr r1,.L297
 4461 0024 3B68     	 ldr r3,[r7]
 4462 0026 013B     	 subs r3,r3,#1
 4463 0028 1A02     	 lsls r2,r3,#8
1125:../Libraries/XMCLib/src/xmc4_scu.c ****                        (uint32_t)((pdiv - 1U) << SCU_PLL_USBPLLCON_PDIV_Pos));
 4464              	 .loc 3 1125 0
 4465 002a 7B68     	 ldr r3,[r7,#4]
 4466 002c 013B     	 subs r3,r3,#1
 4467 002e 1B06     	 lsls r3,r3,#24
1124:../Libraries/XMCLib/src/xmc4_scu.c ****                        (uint32_t)((pdiv - 1U) << SCU_PLL_USBPLLCON_PDIV_Pos));
 4468              	 .loc 3 1124 0
 4469 0030 1343     	 orrs r3,r3,r2
 4470 0032 4B61     	 str r3,[r1,#20]
1126:../Libraries/XMCLib/src/xmc4_scu.c **** 
1127:../Libraries/XMCLib/src/xmc4_scu.c ****   /* Set OSCDISCDIS */
1128:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_OSCDISCDIS_Msk;
 4471              	 .loc 3 1128 0
 4472 0034 0E4A     	 ldr r2,.L297
 4473 0036 0E4B     	 ldr r3,.L297
 4474 0038 5B69     	 ldr r3,[r3,#20]
 4475 003a 43F04003 	 orr r3,r3,#64
 4476 003e 5361     	 str r3,[r2,#20]
1129:../Libraries/XMCLib/src/xmc4_scu.c **** 
1130:../Libraries/XMCLib/src/xmc4_scu.c ****   /* connect Oscillator to USB PLL */
1131:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_PLL->USBPLLCON &= (uint32_t)~SCU_PLL_USBPLLCON_FINDIS_Msk;
 4477              	 .loc 3 1131 0
 4478 0040 0B4A     	 ldr r2,.L297
 4479 0042 0B4B     	 ldr r3,.L297
 4480 0044 5B69     	 ldr r3,[r3,#20]
 4481 0046 23F01003 	 bic r3,r3,#16
 4482 004a 5361     	 str r3,[r2,#20]
1132:../Libraries/XMCLib/src/xmc4_scu.c **** 
1133:../Libraries/XMCLib/src/xmc4_scu.c ****   /* restart PLL Lock detection */
1134:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_RESLD_Msk;
 4483              	 .loc 3 1134 0
 4484 004c 084A     	 ldr r2,.L297
 4485 004e 084B     	 ldr r3,.L297
 4486 0050 5B69     	 ldr r3,[r3,#20]
 4487 0052 43F48023 	 orr r3,r3,#262144
 4488 0056 5361     	 str r3,[r2,#20]
1135:../Libraries/XMCLib/src/xmc4_scu.c **** 
1136:../Libraries/XMCLib/src/xmc4_scu.c ****   while ((SCU_PLL->USBPLLSTAT & SCU_PLL_USBPLLSTAT_VCOLOCK_Msk) == 0U)
 4489              	 .loc 3 1136 0
 4490 0058 00BF     	 nop
 4491              	.L296:
 4492              	 .loc 3 1136 0 is_stmt 0 discriminator 1
 4493 005a 054B     	 ldr r3,.L297
 4494 005c 1B69     	 ldr r3,[r3,#16]
 4495 005e 03F00403 	 and r3,r3,#4
 4496 0062 002B     	 cmp r3,#0
 4497 0064 F9D0     	 beq .L296
1137:../Libraries/XMCLib/src/xmc4_scu.c ****   {
1138:../Libraries/XMCLib/src/xmc4_scu.c ****     /* wait for PLL Lock */
1139:../Libraries/XMCLib/src/xmc4_scu.c ****   }
1140:../Libraries/XMCLib/src/xmc4_scu.c **** 
1141:../Libraries/XMCLib/src/xmc4_scu.c **** }
 4498              	 .loc 3 1141 0 is_stmt 1
 4499 0066 0C37     	 adds r7,r7,#12
 4500              	.LCFI419:
 4501              	 .cfi_def_cfa_offset 4
 4502 0068 BD46     	 mov sp,r7
 4503              	.LCFI420:
 4504              	 .cfi_def_cfa_register 13
 4505              	 
 4506 006a 5DF8047B 	 ldr r7,[sp],#4
 4507              	.LCFI421:
 4508              	 .cfi_restore 7
 4509              	 .cfi_def_cfa_offset 0
 4510 006e 7047     	 bx lr
 4511              	.L298:
 4512              	 .align 2
 4513              	.L297:
 4514 0070 10470050 	 .word 1342195472
 4515              	 .cfi_endproc
 4516              	.LFE235:
 4518              	 .section .text.XMC_SCU_CLOCK_StopUsbPll,"ax",%progbits
 4519              	 .align 2
 4520              	 .global XMC_SCU_CLOCK_StopUsbPll
 4521              	 .thumb
 4522              	 .thumb_func
 4524              	XMC_SCU_CLOCK_StopUsbPll:
 4525              	.LFB236:
1142:../Libraries/XMCLib/src/xmc4_scu.c **** 
1143:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to disable USB PLL operation */
1144:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_StopUsbPll(void)
1145:../Libraries/XMCLib/src/xmc4_scu.c **** {
 4526              	 .loc 3 1145 0
 4527              	 .cfi_startproc
 4528              	 
 4529              	 
 4530              	 
 4531 0000 80B4     	 push {r7}
 4532              	.LCFI422:
 4533              	 .cfi_def_cfa_offset 4
 4534              	 .cfi_offset 7,-4
 4535 0002 00AF     	 add r7,sp,#0
 4536              	.LCFI423:
 4537              	 .cfi_def_cfa_register 7
1146:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_PLL->USBPLLCON = (uint32_t)(SCU_PLL_USBPLLCON_VCOPWD_Msk | SCU_PLL_USBPLLCON_PLLPWD_Msk |
 4538              	 .loc 3 1146 0
 4539 0004 034B     	 ldr r3,.L300
 4540 0006 044A     	 ldr r2,.L300+4
 4541 0008 5A61     	 str r2,[r3,#20]
1147:../Libraries/XMCLib/src/xmc4_scu.c ****                                   SCU_PLL_USBPLLCON_VCOBYP_Msk);
1148:../Libraries/XMCLib/src/xmc4_scu.c **** }
 4542              	 .loc 3 1148 0
 4543 000a BD46     	 mov sp,r7
 4544              	.LCFI424:
 4545              	 .cfi_def_cfa_register 13
 4546              	 
 4547 000c 5DF8047B 	 ldr r7,[sp],#4
 4548              	.LCFI425:
 4549              	 .cfi_restore 7
 4550              	 .cfi_def_cfa_offset 0
 4551 0010 7047     	 bx lr
 4552              	.L301:
 4553 0012 00BF     	 .align 2
 4554              	.L300:
 4555 0014 10470050 	 .word 1342195472
 4556 0018 03000100 	 .word 65539
 4557              	 .cfi_endproc
 4558              	.LFE236:
 4560              	 .section .text.XMC_SCU_CLOCK_SetBackupClockCalibrationMode,"ax",%progbits
 4561              	 .align 2
 4562              	 .global XMC_SCU_CLOCK_SetBackupClockCalibrationMode
 4563              	 .thumb
 4564              	 .thumb_func
 4566              	XMC_SCU_CLOCK_SetBackupClockCalibrationMode:
 4567              	.LFB237:
1149:../Libraries/XMCLib/src/xmc4_scu.c **** 
1150:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to onfigure the calibration mode for internal oscillator */
1151:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetBackupClockCalibrationMode(XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_t mode)
1152:../Libraries/XMCLib/src/xmc4_scu.c **** {
 4568              	 .loc 3 1152 0
 4569              	 .cfi_startproc
 4570              	 
 4571              	 
 4572 0000 80B5     	 push {r7,lr}
 4573              	.LCFI426:
 4574              	 .cfi_def_cfa_offset 8
 4575              	 .cfi_offset 7,-8
 4576              	 .cfi_offset 14,-4
 4577 0002 82B0     	 sub sp,sp,#8
 4578              	.LCFI427:
 4579              	 .cfi_def_cfa_offset 16
 4580 0004 00AF     	 add r7,sp,#0
 4581              	.LCFI428:
 4582              	 .cfi_def_cfa_register 7
 4583 0006 0346     	 mov r3,r0
 4584 0008 FB71     	 strb r3,[r7,#7]
1153:../Libraries/XMCLib/src/xmc4_scu.c ****   /* Enable factory calibration based trimming */
1154:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FOTR_Msk;
 4585              	 .loc 3 1154 0
 4586 000a 0F4A     	 ldr r2,.L304
 4587 000c 0E4B     	 ldr r3,.L304
 4588 000e 5B68     	 ldr r3,[r3,#4]
 4589 0010 43F48013 	 orr r3,r3,#1048576
 4590 0014 5360     	 str r3,[r2,#4]
1155:../Libraries/XMCLib/src/xmc4_scu.c **** 
1156:../Libraries/XMCLib/src/xmc4_scu.c ****   if (mode == XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_AUTOMATIC)
 4591              	 .loc 3 1156 0
 4592 0016 FB79     	 ldrb r3,[r7,#7]
 4593 0018 012B     	 cmp r3,#1
 4594 001a 0ED1     	 bne .L303
1157:../Libraries/XMCLib/src/xmc4_scu.c ****   {
1158:../Libraries/XMCLib/src/xmc4_scu.c ****     /* Disable factory calibration based trimming */
1159:../Libraries/XMCLib/src/xmc4_scu.c ****     SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FOTR_Msk;
 4595              	 .loc 3 1159 0
 4596 001c 0A4A     	 ldr r2,.L304
 4597 001e 0A4B     	 ldr r3,.L304
 4598 0020 5B68     	 ldr r3,[r3,#4]
 4599 0022 23F48013 	 bic r3,r3,#1048576
 4600 0026 5360     	 str r3,[r2,#4]
1160:../Libraries/XMCLib/src/xmc4_scu.c ****     XMC_SCU_lDelay(100UL);
 4601              	 .loc 3 1160 0
 4602 0028 6420     	 movs r0,#100
 4603 002a FFF7FEFF 	 bl XMC_SCU_lDelay
1161:../Libraries/XMCLib/src/xmc4_scu.c **** 
1162:../Libraries/XMCLib/src/xmc4_scu.c ****     /* Enable automatic calibration */
1163:../Libraries/XMCLib/src/xmc4_scu.c ****     SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_AOTREN_Msk;
 4604              	 .loc 3 1163 0
 4605 002e 064A     	 ldr r2,.L304
 4606 0030 054B     	 ldr r3,.L304
 4607 0032 5B68     	 ldr r3,[r3,#4]
 4608 0034 43F40023 	 orr r3,r3,#524288
 4609 0038 5360     	 str r3,[r2,#4]
 4610              	.L303:
1164:../Libraries/XMCLib/src/xmc4_scu.c ****   }
1165:../Libraries/XMCLib/src/xmc4_scu.c **** 
1166:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_SCU_lDelay(100UL);
 4611              	 .loc 3 1166 0
 4612 003a 6420     	 movs r0,#100
 4613 003c FFF7FEFF 	 bl XMC_SCU_lDelay
1167:../Libraries/XMCLib/src/xmc4_scu.c **** }
 4614              	 .loc 3 1167 0
 4615 0040 0837     	 adds r7,r7,#8
 4616              	.LCFI429:
 4617              	 .cfi_def_cfa_offset 8
 4618 0042 BD46     	 mov sp,r7
 4619              	.LCFI430:
 4620              	 .cfi_def_cfa_register 13
 4621              	 
 4622 0044 80BD     	 pop {r7,pc}
 4623              	.L305:
 4624 0046 00BF     	 .align 2
 4625              	.L304:
 4626 0048 10470050 	 .word 1342195472
 4627              	 .cfi_endproc
 4628              	.LFE237:
 4630              	 .section .text.XMC_SCU_POWER_EnableUsb,"ax",%progbits
 4631              	 .align 2
 4632              	 .global XMC_SCU_POWER_EnableUsb
 4633              	 .thumb
 4634              	 .thumb_func
 4636              	XMC_SCU_POWER_EnableUsb:
 4637              	.LFB238:
1168:../Libraries/XMCLib/src/xmc4_scu.c **** 
1169:../Libraries/XMCLib/src/xmc4_scu.c **** 
1170:../Libraries/XMCLib/src/xmc4_scu.c **** 
1171:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to enable USB Phy and comparator */
1172:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_POWER_EnableUsb(void)
1173:../Libraries/XMCLib/src/xmc4_scu.c **** {
 4638              	 .loc 3 1173 0
 4639              	 .cfi_startproc
 4640              	 
 4641              	 
 4642              	 
 4643 0000 80B4     	 push {r7}
 4644              	.LCFI431:
 4645              	 .cfi_def_cfa_offset 4
 4646              	 .cfi_offset 7,-4
 4647 0002 00AF     	 add r7,sp,#0
 4648              	.LCFI432:
 4649              	 .cfi_def_cfa_register 7
1174:../Libraries/XMCLib/src/xmc4_scu.c **** #if defined(USB_OTG_SUPPORTED)
1175:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_POWER->PWRSET = (uint32_t)(SCU_POWER_PWRSET_USBOTGEN_Msk | SCU_POWER_PWRSET_USBPHYPDQ_Msk);
 4650              	 .loc 3 1175 0
 4651 0004 034B     	 ldr r3,.L307
 4652 0006 4FF44032 	 mov r2,#196608
 4653 000a 5A60     	 str r2,[r3,#4]
1176:../Libraries/XMCLib/src/xmc4_scu.c **** #else
1177:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_POWER->PWRSET = (uint32_t)SCU_POWER_PWRSET_USBPHYPDQ_Msk;
1178:../Libraries/XMCLib/src/xmc4_scu.c **** #endif
1179:../Libraries/XMCLib/src/xmc4_scu.c **** }
 4654              	 .loc 3 1179 0
 4655 000c BD46     	 mov sp,r7
 4656              	.LCFI433:
 4657              	 .cfi_def_cfa_register 13
 4658              	 
 4659 000e 5DF8047B 	 ldr r7,[sp],#4
 4660              	.LCFI434:
 4661              	 .cfi_restore 7
 4662              	 .cfi_def_cfa_offset 0
 4663 0012 7047     	 bx lr
 4664              	.L308:
 4665              	 .align 2
 4666              	.L307:
 4667 0014 00420050 	 .word 1342194176
 4668              	 .cfi_endproc
 4669              	.LFE238:
 4671              	 .section .text.XMC_SCU_POWER_DisableUsb,"ax",%progbits
 4672              	 .align 2
 4673              	 .global XMC_SCU_POWER_DisableUsb
 4674              	 .thumb
 4675              	 .thumb_func
 4677              	XMC_SCU_POWER_DisableUsb:
 4678              	.LFB239:
1180:../Libraries/XMCLib/src/xmc4_scu.c **** 
1181:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to power down USB Phy and comparator */
1182:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_POWER_DisableUsb(void)
1183:../Libraries/XMCLib/src/xmc4_scu.c **** {
 4679              	 .loc 3 1183 0
 4680              	 .cfi_startproc
 4681              	 
 4682              	 
 4683              	 
 4684 0000 80B4     	 push {r7}
 4685              	.LCFI435:
 4686              	 .cfi_def_cfa_offset 4
 4687              	 .cfi_offset 7,-4
 4688 0002 00AF     	 add r7,sp,#0
 4689              	.LCFI436:
 4690              	 .cfi_def_cfa_register 7
1184:../Libraries/XMCLib/src/xmc4_scu.c **** #if defined(USB_OTG_SUPPORTED)
1185:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_POWER->PWRCLR = (uint32_t)(SCU_POWER_PWRCLR_USBOTGEN_Msk | SCU_POWER_PWRSET_USBPHYPDQ_Msk);
 4691              	 .loc 3 1185 0
 4692 0004 034B     	 ldr r3,.L310
 4693 0006 4FF44032 	 mov r2,#196608
 4694 000a 9A60     	 str r2,[r3,#8]
1186:../Libraries/XMCLib/src/xmc4_scu.c **** #else
1187:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_POWER->PWRCLR = (uint32_t)SCU_POWER_PWRCLR_USBPHYPDQ_Msk;
1188:../Libraries/XMCLib/src/xmc4_scu.c **** #endif    
1189:../Libraries/XMCLib/src/xmc4_scu.c **** }
 4695              	 .loc 3 1189 0
 4696 000c BD46     	 mov sp,r7
 4697              	.LCFI437:
 4698              	 .cfi_def_cfa_register 13
 4699              	 
 4700 000e 5DF8047B 	 ldr r7,[sp],#4
 4701              	.LCFI438:
 4702              	 .cfi_restore 7
 4703              	 .cfi_def_cfa_offset 0
 4704 0012 7047     	 bx lr
 4705              	.L311:
 4706              	 .align 2
 4707              	.L310:
 4708 0014 00420050 	 .word 1342194176
 4709              	 .cfi_endproc
 4710              	.LFE239:
 4712              	 .section .text.XMC_SCU_CLOCK_IsUsbPllLocked,"ax",%progbits
 4713              	 .align 2
 4714              	 .global XMC_SCU_CLOCK_IsUsbPllLocked
 4715              	 .thumb
 4716              	 .thumb_func
 4718              	XMC_SCU_CLOCK_IsUsbPllLocked:
 4719              	.LFB240:
1190:../Libraries/XMCLib/src/xmc4_scu.c **** 
1191:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to check USB PLL is locked or not */
1192:../Libraries/XMCLib/src/xmc4_scu.c **** bool XMC_SCU_CLOCK_IsUsbPllLocked(void)
1193:../Libraries/XMCLib/src/xmc4_scu.c **** {
 4720              	 .loc 3 1193 0
 4721              	 .cfi_startproc
 4722              	 
 4723              	 
 4724              	 
 4725 0000 80B4     	 push {r7}
 4726              	.LCFI439:
 4727              	 .cfi_def_cfa_offset 4
 4728              	 .cfi_offset 7,-4
 4729 0002 00AF     	 add r7,sp,#0
 4730              	.LCFI440:
 4731              	 .cfi_def_cfa_register 7
1194:../Libraries/XMCLib/src/xmc4_scu.c ****   return (bool)((SCU_PLL->USBPLLSTAT & SCU_PLL_USBPLLSTAT_VCOLOCK_Msk) != 0UL);
 4732              	 .loc 3 1194 0
 4733 0004 064B     	 ldr r3,.L314
 4734 0006 1B69     	 ldr r3,[r3,#16]
 4735 0008 03F00403 	 and r3,r3,#4
 4736 000c 002B     	 cmp r3,#0
 4737 000e 14BF     	 ite ne
 4738 0010 0123     	 movne r3,#1
 4739 0012 0023     	 moveq r3,#0
 4740 0014 DBB2     	 uxtb r3,r3
1195:../Libraries/XMCLib/src/xmc4_scu.c **** }
 4741              	 .loc 3 1195 0
 4742 0016 1846     	 mov r0,r3
 4743 0018 BD46     	 mov sp,r7
 4744              	.LCFI441:
 4745              	 .cfi_def_cfa_register 13
 4746              	 
 4747 001a 5DF8047B 	 ldr r7,[sp],#4
 4748              	.LCFI442:
 4749              	 .cfi_restore 7
 4750              	 .cfi_def_cfa_offset 0
 4751 001e 7047     	 bx lr
 4752              	.L315:
 4753              	 .align 2
 4754              	.L314:
 4755 0020 10470050 	 .word 1342195472
 4756              	 .cfi_endproc
 4757              	.LFE240:
 4759              	 .section .text.XMC_SCU_HIB_EnableHibernateDomain,"ax",%progbits
 4760              	 .align 2
 4761              	 .global XMC_SCU_HIB_EnableHibernateDomain
 4762              	 .thumb
 4763              	 .thumb_func
 4765              	XMC_SCU_HIB_EnableHibernateDomain:
 4766              	.LFB241:
1196:../Libraries/XMCLib/src/xmc4_scu.c **** 
1197:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to power up the hibernation domain */
1198:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_EnableHibernateDomain(void)
1199:../Libraries/XMCLib/src/xmc4_scu.c **** {
 4767              	 .loc 3 1199 0
 4768              	 .cfi_startproc
 4769              	 
 4770              	 
 4771              	 
 4772 0000 80B4     	 push {r7}
 4773              	.LCFI443:
 4774              	 .cfi_def_cfa_offset 4
 4775              	 .cfi_offset 7,-4
 4776 0002 00AF     	 add r7,sp,#0
 4777              	.LCFI444:
 4778              	 .cfi_def_cfa_register 7
1200:../Libraries/XMCLib/src/xmc4_scu.c ****   /* Power up HIB domain if and only if it is currently powered down */
1201:../Libraries/XMCLib/src/xmc4_scu.c ****   if((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0UL)
 4779              	 .loc 3 1201 0
 4780 0004 124B     	 ldr r3,.L321
 4781 0006 1B68     	 ldr r3,[r3]
 4782 0008 03F00103 	 and r3,r3,#1
 4783 000c 002B     	 cmp r3,#0
 4784 000e 09D1     	 bne .L317
1202:../Libraries/XMCLib/src/xmc4_scu.c ****   {
1203:../Libraries/XMCLib/src/xmc4_scu.c ****     SCU_POWER->PWRSET = (uint32_t)SCU_POWER_PWRSET_HIB_Msk;
 4785              	 .loc 3 1203 0
 4786 0010 0F4B     	 ldr r3,.L321
 4787 0012 0122     	 movs r2,#1
 4788 0014 5A60     	 str r2,[r3,#4]
1204:../Libraries/XMCLib/src/xmc4_scu.c ****     
1205:../Libraries/XMCLib/src/xmc4_scu.c ****     while((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0UL)
 4789              	 .loc 3 1205 0
 4790 0016 00BF     	 nop
 4791              	.L318:
 4792              	 .loc 3 1205 0 is_stmt 0 discriminator 1
 4793 0018 0D4B     	 ldr r3,.L321
 4794 001a 1B68     	 ldr r3,[r3]
 4795 001c 03F00103 	 and r3,r3,#1
 4796 0020 002B     	 cmp r3,#0
 4797 0022 F9D0     	 beq .L318
 4798              	.L317:
1206:../Libraries/XMCLib/src/xmc4_scu.c ****     {
1207:../Libraries/XMCLib/src/xmc4_scu.c ****       /* wait until HIB domain is enabled */
1208:../Libraries/XMCLib/src/xmc4_scu.c ****     }    
1209:../Libraries/XMCLib/src/xmc4_scu.c ****   }
1210:../Libraries/XMCLib/src/xmc4_scu.c ****   
1211:../Libraries/XMCLib/src/xmc4_scu.c ****   /* Remove the reset only if HIB domain were in a state of reset */
1212:../Libraries/XMCLib/src/xmc4_scu.c ****   if((SCU_RESET->RSTSTAT) & SCU_RESET_RSTSTAT_HIBRS_Msk)
 4799              	 .loc 3 1212 0 is_stmt 1
 4800 0024 0B4B     	 ldr r3,.L321+4
 4801 0026 1B68     	 ldr r3,[r3]
 4802 0028 03F40073 	 and r3,r3,#512
 4803 002c 002B     	 cmp r3,#0
 4804 002e 0AD0     	 beq .L316
1213:../Libraries/XMCLib/src/xmc4_scu.c ****   {
1214:../Libraries/XMCLib/src/xmc4_scu.c ****     SCU_RESET->RSTCLR = (uint32_t)SCU_RESET_RSTCLR_HIBRS_Msk;
 4805              	 .loc 3 1214 0
 4806 0030 084B     	 ldr r3,.L321+4
 4807 0032 4FF40072 	 mov r2,#512
 4808 0036 9A60     	 str r2,[r3,#8]
1215:../Libraries/XMCLib/src/xmc4_scu.c ****     while((SCU_RESET->RSTSTAT & SCU_RESET_RSTSTAT_HIBRS_Msk) != 0UL)
 4809              	 .loc 3 1215 0
 4810 0038 00BF     	 nop
 4811              	.L320:
 4812              	 .loc 3 1215 0 is_stmt 0 discriminator 1
 4813 003a 064B     	 ldr r3,.L321+4
 4814 003c 1B68     	 ldr r3,[r3]
 4815 003e 03F40073 	 and r3,r3,#512
 4816 0042 002B     	 cmp r3,#0
 4817 0044 F9D1     	 bne .L320
 4818              	.L316:
1216:../Libraries/XMCLib/src/xmc4_scu.c ****     {
1217:../Libraries/XMCLib/src/xmc4_scu.c ****       /* wait until HIB domain is enabled */
1218:../Libraries/XMCLib/src/xmc4_scu.c ****     }
1219:../Libraries/XMCLib/src/xmc4_scu.c ****   }
1220:../Libraries/XMCLib/src/xmc4_scu.c **** }
 4819              	 .loc 3 1220 0 is_stmt 1
 4820 0046 BD46     	 mov sp,r7
 4821              	.LCFI445:
 4822              	 .cfi_def_cfa_register 13
 4823              	 
 4824 0048 5DF8047B 	 ldr r7,[sp],#4
 4825              	.LCFI446:
 4826              	 .cfi_restore 7
 4827              	 .cfi_def_cfa_offset 0
 4828 004c 7047     	 bx lr
 4829              	.L322:
 4830 004e 00BF     	 .align 2
 4831              	.L321:
 4832 0050 00420050 	 .word 1342194176
 4833 0054 00440050 	 .word 1342194688
 4834              	 .cfi_endproc
 4835              	.LFE241:
 4837              	 .section .text.XMC_SCU_HIB_DisableHibernateDomain,"ax",%progbits
 4838              	 .align 2
 4839              	 .global XMC_SCU_HIB_DisableHibernateDomain
 4840              	 .thumb
 4841              	 .thumb_func
 4843              	XMC_SCU_HIB_DisableHibernateDomain:
 4844              	.LFB242:
1221:../Libraries/XMCLib/src/xmc4_scu.c **** 
1222:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to power down the hibernation domain */
1223:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_DisableHibernateDomain(void)
1224:../Libraries/XMCLib/src/xmc4_scu.c **** {
 4845              	 .loc 3 1224 0
 4846              	 .cfi_startproc
 4847              	 
 4848              	 
 4849              	 
 4850 0000 80B4     	 push {r7}
 4851              	.LCFI447:
 4852              	 .cfi_def_cfa_offset 4
 4853              	 .cfi_offset 7,-4
 4854 0002 00AF     	 add r7,sp,#0
 4855              	.LCFI448:
 4856              	 .cfi_def_cfa_register 7
1225:../Libraries/XMCLib/src/xmc4_scu.c ****   /* Disable hibernate domain */   
1226:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_POWER->PWRCLR = (uint32_t)SCU_POWER_PWRCLR_HIB_Msk;
 4857              	 .loc 3 1226 0
 4858 0004 054B     	 ldr r3,.L324
 4859 0006 0122     	 movs r2,#1
 4860 0008 9A60     	 str r2,[r3,#8]
1227:../Libraries/XMCLib/src/xmc4_scu.c ****   /* Reset of hibernate domain reset */  
1228:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_RESET->RSTSET = (uint32_t)SCU_RESET_RSTSET_HIBRS_Msk;
 4861              	 .loc 3 1228 0
 4862 000a 054B     	 ldr r3,.L324+4
 4863 000c 4FF40072 	 mov r2,#512
 4864 0010 5A60     	 str r2,[r3,#4]
1229:../Libraries/XMCLib/src/xmc4_scu.c **** }
 4865              	 .loc 3 1229 0
 4866 0012 BD46     	 mov sp,r7
 4867              	.LCFI449:
 4868              	 .cfi_def_cfa_register 13
 4869              	 
 4870 0014 5DF8047B 	 ldr r7,[sp],#4
 4871              	.LCFI450:
 4872              	 .cfi_restore 7
 4873              	 .cfi_def_cfa_offset 0
 4874 0018 7047     	 bx lr
 4875              	.L325:
 4876 001a 00BF     	 .align 2
 4877              	.L324:
 4878 001c 00420050 	 .word 1342194176
 4879 0020 00440050 	 .word 1342194688
 4880              	 .cfi_endproc
 4881              	.LFE242:
 4883              	 .section .text.XMC_SCU_HIB_IsHibernateDomainEnabled,"ax",%progbits
 4884              	 .align 2
 4885              	 .global XMC_SCU_HIB_IsHibernateDomainEnabled
 4886              	 .thumb
 4887              	 .thumb_func
 4889              	XMC_SCU_HIB_IsHibernateDomainEnabled:
 4890              	.LFB243:
1230:../Libraries/XMCLib/src/xmc4_scu.c **** 
1231:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to check the hibernation domain is enabled or not */
1232:../Libraries/XMCLib/src/xmc4_scu.c **** bool XMC_SCU_HIB_IsHibernateDomainEnabled(void)
1233:../Libraries/XMCLib/src/xmc4_scu.c **** {
 4891              	 .loc 3 1233 0
 4892              	 .cfi_startproc
 4893              	 
 4894              	 
 4895              	 
 4896 0000 80B4     	 push {r7}
 4897              	.LCFI451:
 4898              	 .cfi_def_cfa_offset 4
 4899              	 .cfi_offset 7,-4
 4900 0002 00AF     	 add r7,sp,#0
 4901              	.LCFI452:
 4902              	 .cfi_def_cfa_register 7
1234:../Libraries/XMCLib/src/xmc4_scu.c ****   return ((bool)(SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) && 
 4903              	 .loc 3 1234 0
 4904 0004 0B4B     	 ldr r3,.L330
 4905 0006 1B68     	 ldr r3,[r3]
 4906 0008 03F00103 	 and r3,r3,#1
 4907 000c 002B     	 cmp r3,#0
 4908 000e 07D0     	 beq .L327
1235:../Libraries/XMCLib/src/xmc4_scu.c ****           !(bool)(SCU_RESET->RSTSTAT & SCU_RESET_RSTSTAT_HIBRS_Msk));
 4909              	 .loc 3 1235 0 discriminator 1
 4910 0010 094B     	 ldr r3,.L330+4
 4911 0012 1B68     	 ldr r3,[r3]
 4912 0014 03F40073 	 and r3,r3,#512
1234:../Libraries/XMCLib/src/xmc4_scu.c ****   return ((bool)(SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) && 
 4913              	 .loc 3 1234 0 discriminator 1
 4914 0018 002B     	 cmp r3,#0
 4915 001a 01D1     	 bne .L327
1234:../Libraries/XMCLib/src/xmc4_scu.c ****   return ((bool)(SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) && 
 4916              	 .loc 3 1234 0 is_stmt 0 discriminator 3
 4917 001c 0123     	 movs r3,#1
 4918 001e 00E0     	 b .L328
 4919              	.L327:
1234:../Libraries/XMCLib/src/xmc4_scu.c ****   return ((bool)(SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) && 
 4920              	 .loc 3 1234 0 discriminator 4
 4921 0020 0023     	 movs r3,#0
 4922              	.L328:
1234:../Libraries/XMCLib/src/xmc4_scu.c ****   return ((bool)(SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) && 
 4923              	 .loc 3 1234 0 discriminator 6
 4924 0022 03F00103 	 and r3,r3,#1
 4925 0026 DBB2     	 uxtb r3,r3
1236:../Libraries/XMCLib/src/xmc4_scu.c **** }
 4926              	 .loc 3 1236 0 is_stmt 1 discriminator 6
 4927 0028 1846     	 mov r0,r3
 4928 002a BD46     	 mov sp,r7
 4929              	.LCFI453:
 4930              	 .cfi_def_cfa_register 13
 4931              	 
 4932 002c 5DF8047B 	 ldr r7,[sp],#4
 4933              	.LCFI454:
 4934              	 .cfi_restore 7
 4935              	 .cfi_def_cfa_offset 0
 4936 0030 7047     	 bx lr
 4937              	.L331:
 4938 0032 00BF     	 .align 2
 4939              	.L330:
 4940 0034 00420050 	 .word 1342194176
 4941 0038 00440050 	 .word 1342194688
 4942              	 .cfi_endproc
 4943              	.LFE243:
 4945              	 .section .text.XMC_SCU_HIB_EnableInternalSlowClock,"ax",%progbits
 4946              	 .align 2
 4947              	 .global XMC_SCU_HIB_EnableInternalSlowClock
 4948              	 .thumb
 4949              	 .thumb_func
 4951              	XMC_SCU_HIB_EnableInternalSlowClock:
 4952              	.LFB244:
1237:../Libraries/XMCLib/src/xmc4_scu.c **** 
1238:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to enable internal slow clock - fOSI (32.768kHz) in hibernate domain */
1239:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_EnableInternalSlowClock(void)
1240:../Libraries/XMCLib/src/xmc4_scu.c **** {
 4953              	 .loc 3 1240 0
 4954              	 .cfi_startproc
 4955              	 
 4956              	 
 4957              	 
 4958 0000 80B4     	 push {r7}
 4959              	.LCFI455:
 4960              	 .cfi_def_cfa_offset 4
 4961              	 .cfi_offset 7,-4
 4962 0002 00AF     	 add r7,sp,#0
 4963              	.LCFI456:
 4964              	 .cfi_def_cfa_register 7
1241:../Libraries/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCSICTRL_Msk)
 4965              	 .loc 3 1241 0
 4966 0004 00BF     	 nop
 4967              	.L333:
 4968              	 .loc 3 1241 0 is_stmt 0 discriminator 1
 4969 0006 084B     	 ldr r3,.L334
 4970 0008 D3F8C430 	 ldr r3,[r3,#196]
 4971 000c 03F02003 	 and r3,r3,#32
 4972 0010 002B     	 cmp r3,#0
 4973 0012 F8D1     	 bne .L333
1242:../Libraries/XMCLib/src/xmc4_scu.c ****   {
1243:../Libraries/XMCLib/src/xmc4_scu.c ****     /* Wait until OSCSICTRL register in hibernate domain is ready to accept a write */  
1244:../Libraries/XMCLib/src/xmc4_scu.c ****   }
1245:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->OSCSICTRL &= (uint32_t)~(SCU_HIBERNATE_OSCSICTRL_PWD_Msk);
 4974              	 .loc 3 1245 0 is_stmt 1
 4975 0014 054A     	 ldr r2,.L334+4
 4976 0016 054B     	 ldr r3,.L334+4
 4977 0018 5B69     	 ldr r3,[r3,#20]
 4978 001a 23F00103 	 bic r3,r3,#1
 4979 001e 5361     	 str r3,[r2,#20]
1246:../Libraries/XMCLib/src/xmc4_scu.c **** }
 4980              	 .loc 3 1246 0
 4981 0020 BD46     	 mov sp,r7
 4982              	.LCFI457:
 4983              	 .cfi_def_cfa_register 13
 4984              	 
 4985 0022 5DF8047B 	 ldr r7,[sp],#4
 4986              	.LCFI458:
 4987              	 .cfi_restore 7
 4988              	 .cfi_def_cfa_offset 0
 4989 0026 7047     	 bx lr
 4990              	.L335:
 4991              	 .align 2
 4992              	.L334:
 4993 0028 00400050 	 .word 1342193664
 4994 002c 00430050 	 .word 1342194432
 4995              	 .cfi_endproc
 4996              	.LFE244:
 4998              	 .section .text.XMC_SCU_HIB_DisableInternalSlowClock,"ax",%progbits
 4999              	 .align 2
 5000              	 .global XMC_SCU_HIB_DisableInternalSlowClock
 5001              	 .thumb
 5002              	 .thumb_func
 5004              	XMC_SCU_HIB_DisableInternalSlowClock:
 5005              	.LFB245:
1247:../Libraries/XMCLib/src/xmc4_scu.c **** 
1248:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to disable internal slow clock - fOSI (32.768kHz) in hibernate domain */
1249:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_DisableInternalSlowClock(void)
1250:../Libraries/XMCLib/src/xmc4_scu.c **** {
 5006              	 .loc 3 1250 0
 5007              	 .cfi_startproc
 5008              	 
 5009              	 
 5010              	 
 5011 0000 80B4     	 push {r7}
 5012              	.LCFI459:
 5013              	 .cfi_def_cfa_offset 4
 5014              	 .cfi_offset 7,-4
 5015 0002 00AF     	 add r7,sp,#0
 5016              	.LCFI460:
 5017              	 .cfi_def_cfa_register 7
1251:../Libraries/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCSICTRL_Msk)
 5018              	 .loc 3 1251 0
 5019 0004 00BF     	 nop
 5020              	.L337:
 5021              	 .loc 3 1251 0 is_stmt 0 discriminator 1
 5022 0006 084B     	 ldr r3,.L338
 5023 0008 D3F8C430 	 ldr r3,[r3,#196]
 5024 000c 03F02003 	 and r3,r3,#32
 5025 0010 002B     	 cmp r3,#0
 5026 0012 F8D1     	 bne .L337
1252:../Libraries/XMCLib/src/xmc4_scu.c ****   {
1253:../Libraries/XMCLib/src/xmc4_scu.c ****     /* Wait until OSCSICTRL register in hibernate domain is ready to accept a write */  
1254:../Libraries/XMCLib/src/xmc4_scu.c ****   }
1255:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->OSCSICTRL |= (uint32_t)SCU_HIBERNATE_OSCSICTRL_PWD_Msk;
 5027              	 .loc 3 1255 0 is_stmt 1
 5028 0014 054A     	 ldr r2,.L338+4
 5029 0016 054B     	 ldr r3,.L338+4
 5030 0018 5B69     	 ldr r3,[r3,#20]
 5031 001a 43F00103 	 orr r3,r3,#1
 5032 001e 5361     	 str r3,[r2,#20]
1256:../Libraries/XMCLib/src/xmc4_scu.c **** }
 5033              	 .loc 3 1256 0
 5034 0020 BD46     	 mov sp,r7
 5035              	.LCFI461:
 5036              	 .cfi_def_cfa_register 13
 5037              	 
 5038 0022 5DF8047B 	 ldr r7,[sp],#4
 5039              	.LCFI462:
 5040              	 .cfi_restore 7
 5041              	 .cfi_def_cfa_offset 0
 5042 0026 7047     	 bx lr
 5043              	.L339:
 5044              	 .align 2
 5045              	.L338:
 5046 0028 00400050 	 .word 1342193664
 5047 002c 00430050 	 .word 1342194432
 5048              	 .cfi_endproc
 5049              	.LFE245:
 5051              	 .section .text.XMC_SCU_HIB_ClearEventStatus,"ax",%progbits
 5052              	 .align 2
 5053              	 .global XMC_SCU_HIB_ClearEventStatus
 5054              	 .thumb
 5055              	 .thumb_func
 5057              	XMC_SCU_HIB_ClearEventStatus:
 5058              	.LFB246:
1257:../Libraries/XMCLib/src/xmc4_scu.c **** 
1258:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_ClearEventStatus(int32_t event)
1259:../Libraries/XMCLib/src/xmc4_scu.c **** {
 5059              	 .loc 3 1259 0
 5060              	 .cfi_startproc
 5061              	 
 5062              	 
 5063              	 
 5064 0000 80B4     	 push {r7}
 5065              	.LCFI463:
 5066              	 .cfi_def_cfa_offset 4
 5067              	 .cfi_offset 7,-4
 5068 0002 83B0     	 sub sp,sp,#12
 5069              	.LCFI464:
 5070              	 .cfi_def_cfa_offset 16
 5071 0004 00AF     	 add r7,sp,#0
 5072              	.LCFI465:
 5073              	 .cfi_def_cfa_register 7
 5074 0006 7860     	 str r0,[r7,#4]
1260:../Libraries/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCLR_Msk)
 5075              	 .loc 3 1260 0
 5076 0008 00BF     	 nop
 5077              	.L341:
 5078              	 .loc 3 1260 0 is_stmt 0 discriminator 1
 5079 000a 074B     	 ldr r3,.L342
 5080 000c D3F8C430 	 ldr r3,[r3,#196]
 5081 0010 03F00203 	 and r3,r3,#2
 5082 0014 002B     	 cmp r3,#0
 5083 0016 F8D1     	 bne .L341
1261:../Libraries/XMCLib/src/xmc4_scu.c ****   {
1262:../Libraries/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCLR register in hibernate domain is ready to accept a write */  
1263:../Libraries/XMCLib/src/xmc4_scu.c ****   }
1264:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDCLR = event;
 5084              	 .loc 3 1264 0 is_stmt 1
 5085 0018 044A     	 ldr r2,.L342+4
 5086 001a 7B68     	 ldr r3,[r7,#4]
 5087 001c 5360     	 str r3,[r2,#4]
1265:../Libraries/XMCLib/src/xmc4_scu.c **** }
 5088              	 .loc 3 1265 0
 5089 001e 0C37     	 adds r7,r7,#12
 5090              	.LCFI466:
 5091              	 .cfi_def_cfa_offset 4
 5092 0020 BD46     	 mov sp,r7
 5093              	.LCFI467:
 5094              	 .cfi_def_cfa_register 13
 5095              	 
 5096 0022 5DF8047B 	 ldr r7,[sp],#4
 5097              	.LCFI468:
 5098              	 .cfi_restore 7
 5099              	 .cfi_def_cfa_offset 0
 5100 0026 7047     	 bx lr
 5101              	.L343:
 5102              	 .align 2
 5103              	.L342:
 5104 0028 00400050 	 .word 1342193664
 5105 002c 00430050 	 .word 1342194432
 5106              	 .cfi_endproc
 5107              	.LFE246:
 5109              	 .section .text.XMC_SCU_HIB_TriggerEvent,"ax",%progbits
 5110              	 .align 2
 5111              	 .global XMC_SCU_HIB_TriggerEvent
 5112              	 .thumb
 5113              	 .thumb_func
 5115              	XMC_SCU_HIB_TriggerEvent:
 5116              	.LFB247:
1266:../Libraries/XMCLib/src/xmc4_scu.c **** 
1267:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_TriggerEvent(int32_t event)
1268:../Libraries/XMCLib/src/xmc4_scu.c **** {
 5117              	 .loc 3 1268 0
 5118              	 .cfi_startproc
 5119              	 
 5120              	 
 5121              	 
 5122 0000 80B4     	 push {r7}
 5123              	.LCFI469:
 5124              	 .cfi_def_cfa_offset 4
 5125              	 .cfi_offset 7,-4
 5126 0002 83B0     	 sub sp,sp,#12
 5127              	.LCFI470:
 5128              	 .cfi_def_cfa_offset 16
 5129 0004 00AF     	 add r7,sp,#0
 5130              	.LCFI471:
 5131              	 .cfi_def_cfa_register 7
 5132 0006 7860     	 str r0,[r7,#4]
1269:../Libraries/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDSET_Msk)
 5133              	 .loc 3 1269 0
 5134 0008 00BF     	 nop
 5135              	.L345:
 5136              	 .loc 3 1269 0 is_stmt 0 discriminator 1
 5137 000a 074B     	 ldr r3,.L346
 5138 000c D3F8C430 	 ldr r3,[r3,#196]
 5139 0010 03F00403 	 and r3,r3,#4
 5140 0014 002B     	 cmp r3,#0
 5141 0016 F8D1     	 bne .L345
1270:../Libraries/XMCLib/src/xmc4_scu.c ****   {
1271:../Libraries/XMCLib/src/xmc4_scu.c ****     /* Wait until HDSET register in hibernate domain is ready to accept a write */    
1272:../Libraries/XMCLib/src/xmc4_scu.c ****   }
1273:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDSET = event;
 5142              	 .loc 3 1273 0 is_stmt 1
 5143 0018 044A     	 ldr r2,.L346+4
 5144 001a 7B68     	 ldr r3,[r7,#4]
 5145 001c 9360     	 str r3,[r2,#8]
1274:../Libraries/XMCLib/src/xmc4_scu.c **** }
 5146              	 .loc 3 1274 0
 5147 001e 0C37     	 adds r7,r7,#12
 5148              	.LCFI472:
 5149              	 .cfi_def_cfa_offset 4
 5150 0020 BD46     	 mov sp,r7
 5151              	.LCFI473:
 5152              	 .cfi_def_cfa_register 13
 5153              	 
 5154 0022 5DF8047B 	 ldr r7,[sp],#4
 5155              	.LCFI474:
 5156              	 .cfi_restore 7
 5157              	 .cfi_def_cfa_offset 0
 5158 0026 7047     	 bx lr
 5159              	.L347:
 5160              	 .align 2
 5161              	.L346:
 5162 0028 00400050 	 .word 1342193664
 5163 002c 00430050 	 .word 1342194432
 5164              	 .cfi_endproc
 5165              	.LFE247:
 5167              	 .section .text.XMC_SCU_HIB_EnableEvent,"ax",%progbits
 5168              	 .align 2
 5169              	 .global XMC_SCU_HIB_EnableEvent
 5170              	 .thumb
 5171              	 .thumb_func
 5173              	XMC_SCU_HIB_EnableEvent:
 5174              	.LFB248:
1275:../Libraries/XMCLib/src/xmc4_scu.c **** 
1276:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_EnableEvent(int32_t event)
1277:../Libraries/XMCLib/src/xmc4_scu.c **** {
 5175              	 .loc 3 1277 0
 5176              	 .cfi_startproc
 5177              	 
 5178              	 
 5179              	 
 5180 0000 80B4     	 push {r7}
 5181              	.LCFI475:
 5182              	 .cfi_def_cfa_offset 4
 5183              	 .cfi_offset 7,-4
 5184 0002 83B0     	 sub sp,sp,#12
 5185              	.LCFI476:
 5186              	 .cfi_def_cfa_offset 16
 5187 0004 00AF     	 add r7,sp,#0
 5188              	.LCFI477:
 5189              	 .cfi_def_cfa_register 7
 5190 0006 7860     	 str r0,[r7,#4]
1278:../Libraries/XMCLib/src/xmc4_scu.c **** #if (defined(DOXYGEN) || (UC_SERIES == XMC44) || (UC_SERIES == XMC42) || (UC_SERIES == XMC41))
1279:../Libraries/XMCLib/src/xmc4_scu.c ****   event = ((event & XMC_SCU_HIB_EVENT_LPAC_VBAT_POSEDGE) << (SCU_HIBERNATE_HDCR_VBATHI_Pos - SCU_HI
1280:../Libraries/XMCLib/src/xmc4_scu.c ****   event = ((event & XMC_SCU_HIB_EVENT_LPAC_VBAT_NEGEDGE) << (SCU_HIBERNATE_HDCR_VBATLO_Pos - SCU_HI
1281:../Libraries/XMCLib/src/xmc4_scu.c ****   event = ((event & XMC_SCU_HIB_EVENT_LPAC_HIB_IO_0_POSEDGE) << (SCU_HIBERNATE_HDCR_AHIBIO0HI_Pos -
1282:../Libraries/XMCLib/src/xmc4_scu.c ****   event = ((event & XMC_SCU_HIB_EVENT_LPAC_HIB_IO_0_NEGEDGE) << (SCU_HIBERNATE_HDCR_AHIBIO0LO_Pos -
1283:../Libraries/XMCLib/src/xmc4_scu.c **** #if (defined(DOXYGEN) || ((UC_SERIES == XMC44) && (UC_PACKAGE == LQFP100)))
1284:../Libraries/XMCLib/src/xmc4_scu.c ****   event = ((event & XMC_SCU_HIB_EVENT_LPAC_HIB_IO_1_POSEDGE) << (SCU_HIBERNATE_HDCR_AHIBIO1HI_Pos -
1285:../Libraries/XMCLib/src/xmc4_scu.c ****   event = ((event & XMC_SCU_HIB_EVENT_LPAC_HIB_IO_1_NEGEDGE) << (SCU_HIBERNATE_HDCR_AHIBIO1LO_Pos -
1286:../Libraries/XMCLib/src/xmc4_scu.c **** #endif
1287:../Libraries/XMCLib/src/xmc4_scu.c **** #endif
1288:../Libraries/XMCLib/src/xmc4_scu.c **** 
1289:../Libraries/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 5191              	 .loc 3 1289 0
 5192 0008 00BF     	 nop
 5193              	.L349:
 5194              	 .loc 3 1289 0 is_stmt 0 discriminator 1
 5195 000a 094B     	 ldr r3,.L350
 5196 000c D3F8C430 	 ldr r3,[r3,#196]
 5197 0010 03F00803 	 and r3,r3,#8
 5198 0014 002B     	 cmp r3,#0
 5199 0016 F8D1     	 bne .L349
1290:../Libraries/XMCLib/src/xmc4_scu.c ****   {
1291:../Libraries/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCR register in hibernate domain is ready to accept a write */    
1292:../Libraries/XMCLib/src/xmc4_scu.c ****   }
1293:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDCR |= event;
 5200              	 .loc 3 1293 0 is_stmt 1
 5201 0018 0649     	 ldr r1,.L350+4
 5202 001a 064B     	 ldr r3,.L350+4
 5203 001c DA68     	 ldr r2,[r3,#12]
 5204 001e 7B68     	 ldr r3,[r7,#4]
 5205 0020 1343     	 orrs r3,r3,r2
 5206 0022 CB60     	 str r3,[r1,#12]
1294:../Libraries/XMCLib/src/xmc4_scu.c **** }
 5207              	 .loc 3 1294 0
 5208 0024 0C37     	 adds r7,r7,#12
 5209              	.LCFI478:
 5210              	 .cfi_def_cfa_offset 4
 5211 0026 BD46     	 mov sp,r7
 5212              	.LCFI479:
 5213              	 .cfi_def_cfa_register 13
 5214              	 
 5215 0028 5DF8047B 	 ldr r7,[sp],#4
 5216              	.LCFI480:
 5217              	 .cfi_restore 7
 5218              	 .cfi_def_cfa_offset 0
 5219 002c 7047     	 bx lr
 5220              	.L351:
 5221 002e 00BF     	 .align 2
 5222              	.L350:
 5223 0030 00400050 	 .word 1342193664
 5224 0034 00430050 	 .word 1342194432
 5225              	 .cfi_endproc
 5226              	.LFE248:
 5228              	 .section .text.XMC_SCU_HIB_DisableEvent,"ax",%progbits
 5229              	 .align 2
 5230              	 .global XMC_SCU_HIB_DisableEvent
 5231              	 .thumb
 5232              	 .thumb_func
 5234              	XMC_SCU_HIB_DisableEvent:
 5235              	.LFB249:
1295:../Libraries/XMCLib/src/xmc4_scu.c **** 
1296:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_DisableEvent(int32_t event)
1297:../Libraries/XMCLib/src/xmc4_scu.c **** {
 5236              	 .loc 3 1297 0
 5237              	 .cfi_startproc
 5238              	 
 5239              	 
 5240              	 
 5241 0000 80B4     	 push {r7}
 5242              	.LCFI481:
 5243              	 .cfi_def_cfa_offset 4
 5244              	 .cfi_offset 7,-4
 5245 0002 83B0     	 sub sp,sp,#12
 5246              	.LCFI482:
 5247              	 .cfi_def_cfa_offset 16
 5248 0004 00AF     	 add r7,sp,#0
 5249              	.LCFI483:
 5250              	 .cfi_def_cfa_register 7
 5251 0006 7860     	 str r0,[r7,#4]
1298:../Libraries/XMCLib/src/xmc4_scu.c **** #if (defined(DOXYGEN) || (UC_SERIES == XMC44) || (UC_SERIES == XMC42) || (UC_SERIES == XMC41))
1299:../Libraries/XMCLib/src/xmc4_scu.c ****   event = ((event & XMC_SCU_HIB_EVENT_LPAC_VBAT_POSEDGE) << (SCU_HIBERNATE_HDCR_VBATHI_Pos - SCU_HI
1300:../Libraries/XMCLib/src/xmc4_scu.c ****   event = ((event & XMC_SCU_HIB_EVENT_LPAC_VBAT_NEGEDGE) << (SCU_HIBERNATE_HDCR_VBATLO_Pos - SCU_HI
1301:../Libraries/XMCLib/src/xmc4_scu.c ****   event = ((event & XMC_SCU_HIB_EVENT_LPAC_HIB_IO_0_POSEDGE) << (SCU_HIBERNATE_HDCR_AHIBIO0HI_Pos -
1302:../Libraries/XMCLib/src/xmc4_scu.c ****   event = ((event & XMC_SCU_HIB_EVENT_LPAC_HIB_IO_0_NEGEDGE) << (SCU_HIBERNATE_HDCR_AHIBIO0LO_Pos -
1303:../Libraries/XMCLib/src/xmc4_scu.c **** #if (defined(DOXYGEN) || ((UC_SERIES == XMC44) && (UC_PACKAGE == LQFP100)))
1304:../Libraries/XMCLib/src/xmc4_scu.c ****   event = ((event & XMC_SCU_HIB_EVENT_LPAC_HIB_IO_1_POSEDGE) << (SCU_HIBERNATE_HDCR_AHIBIO1HI_Pos -
1305:../Libraries/XMCLib/src/xmc4_scu.c ****   event = ((event & XMC_SCU_HIB_EVENT_LPAC_HIB_IO_1_NEGEDGE) << (SCU_HIBERNATE_HDCR_AHIBIO1LO_Pos -
1306:../Libraries/XMCLib/src/xmc4_scu.c **** #endif
1307:../Libraries/XMCLib/src/xmc4_scu.c **** #endif
1308:../Libraries/XMCLib/src/xmc4_scu.c **** 
1309:../Libraries/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 5252              	 .loc 3 1309 0
 5253 0008 00BF     	 nop
 5254              	.L353:
 5255              	 .loc 3 1309 0 is_stmt 0 discriminator 1
 5256 000a 094B     	 ldr r3,.L354
 5257 000c D3F8C430 	 ldr r3,[r3,#196]
 5258 0010 03F00803 	 and r3,r3,#8
 5259 0014 002B     	 cmp r3,#0
 5260 0016 F8D1     	 bne .L353
1310:../Libraries/XMCLib/src/xmc4_scu.c ****   {
1311:../Libraries/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCR register in hibernate domain is ready to accept a write */    
1312:../Libraries/XMCLib/src/xmc4_scu.c ****   }
1313:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDCR &= ~event;
 5261              	 .loc 3 1313 0 is_stmt 1
 5262 0018 0649     	 ldr r1,.L354+4
 5263 001a 064B     	 ldr r3,.L354+4
 5264 001c DB68     	 ldr r3,[r3,#12]
 5265 001e 7A68     	 ldr r2,[r7,#4]
 5266 0020 D243     	 mvns r2,r2
 5267 0022 1340     	 ands r3,r3,r2
 5268 0024 CB60     	 str r3,[r1,#12]
1314:../Libraries/XMCLib/src/xmc4_scu.c **** }
 5269              	 .loc 3 1314 0
 5270 0026 0C37     	 adds r7,r7,#12
 5271              	.LCFI484:
 5272              	 .cfi_def_cfa_offset 4
 5273 0028 BD46     	 mov sp,r7
 5274              	.LCFI485:
 5275              	 .cfi_def_cfa_register 13
 5276              	 
 5277 002a 5DF8047B 	 ldr r7,[sp],#4
 5278              	.LCFI486:
 5279              	 .cfi_restore 7
 5280              	 .cfi_def_cfa_offset 0
 5281 002e 7047     	 bx lr
 5282              	.L355:
 5283              	 .align 2
 5284              	.L354:
 5285 0030 00400050 	 .word 1342193664
 5286 0034 00430050 	 .word 1342194432
 5287              	 .cfi_endproc
 5288              	.LFE249:
 5290              	 .section .text.XMC_SCU_HIB_EnterHibernateState,"ax",%progbits
 5291              	 .align 2
 5292              	 .global XMC_SCU_HIB_EnterHibernateState
 5293              	 .thumb
 5294              	 .thumb_func
 5296              	XMC_SCU_HIB_EnterHibernateState:
 5297              	.LFB250:
1315:../Libraries/XMCLib/src/xmc4_scu.c **** 
1316:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_EnterHibernateState(void) 
1317:../Libraries/XMCLib/src/xmc4_scu.c **** {
 5298              	 .loc 3 1317 0
 5299              	 .cfi_startproc
 5300              	 
 5301              	 
 5302              	 
 5303 0000 80B4     	 push {r7}
 5304              	.LCFI487:
 5305              	 .cfi_def_cfa_offset 4
 5306              	 .cfi_offset 7,-4
 5307 0002 00AF     	 add r7,sp,#0
 5308              	.LCFI488:
 5309              	 .cfi_def_cfa_register 7
1318:../Libraries/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 5310              	 .loc 3 1318 0
 5311 0004 00BF     	 nop
 5312              	.L357:
 5313              	 .loc 3 1318 0 is_stmt 0 discriminator 1
 5314 0006 084B     	 ldr r3,.L358
 5315 0008 D3F8C430 	 ldr r3,[r3,#196]
 5316 000c 03F00803 	 and r3,r3,#8
 5317 0010 002B     	 cmp r3,#0
 5318 0012 F8D1     	 bne .L357
1319:../Libraries/XMCLib/src/xmc4_scu.c ****   {
1320:../Libraries/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCR register in hibernate domain is ready to accept a write */    
1321:../Libraries/XMCLib/src/xmc4_scu.c ****   }
1322:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDCR |= SCU_HIBERNATE_HDCR_HIB_Msk;
 5319              	 .loc 3 1322 0 is_stmt 1
 5320 0014 054A     	 ldr r2,.L358+4
 5321 0016 054B     	 ldr r3,.L358+4
 5322 0018 DB68     	 ldr r3,[r3,#12]
 5323 001a 43F01003 	 orr r3,r3,#16
 5324 001e D360     	 str r3,[r2,#12]
1323:../Libraries/XMCLib/src/xmc4_scu.c **** }
 5325              	 .loc 3 1323 0
 5326 0020 BD46     	 mov sp,r7
 5327              	.LCFI489:
 5328              	 .cfi_def_cfa_register 13
 5329              	 
 5330 0022 5DF8047B 	 ldr r7,[sp],#4
 5331              	.LCFI490:
 5332              	 .cfi_restore 7
 5333              	 .cfi_def_cfa_offset 0
 5334 0026 7047     	 bx lr
 5335              	.L359:
 5336              	 .align 2
 5337              	.L358:
 5338 0028 00400050 	 .word 1342193664
 5339 002c 00430050 	 .word 1342194432
 5340              	 .cfi_endproc
 5341              	.LFE250:
 5343              	 .section .text.XMC_SCU_HIB_EnterHibernateStateEx,"ax",%progbits
 5344              	 .align 2
 5345              	 .global XMC_SCU_HIB_EnterHibernateStateEx
 5346              	 .thumb
 5347              	 .thumb_func
 5349              	XMC_SCU_HIB_EnterHibernateStateEx:
 5350              	.LFB251:
1324:../Libraries/XMCLib/src/xmc4_scu.c **** 
1325:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_EnterHibernateStateEx(XMC_SCU_HIB_HIBERNATE_MODE_t mode)
1326:../Libraries/XMCLib/src/xmc4_scu.c **** {
 5351              	 .loc 3 1326 0
 5352              	 .cfi_startproc
 5353              	 
 5354              	 
 5355 0000 80B5     	 push {r7,lr}
 5356              	.LCFI491:
 5357              	 .cfi_def_cfa_offset 8
 5358              	 .cfi_offset 7,-8
 5359              	 .cfi_offset 14,-4
 5360 0002 82B0     	 sub sp,sp,#8
 5361              	.LCFI492:
 5362              	 .cfi_def_cfa_offset 16
 5363 0004 00AF     	 add r7,sp,#0
 5364              	.LCFI493:
 5365              	 .cfi_def_cfa_register 7
 5366 0006 0346     	 mov r3,r0
 5367 0008 FB71     	 strb r3,[r7,#7]
1327:../Libraries/XMCLib/src/xmc4_scu.c ****   if (mode == XMC_SCU_HIB_HIBERNATE_MODE_EXTERNAL)
 5368              	 .loc 3 1327 0
 5369 000a FB79     	 ldrb r3,[r7,#7]
 5370 000c 002B     	 cmp r3,#0
 5371 000e 01D1     	 bne .L360
1328:../Libraries/XMCLib/src/xmc4_scu.c ****   {
1329:../Libraries/XMCLib/src/xmc4_scu.c ****     XMC_SCU_HIB_EnterHibernateState();
 5372              	 .loc 3 1329 0
 5373 0010 FFF7FEFF 	 bl XMC_SCU_HIB_EnterHibernateState
 5374              	.L360:
1330:../Libraries/XMCLib/src/xmc4_scu.c ****   }
1331:../Libraries/XMCLib/src/xmc4_scu.c **** #if ((UC_SERIES == XMC44) || (UC_SERIES == XMC42) || (UC_SERIES == XMC41))
1332:../Libraries/XMCLib/src/xmc4_scu.c ****   if (mode == XMC_SCU_HIB_HIBERNATE_MODE_INTERNAL)
1333:../Libraries/XMCLib/src/xmc4_scu.c ****   {
1334:../Libraries/XMCLib/src/xmc4_scu.c ****     while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HINTSET_Msk)
1335:../Libraries/XMCLib/src/xmc4_scu.c ****     {
1336:../Libraries/XMCLib/src/xmc4_scu.c ****       /* Wait until HDCR register in hibernate domain is ready to accept a write */
1337:../Libraries/XMCLib/src/xmc4_scu.c ****     }
1338:../Libraries/XMCLib/src/xmc4_scu.c ****     SCU_HIBERNATE->HINTSET = SCU_HIBERNATE_HINTSET_HIBNINT_Msk;
1339:../Libraries/XMCLib/src/xmc4_scu.c ****   }
1340:../Libraries/XMCLib/src/xmc4_scu.c **** #endif
1341:../Libraries/XMCLib/src/xmc4_scu.c **** }
 5375              	 .loc 3 1341 0
 5376 0014 0837     	 adds r7,r7,#8
 5377              	.LCFI494:
 5378              	 .cfi_def_cfa_offset 8
 5379 0016 BD46     	 mov sp,r7
 5380              	.LCFI495:
 5381              	 .cfi_def_cfa_register 13
 5382              	 
 5383 0018 80BD     	 pop {r7,pc}
 5384              	 .cfi_endproc
 5385              	.LFE251:
 5387 001a 00BF     	 .section .text.XMC_SCU_HIB_SetWakeupTriggerInput,"ax",%progbits
 5388              	 .align 2
 5389              	 .global XMC_SCU_HIB_SetWakeupTriggerInput
 5390              	 .thumb
 5391              	 .thumb_func
 5393              	XMC_SCU_HIB_SetWakeupTriggerInput:
 5394              	.LFB252:
1342:../Libraries/XMCLib/src/xmc4_scu.c **** 
1343:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_SetWakeupTriggerInput(XMC_SCU_HIB_IO_t pin)
1344:../Libraries/XMCLib/src/xmc4_scu.c **** {
 5395              	 .loc 3 1344 0
 5396              	 .cfi_startproc
 5397              	 
 5398              	 
 5399              	 
 5400 0000 80B4     	 push {r7}
 5401              	.LCFI496:
 5402              	 .cfi_def_cfa_offset 4
 5403              	 .cfi_offset 7,-4
 5404 0002 83B0     	 sub sp,sp,#12
 5405              	.LCFI497:
 5406              	 .cfi_def_cfa_offset 16
 5407 0004 00AF     	 add r7,sp,#0
 5408              	.LCFI498:
 5409              	 .cfi_def_cfa_register 7
 5410 0006 0346     	 mov r3,r0
 5411 0008 FB71     	 strb r3,[r7,#7]
1345:../Libraries/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 5412              	 .loc 3 1345 0
 5413 000a 00BF     	 nop
 5414              	.L363:
 5415              	 .loc 3 1345 0 is_stmt 0 discriminator 1
 5416 000c 0D4B     	 ldr r3,.L366
 5417 000e D3F8C430 	 ldr r3,[r3,#196]
 5418 0012 03F00803 	 and r3,r3,#8
 5419 0016 002B     	 cmp r3,#0
 5420 0018 F8D1     	 bne .L363
1346:../Libraries/XMCLib/src/xmc4_scu.c ****   {
1347:../Libraries/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCR register in hibernate domain is ready to accept a write */    
1348:../Libraries/XMCLib/src/xmc4_scu.c ****   }
1349:../Libraries/XMCLib/src/xmc4_scu.c **** 
1350:../Libraries/XMCLib/src/xmc4_scu.c ****   if (pin == XMC_SCU_HIB_IO_0)
 5421              	 .loc 3 1350 0 is_stmt 1
 5422 001a FB79     	 ldrb r3,[r7,#7]
 5423 001c 002B     	 cmp r3,#0
 5424 001e 06D1     	 bne .L364
1351:../Libraries/XMCLib/src/xmc4_scu.c ****   {
1352:../Libraries/XMCLib/src/xmc4_scu.c ****     SCU_HIBERNATE->HDCR |= SCU_HIBERNATE_HDCR_WKUPSEL_Msk;
 5425              	 .loc 3 1352 0
 5426 0020 094A     	 ldr r2,.L366+4
 5427 0022 094B     	 ldr r3,.L366+4
 5428 0024 DB68     	 ldr r3,[r3,#12]
 5429 0026 43F48073 	 orr r3,r3,#256
 5430 002a D360     	 str r3,[r2,#12]
 5431 002c 05E0     	 b .L362
 5432              	.L364:
1353:../Libraries/XMCLib/src/xmc4_scu.c ****   }
1354:../Libraries/XMCLib/src/xmc4_scu.c ****   else
1355:../Libraries/XMCLib/src/xmc4_scu.c ****   {
1356:../Libraries/XMCLib/src/xmc4_scu.c ****     SCU_HIBERNATE->HDCR &= ~SCU_HIBERNATE_HDCR_WKUPSEL_Msk; 
 5433              	 .loc 3 1356 0
 5434 002e 064A     	 ldr r2,.L366+4
 5435 0030 054B     	 ldr r3,.L366+4
 5436 0032 DB68     	 ldr r3,[r3,#12]
 5437 0034 23F48073 	 bic r3,r3,#256
 5438 0038 D360     	 str r3,[r2,#12]
 5439              	.L362:
1357:../Libraries/XMCLib/src/xmc4_scu.c ****   }
1358:../Libraries/XMCLib/src/xmc4_scu.c **** }
 5440              	 .loc 3 1358 0
 5441 003a 0C37     	 adds r7,r7,#12
 5442              	.LCFI499:
 5443              	 .cfi_def_cfa_offset 4
 5444 003c BD46     	 mov sp,r7
 5445              	.LCFI500:
 5446              	 .cfi_def_cfa_register 13
 5447              	 
 5448 003e 5DF8047B 	 ldr r7,[sp],#4
 5449              	.LCFI501:
 5450              	 .cfi_restore 7
 5451              	 .cfi_def_cfa_offset 0
 5452 0042 7047     	 bx lr
 5453              	.L367:
 5454              	 .align 2
 5455              	.L366:
 5456 0044 00400050 	 .word 1342193664
 5457 0048 00430050 	 .word 1342194432
 5458              	 .cfi_endproc
 5459              	.LFE252:
 5461              	 .section .text.XMC_SCU_HIB_SetPinMode,"ax",%progbits
 5462              	 .align 2
 5463              	 .global XMC_SCU_HIB_SetPinMode
 5464              	 .thumb
 5465              	 .thumb_func
 5467              	XMC_SCU_HIB_SetPinMode:
 5468              	.LFB253:
1359:../Libraries/XMCLib/src/xmc4_scu.c **** 
1360:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_SetPinMode(XMC_SCU_HIB_IO_t pin, XMC_SCU_HIB_PIN_MODE_t mode)
1361:../Libraries/XMCLib/src/xmc4_scu.c **** {
 5469              	 .loc 3 1361 0
 5470              	 .cfi_startproc
 5471              	 
 5472              	 
 5473              	 
 5474 0000 80B4     	 push {r7}
 5475              	.LCFI502:
 5476              	 .cfi_def_cfa_offset 4
 5477              	 .cfi_offset 7,-4
 5478 0002 83B0     	 sub sp,sp,#12
 5479              	.LCFI503:
 5480              	 .cfi_def_cfa_offset 16
 5481 0004 00AF     	 add r7,sp,#0
 5482              	.LCFI504:
 5483              	 .cfi_def_cfa_register 7
 5484 0006 0346     	 mov r3,r0
 5485 0008 3960     	 str r1,[r7]
 5486 000a FB71     	 strb r3,[r7,#7]
1362:../Libraries/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 5487              	 .loc 3 1362 0
 5488 000c 00BF     	 nop
 5489              	.L369:
 5490              	 .loc 3 1362 0 is_stmt 0 discriminator 1
 5491 000e 0F4B     	 ldr r3,.L370
 5492 0010 D3F8C430 	 ldr r3,[r3,#196]
 5493 0014 03F00803 	 and r3,r3,#8
 5494 0018 002B     	 cmp r3,#0
 5495 001a F8D1     	 bne .L369
1363:../Libraries/XMCLib/src/xmc4_scu.c ****   {
1364:../Libraries/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCR register in hibernate domain is ready to accept a write */    
1365:../Libraries/XMCLib/src/xmc4_scu.c ****   }
1366:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ~(SCU_HIBERNATE_HDCR_HIBIO0SEL_Msk << (SCU_HIBERNATE
 5496              	 .loc 3 1366 0 is_stmt 1
 5497 001c 0C49     	 ldr r1,.L370+4
 5498 001e 0C4B     	 ldr r3,.L370+4
 5499 0020 DA68     	 ldr r2,[r3,#12]
 5500 0022 FB79     	 ldrb r3,[r7,#7]
 5501 0024 9B00     	 lsls r3,r3,#2
 5502 0026 1846     	 mov r0,r3
 5503 0028 4FF47023 	 mov r3,#983040
 5504 002c 8340     	 lsls r3,r3,r0
 5505 002e DB43     	 mvns r3,r3
 5506 0030 1A40     	 ands r2,r2,r3
1367:../Libraries/XMCLib/src/xmc4_scu.c ****                         (mode << (SCU_HIBERNATE_HDCR_HIBIOSEL_Size * pin));
 5507              	 .loc 3 1367 0
 5508 0032 FB79     	 ldrb r3,[r7,#7]
 5509 0034 9B00     	 lsls r3,r3,#2
1366:../Libraries/XMCLib/src/xmc4_scu.c ****                         (mode << (SCU_HIBERNATE_HDCR_HIBIOSEL_Size * pin));
 5510              	 .loc 3 1366 0
 5511 0036 1846     	 mov r0,r3
 5512              	 .loc 3 1367 0
 5513 0038 3B68     	 ldr r3,[r7]
 5514 003a 8340     	 lsls r3,r3,r0
1366:../Libraries/XMCLib/src/xmc4_scu.c ****                         (mode << (SCU_HIBERNATE_HDCR_HIBIOSEL_Size * pin));
 5515              	 .loc 3 1366 0
 5516 003c 1343     	 orrs r3,r3,r2
 5517 003e CB60     	 str r3,[r1,#12]
1368:../Libraries/XMCLib/src/xmc4_scu.c **** }
 5518              	 .loc 3 1368 0
 5519 0040 0C37     	 adds r7,r7,#12
 5520              	.LCFI505:
 5521              	 .cfi_def_cfa_offset 4
 5522 0042 BD46     	 mov sp,r7
 5523              	.LCFI506:
 5524              	 .cfi_def_cfa_register 13
 5525              	 
 5526 0044 5DF8047B 	 ldr r7,[sp],#4
 5527              	.LCFI507:
 5528              	 .cfi_restore 7
 5529              	 .cfi_def_cfa_offset 0
 5530 0048 7047     	 bx lr
 5531              	.L371:
 5532 004a 00BF     	 .align 2
 5533              	.L370:
 5534 004c 00400050 	 .word 1342193664
 5535 0050 00430050 	 .word 1342194432
 5536              	 .cfi_endproc
 5537              	.LFE253:
 5539              	 .section .text.XMC_SCU_HIB_SetPinOutputLevel,"ax",%progbits
 5540              	 .align 2
 5541              	 .global XMC_SCU_HIB_SetPinOutputLevel
 5542              	 .thumb
 5543              	 .thumb_func
 5545              	XMC_SCU_HIB_SetPinOutputLevel:
 5546              	.LFB254:
1369:../Libraries/XMCLib/src/xmc4_scu.c **** 
1370:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_SetPinOutputLevel(XMC_SCU_HIB_IO_t pin, XMC_SCU_HIB_IO_OUTPUT_LEVEL_t level)
1371:../Libraries/XMCLib/src/xmc4_scu.c **** {
 5547              	 .loc 3 1371 0
 5548              	 .cfi_startproc
 5549              	 
 5550              	 
 5551              	 
 5552 0000 80B4     	 push {r7}
 5553              	.LCFI508:
 5554              	 .cfi_def_cfa_offset 4
 5555              	 .cfi_offset 7,-4
 5556 0002 83B0     	 sub sp,sp,#12
 5557              	.LCFI509:
 5558              	 .cfi_def_cfa_offset 16
 5559 0004 00AF     	 add r7,sp,#0
 5560              	.LCFI510:
 5561              	 .cfi_def_cfa_register 7
 5562 0006 0346     	 mov r3,r0
 5563 0008 0A46     	 mov r2,r1
 5564 000a FB71     	 strb r3,[r7,#7]
 5565 000c 1346     	 mov r3,r2
 5566 000e BB80     	 strh r3,[r7,#4]
1372:../Libraries/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 5567              	 .loc 3 1372 0
 5568 0010 00BF     	 nop
 5569              	.L373:
 5570              	 .loc 3 1372 0 is_stmt 0 discriminator 1
 5571 0012 0E4B     	 ldr r3,.L374
 5572 0014 D3F8C430 	 ldr r3,[r3,#196]
 5573 0018 03F00803 	 and r3,r3,#8
 5574 001c 002B     	 cmp r3,#0
 5575 001e F8D1     	 bne .L373
1373:../Libraries/XMCLib/src/xmc4_scu.c ****   {
1374:../Libraries/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCR register in hibernate domain is ready to accept a write */    
1375:../Libraries/XMCLib/src/xmc4_scu.c ****   }
1376:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ~(SCU_HIBERNATE_HDCR_HIBIO0POL_Msk << pin)) |
 5576              	 .loc 3 1376 0 is_stmt 1
 5577 0020 0B48     	 ldr r0,.L374+4
 5578 0022 0B4B     	 ldr r3,.L374+4
 5579 0024 DA68     	 ldr r2,[r3,#12]
 5580 0026 FB79     	 ldrb r3,[r7,#7]
 5581 0028 4FF48051 	 mov r1,#4096
 5582 002c 01FA03F3 	 lsl r3,r1,r3
 5583 0030 DB43     	 mvns r3,r3
 5584 0032 1340     	 ands r3,r3,r2
1377:../Libraries/XMCLib/src/xmc4_scu.c ****                         (level << pin);
 5585              	 .loc 3 1377 0
 5586 0034 B988     	 ldrh r1,[r7,#4]
 5587 0036 FA79     	 ldrb r2,[r7,#7]
 5588 0038 01FA02F2 	 lsl r2,r1,r2
1376:../Libraries/XMCLib/src/xmc4_scu.c ****                         (level << pin);
 5589              	 .loc 3 1376 0
 5590 003c 1343     	 orrs r3,r3,r2
 5591 003e C360     	 str r3,[r0,#12]
1378:../Libraries/XMCLib/src/xmc4_scu.c **** }
 5592              	 .loc 3 1378 0
 5593 0040 0C37     	 adds r7,r7,#12
 5594              	.LCFI511:
 5595              	 .cfi_def_cfa_offset 4
 5596 0042 BD46     	 mov sp,r7
 5597              	.LCFI512:
 5598              	 .cfi_def_cfa_register 13
 5599              	 
 5600 0044 5DF8047B 	 ldr r7,[sp],#4
 5601              	.LCFI513:
 5602              	 .cfi_restore 7
 5603              	 .cfi_def_cfa_offset 0
 5604 0048 7047     	 bx lr
 5605              	.L375:
 5606 004a 00BF     	 .align 2
 5607              	.L374:
 5608 004c 00400050 	 .word 1342193664
 5609 0050 00430050 	 .word 1342194432
 5610              	 .cfi_endproc
 5611              	.LFE254:
 5613              	 .section .text.XMC_SCU_HIB_SetInput0,"ax",%progbits
 5614              	 .align 2
 5615              	 .global XMC_SCU_HIB_SetInput0
 5616              	 .thumb
 5617              	 .thumb_func
 5619              	XMC_SCU_HIB_SetInput0:
 5620              	.LFB255:
1379:../Libraries/XMCLib/src/xmc4_scu.c **** 
1380:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_SetInput0(XMC_SCU_HIB_IO_t pin)
1381:../Libraries/XMCLib/src/xmc4_scu.c **** {
 5621              	 .loc 3 1381 0
 5622              	 .cfi_startproc
 5623              	 
 5624              	 
 5625              	 
 5626 0000 80B4     	 push {r7}
 5627              	.LCFI514:
 5628              	 .cfi_def_cfa_offset 4
 5629              	 .cfi_offset 7,-4
 5630 0002 83B0     	 sub sp,sp,#12
 5631              	.LCFI515:
 5632              	 .cfi_def_cfa_offset 16
 5633 0004 00AF     	 add r7,sp,#0
 5634              	.LCFI516:
 5635              	 .cfi_def_cfa_register 7
 5636 0006 0346     	 mov r3,r0
 5637 0008 FB71     	 strb r3,[r7,#7]
1382:../Libraries/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 5638              	 .loc 3 1382 0
 5639 000a 00BF     	 nop
 5640              	.L377:
 5641              	 .loc 3 1382 0 is_stmt 0 discriminator 1
 5642 000c 0D4B     	 ldr r3,.L380
 5643 000e D3F8C430 	 ldr r3,[r3,#196]
 5644 0012 03F00803 	 and r3,r3,#8
 5645 0016 002B     	 cmp r3,#0
 5646 0018 F8D1     	 bne .L377
1383:../Libraries/XMCLib/src/xmc4_scu.c ****   {
1384:../Libraries/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCR register in hibernate domain is ready to accept a write */    
1385:../Libraries/XMCLib/src/xmc4_scu.c ****   }
1386:../Libraries/XMCLib/src/xmc4_scu.c **** 
1387:../Libraries/XMCLib/src/xmc4_scu.c ****   if (pin == XMC_SCU_HIB_IO_0)
 5647              	 .loc 3 1387 0 is_stmt 1
 5648 001a FB79     	 ldrb r3,[r7,#7]
 5649 001c 002B     	 cmp r3,#0
 5650 001e 06D1     	 bne .L378
1388:../Libraries/XMCLib/src/xmc4_scu.c ****   {
1389:../Libraries/XMCLib/src/xmc4_scu.c ****     SCU_HIBERNATE->HDCR |= SCU_HIBERNATE_HDCR_GPI0SEL_Msk;
 5651              	 .loc 3 1389 0
 5652 0020 094A     	 ldr r2,.L380+4
 5653 0022 094B     	 ldr r3,.L380+4
 5654 0024 DB68     	 ldr r3,[r3,#12]
 5655 0026 43F48063 	 orr r3,r3,#1024
 5656 002a D360     	 str r3,[r2,#12]
 5657 002c 05E0     	 b .L376
 5658              	.L378:
1390:../Libraries/XMCLib/src/xmc4_scu.c ****   }
1391:../Libraries/XMCLib/src/xmc4_scu.c ****   else
1392:../Libraries/XMCLib/src/xmc4_scu.c ****   {
1393:../Libraries/XMCLib/src/xmc4_scu.c ****     SCU_HIBERNATE->HDCR &= ~SCU_HIBERNATE_HDCR_GPI0SEL_Msk; 
 5659              	 .loc 3 1393 0
 5660 002e 064A     	 ldr r2,.L380+4
 5661 0030 054B     	 ldr r3,.L380+4
 5662 0032 DB68     	 ldr r3,[r3,#12]
 5663 0034 23F48063 	 bic r3,r3,#1024
 5664 0038 D360     	 str r3,[r2,#12]
 5665              	.L376:
1394:../Libraries/XMCLib/src/xmc4_scu.c ****   }
1395:../Libraries/XMCLib/src/xmc4_scu.c **** }
 5666              	 .loc 3 1395 0
 5667 003a 0C37     	 adds r7,r7,#12
 5668              	.LCFI517:
 5669              	 .cfi_def_cfa_offset 4
 5670 003c BD46     	 mov sp,r7
 5671              	.LCFI518:
 5672              	 .cfi_def_cfa_register 13
 5673              	 
 5674 003e 5DF8047B 	 ldr r7,[sp],#4
 5675              	.LCFI519:
 5676              	 .cfi_restore 7
 5677              	 .cfi_def_cfa_offset 0
 5678 0042 7047     	 bx lr
 5679              	.L381:
 5680              	 .align 2
 5681              	.L380:
 5682 0044 00400050 	 .word 1342193664
 5683 0048 00430050 	 .word 1342194432
 5684              	 .cfi_endproc
 5685              	.LFE255:
 5687              	 .section .text.XMC_SCU_HIB_SetSR0Input,"ax",%progbits
 5688              	 .align 2
 5689              	 .global XMC_SCU_HIB_SetSR0Input
 5690              	 .thumb
 5691              	 .thumb_func
 5693              	XMC_SCU_HIB_SetSR0Input:
 5694              	.LFB256:
1396:../Libraries/XMCLib/src/xmc4_scu.c **** 
1397:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_SetSR0Input(XMC_SCU_HIB_SR0_INPUT_t input)
1398:../Libraries/XMCLib/src/xmc4_scu.c **** {
 5695              	 .loc 3 1398 0
 5696              	 .cfi_startproc
 5697              	 
 5698              	 
 5699              	 
 5700 0000 80B4     	 push {r7}
 5701              	.LCFI520:
 5702              	 .cfi_def_cfa_offset 4
 5703              	 .cfi_offset 7,-4
 5704 0002 83B0     	 sub sp,sp,#12
 5705              	.LCFI521:
 5706              	 .cfi_def_cfa_offset 16
 5707 0004 00AF     	 add r7,sp,#0
 5708              	.LCFI522:
 5709              	 .cfi_def_cfa_register 7
 5710 0006 0346     	 mov r3,r0
 5711 0008 FB80     	 strh r3,[r7,#6]
1399:../Libraries/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 5712              	 .loc 3 1399 0
 5713 000a 00BF     	 nop
 5714              	.L383:
 5715              	 .loc 3 1399 0 is_stmt 0 discriminator 1
 5716 000c 094B     	 ldr r3,.L384
 5717 000e D3F8C430 	 ldr r3,[r3,#196]
 5718 0012 03F00803 	 and r3,r3,#8
 5719 0016 002B     	 cmp r3,#0
 5720 0018 F8D1     	 bne .L383
1400:../Libraries/XMCLib/src/xmc4_scu.c ****   {
1401:../Libraries/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCR register in hibernate domain is ready to accept a write */
1402:../Libraries/XMCLib/src/xmc4_scu.c ****   }
1403:../Libraries/XMCLib/src/xmc4_scu.c **** #if ((UC_SERIES == XMC44) || (UC_SERIES == XMC42) || (UC_SERIES == XMC41))
1404:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & (uint32_t)~(SCU_HIBERNATE_HDCR_GPI0SEL_Msk | SCU_HIB
1405:../Libraries/XMCLib/src/xmc4_scu.c **** #else
1406:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & (uint32_t)~(SCU_HIBERNATE_HDCR_GPI0SEL_Msk)) | 
 5721              	 .loc 3 1406 0 is_stmt 1
 5722 001a 0749     	 ldr r1,.L384+4
 5723 001c 064B     	 ldr r3,.L384+4
 5724 001e DB68     	 ldr r3,[r3,#12]
 5725 0020 23F48062 	 bic r2,r3,#1024
 5726 0024 FB88     	 ldrh r3,[r7,#6]
 5727 0026 1343     	 orrs r3,r3,r2
 5728 0028 CB60     	 str r3,[r1,#12]
1407:../Libraries/XMCLib/src/xmc4_scu.c **** #endif  
1408:../Libraries/XMCLib/src/xmc4_scu.c ****                         input;
1409:../Libraries/XMCLib/src/xmc4_scu.c **** }
 5729              	 .loc 3 1409 0
 5730 002a 0C37     	 adds r7,r7,#12
 5731              	.LCFI523:
 5732              	 .cfi_def_cfa_offset 4
 5733 002c BD46     	 mov sp,r7
 5734              	.LCFI524:
 5735              	 .cfi_def_cfa_register 13
 5736              	 
 5737 002e 5DF8047B 	 ldr r7,[sp],#4
 5738              	.LCFI525:
 5739              	 .cfi_restore 7
 5740              	 .cfi_def_cfa_offset 0
 5741 0032 7047     	 bx lr
 5742              	.L385:
 5743              	 .align 2
 5744              	.L384:
 5745 0034 00400050 	 .word 1342193664
 5746 0038 00430050 	 .word 1342194432
 5747              	 .cfi_endproc
 5748              	.LFE256:
 5750              	 .section .text.XMC_SCU_CLOCK_IsLowPowerOscillatorStable,"ax",%progbits
 5751              	 .align 2
 5752              	 .global XMC_SCU_CLOCK_IsLowPowerOscillatorStable
 5753              	 .thumb
 5754              	 .thumb_func
 5756              	XMC_SCU_CLOCK_IsLowPowerOscillatorStable:
 5757              	.LFB257:
1410:../Libraries/XMCLib/src/xmc4_scu.c **** 
1411:../Libraries/XMCLib/src/xmc4_scu.c **** #if ((UC_SERIES == XMC44) || (UC_SERIES == XMC42) || (UC_SERIES == XMC41))
1412:../Libraries/XMCLib/src/xmc4_scu.c **** 
1413:../Libraries/XMCLib/src/xmc4_scu.c **** #if ((UC_SERIES == XMC44) && (UC_PACKAGE == LQFP100))
1414:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_SetSR1Input(XMC_SCU_HIB_SR1_INPUT_t input)
1415:../Libraries/XMCLib/src/xmc4_scu.c **** {
1416:../Libraries/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
1417:../Libraries/XMCLib/src/xmc4_scu.c ****   {
1418:../Libraries/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCR register in hibernate domain is ready to accept a write */
1419:../Libraries/XMCLib/src/xmc4_scu.c ****   }
1420:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & (uint32_t)~(SCU_HIBERNATE_HDCR_GPI0SEL_Msk | SCU_HIB
1421:../Libraries/XMCLib/src/xmc4_scu.c ****                         input;
1422:../Libraries/XMCLib/src/xmc4_scu.c **** }
1423:../Libraries/XMCLib/src/xmc4_scu.c **** #endif
1424:../Libraries/XMCLib/src/xmc4_scu.c **** 
1425:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_LPAC_SetInput(XMC_SCU_HIB_LPAC_INPUT_t input)
1426:../Libraries/XMCLib/src/xmc4_scu.c **** {
1427:../Libraries/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_LPACCONF_Msk)
1428:../Libraries/XMCLib/src/xmc4_scu.c ****   {
1429:../Libraries/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCR register in hibernate domain is ready to accept a write */
1430:../Libraries/XMCLib/src/xmc4_scu.c ****   }
1431:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->LPACCONF = (SCU_HIBERNATE->LPACCONF &  (uint32_t)~SCU_HIBERNATE_LPACCONF_CMPEN_Msk
1432:../Libraries/XMCLib/src/xmc4_scu.c ****                             input;
1433:../Libraries/XMCLib/src/xmc4_scu.c **** }
1434:../Libraries/XMCLib/src/xmc4_scu.c **** 
1435:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_LPAC_SetTrigger(XMC_SCU_HIB_LPAC_TRIGGER_t trigger)
1436:../Libraries/XMCLib/src/xmc4_scu.c **** {
1437:../Libraries/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_LPACCONF_Msk)
1438:../Libraries/XMCLib/src/xmc4_scu.c ****   {
1439:../Libraries/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCR register in hibernate domain is ready to accept a write */
1440:../Libraries/XMCLib/src/xmc4_scu.c ****   }
1441:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->LPACCONF = (SCU_HIBERNATE->LPACCONF &  (uint32_t)~SCU_HIBERNATE_LPACCONF_TRIGSEL_M
1442:../Libraries/XMCLib/src/xmc4_scu.c ****                             trigger;
1443:../Libraries/XMCLib/src/xmc4_scu.c **** }
1444:../Libraries/XMCLib/src/xmc4_scu.c **** 
1445:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_LPAC_SetTiming(bool enable_delay, uint16_t interval_count, uint8_t settle_count)
1446:../Libraries/XMCLib/src/xmc4_scu.c **** {
1447:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t config = 0;
1448:../Libraries/XMCLib/src/xmc4_scu.c **** 
1449:../Libraries/XMCLib/src/xmc4_scu.c ****   if (enable_delay)
1450:../Libraries/XMCLib/src/xmc4_scu.c ****   {
1451:../Libraries/XMCLib/src/xmc4_scu.c ****     config = SCU_HIBERNATE_LPACCONF_CONVDEL_Msk;
1452:../Libraries/XMCLib/src/xmc4_scu.c ****   }
1453:../Libraries/XMCLib/src/xmc4_scu.c **** 
1454:../Libraries/XMCLib/src/xmc4_scu.c ****   config |= interval_count << SCU_HIBERNATE_LPACCONF_INTERVCNT_Pos;
1455:../Libraries/XMCLib/src/xmc4_scu.c ****   config |= settle_count << SCU_HIBERNATE_LPACCONF_SETTLECNT_Pos;
1456:../Libraries/XMCLib/src/xmc4_scu.c **** 
1457:../Libraries/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_LPACCONF_Msk)
1458:../Libraries/XMCLib/src/xmc4_scu.c ****   {
1459:../Libraries/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCR register in hibernate domain is ready to accept a write */
1460:../Libraries/XMCLib/src/xmc4_scu.c ****   }
1461:../Libraries/XMCLib/src/xmc4_scu.c **** 
1462:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->LPACCONF = (SCU_HIBERNATE->LPACCONF &  (uint32_t)~(SCU_HIBERNATE_LPACCONF_CONVDEL_
1463:../Libraries/XMCLib/src/xmc4_scu.c ****                                                                     SCU_HIBERNATE_LPACCONF_INTERVCN
1464:../Libraries/XMCLib/src/xmc4_scu.c ****                                                                     SCU_HIBERNATE_LPACCONF_SETTLECN
1465:../Libraries/XMCLib/src/xmc4_scu.c ****                             config;
1466:../Libraries/XMCLib/src/xmc4_scu.c **** 
1467:../Libraries/XMCLib/src/xmc4_scu.c **** }
1468:../Libraries/XMCLib/src/xmc4_scu.c **** 
1469:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_LPAC_SetVBATThresholds(uint8_t lower, uint8_t upper)
1470:../Libraries/XMCLib/src/xmc4_scu.c **** {
1471:../Libraries/XMCLib/src/xmc4_scu.c **** 
1472:../Libraries/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_LPACTH0_Msk)
1473:../Libraries/XMCLib/src/xmc4_scu.c ****   {
1474:../Libraries/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCR register in hibernate domain is ready to accept a write */
1475:../Libraries/XMCLib/src/xmc4_scu.c ****   }
1476:../Libraries/XMCLib/src/xmc4_scu.c **** 
1477:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->LPACTH0 = (lower << SCU_HIBERNATE_LPACTH0_VBATLO_Pos) | (upper << SCU_HIBERNATE_LP
1478:../Libraries/XMCLib/src/xmc4_scu.c **** 
1479:../Libraries/XMCLib/src/xmc4_scu.c **** 
1480:../Libraries/XMCLib/src/xmc4_scu.c **** 
1481:../Libraries/XMCLib/src/xmc4_scu.c **** }
1482:../Libraries/XMCLib/src/xmc4_scu.c **** 
1483:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_LPAC_SetHIBIO0Thresholds(uint8_t lower, uint8_t upper)
1484:../Libraries/XMCLib/src/xmc4_scu.c **** {
1485:../Libraries/XMCLib/src/xmc4_scu.c **** 
1486:../Libraries/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_LPACTH1_Msk)
1487:../Libraries/XMCLib/src/xmc4_scu.c ****   {
1488:../Libraries/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCR register in hibernate domain is ready to accept a write */
1489:../Libraries/XMCLib/src/xmc4_scu.c ****   }
1490:../Libraries/XMCLib/src/xmc4_scu.c **** 
1491:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->LPACTH1 = (SCU_HIBERNATE->LPACTH1 & (uint32_t)~(SCU_HIBERNATE_LPACTH1_AHIBIO0LO_Ms
1492:../Libraries/XMCLib/src/xmc4_scu.c ****                            (lower << SCU_HIBERNATE_LPACTH1_AHIBIO0LO_Pos) |
1493:../Libraries/XMCLib/src/xmc4_scu.c ****                            (upper << SCU_HIBERNATE_LPACTH1_AHIBIO0HI_Pos);
1494:../Libraries/XMCLib/src/xmc4_scu.c **** 
1495:../Libraries/XMCLib/src/xmc4_scu.c **** }
1496:../Libraries/XMCLib/src/xmc4_scu.c **** #if ((UC_SERIES == XMC44) && (UC_PACKAGE == LQFP100))
1497:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_LPAC_SetHIBIO1Thresholds(uint8_t lower, uint8_t upper)
1498:../Libraries/XMCLib/src/xmc4_scu.c **** {
1499:../Libraries/XMCLib/src/xmc4_scu.c **** 
1500:../Libraries/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_LPACTH1_Msk)
1501:../Libraries/XMCLib/src/xmc4_scu.c ****   {
1502:../Libraries/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCR register in hibernate domain is ready to accept a write */
1503:../Libraries/XMCLib/src/xmc4_scu.c ****   }
1504:../Libraries/XMCLib/src/xmc4_scu.c **** 
1505:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->LPACTH1 = (SCU_HIBERNATE->LPACTH1 & (uint32_t)~(SCU_HIBERNATE_LPACTH1_AHIBIO1LO_Ms
1506:../Libraries/XMCLib/src/xmc4_scu.c ****                            (lower << SCU_HIBERNATE_LPACTH1_AHIBIO1LO_Pos) |
1507:../Libraries/XMCLib/src/xmc4_scu.c ****                            (upper << SCU_HIBERNATE_LPACTH1_AHIBIO1HI_Pos);
1508:../Libraries/XMCLib/src/xmc4_scu.c **** 
1509:../Libraries/XMCLib/src/xmc4_scu.c **** }
1510:../Libraries/XMCLib/src/xmc4_scu.c **** #endif
1511:../Libraries/XMCLib/src/xmc4_scu.c **** int32_t XMC_SCU_HIB_LPAC_GetStatus(void)
1512:../Libraries/XMCLib/src/xmc4_scu.c **** {
1513:../Libraries/XMCLib/src/xmc4_scu.c ****   return SCU_HIBERNATE->LPACST;
1514:../Libraries/XMCLib/src/xmc4_scu.c **** }
1515:../Libraries/XMCLib/src/xmc4_scu.c **** 
1516:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_LPAC_ClearStatus(int32_t status)
1517:../Libraries/XMCLib/src/xmc4_scu.c **** {
1518:../Libraries/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_LPACCLR_Msk)
1519:../Libraries/XMCLib/src/xmc4_scu.c ****   {
1520:../Libraries/XMCLib/src/xmc4_scu.c ****     /* Wait until LPACCLR register in hibernate domain is ready to accept a write */
1521:../Libraries/XMCLib/src/xmc4_scu.c ****   }
1522:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->LPACCLR = status;;
1523:../Libraries/XMCLib/src/xmc4_scu.c **** }
1524:../Libraries/XMCLib/src/xmc4_scu.c **** 
1525:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_LPAC_TriggerCompare(XMC_SCU_HIB_LPAC_INPUT_t input)
1526:../Libraries/XMCLib/src/xmc4_scu.c **** {
1527:../Libraries/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_LPACSET_Msk)
1528:../Libraries/XMCLib/src/xmc4_scu.c ****   {
1529:../Libraries/XMCLib/src/xmc4_scu.c ****     /* Wait until LPACSET register in hibernate domain is ready to accept a write */
1530:../Libraries/XMCLib/src/xmc4_scu.c ****   }
1531:../Libraries/XMCLib/src/xmc4_scu.c **** 
1532:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->LPACSET = input;
1533:../Libraries/XMCLib/src/xmc4_scu.c **** }
1534:../Libraries/XMCLib/src/xmc4_scu.c **** 
1535:../Libraries/XMCLib/src/xmc4_scu.c **** #endif
1536:../Libraries/XMCLib/src/xmc4_scu.c **** 
1537:../Libraries/XMCLib/src/xmc4_scu.c **** bool XMC_SCU_CLOCK_IsLowPowerOscillatorStable(void)
1538:../Libraries/XMCLib/src/xmc4_scu.c **** {
 5758              	 .loc 3 1538 0
 5759              	 .cfi_startproc
 5760              	 
 5761              	 
 5762              	 
 5763 0000 80B4     	 push {r7}
 5764              	.LCFI526:
 5765              	 .cfi_def_cfa_offset 4
 5766              	 .cfi_offset 7,-4
 5767 0002 00AF     	 add r7,sp,#0
 5768              	.LCFI527:
 5769              	 .cfi_def_cfa_register 7
1539:../Libraries/XMCLib/src/xmc4_scu.c ****   return ((SCU_HIBERNATE->HDSTAT & SCU_HIBERNATE_HDSTAT_ULPWDG_Msk) == 0UL);
 5770              	 .loc 3 1539 0
 5771 0004 064B     	 ldr r3,.L388
 5772 0006 1B68     	 ldr r3,[r3]
 5773 0008 03F00803 	 and r3,r3,#8
 5774 000c 002B     	 cmp r3,#0
 5775 000e 0CBF     	 ite eq
 5776 0010 0123     	 moveq r3,#1
 5777 0012 0023     	 movne r3,#0
 5778 0014 DBB2     	 uxtb r3,r3
1540:../Libraries/XMCLib/src/xmc4_scu.c **** }
 5779              	 .loc 3 1540 0
 5780 0016 1846     	 mov r0,r3
 5781 0018 BD46     	 mov sp,r7
 5782              	.LCFI528:
 5783              	 .cfi_def_cfa_register 13
 5784              	 
 5785 001a 5DF8047B 	 ldr r7,[sp],#4
 5786              	.LCFI529:
 5787              	 .cfi_restore 7
 5788              	 .cfi_def_cfa_offset 0
 5789 001e 7047     	 bx lr
 5790              	.L389:
 5791              	 .align 2
 5792              	.L388:
 5793 0020 00430050 	 .word 1342194432
 5794              	 .cfi_endproc
 5795              	.LFE257:
 5797              	 .section .text.XMC_SCU_CLOCK_EnableLowPowerOscillator,"ax",%progbits
 5798              	 .align 2
 5799              	 .global XMC_SCU_CLOCK_EnableLowPowerOscillator
 5800              	 .thumb
 5801              	 .thumb_func
 5803              	XMC_SCU_CLOCK_EnableLowPowerOscillator:
 5804              	.LFB258:
1541:../Libraries/XMCLib/src/xmc4_scu.c **** 
1542:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to configure the 32khz Ultra Low Power oscillator */
1543:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_EnableLowPowerOscillator(void)
1544:../Libraries/XMCLib/src/xmc4_scu.c **** {
 5805              	 .loc 3 1544 0
 5806              	 .cfi_startproc
 5807              	 
 5808              	 
 5809              	 
 5810 0000 80B4     	 push {r7}
 5811              	.LCFI530:
 5812              	 .cfi_def_cfa_offset 4
 5813              	 .cfi_offset 7,-4
 5814 0002 00AF     	 add r7,sp,#0
 5815              	.LCFI531:
 5816              	 .cfi_def_cfa_register 7
1545:../Libraries/XMCLib/src/xmc4_scu.c ****   /* Enable OSC_ULP */
1546:../Libraries/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCULCTRL_Msk)
 5817              	 .loc 3 1546 0
 5818 0004 00BF     	 nop
 5819              	.L391:
 5820              	 .loc 3 1546 0 is_stmt 0 discriminator 1
 5821 0006 154B     	 ldr r3,.L394
 5822 0008 D3F8C430 	 ldr r3,[r3,#196]
 5823 000c 03F08003 	 and r3,r3,#128
 5824 0010 002B     	 cmp r3,#0
 5825 0012 F8D1     	 bne .L391
1547:../Libraries/XMCLib/src/xmc4_scu.c ****   {
1548:../Libraries/XMCLib/src/xmc4_scu.c ****     /* Wait until the update of OSCULCTRL register in hibernate domain is completed */
1549:../Libraries/XMCLib/src/xmc4_scu.c ****   }
1550:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->OSCULCTRL &= ~SCU_HIBERNATE_OSCULCTRL_MODE_Msk;
 5826              	 .loc 3 1550 0 is_stmt 1
 5827 0014 124A     	 ldr r2,.L394+4
 5828 0016 124B     	 ldr r3,.L394+4
 5829 0018 DB69     	 ldr r3,[r3,#28]
 5830 001a 23F03003 	 bic r3,r3,#48
 5831 001e D361     	 str r3,[r2,#28]
1551:../Libraries/XMCLib/src/xmc4_scu.c **** 
1552:../Libraries/XMCLib/src/xmc4_scu.c ****   /* Enable OSC_ULP Oscillator Watchdog*/
1553:../Libraries/XMCLib/src/xmc4_scu.c ****   while (SCU_GENERAL->MIRRSTS & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 5832              	 .loc 3 1553 0
 5833 0020 00BF     	 nop
 5834              	.L392:
 5835              	 .loc 3 1553 0 is_stmt 0 discriminator 1
 5836 0022 0E4B     	 ldr r3,.L394
 5837 0024 D3F8C430 	 ldr r3,[r3,#196]
 5838 0028 03F00803 	 and r3,r3,#8
 5839 002c 002B     	 cmp r3,#0
 5840 002e F8D1     	 bne .L392
1554:../Libraries/XMCLib/src/xmc4_scu.c ****   {
1555:../Libraries/XMCLib/src/xmc4_scu.c ****     /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
1556:../Libraries/XMCLib/src/xmc4_scu.c ****   }
1557:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDCR |= (uint32_t)SCU_HIBERNATE_HDCR_ULPWDGEN_Msk;
 5841              	 .loc 3 1557 0 is_stmt 1
 5842 0030 0B4A     	 ldr r2,.L394+4
 5843 0032 0B4B     	 ldr r3,.L394+4
 5844 0034 DB68     	 ldr r3,[r3,#12]
 5845 0036 43F00803 	 orr r3,r3,#8
 5846 003a D360     	 str r3,[r2,#12]
1558:../Libraries/XMCLib/src/xmc4_scu.c **** 
1559:../Libraries/XMCLib/src/xmc4_scu.c ****   /* Enable OSC_ULP Oscillator Watchdog*/
1560:../Libraries/XMCLib/src/xmc4_scu.c ****   while (SCU_GENERAL->MIRRSTS & SCU_GENERAL_MIRRSTS_HDSET_Msk)
 5847              	 .loc 3 1560 0
 5848 003c 00BF     	 nop
 5849              	.L393:
 5850              	 .loc 3 1560 0 is_stmt 0 discriminator 1
 5851 003e 074B     	 ldr r3,.L394
 5852 0040 D3F8C430 	 ldr r3,[r3,#196]
 5853 0044 03F00403 	 and r3,r3,#4
 5854 0048 002B     	 cmp r3,#0
 5855 004a F8D1     	 bne .L393
1561:../Libraries/XMCLib/src/xmc4_scu.c ****   {
1562:../Libraries/XMCLib/src/xmc4_scu.c ****     /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
1563:../Libraries/XMCLib/src/xmc4_scu.c ****   }
1564:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDSET = (uint32_t)SCU_HIBERNATE_HDSET_ULPWDG_Msk;
 5856              	 .loc 3 1564 0 is_stmt 1
 5857 004c 044B     	 ldr r3,.L394+4
 5858 004e 0822     	 movs r2,#8
 5859 0050 9A60     	 str r2,[r3,#8]
1565:../Libraries/XMCLib/src/xmc4_scu.c **** }
 5860              	 .loc 3 1565 0
 5861 0052 BD46     	 mov sp,r7
 5862              	.LCFI532:
 5863              	 .cfi_def_cfa_register 13
 5864              	 
 5865 0054 5DF8047B 	 ldr r7,[sp],#4
 5866              	.LCFI533:
 5867              	 .cfi_restore 7
 5868              	 .cfi_def_cfa_offset 0
 5869 0058 7047     	 bx lr
 5870              	.L395:
 5871 005a 00BF     	 .align 2
 5872              	.L394:
 5873 005c 00400050 	 .word 1342193664
 5874 0060 00430050 	 .word 1342194432
 5875              	 .cfi_endproc
 5876              	.LFE258:
 5878              	 .section .text.XMC_SCU_CLOCK_DisableLowPowerOscillator,"ax",%progbits
 5879              	 .align 2
 5880              	 .global XMC_SCU_CLOCK_DisableLowPowerOscillator
 5881              	 .thumb
 5882              	 .thumb_func
 5884              	XMC_SCU_CLOCK_DisableLowPowerOscillator:
 5885              	.LFB259:
1566:../Libraries/XMCLib/src/xmc4_scu.c **** 
1567:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to configure the 32khz Ultra Low Power oscillator */
1568:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_DisableLowPowerOscillator(void)
1569:../Libraries/XMCLib/src/xmc4_scu.c **** {
 5886              	 .loc 3 1569 0
 5887              	 .cfi_startproc
 5888              	 
 5889              	 
 5890              	 
 5891 0000 80B4     	 push {r7}
 5892              	.LCFI534:
 5893              	 .cfi_def_cfa_offset 4
 5894              	 .cfi_offset 7,-4
 5895 0002 00AF     	 add r7,sp,#0
 5896              	.LCFI535:
 5897              	 .cfi_def_cfa_register 7
1570:../Libraries/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCULCTRL_Msk)
 5898              	 .loc 3 1570 0
 5899 0004 00BF     	 nop
 5900              	.L397:
 5901              	 .loc 3 1570 0 is_stmt 0 discriminator 1
 5902 0006 084B     	 ldr r3,.L398
 5903 0008 D3F8C430 	 ldr r3,[r3,#196]
 5904 000c 03F08003 	 and r3,r3,#128
 5905 0010 002B     	 cmp r3,#0
 5906 0012 F8D1     	 bne .L397
1571:../Libraries/XMCLib/src/xmc4_scu.c ****   {
1572:../Libraries/XMCLib/src/xmc4_scu.c ****     /* Wait until OSCULCTRL register in hibernate domain is ready to accept a write */    
1573:../Libraries/XMCLib/src/xmc4_scu.c ****   }
1574:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->OSCULCTRL |= (uint32_t)SCU_HIBERNATE_OSCULCTRL_MODE_Msk;
 5907              	 .loc 3 1574 0 is_stmt 1
 5908 0014 054A     	 ldr r2,.L398+4
 5909 0016 054B     	 ldr r3,.L398+4
 5910 0018 DB69     	 ldr r3,[r3,#28]
 5911 001a 43F03003 	 orr r3,r3,#48
 5912 001e D361     	 str r3,[r2,#28]
1575:../Libraries/XMCLib/src/xmc4_scu.c **** }
 5913              	 .loc 3 1575 0
 5914 0020 BD46     	 mov sp,r7
 5915              	.LCFI536:
 5916              	 .cfi_def_cfa_register 13
 5917              	 
 5918 0022 5DF8047B 	 ldr r7,[sp],#4
 5919              	.LCFI537:
 5920              	 .cfi_restore 7
 5921              	 .cfi_def_cfa_offset 0
 5922 0026 7047     	 bx lr
 5923              	.L399:
 5924              	 .align 2
 5925              	.L398:
 5926 0028 00400050 	 .word 1342193664
 5927 002c 00430050 	 .word 1342194432
 5928              	 .cfi_endproc
 5929              	.LFE259:
 5931              	 .section .text.XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput,"ax",%progbits
 5932              	 .align 2
 5933              	 .global XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput
 5934              	 .thumb
 5935              	 .thumb_func
 5937              	XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput:
 5938              	.LFB260:
1576:../Libraries/XMCLib/src/xmc4_scu.c **** 
1577:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput(void)
1578:../Libraries/XMCLib/src/xmc4_scu.c **** {
 5939              	 .loc 3 1578 0
 5940              	 .cfi_startproc
 5941              	 
 5942              	 
 5943              	 
 5944 0000 80B4     	 push {r7}
 5945              	.LCFI538:
 5946              	 .cfi_def_cfa_offset 4
 5947              	 .cfi_offset 7,-4
 5948 0002 00AF     	 add r7,sp,#0
 5949              	.LCFI539:
 5950              	 .cfi_def_cfa_register 7
1579:../Libraries/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCULCTRL_Msk)
 5951              	 .loc 3 1579 0
 5952 0004 00BF     	 nop
 5953              	.L401:
 5954              	 .loc 3 1579 0 is_stmt 0 discriminator 1
 5955 0006 084B     	 ldr r3,.L402
 5956 0008 D3F8C430 	 ldr r3,[r3,#196]
 5957 000c 03F08003 	 and r3,r3,#128
 5958 0010 002B     	 cmp r3,#0
 5959 0012 F8D1     	 bne .L401
1580:../Libraries/XMCLib/src/xmc4_scu.c ****   {
1581:../Libraries/XMCLib/src/xmc4_scu.c ****     /* Wait until OSCULCTRL register in hibernate domain is ready to accept a write */    
1582:../Libraries/XMCLib/src/xmc4_scu.c ****   }
1583:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->OSCULCTRL |= SCU_HIBERNATE_OSCULCTRL_X1DEN_Msk | SCU_HIBERNATE_OSCULCTRL_MODE_Msk;
 5960              	 .loc 3 1583 0 is_stmt 1
 5961 0014 054A     	 ldr r2,.L402+4
 5962 0016 054B     	 ldr r3,.L402+4
 5963 0018 DB69     	 ldr r3,[r3,#28]
 5964 001a 43F03103 	 orr r3,r3,#49
 5965 001e D361     	 str r3,[r2,#28]
1584:../Libraries/XMCLib/src/xmc4_scu.c **** }
 5966              	 .loc 3 1584 0
 5967 0020 BD46     	 mov sp,r7
 5968              	.LCFI540:
 5969              	 .cfi_def_cfa_register 13
 5970              	 
 5971 0022 5DF8047B 	 ldr r7,[sp],#4
 5972              	.LCFI541:
 5973              	 .cfi_restore 7
 5974              	 .cfi_def_cfa_offset 0
 5975 0026 7047     	 bx lr
 5976              	.L403:
 5977              	 .align 2
 5978              	.L402:
 5979 0028 00400050 	 .word 1342193664
 5980 002c 00430050 	 .word 1342194432
 5981              	 .cfi_endproc
 5982              	.LFE260:
 5984              	 .section .text.XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput,"ax",%progbits
 5985              	 .align 2
 5986              	 .global XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput
 5987              	 .thumb
 5988              	 .thumb_func
 5990              	XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput:
 5991              	.LFB261:
1585:../Libraries/XMCLib/src/xmc4_scu.c **** 
1586:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput(void)
1587:../Libraries/XMCLib/src/xmc4_scu.c **** {
 5992              	 .loc 3 1587 0
 5993              	 .cfi_startproc
 5994              	 
 5995              	 
 5996              	 
 5997 0000 80B4     	 push {r7}
 5998              	.LCFI542:
 5999              	 .cfi_def_cfa_offset 4
 6000              	 .cfi_offset 7,-4
 6001 0002 00AF     	 add r7,sp,#0
 6002              	.LCFI543:
 6003              	 .cfi_def_cfa_register 7
1588:../Libraries/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCULCTRL_Msk)
 6004              	 .loc 3 1588 0
 6005 0004 00BF     	 nop
 6006              	.L405:
 6007              	 .loc 3 1588 0 is_stmt 0 discriminator 1
 6008 0006 094B     	 ldr r3,.L406
 6009 0008 D3F8C430 	 ldr r3,[r3,#196]
 6010 000c 03F08003 	 and r3,r3,#128
 6011 0010 002B     	 cmp r3,#0
 6012 0012 F8D1     	 bne .L405
1589:../Libraries/XMCLib/src/xmc4_scu.c ****   {
1590:../Libraries/XMCLib/src/xmc4_scu.c ****     /* Wait until OSCULCTRL register in hibernate domain is ready to accept a write */    
1591:../Libraries/XMCLib/src/xmc4_scu.c ****   }
1592:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->OSCULCTRL = (SCU_HIBERNATE->OSCULCTRL & ~(uint32_t)(SCU_HIBERNATE_OSCULCTRL_X1DEN_
 6013              	 .loc 3 1592 0 is_stmt 1
 6014 0014 064A     	 ldr r2,.L406+4
 6015 0016 064B     	 ldr r3,.L406+4
 6016 0018 DB69     	 ldr r3,[r3,#28]
 6017 001a 23F03103 	 bic r3,r3,#49
 6018 001e 43F02003 	 orr r3,r3,#32
 6019 0022 D361     	 str r3,[r2,#28]
1593:../Libraries/XMCLib/src/xmc4_scu.c ****                              (SCU_HIBERNATE_OSCULCTRL_MODE_OSC_POWER_DOWN << SCU_HIBERNATE_OSCULCTR
1594:../Libraries/XMCLib/src/xmc4_scu.c **** }
 6020              	 .loc 3 1594 0
 6021 0024 BD46     	 mov sp,r7
 6022              	.LCFI544:
 6023              	 .cfi_def_cfa_register 13
 6024              	 
 6025 0026 5DF8047B 	 ldr r7,[sp],#4
 6026              	.LCFI545:
 6027              	 .cfi_restore 7
 6028              	 .cfi_def_cfa_offset 0
 6029 002a 7047     	 bx lr
 6030              	.L407:
 6031              	 .align 2
 6032              	.L406:
 6033 002c 00400050 	 .word 1342193664
 6034 0030 00430050 	 .word 1342194432
 6035              	 .cfi_endproc
 6036              	.LFE261:
 6038              	 .section .text.XMC_SCU_CLOCK_GetLowPowerOscillatorGeneralPurposeInputStatus,"ax",%progbits
 6039              	 .align 2
 6040              	 .global XMC_SCU_CLOCK_GetLowPowerOscillatorGeneralPurposeInputStatus
 6041              	 .thumb
 6042              	 .thumb_func
 6044              	XMC_SCU_CLOCK_GetLowPowerOscillatorGeneralPurposeInputStatus:
 6045              	.LFB262:
1595:../Libraries/XMCLib/src/xmc4_scu.c **** 
1596:../Libraries/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_CLOCK_GetLowPowerOscillatorGeneralPurposeInputStatus(void)
1597:../Libraries/XMCLib/src/xmc4_scu.c **** {
 6046              	 .loc 3 1597 0
 6047              	 .cfi_startproc
 6048              	 
 6049              	 
 6050              	 
 6051 0000 80B4     	 push {r7}
 6052              	.LCFI546:
 6053              	 .cfi_def_cfa_offset 4
 6054              	 .cfi_offset 7,-4
 6055 0002 00AF     	 add r7,sp,#0
 6056              	.LCFI547:
 6057              	 .cfi_def_cfa_register 7
1598:../Libraries/XMCLib/src/xmc4_scu.c ****   return (SCU_HIBERNATE->OSCULSTAT & SCU_HIBERNATE_OSCULSTAT_X1D_Msk);
 6058              	 .loc 3 1598 0
 6059 0004 044B     	 ldr r3,.L410
 6060 0006 9B69     	 ldr r3,[r3,#24]
 6061 0008 03F00103 	 and r3,r3,#1
1599:../Libraries/XMCLib/src/xmc4_scu.c **** }
 6062              	 .loc 3 1599 0
 6063 000c 1846     	 mov r0,r3
 6064 000e BD46     	 mov sp,r7
 6065              	.LCFI548:
 6066              	 .cfi_def_cfa_register 13
 6067              	 
 6068 0010 5DF8047B 	 ldr r7,[sp],#4
 6069              	.LCFI549:
 6070              	 .cfi_restore 7
 6071              	 .cfi_def_cfa_offset 0
 6072 0014 7047     	 bx lr
 6073              	.L411:
 6074 0016 00BF     	 .align 2
 6075              	.L410:
 6076 0018 00430050 	 .word 1342194432
 6077              	 .cfi_endproc
 6078              	.LFE262:
 6080              	 .section .text.XMC_SCU_CLOCK_EnableHighPerformanceOscillator,"ax",%progbits
 6081              	 .align 2
 6082              	 .global XMC_SCU_CLOCK_EnableHighPerformanceOscillator
 6083              	 .thumb
 6084              	 .thumb_func
 6086              	XMC_SCU_CLOCK_EnableHighPerformanceOscillator:
 6087              	.LFB263:
1600:../Libraries/XMCLib/src/xmc4_scu.c **** 
1601:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to enable High Precision High Speed oscillator */
1602:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_EnableHighPerformanceOscillator(void)
1603:../Libraries/XMCLib/src/xmc4_scu.c **** {
 6088              	 .loc 3 1603 0
 6089              	 .cfi_startproc
 6090              	 
 6091              	 
 6092 0000 B0B5     	 push {r4,r5,r7,lr}
 6093              	.LCFI550:
 6094              	 .cfi_def_cfa_offset 16
 6095              	 .cfi_offset 4,-16
 6096              	 .cfi_offset 5,-12
 6097              	 .cfi_offset 7,-8
 6098              	 .cfi_offset 14,-4
 6099 0002 00AF     	 add r7,sp,#0
 6100              	.LCFI551:
 6101              	 .cfi_def_cfa_register 7
1604:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_PLLPWD_Msk;
 6102              	 .loc 3 1604 0
 6103 0004 0F4A     	 ldr r2,.L413
 6104 0006 0F4B     	 ldr r3,.L413
 6105 0008 5B68     	 ldr r3,[r3,#4]
 6106 000a 23F48033 	 bic r3,r3,#65536
 6107 000e 5360     	 str r3,[r2,#4]
1605:../Libraries/XMCLib/src/xmc4_scu.c **** 
1606:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_OSC->OSCHPCTRL = (uint32_t)((SCU_OSC->OSCHPCTRL & ~(SCU_OSC_OSCHPCTRL_MODE_Msk | SCU_OSC_OSCH
 6108              	 .loc 3 1606 0
 6109 0010 0D4D     	 ldr r5,.L413+4
 6110 0012 0D4B     	 ldr r3,.L413+4
 6111 0014 5B68     	 ldr r3,[r3,#4]
 6112 0016 23F47024 	 bic r4,r3,#983040
 6113 001a 24F03004 	 bic r4,r4,#48
1607:../Libraries/XMCLib/src/xmc4_scu.c ****                                   (((OSCHP_GetFrequency() / FOSCREF) - 1UL) << SCU_OSC_OSCHPCTRL_OS
 6114              	 .loc 3 1607 0
 6115 001e FFF7FEFF 	 bl OSCHP_GetFrequency
 6116 0022 0246     	 mov r2,r0
 6117 0024 094B     	 ldr r3,.L413+8
 6118 0026 A3FB0223 	 umull r2,r3,r3,r2
 6119 002a 1B0D     	 lsrs r3,r3,#20
 6120 002c 013B     	 subs r3,r3,#1
 6121 002e 1B04     	 lsls r3,r3,#16
1606:../Libraries/XMCLib/src/xmc4_scu.c ****                                   (((OSCHP_GetFrequency() / FOSCREF) - 1UL) << SCU_OSC_OSCHPCTRL_OS
 6122              	 .loc 3 1606 0
 6123 0030 2343     	 orrs r3,r3,r4
 6124 0032 6B60     	 str r3,[r5,#4]
1608:../Libraries/XMCLib/src/xmc4_scu.c **** 
1609:../Libraries/XMCLib/src/xmc4_scu.c ****   /* restart OSC Watchdog */
1610:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_OSCRES_Msk;
 6125              	 .loc 3 1610 0
 6126 0034 034A     	 ldr r2,.L413
 6127 0036 034B     	 ldr r3,.L413
 6128 0038 5B68     	 ldr r3,[r3,#4]
 6129 003a 23F40033 	 bic r3,r3,#131072
 6130 003e 5360     	 str r3,[r2,#4]
1611:../Libraries/XMCLib/src/xmc4_scu.c **** }
 6131              	 .loc 3 1611 0
 6132 0040 B0BD     	 pop {r4,r5,r7,pc}
 6133              	.L414:
 6134 0042 00BF     	 .align 2
 6135              	.L413:
 6136 0044 10470050 	 .word 1342195472
 6137 0048 00470050 	 .word 1342195456
 6138 004c 6BCA5F6B 	 .word 1801439851
 6139              	 .cfi_endproc
 6140              	.LFE263:
 6142              	 .section .text.XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable,"ax",%progbits
 6143              	 .align 2
 6144              	 .global XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable
 6145              	 .thumb
 6146              	 .thumb_func
 6148              	XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable:
 6149              	.LFB264:
1612:../Libraries/XMCLib/src/xmc4_scu.c **** 
1613:../Libraries/XMCLib/src/xmc4_scu.c **** bool XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable(void)
1614:../Libraries/XMCLib/src/xmc4_scu.c **** {
 6150              	 .loc 3 1614 0
 6151              	 .cfi_startproc
 6152              	 
 6153              	 
 6154              	 
 6155 0000 80B4     	 push {r7}
 6156              	.LCFI552:
 6157              	 .cfi_def_cfa_offset 4
 6158              	 .cfi_offset 7,-4
 6159 0002 00AF     	 add r7,sp,#0
 6160              	.LCFI553:
 6161              	 .cfi_def_cfa_register 7
1615:../Libraries/XMCLib/src/xmc4_scu.c ****   return ((SCU_PLL->PLLSTAT & XMC_SCU_PLL_PLLSTAT_OSC_USABLE) == XMC_SCU_PLL_PLLSTAT_OSC_USABLE);
 6162              	 .loc 3 1615 0
 6163 0004 074B     	 ldr r3,.L417
 6164 0006 1B68     	 ldr r3,[r3]
 6165 0008 03F46073 	 and r3,r3,#896
 6166 000c B3F5607F 	 cmp r3,#896
 6167 0010 0CBF     	 ite eq
 6168 0012 0123     	 moveq r3,#1
 6169 0014 0023     	 movne r3,#0
 6170 0016 DBB2     	 uxtb r3,r3
1616:../Libraries/XMCLib/src/xmc4_scu.c **** }
 6171              	 .loc 3 1616 0
 6172 0018 1846     	 mov r0,r3
 6173 001a BD46     	 mov sp,r7
 6174              	.LCFI554:
 6175              	 .cfi_def_cfa_register 13
 6176              	 
 6177 001c 5DF8047B 	 ldr r7,[sp],#4
 6178              	.LCFI555:
 6179              	 .cfi_restore 7
 6180              	 .cfi_def_cfa_offset 0
 6181 0020 7047     	 bx lr
 6182              	.L418:
 6183 0022 00BF     	 .align 2
 6184              	.L417:
 6185 0024 10470050 	 .word 1342195472
 6186              	 .cfi_endproc
 6187              	.LFE264:
 6189              	 .section .text.XMC_SCU_CLOCK_DisableHighPerformanceOscillator,"ax",%progbits
 6190              	 .align 2
 6191              	 .global XMC_SCU_CLOCK_DisableHighPerformanceOscillator
 6192              	 .thumb
 6193              	 .thumb_func
 6195              	XMC_SCU_CLOCK_DisableHighPerformanceOscillator:
 6196              	.LFB265:
1617:../Libraries/XMCLib/src/xmc4_scu.c **** 
1618:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to disable High Precision High Speed oscillator */
1619:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_DisableHighPerformanceOscillator(void)
1620:../Libraries/XMCLib/src/xmc4_scu.c **** {
 6197              	 .loc 3 1620 0
 6198              	 .cfi_startproc
 6199              	 
 6200              	 
 6201              	 
 6202 0000 80B4     	 push {r7}
 6203              	.LCFI556:
 6204              	 .cfi_def_cfa_offset 4
 6205              	 .cfi_offset 7,-4
 6206 0002 00AF     	 add r7,sp,#0
 6207              	.LCFI557:
 6208              	 .cfi_def_cfa_register 7
1621:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_OSC->OSCHPCTRL |= (uint32_t)SCU_OSC_OSCHPCTRL_MODE_Msk;
 6209              	 .loc 3 1621 0
 6210 0004 044A     	 ldr r2,.L420
 6211 0006 044B     	 ldr r3,.L420
 6212 0008 5B68     	 ldr r3,[r3,#4]
 6213 000a 43F03003 	 orr r3,r3,#48
 6214 000e 5360     	 str r3,[r2,#4]
1622:../Libraries/XMCLib/src/xmc4_scu.c **** }
 6215              	 .loc 3 1622 0
 6216 0010 BD46     	 mov sp,r7
 6217              	.LCFI558:
 6218              	 .cfi_def_cfa_register 13
 6219              	 
 6220 0012 5DF8047B 	 ldr r7,[sp],#4
 6221              	.LCFI559:
 6222              	 .cfi_restore 7
 6223              	 .cfi_def_cfa_offset 0
 6224 0016 7047     	 bx lr
 6225              	.L421:
 6226              	 .align 2
 6227              	.L420:
 6228 0018 00470050 	 .word 1342195456
 6229              	 .cfi_endproc
 6230              	.LFE265:
 6232              	 .section .text.XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput,"ax",%progbits
 6233              	 .align 2
 6234              	 .global XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput
 6235              	 .thumb
 6236              	 .thumb_func
 6238              	XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput:
 6239              	.LFB266:
1623:../Libraries/XMCLib/src/xmc4_scu.c **** 
1624:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput(void)
1625:../Libraries/XMCLib/src/xmc4_scu.c **** {
 6240              	 .loc 3 1625 0
 6241              	 .cfi_startproc
 6242              	 
 6243              	 
 6244              	 
 6245 0000 80B4     	 push {r7}
 6246              	.LCFI560:
 6247              	 .cfi_def_cfa_offset 4
 6248              	 .cfi_offset 7,-4
 6249 0002 00AF     	 add r7,sp,#0
 6250              	.LCFI561:
 6251              	 .cfi_def_cfa_register 7
1626:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_OSC->OSCHPCTRL |= SCU_OSC_OSCHPCTRL_X1DEN_Msk;
 6252              	 .loc 3 1626 0
 6253 0004 044A     	 ldr r2,.L423
 6254 0006 044B     	 ldr r3,.L423
 6255 0008 5B68     	 ldr r3,[r3,#4]
 6256 000a 43F00103 	 orr r3,r3,#1
 6257 000e 5360     	 str r3,[r2,#4]
1627:../Libraries/XMCLib/src/xmc4_scu.c **** }
 6258              	 .loc 3 1627 0
 6259 0010 BD46     	 mov sp,r7
 6260              	.LCFI562:
 6261              	 .cfi_def_cfa_register 13
 6262              	 
 6263 0012 5DF8047B 	 ldr r7,[sp],#4
 6264              	.LCFI563:
 6265              	 .cfi_restore 7
 6266              	 .cfi_def_cfa_offset 0
 6267 0016 7047     	 bx lr
 6268              	.L424:
 6269              	 .align 2
 6270              	.L423:
 6271 0018 00470050 	 .word 1342195456
 6272              	 .cfi_endproc
 6273              	.LFE266:
 6275              	 .section .text.XMC_SCU_CLOCK_DisableHighPerformanceOscillatorGeneralPurposeInput,"ax",%progbits
 6276              	 .align 2
 6277              	 .global XMC_SCU_CLOCK_DisableHighPerformanceOscillatorGeneralPurposeInput
 6278              	 .thumb
 6279              	 .thumb_func
 6281              	XMC_SCU_CLOCK_DisableHighPerformanceOscillatorGeneralPurposeInput:
 6282              	.LFB267:
1628:../Libraries/XMCLib/src/xmc4_scu.c **** 
1629:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_DisableHighPerformanceOscillatorGeneralPurposeInput(void)
1630:../Libraries/XMCLib/src/xmc4_scu.c **** {
 6283              	 .loc 3 1630 0
 6284              	 .cfi_startproc
 6285              	 
 6286              	 
 6287              	 
 6288 0000 80B4     	 push {r7}
 6289              	.LCFI564:
 6290              	 .cfi_def_cfa_offset 4
 6291              	 .cfi_offset 7,-4
 6292 0002 00AF     	 add r7,sp,#0
 6293              	.LCFI565:
 6294              	 .cfi_def_cfa_register 7
1631:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_OSC->OSCHPCTRL &= ~SCU_OSC_OSCHPCTRL_X1DEN_Msk;
 6295              	 .loc 3 1631 0
 6296 0004 044A     	 ldr r2,.L426
 6297 0006 044B     	 ldr r3,.L426
 6298 0008 5B68     	 ldr r3,[r3,#4]
 6299 000a 23F00103 	 bic r3,r3,#1
 6300 000e 5360     	 str r3,[r2,#4]
1632:../Libraries/XMCLib/src/xmc4_scu.c **** }
 6301              	 .loc 3 1632 0
 6302 0010 BD46     	 mov sp,r7
 6303              	.LCFI566:
 6304              	 .cfi_def_cfa_register 13
 6305              	 
 6306 0012 5DF8047B 	 ldr r7,[sp],#4
 6307              	.LCFI567:
 6308              	 .cfi_restore 7
 6309              	 .cfi_def_cfa_offset 0
 6310 0016 7047     	 bx lr
 6311              	.L427:
 6312              	 .align 2
 6313              	.L426:
 6314 0018 00470050 	 .word 1342195456
 6315              	 .cfi_endproc
 6316              	.LFE267:
 6318              	 .section .text.XMC_SCU_CLOCK_GetHighPerformanceOscillatorGeneralPurposeInputStatus,"ax",%progbits
 6319              	 .align 2
 6320              	 .global XMC_SCU_CLOCK_GetHighPerformanceOscillatorGeneralPurposeInputStatus
 6321              	 .thumb
 6322              	 .thumb_func
 6324              	XMC_SCU_CLOCK_GetHighPerformanceOscillatorGeneralPurposeInputStatus:
 6325              	.LFB268:
1633:../Libraries/XMCLib/src/xmc4_scu.c **** 
1634:../Libraries/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_CLOCK_GetHighPerformanceOscillatorGeneralPurposeInputStatus(void)
1635:../Libraries/XMCLib/src/xmc4_scu.c **** {
 6326              	 .loc 3 1635 0
 6327              	 .cfi_startproc
 6328              	 
 6329              	 
 6330              	 
 6331 0000 80B4     	 push {r7}
 6332              	.LCFI568:
 6333              	 .cfi_def_cfa_offset 4
 6334              	 .cfi_offset 7,-4
 6335 0002 00AF     	 add r7,sp,#0
 6336              	.LCFI569:
 6337              	 .cfi_def_cfa_register 7
1636:../Libraries/XMCLib/src/xmc4_scu.c ****   return (SCU_OSC->OSCHPSTAT & SCU_OSC_OSCHPSTAT_X1D_Msk);
 6338              	 .loc 3 1636 0
 6339 0004 044B     	 ldr r3,.L430
 6340 0006 1B68     	 ldr r3,[r3]
 6341 0008 03F00103 	 and r3,r3,#1
1637:../Libraries/XMCLib/src/xmc4_scu.c **** }
 6342              	 .loc 3 1637 0
 6343 000c 1846     	 mov r0,r3
 6344 000e BD46     	 mov sp,r7
 6345              	.LCFI570:
 6346              	 .cfi_def_cfa_register 13
 6347              	 
 6348 0010 5DF8047B 	 ldr r7,[sp],#4
 6349              	.LCFI571:
 6350              	 .cfi_restore 7
 6351              	 .cfi_def_cfa_offset 0
 6352 0014 7047     	 bx lr
 6353              	.L431:
 6354 0016 00BF     	 .align 2
 6355              	.L430:
 6356 0018 00470050 	 .word 1342195456
 6357              	 .cfi_endproc
 6358              	.LFE268:
 6360              	 .section .text.XMC_SCU_CLOCK_EnableSystemPll,"ax",%progbits
 6361              	 .align 2
 6362              	 .global XMC_SCU_CLOCK_EnableSystemPll
 6363              	 .thumb
 6364              	 .thumb_func
 6366              	XMC_SCU_CLOCK_EnableSystemPll:
 6367              	.LFB269:
1638:../Libraries/XMCLib/src/xmc4_scu.c **** 
1639:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to enable main PLL */
1640:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_EnableSystemPll(void)
1641:../Libraries/XMCLib/src/xmc4_scu.c **** {
 6368              	 .loc 3 1641 0
 6369              	 .cfi_startproc
 6370              	 
 6371              	 
 6372              	 
 6373 0000 80B4     	 push {r7}
 6374              	.LCFI572:
 6375              	 .cfi_def_cfa_offset 4
 6376              	 .cfi_offset 7,-4
 6377 0002 00AF     	 add r7,sp,#0
 6378              	.LCFI573:
 6379              	 .cfi_def_cfa_register 7
1642:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_PLL->PLLCON0 &= (uint32_t)~(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 6380              	 .loc 3 1642 0
 6381 0004 054A     	 ldr r2,.L433
 6382 0006 054B     	 ldr r3,.L433
 6383 0008 5B68     	 ldr r3,[r3,#4]
 6384 000a 23F48033 	 bic r3,r3,#65536
 6385 000e 23F00203 	 bic r3,r3,#2
 6386 0012 5360     	 str r3,[r2,#4]
1643:../Libraries/XMCLib/src/xmc4_scu.c **** }
 6387              	 .loc 3 1643 0
 6388 0014 BD46     	 mov sp,r7
 6389              	.LCFI574:
 6390              	 .cfi_def_cfa_register 13
 6391              	 
 6392 0016 5DF8047B 	 ldr r7,[sp],#4
 6393              	.LCFI575:
 6394              	 .cfi_restore 7
 6395              	 .cfi_def_cfa_offset 0
 6396 001a 7047     	 bx lr
 6397              	.L434:
 6398              	 .align 2
 6399              	.L433:
 6400 001c 10470050 	 .word 1342195472
 6401              	 .cfi_endproc
 6402              	.LFE269:
 6404              	 .section .text.XMC_SCU_CLOCK_DisableSystemPll,"ax",%progbits
 6405              	 .align 2
 6406              	 .global XMC_SCU_CLOCK_DisableSystemPll
 6407              	 .thumb
 6408              	 .thumb_func
 6410              	XMC_SCU_CLOCK_DisableSystemPll:
 6411              	.LFB270:
1644:../Libraries/XMCLib/src/xmc4_scu.c **** 
1645:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to disable main PLL */
1646:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_DisableSystemPll(void)
1647:../Libraries/XMCLib/src/xmc4_scu.c **** {
 6412              	 .loc 3 1647 0
 6413              	 .cfi_startproc
 6414              	 
 6415              	 
 6416              	 
 6417 0000 80B4     	 push {r7}
 6418              	.LCFI576:
 6419              	 .cfi_def_cfa_offset 4
 6420              	 .cfi_offset 7,-4
 6421 0002 00AF     	 add r7,sp,#0
 6422              	.LCFI577:
 6423              	 .cfi_def_cfa_register 7
1648:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_PLL->PLLCON0 |= (uint32_t)(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 6424              	 .loc 3 1648 0
 6425 0004 054A     	 ldr r2,.L436
 6426 0006 054B     	 ldr r3,.L436
 6427 0008 5B68     	 ldr r3,[r3,#4]
 6428 000a 43F48033 	 orr r3,r3,#65536
 6429 000e 43F00203 	 orr r3,r3,#2
 6430 0012 5360     	 str r3,[r2,#4]
1649:../Libraries/XMCLib/src/xmc4_scu.c **** }
 6431              	 .loc 3 1649 0
 6432 0014 BD46     	 mov sp,r7
 6433              	.LCFI578:
 6434              	 .cfi_def_cfa_register 13
 6435              	 
 6436 0016 5DF8047B 	 ldr r7,[sp],#4
 6437              	.LCFI579:
 6438              	 .cfi_restore 7
 6439              	 .cfi_def_cfa_offset 0
 6440 001a 7047     	 bx lr
 6441              	.L437:
 6442              	 .align 2
 6443              	.L436:
 6444 001c 10470050 	 .word 1342195472
 6445              	 .cfi_endproc
 6446              	.LFE270:
 6448              	 .section .text.XMC_SCU_CLOCK_StartSystemPll,"ax",%progbits
 6449              	 .align 2
 6450              	 .global XMC_SCU_CLOCK_StartSystemPll
 6451              	 .thumb
 6452              	 .thumb_func
 6454              	XMC_SCU_CLOCK_StartSystemPll:
 6455              	.LFB271:
1650:../Libraries/XMCLib/src/xmc4_scu.c **** 
1651:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to configure main PLL */
1652:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_StartSystemPll(XMC_SCU_CLOCK_SYSPLLCLKSRC_t source,
1653:../Libraries/XMCLib/src/xmc4_scu.c ****                                   XMC_SCU_CLOCK_SYSPLL_MODE_t mode,
1654:../Libraries/XMCLib/src/xmc4_scu.c ****                                   uint32_t pdiv,
1655:../Libraries/XMCLib/src/xmc4_scu.c ****                                   uint32_t ndiv,
1656:../Libraries/XMCLib/src/xmc4_scu.c ****                                   uint32_t kdiv)
1657:../Libraries/XMCLib/src/xmc4_scu.c **** {
 6456              	 .loc 3 1657 0
 6457              	 .cfi_startproc
 6458              	 
 6459              	 
 6460 0000 80B5     	 push {r7,lr}
 6461              	.LCFI580:
 6462              	 .cfi_def_cfa_offset 8
 6463              	 .cfi_offset 7,-8
 6464              	 .cfi_offset 14,-4
 6465 0002 86B0     	 sub sp,sp,#24
 6466              	.LCFI581:
 6467              	 .cfi_def_cfa_offset 32
 6468 0004 00AF     	 add r7,sp,#0
 6469              	.LCFI582:
 6470              	 .cfi_def_cfa_register 7
 6471 0006 BA60     	 str r2,[r7,#8]
 6472 0008 7B60     	 str r3,[r7,#4]
 6473 000a 0346     	 mov r3,r0
 6474 000c FB81     	 strh r3,[r7,#14]
 6475 000e 0B46     	 mov r3,r1
 6476 0010 7B73     	 strb r3,[r7,#13]
1658:../Libraries/XMCLib/src/xmc4_scu.c **** 
1659:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t vco_frequency; /* Q10.22, max VCO frequency = 520MHz */
1660:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t kdiv_temp;
1661:../Libraries/XMCLib/src/xmc4_scu.c **** 
1662:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_SCU_CLOCK_SetSystemPllClockSource(source);
 6477              	 .loc 3 1662 0
 6478 0012 FB89     	 ldrh r3,[r7,#14]
 6479 0014 1846     	 mov r0,r3
 6480 0016 FFF7FEFF 	 bl XMC_SCU_CLOCK_SetSystemPllClockSource
1663:../Libraries/XMCLib/src/xmc4_scu.c **** 
1664:../Libraries/XMCLib/src/xmc4_scu.c ****   if (mode == XMC_SCU_CLOCK_SYSPLL_MODE_NORMAL)
 6481              	 .loc 3 1664 0
 6482 001a 7B7B     	 ldrb r3,[r7,#13]
 6483 001c 012B     	 cmp r3,#1
 6484 001e 40F08480 	 bne .L439
1665:../Libraries/XMCLib/src/xmc4_scu.c ****   {
1666:../Libraries/XMCLib/src/xmc4_scu.c ****     /* Calculate initial step to be close to fOFI */
1667:../Libraries/XMCLib/src/xmc4_scu.c ****     if (source == XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP)
 6485              	 .loc 3 1667 0
 6486 0022 FB89     	 ldrh r3,[r7,#14]
 6487 0024 002B     	 cmp r3,#0
 6488 0026 09D1     	 bne .L440
1668:../Libraries/XMCLib/src/xmc4_scu.c ****     {
1669:../Libraries/XMCLib/src/xmc4_scu.c ****       vco_frequency = (OSCHP_GetFrequency() / 1000000U) << 22;
 6489              	 .loc 3 1669 0
 6490 0028 FFF7FEFF 	 bl OSCHP_GetFrequency
 6491 002c 0246     	 mov r2,r0
 6492 002e 4B4B     	 ldr r3,.L448
 6493 0030 A3FB0223 	 umull r2,r3,r3,r2
 6494 0034 9B0C     	 lsrs r3,r3,#18
 6495 0036 9B05     	 lsls r3,r3,#22
 6496 0038 7B61     	 str r3,[r7,#20]
 6497 003a 02E0     	 b .L441
 6498              	.L440:
1670:../Libraries/XMCLib/src/xmc4_scu.c ****     }
1671:../Libraries/XMCLib/src/xmc4_scu.c ****     else
1672:../Libraries/XMCLib/src/xmc4_scu.c ****     {
1673:../Libraries/XMCLib/src/xmc4_scu.c ****       vco_frequency = (OFI_FREQUENCY / 1000000U) << 22;
 6499              	 .loc 3 1673 0
 6500 003c 4FF0C063 	 mov r3,#100663296
 6501 0040 7B61     	 str r3,[r7,#20]
 6502              	.L441:
1674:../Libraries/XMCLib/src/xmc4_scu.c ****     }
1675:../Libraries/XMCLib/src/xmc4_scu.c ****     vco_frequency = ((vco_frequency * ndiv) / pdiv);
 6503              	 .loc 3 1675 0
 6504 0042 7B69     	 ldr r3,[r7,#20]
 6505 0044 7A68     	 ldr r2,[r7,#4]
 6506 0046 02FB03F2 	 mul r2,r2,r3
 6507 004a BB68     	 ldr r3,[r7,#8]
 6508 004c B2FBF3F3 	 udiv r3,r2,r3
 6509 0050 7B61     	 str r3,[r7,#20]
1676:../Libraries/XMCLib/src/xmc4_scu.c ****     kdiv_temp = (vco_frequency / (OFI_FREQUENCY / 1000000U)) >> 22;
 6510              	 .loc 3 1676 0
 6511 0052 7B69     	 ldr r3,[r7,#20]
 6512 0054 424A     	 ldr r2,.L448+4
 6513 0056 A2FB0323 	 umull r2,r3,r2,r3
 6514 005a 1B09     	 lsrs r3,r3,#4
 6515 005c 9B0D     	 lsrs r3,r3,#22
 6516 005e 3B61     	 str r3,[r7,#16]
1677:../Libraries/XMCLib/src/xmc4_scu.c **** 
1678:../Libraries/XMCLib/src/xmc4_scu.c ****     /* Switch to prescaler mode */
1679:../Libraries/XMCLib/src/xmc4_scu.c ****     SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
 6517              	 .loc 3 1679 0
 6518 0060 404A     	 ldr r2,.L448+8
 6519 0062 404B     	 ldr r3,.L448+8
 6520 0064 5B68     	 ldr r3,[r3,#4]
 6521 0066 43F00103 	 orr r3,r3,#1
 6522 006a 5360     	 str r3,[r2,#4]
1680:../Libraries/XMCLib/src/xmc4_scu.c **** 
1681:../Libraries/XMCLib/src/xmc4_scu.c ****     /* disconnect Oscillator from PLL */
1682:../Libraries/XMCLib/src/xmc4_scu.c ****     SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;
 6523              	 .loc 3 1682 0
 6524 006c 3D4A     	 ldr r2,.L448+8
 6525 006e 3D4B     	 ldr r3,.L448+8
 6526 0070 5B68     	 ldr r3,[r3,#4]
 6527 0072 43F01003 	 orr r3,r3,#16
 6528 0076 5360     	 str r3,[r2,#4]
1683:../Libraries/XMCLib/src/xmc4_scu.c **** 
1684:../Libraries/XMCLib/src/xmc4_scu.c ****     /* Setup divider settings for main PLL */
1685:../Libraries/XMCLib/src/xmc4_scu.c ****     SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~(SCU_PLL_PLLCON1_NDIV_Msk | SCU_PLL_PLLCON1_
 6529              	 .loc 3 1685 0
 6530 0078 3A49     	 ldr r1,.L448+8
 6531 007a 3A4B     	 ldr r3,.L448+8
 6532 007c 9A68     	 ldr r2,[r3,#8]
 6533 007e 3A4B     	 ldr r3,.L448+12
 6534 0080 1340     	 ands r3,r3,r2
1686:../Libraries/XMCLib/src/xmc4_scu.c ****                                    SCU_PLL_PLLCON1_PDIV_Msk)) | ((ndiv - 1UL) << SCU_PLL_PLLCON1_ND
 6535              	 .loc 3 1686 0
 6536 0082 7A68     	 ldr r2,[r7,#4]
 6537 0084 013A     	 subs r2,r2,#1
 6538 0086 1202     	 lsls r2,r2,#8
 6539 0088 1A43     	 orrs r2,r2,r3
1687:../Libraries/XMCLib/src/xmc4_scu.c ****                                    ((kdiv_temp - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos) |
 6540              	 .loc 3 1687 0
 6541 008a 3B69     	 ldr r3,[r7,#16]
 6542 008c 013B     	 subs r3,r3,#1
 6543 008e 1B04     	 lsls r3,r3,#16
1686:../Libraries/XMCLib/src/xmc4_scu.c ****                                    SCU_PLL_PLLCON1_PDIV_Msk)) | ((ndiv - 1UL) << SCU_PLL_PLLCON1_ND
 6544              	 .loc 3 1686 0
 6545 0090 1A43     	 orrs r2,r2,r3
1688:../Libraries/XMCLib/src/xmc4_scu.c ****                                    ((pdiv - 1UL)<< SCU_PLL_PLLCON1_PDIV_Pos));
 6546              	 .loc 3 1688 0
 6547 0092 BB68     	 ldr r3,[r7,#8]
 6548 0094 013B     	 subs r3,r3,#1
 6549 0096 1B06     	 lsls r3,r3,#24
1685:../Libraries/XMCLib/src/xmc4_scu.c ****                                    SCU_PLL_PLLCON1_PDIV_Msk)) | ((ndiv - 1UL) << SCU_PLL_PLLCON1_ND
 6550              	 .loc 3 1685 0
 6551 0098 1343     	 orrs r3,r3,r2
 6552 009a 8B60     	 str r3,[r1,#8]
1689:../Libraries/XMCLib/src/xmc4_scu.c **** 
1690:../Libraries/XMCLib/src/xmc4_scu.c ****     /* Set OSCDISCDIS, OSC clock remains connected to the VCO in case of loss of lock */
1691:../Libraries/XMCLib/src/xmc4_scu.c ****     SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 6553              	 .loc 3 1691 0
 6554 009c 314A     	 ldr r2,.L448+8
 6555 009e 314B     	 ldr r3,.L448+8
 6556 00a0 5B68     	 ldr r3,[r3,#4]
 6557 00a2 43F04003 	 orr r3,r3,#64
 6558 00a6 5360     	 str r3,[r2,#4]
1692:../Libraries/XMCLib/src/xmc4_scu.c **** 
1693:../Libraries/XMCLib/src/xmc4_scu.c ****     /* connect Oscillator to PLL */
1694:../Libraries/XMCLib/src/xmc4_scu.c ****     SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FINDIS_Msk;
 6559              	 .loc 3 1694 0
 6560 00a8 2E4A     	 ldr r2,.L448+8
 6561 00aa 2E4B     	 ldr r3,.L448+8
 6562 00ac 5B68     	 ldr r3,[r3,#4]
 6563 00ae 23F01003 	 bic r3,r3,#16
 6564 00b2 5360     	 str r3,[r2,#4]
1695:../Libraries/XMCLib/src/xmc4_scu.c **** 
1696:../Libraries/XMCLib/src/xmc4_scu.c ****     /* restart PLL Lock detection */
1697:../Libraries/XMCLib/src/xmc4_scu.c ****     SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_RESLD_Msk;
 6565              	 .loc 3 1697 0
 6566 00b4 2B4A     	 ldr r2,.L448+8
 6567 00b6 2B4B     	 ldr r3,.L448+8
 6568 00b8 5B68     	 ldr r3,[r3,#4]
 6569 00ba 43F48023 	 orr r3,r3,#262144
 6570 00be 5360     	 str r3,[r2,#4]
1698:../Libraries/XMCLib/src/xmc4_scu.c ****     while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk) == 0U)
 6571              	 .loc 3 1698 0
 6572 00c0 00BF     	 nop
 6573              	.L442:
 6574              	 .loc 3 1698 0 is_stmt 0 discriminator 1
 6575 00c2 284B     	 ldr r3,.L448+8
 6576 00c4 1B68     	 ldr r3,[r3]
 6577 00c6 03F00403 	 and r3,r3,#4
 6578 00ca 002B     	 cmp r3,#0
 6579 00cc F9D0     	 beq .L442
1699:../Libraries/XMCLib/src/xmc4_scu.c ****     {
1700:../Libraries/XMCLib/src/xmc4_scu.c ****       /* wait for PLL Lock */
1701:../Libraries/XMCLib/src/xmc4_scu.c ****     }
1702:../Libraries/XMCLib/src/xmc4_scu.c **** 
1703:../Libraries/XMCLib/src/xmc4_scu.c ****     /* Switch to normal mode */
1704:../Libraries/XMCLib/src/xmc4_scu.c ****     SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_VCOBYP_Msk;
 6580              	 .loc 3 1704 0 is_stmt 1
 6581 00ce 254A     	 ldr r2,.L448+8
 6582 00d0 244B     	 ldr r3,.L448+8
 6583 00d2 5B68     	 ldr r3,[r3,#4]
 6584 00d4 23F00103 	 bic r3,r3,#1
 6585 00d8 5360     	 str r3,[r2,#4]
1705:../Libraries/XMCLib/src/xmc4_scu.c ****     while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk) != 0U)
 6586              	 .loc 3 1705 0
 6587 00da 00BF     	 nop
 6588              	.L443:
 6589              	 .loc 3 1705 0 is_stmt 0 discriminator 1
 6590 00dc 214B     	 ldr r3,.L448+8
 6591 00de 1B68     	 ldr r3,[r3]
 6592 00e0 03F00103 	 and r3,r3,#1
 6593 00e4 002B     	 cmp r3,#0
 6594 00e6 F9D1     	 bne .L443
1706:../Libraries/XMCLib/src/xmc4_scu.c ****     {
1707:../Libraries/XMCLib/src/xmc4_scu.c ****       /* wait for normal mode */
1708:../Libraries/XMCLib/src/xmc4_scu.c ****     }
1709:../Libraries/XMCLib/src/xmc4_scu.c **** 
1710:../Libraries/XMCLib/src/xmc4_scu.c ****     /* Ramp up PLL frequency in steps */
1711:../Libraries/XMCLib/src/xmc4_scu.c ****     kdiv_temp = (vco_frequency / 60UL) >> 22;
 6595              	 .loc 3 1711 0 is_stmt 1
 6596 00e8 7B69     	 ldr r3,[r7,#20]
 6597 00ea 204A     	 ldr r2,.L448+16
 6598 00ec A2FB0323 	 umull r2,r3,r2,r3
 6599 00f0 5B09     	 lsrs r3,r3,#5
 6600 00f2 9B0D     	 lsrs r3,r3,#22
 6601 00f4 3B61     	 str r3,[r7,#16]
1712:../Libraries/XMCLib/src/xmc4_scu.c ****     if (kdiv < kdiv_temp)
 6602              	 .loc 3 1712 0
 6603 00f6 3A6A     	 ldr r2,[r7,#32]
 6604 00f8 3B69     	 ldr r3,[r7,#16]
 6605 00fa 9A42     	 cmp r2,r3
 6606 00fc 02D2     	 bcs .L444
1713:../Libraries/XMCLib/src/xmc4_scu.c ****     {
1714:../Libraries/XMCLib/src/xmc4_scu.c ****       XMC_SCU_CLOCK_StepSystemPllFrequency(kdiv_temp);
 6607              	 .loc 3 1714 0
 6608 00fe 3869     	 ldr r0,[r7,#16]
 6609 0100 FFF7FEFF 	 bl XMC_SCU_CLOCK_StepSystemPllFrequency
 6610              	.L444:
1715:../Libraries/XMCLib/src/xmc4_scu.c ****     }
1716:../Libraries/XMCLib/src/xmc4_scu.c **** 
1717:../Libraries/XMCLib/src/xmc4_scu.c ****     kdiv_temp = (vco_frequency / 90UL) >> 22;
 6611              	 .loc 3 1717 0
 6612 0104 7B69     	 ldr r3,[r7,#20]
 6613 0106 5B08     	 lsrs r3,r3,#1
 6614 0108 194A     	 ldr r2,.L448+20
 6615 010a A2FB0323 	 umull r2,r3,r2,r3
 6616 010e 5B09     	 lsrs r3,r3,#5
 6617 0110 9B0D     	 lsrs r3,r3,#22
 6618 0112 3B61     	 str r3,[r7,#16]
1718:../Libraries/XMCLib/src/xmc4_scu.c ****     if (kdiv < kdiv_temp)
 6619              	 .loc 3 1718 0
 6620 0114 3A6A     	 ldr r2,[r7,#32]
 6621 0116 3B69     	 ldr r3,[r7,#16]
 6622 0118 9A42     	 cmp r2,r3
 6623 011a 02D2     	 bcs .L445
1719:../Libraries/XMCLib/src/xmc4_scu.c ****     {
1720:../Libraries/XMCLib/src/xmc4_scu.c ****       XMC_SCU_CLOCK_StepSystemPllFrequency(kdiv_temp);
 6624              	 .loc 3 1720 0
 6625 011c 3869     	 ldr r0,[r7,#16]
 6626 011e FFF7FEFF 	 bl XMC_SCU_CLOCK_StepSystemPllFrequency
 6627              	.L445:
1721:../Libraries/XMCLib/src/xmc4_scu.c ****     }
1722:../Libraries/XMCLib/src/xmc4_scu.c **** 
1723:../Libraries/XMCLib/src/xmc4_scu.c ****     XMC_SCU_CLOCK_StepSystemPllFrequency(kdiv);
 6628              	 .loc 3 1723 0
 6629 0122 386A     	 ldr r0,[r7,#32]
 6630 0124 FFF7FEFF 	 bl XMC_SCU_CLOCK_StepSystemPllFrequency
 6631 0128 15E0     	 b .L438
 6632              	.L439:
1724:../Libraries/XMCLib/src/xmc4_scu.c ****   }
1725:../Libraries/XMCLib/src/xmc4_scu.c ****   else
1726:../Libraries/XMCLib/src/xmc4_scu.c ****   {
1727:../Libraries/XMCLib/src/xmc4_scu.c ****     SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K1DIV_Msk) |
 6633              	 .loc 3 1727 0
 6634 012a 0E49     	 ldr r1,.L448+8
 6635 012c 0D4B     	 ldr r3,.L448+8
 6636 012e 9B68     	 ldr r3,[r3,#8]
 6637 0130 23F07F02 	 bic r2,r3,#127
1728:../Libraries/XMCLib/src/xmc4_scu.c ****                        ((kdiv -1UL) << SCU_PLL_PLLCON1_K1DIV_Pos));
 6638              	 .loc 3 1728 0
 6639 0134 3B6A     	 ldr r3,[r7,#32]
 6640 0136 013B     	 subs r3,r3,#1
1727:../Libraries/XMCLib/src/xmc4_scu.c ****                        ((kdiv -1UL) << SCU_PLL_PLLCON1_K1DIV_Pos));
 6641              	 .loc 3 1727 0
 6642 0138 1343     	 orrs r3,r3,r2
 6643 013a 8B60     	 str r3,[r1,#8]
1729:../Libraries/XMCLib/src/xmc4_scu.c **** 
1730:../Libraries/XMCLib/src/xmc4_scu.c ****     /* Switch to prescaler mode */
1731:../Libraries/XMCLib/src/xmc4_scu.c ****     SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
 6644              	 .loc 3 1731 0
 6645 013c 094A     	 ldr r2,.L448+8
 6646 013e 094B     	 ldr r3,.L448+8
 6647 0140 5B68     	 ldr r3,[r3,#4]
 6648 0142 43F00103 	 orr r3,r3,#1
 6649 0146 5360     	 str r3,[r2,#4]
1732:../Libraries/XMCLib/src/xmc4_scu.c **** 
1733:../Libraries/XMCLib/src/xmc4_scu.c ****     while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk) == 0U)
 6650              	 .loc 3 1733 0
 6651 0148 00BF     	 nop
 6652              	.L447:
 6653              	 .loc 3 1733 0 is_stmt 0 discriminator 1
 6654 014a 064B     	 ldr r3,.L448+8
 6655 014c 1B68     	 ldr r3,[r3]
 6656 014e 03F00103 	 and r3,r3,#1
 6657 0152 002B     	 cmp r3,#0
 6658 0154 F9D0     	 beq .L447
 6659              	.L438:
1734:../Libraries/XMCLib/src/xmc4_scu.c ****     {
1735:../Libraries/XMCLib/src/xmc4_scu.c ****       /* wait for prescaler mode */
1736:../Libraries/XMCLib/src/xmc4_scu.c ****     }
1737:../Libraries/XMCLib/src/xmc4_scu.c ****   }
1738:../Libraries/XMCLib/src/xmc4_scu.c **** }
 6660              	 .loc 3 1738 0 is_stmt 1
 6661 0156 1837     	 adds r7,r7,#24
 6662              	.LCFI583:
 6663              	 .cfi_def_cfa_offset 8
 6664 0158 BD46     	 mov sp,r7
 6665              	.LCFI584:
 6666              	 .cfi_def_cfa_register 13
 6667              	 
 6668 015a 80BD     	 pop {r7,pc}
 6669              	.L449:
 6670              	 .align 2
 6671              	.L448:
 6672 015c 83DE1B43 	 .word 1125899907
 6673 0160 ABAAAAAA 	 .word -1431655765
 6674 0164 10470050 	 .word 1342195472
 6675 0168 FF8080F0 	 .word -260013825
 6676 016c 89888888 	 .word -2004318071
 6677 0170 B7600BB6 	 .word -1240768329
 6678              	 .cfi_endproc
 6679              	.LFE271:
 6681              	 .section .text.XMC_SCU_CLOCK_StopSystemPll,"ax",%progbits
 6682              	 .align 2
 6683              	 .global XMC_SCU_CLOCK_StopSystemPll
 6684              	 .thumb
 6685              	 .thumb_func
 6687              	XMC_SCU_CLOCK_StopSystemPll:
 6688              	.LFB272:
1739:../Libraries/XMCLib/src/xmc4_scu.c **** 
1740:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to stop main PLL operation */
1741:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_StopSystemPll(void)
1742:../Libraries/XMCLib/src/xmc4_scu.c **** {
 6689              	 .loc 3 1742 0
 6690              	 .cfi_startproc
 6691              	 
 6692              	 
 6693              	 
 6694 0000 80B4     	 push {r7}
 6695              	.LCFI585:
 6696              	 .cfi_def_cfa_offset 4
 6697              	 .cfi_offset 7,-4
 6698 0002 00AF     	 add r7,sp,#0
 6699              	.LCFI586:
 6700              	 .cfi_def_cfa_register 7
1743:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_PLLPWD_Msk;
 6701              	 .loc 3 1743 0
 6702 0004 044A     	 ldr r2,.L451
 6703 0006 044B     	 ldr r3,.L451
 6704 0008 5B68     	 ldr r3,[r3,#4]
 6705 000a 43F48033 	 orr r3,r3,#65536
 6706 000e 5360     	 str r3,[r2,#4]
1744:../Libraries/XMCLib/src/xmc4_scu.c **** }
 6707              	 .loc 3 1744 0
 6708 0010 BD46     	 mov sp,r7
 6709              	.LCFI587:
 6710              	 .cfi_def_cfa_register 13
 6711              	 
 6712 0012 5DF8047B 	 ldr r7,[sp],#4
 6713              	.LCFI588:
 6714              	 .cfi_restore 7
 6715              	 .cfi_def_cfa_offset 0
 6716 0016 7047     	 bx lr
 6717              	.L452:
 6718              	 .align 2
 6719              	.L451:
 6720 0018 10470050 	 .word 1342195472
 6721              	 .cfi_endproc
 6722              	.LFE272:
 6724              	 .section .text.XMC_SCU_CLOCK_StepSystemPllFrequency,"ax",%progbits
 6725              	 .align 2
 6726              	 .global XMC_SCU_CLOCK_StepSystemPllFrequency
 6727              	 .thumb
 6728              	 .thumb_func
 6730              	XMC_SCU_CLOCK_StepSystemPllFrequency:
 6731              	.LFB273:
1745:../Libraries/XMCLib/src/xmc4_scu.c **** 
1746:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to step up/down the main PLL frequency */
1747:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_StepSystemPllFrequency(uint32_t kdiv)
1748:../Libraries/XMCLib/src/xmc4_scu.c **** {
 6732              	 .loc 3 1748 0
 6733              	 .cfi_startproc
 6734              	 
 6735              	 
 6736 0000 80B5     	 push {r7,lr}
 6737              	.LCFI589:
 6738              	 .cfi_def_cfa_offset 8
 6739              	 .cfi_offset 7,-8
 6740              	 .cfi_offset 14,-4
 6741 0002 82B0     	 sub sp,sp,#8
 6742              	.LCFI590:
 6743              	 .cfi_def_cfa_offset 16
 6744 0004 00AF     	 add r7,sp,#0
 6745              	.LCFI591:
 6746              	 .cfi_def_cfa_register 7
 6747 0006 7860     	 str r0,[r7,#4]
1749:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K2DIV_Msk) |
 6748              	 .loc 3 1749 0
 6749 0008 0749     	 ldr r1,.L454
 6750 000a 074B     	 ldr r3,.L454
 6751 000c 9B68     	 ldr r3,[r3,#8]
 6752 000e 23F4FE02 	 bic r2,r3,#8323072
1750:../Libraries/XMCLib/src/xmc4_scu.c ****                      ((kdiv - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos));
 6753              	 .loc 3 1750 0
 6754 0012 7B68     	 ldr r3,[r7,#4]
 6755 0014 013B     	 subs r3,r3,#1
 6756 0016 1B04     	 lsls r3,r3,#16
1749:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K2DIV_Msk) |
 6757              	 .loc 3 1749 0
 6758 0018 1343     	 orrs r3,r3,r2
 6759 001a 8B60     	 str r3,[r1,#8]
1751:../Libraries/XMCLib/src/xmc4_scu.c **** 
1752:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_SCU_lDelay(50U);
 6760              	 .loc 3 1752 0
 6761 001c 3220     	 movs r0,#50
 6762 001e FFF7FEFF 	 bl XMC_SCU_lDelay
1753:../Libraries/XMCLib/src/xmc4_scu.c **** }
 6763              	 .loc 3 1753 0
 6764 0022 0837     	 adds r7,r7,#8
 6765              	.LCFI592:
 6766              	 .cfi_def_cfa_offset 8
 6767 0024 BD46     	 mov sp,r7
 6768              	.LCFI593:
 6769              	 .cfi_def_cfa_register 13
 6770              	 
 6771 0026 80BD     	 pop {r7,pc}
 6772              	.L455:
 6773              	 .align 2
 6774              	.L454:
 6775 0028 10470050 	 .word 1342195472
 6776              	 .cfi_endproc
 6777              	.LFE273:
 6779              	 .section .text.XMC_SCU_CLOCK_IsSystemPllLocked,"ax",%progbits
 6780              	 .align 2
 6781              	 .global XMC_SCU_CLOCK_IsSystemPllLocked
 6782              	 .thumb
 6783              	 .thumb_func
 6785              	XMC_SCU_CLOCK_IsSystemPllLocked:
 6786              	.LFB274:
1754:../Libraries/XMCLib/src/xmc4_scu.c **** 
1755:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to check main PLL is locked or not */
1756:../Libraries/XMCLib/src/xmc4_scu.c **** bool XMC_SCU_CLOCK_IsSystemPllLocked(void)
1757:../Libraries/XMCLib/src/xmc4_scu.c **** {
 6787              	 .loc 3 1757 0
 6788              	 .cfi_startproc
 6789              	 
 6790              	 
 6791              	 
 6792 0000 80B4     	 push {r7}
 6793              	.LCFI594:
 6794              	 .cfi_def_cfa_offset 4
 6795              	 .cfi_offset 7,-4
 6796 0002 00AF     	 add r7,sp,#0
 6797              	.LCFI595:
 6798              	 .cfi_def_cfa_register 7
1758:../Libraries/XMCLib/src/xmc4_scu.c ****   return (bool)((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk) != 0UL);
 6799              	 .loc 3 1758 0
 6800 0004 064B     	 ldr r3,.L458
 6801 0006 1B68     	 ldr r3,[r3]
 6802 0008 03F00403 	 and r3,r3,#4
 6803 000c 002B     	 cmp r3,#0
 6804 000e 14BF     	 ite ne
 6805 0010 0123     	 movne r3,#1
 6806 0012 0023     	 moveq r3,#0
 6807 0014 DBB2     	 uxtb r3,r3
1759:../Libraries/XMCLib/src/xmc4_scu.c **** }
 6808              	 .loc 3 1759 0
 6809 0016 1846     	 mov r0,r3
 6810 0018 BD46     	 mov sp,r7
 6811              	.LCFI596:
 6812              	 .cfi_def_cfa_register 13
 6813              	 
 6814 001a 5DF8047B 	 ldr r7,[sp],#4
 6815              	.LCFI597:
 6816              	 .cfi_restore 7
 6817              	 .cfi_def_cfa_offset 0
 6818 001e 7047     	 bx lr
 6819              	.L459:
 6820              	 .align 2
 6821              	.L458:
 6822 0020 10470050 	 .word 1342195472
 6823              	 .cfi_endproc
 6824              	.LFE274:
 6826              	 .section .text.XMC_SCU_INTERRUPT_SetEventHandler,"ax",%progbits
 6827              	 .align 2
 6828              	 .global XMC_SCU_INTERRUPT_SetEventHandler
 6829              	 .thumb
 6830              	 .thumb_func
 6832              	XMC_SCU_INTERRUPT_SetEventHandler:
 6833              	.LFB275:
1760:../Libraries/XMCLib/src/xmc4_scu.c **** 
1761:../Libraries/XMCLib/src/xmc4_scu.c **** /*
1762:../Libraries/XMCLib/src/xmc4_scu.c ****  * API to assign the event handler function to be executed on occurrence of the selected event.
1763:../Libraries/XMCLib/src/xmc4_scu.c ****  */
1764:../Libraries/XMCLib/src/xmc4_scu.c **** XMC_SCU_STATUS_t XMC_SCU_INTERRUPT_SetEventHandler(const XMC_SCU_INTERRUPT_EVENT_t event,
1765:../Libraries/XMCLib/src/xmc4_scu.c ****                                                    const XMC_SCU_INTERRUPT_EVENT_HANDLER_t handler)
1766:../Libraries/XMCLib/src/xmc4_scu.c **** {
 6834              	 .loc 3 1766 0
 6835              	 .cfi_startproc
 6836              	 
 6837              	 
 6838              	 
 6839 0000 80B4     	 push {r7}
 6840              	.LCFI598:
 6841              	 .cfi_def_cfa_offset 4
 6842              	 .cfi_offset 7,-4
 6843 0002 85B0     	 sub sp,sp,#20
 6844              	.LCFI599:
 6845              	 .cfi_def_cfa_offset 24
 6846 0004 00AF     	 add r7,sp,#0
 6847              	.LCFI600:
 6848              	 .cfi_def_cfa_register 7
 6849 0006 7860     	 str r0,[r7,#4]
 6850 0008 3960     	 str r1,[r7]
1767:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t index;
1768:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_SCU_STATUS_t status;
1769:../Libraries/XMCLib/src/xmc4_scu.c ****   
1770:../Libraries/XMCLib/src/xmc4_scu.c ****   index = 0U;
 6851              	 .loc 3 1770 0
 6852 000a 0023     	 movs r3,#0
 6853 000c FB60     	 str r3,[r7,#12]
1771:../Libraries/XMCLib/src/xmc4_scu.c ****   while (((event & ((XMC_SCU_INTERRUPT_EVENT_t)1 << index)) == 0U) && (index < XMC_SCU_INTERRUPT_EV
 6854              	 .loc 3 1771 0
 6855 000e 02E0     	 b .L461
 6856              	.L463:
1772:../Libraries/XMCLib/src/xmc4_scu.c ****   {
1773:../Libraries/XMCLib/src/xmc4_scu.c ****     index++;
 6857              	 .loc 3 1773 0
 6858 0010 FB68     	 ldr r3,[r7,#12]
 6859 0012 0133     	 adds r3,r3,#1
 6860 0014 FB60     	 str r3,[r7,#12]
 6861              	.L461:
1771:../Libraries/XMCLib/src/xmc4_scu.c ****   while (((event & ((XMC_SCU_INTERRUPT_EVENT_t)1 << index)) == 0U) && (index < XMC_SCU_INTERRUPT_EV
 6862              	 .loc 3 1771 0
 6863 0016 FB68     	 ldr r3,[r7,#12]
 6864 0018 7A68     	 ldr r2,[r7,#4]
 6865 001a 22FA03F3 	 lsr r3,r2,r3
 6866 001e 03F00103 	 and r3,r3,#1
 6867 0022 002B     	 cmp r3,#0
 6868 0024 02D1     	 bne .L462
1771:../Libraries/XMCLib/src/xmc4_scu.c ****   while (((event & ((XMC_SCU_INTERRUPT_EVENT_t)1 << index)) == 0U) && (index < XMC_SCU_INTERRUPT_EV
 6869              	 .loc 3 1771 0 is_stmt 0 discriminator 1
 6870 0026 FB68     	 ldr r3,[r7,#12]
 6871 0028 1F2B     	 cmp r3,#31
 6872 002a F1D9     	 bls .L463
 6873              	.L462:
1774:../Libraries/XMCLib/src/xmc4_scu.c ****   }
1775:../Libraries/XMCLib/src/xmc4_scu.c ****   
1776:../Libraries/XMCLib/src/xmc4_scu.c ****   if (index == XMC_SCU_INTERRUPT_EVENT_MAX)
 6874              	 .loc 3 1776 0 is_stmt 1
 6875 002c FB68     	 ldr r3,[r7,#12]
 6876 002e 202B     	 cmp r3,#32
 6877 0030 02D1     	 bne .L464
1777:../Libraries/XMCLib/src/xmc4_scu.c ****   {
1778:../Libraries/XMCLib/src/xmc4_scu.c ****     status = XMC_SCU_STATUS_ERROR;
 6878              	 .loc 3 1778 0
 6879 0032 0123     	 movs r3,#1
 6880 0034 FB72     	 strb r3,[r7,#11]
 6881 0036 06E0     	 b .L465
 6882              	.L464:
1779:../Libraries/XMCLib/src/xmc4_scu.c ****   }
1780:../Libraries/XMCLib/src/xmc4_scu.c ****   else
1781:../Libraries/XMCLib/src/xmc4_scu.c ****   {
1782:../Libraries/XMCLib/src/xmc4_scu.c ****     event_handler_list[index] = handler;
 6883              	 .loc 3 1782 0
 6884 0038 0649     	 ldr r1,.L467
 6885 003a FB68     	 ldr r3,[r7,#12]
 6886 003c 3A68     	 ldr r2,[r7]
 6887 003e 41F82320 	 str r2,[r1,r3,lsl#2]
1783:../Libraries/XMCLib/src/xmc4_scu.c ****     status = XMC_SCU_STATUS_OK;      
 6888              	 .loc 3 1783 0
 6889 0042 0023     	 movs r3,#0
 6890 0044 FB72     	 strb r3,[r7,#11]
 6891              	.L465:
1784:../Libraries/XMCLib/src/xmc4_scu.c ****   }
1785:../Libraries/XMCLib/src/xmc4_scu.c ****   
1786:../Libraries/XMCLib/src/xmc4_scu.c ****   return (status);
 6892              	 .loc 3 1786 0
 6893 0046 FB7A     	 ldrb r3,[r7,#11]
1787:../Libraries/XMCLib/src/xmc4_scu.c **** }
 6894              	 .loc 3 1787 0
 6895 0048 1846     	 mov r0,r3
 6896 004a 1437     	 adds r7,r7,#20
 6897              	.LCFI601:
 6898              	 .cfi_def_cfa_offset 4
 6899 004c BD46     	 mov sp,r7
 6900              	.LCFI602:
 6901              	 .cfi_def_cfa_register 13
 6902              	 
 6903 004e 5DF8047B 	 ldr r7,[sp],#4
 6904              	.LCFI603:
 6905              	 .cfi_restore 7
 6906              	 .cfi_def_cfa_offset 0
 6907 0052 7047     	 bx lr
 6908              	.L468:
 6909              	 .align 2
 6910              	.L467:
 6911 0054 00000000 	 .word event_handler_list
 6912              	 .cfi_endproc
 6913              	.LFE275:
 6915              	 .section .text.XMC_SCU_IRQHandler,"ax",%progbits
 6916              	 .align 2
 6917              	 .global XMC_SCU_IRQHandler
 6918              	 .thumb
 6919              	 .thumb_func
 6921              	XMC_SCU_IRQHandler:
 6922              	.LFB276:
1788:../Libraries/XMCLib/src/xmc4_scu.c **** 
1789:../Libraries/XMCLib/src/xmc4_scu.c **** /*
1790:../Libraries/XMCLib/src/xmc4_scu.c ****  * API to execute callback functions for multiple events.
1791:../Libraries/XMCLib/src/xmc4_scu.c ****  */
1792:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_IRQHandler(uint32_t sr_num)
1793:../Libraries/XMCLib/src/xmc4_scu.c **** {
 6923              	 .loc 3 1793 0
 6924              	 .cfi_startproc
 6925              	 
 6926              	 
 6927 0000 80B5     	 push {r7,lr}
 6928              	.LCFI604:
 6929              	 .cfi_def_cfa_offset 8
 6930              	 .cfi_offset 7,-8
 6931              	 .cfi_offset 14,-4
 6932 0002 86B0     	 sub sp,sp,#24
 6933              	.LCFI605:
 6934              	 .cfi_def_cfa_offset 32
 6935 0004 00AF     	 add r7,sp,#0
 6936              	.LCFI606:
 6937              	 .cfi_def_cfa_register 7
 6938 0006 7860     	 str r0,[r7,#4]
1794:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t index;
1795:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_SCU_INTERRUPT_EVENT_t event;
1796:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_SCU_INTERRUPT_EVENT_HANDLER_t event_handler;
1797:../Libraries/XMCLib/src/xmc4_scu.c ****   
1798:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_UNUSED_ARG(sr_num);
1799:../Libraries/XMCLib/src/xmc4_scu.c ****   
1800:../Libraries/XMCLib/src/xmc4_scu.c ****   index = 0U;
 6939              	 .loc 3 1800 0
 6940 0008 0023     	 movs r3,#0
 6941 000a 7B61     	 str r3,[r7,#20]
1801:../Libraries/XMCLib/src/xmc4_scu.c ****   event = XMC_SCU_INTERUPT_GetEventStatus();
 6942              	 .loc 3 1801 0
 6943 000c FFF7FEFF 	 bl XMC_SCU_INTERUPT_GetEventStatus
 6944 0010 3861     	 str r0,[r7,#16]
1802:../Libraries/XMCLib/src/xmc4_scu.c ****   while (index < XMC_SCU_INTERRUPT_EVENT_MAX)
 6945              	 .loc 3 1802 0
 6946 0012 1CE0     	 b .L470
 6947              	.L474:
1803:../Libraries/XMCLib/src/xmc4_scu.c ****   {    
1804:../Libraries/XMCLib/src/xmc4_scu.c ****     if ((event & ((XMC_SCU_INTERRUPT_EVENT_t)1 << index)) != 0U)
 6948              	 .loc 3 1804 0
 6949 0014 7B69     	 ldr r3,[r7,#20]
 6950 0016 3A69     	 ldr r2,[r7,#16]
 6951 0018 22FA03F3 	 lsr r3,r2,r3
 6952 001c 03F00103 	 and r3,r3,#1
 6953 0020 002B     	 cmp r3,#0
 6954 0022 11D0     	 beq .L471
1805:../Libraries/XMCLib/src/xmc4_scu.c ****     {
1806:../Libraries/XMCLib/src/xmc4_scu.c ****       event_handler = event_handler_list[index];
 6955              	 .loc 3 1806 0
 6956 0024 0D4A     	 ldr r2,.L475
 6957 0026 7B69     	 ldr r3,[r7,#20]
 6958 0028 52F82330 	 ldr r3,[r2,r3,lsl#2]
 6959 002c FB60     	 str r3,[r7,#12]
1807:../Libraries/XMCLib/src/xmc4_scu.c ****       if (event_handler != NULL)
 6960              	 .loc 3 1807 0
 6961 002e FB68     	 ldr r3,[r7,#12]
 6962 0030 002B     	 cmp r3,#0
 6963 0032 01D0     	 beq .L472
1808:../Libraries/XMCLib/src/xmc4_scu.c ****       {
1809:../Libraries/XMCLib/src/xmc4_scu.c ****           (event_handler)();
 6964              	 .loc 3 1809 0
 6965 0034 FB68     	 ldr r3,[r7,#12]
 6966 0036 9847     	 blx r3
 6967              	.L472:
1810:../Libraries/XMCLib/src/xmc4_scu.c ****       }
1811:../Libraries/XMCLib/src/xmc4_scu.c ****       
1812:../Libraries/XMCLib/src/xmc4_scu.c ****       XMC_SCU_INTERRUPT_ClearEventStatus((uint32_t)(1UL << index));
 6968              	 .loc 3 1812 0
 6969 0038 7B69     	 ldr r3,[r7,#20]
 6970 003a 0122     	 movs r2,#1
 6971 003c 02FA03F3 	 lsl r3,r2,r3
 6972 0040 1846     	 mov r0,r3
 6973 0042 FFF7FEFF 	 bl XMC_SCU_INTERRUPT_ClearEventStatus
1813:../Libraries/XMCLib/src/xmc4_scu.c ****       
1814:../Libraries/XMCLib/src/xmc4_scu.c ****       break;
 6974              	 .loc 3 1814 0
 6975 0046 05E0     	 b .L469
 6976              	.L471:
1815:../Libraries/XMCLib/src/xmc4_scu.c ****     }   
1816:../Libraries/XMCLib/src/xmc4_scu.c ****     index++;    
 6977              	 .loc 3 1816 0
 6978 0048 7B69     	 ldr r3,[r7,#20]
 6979 004a 0133     	 adds r3,r3,#1
 6980 004c 7B61     	 str r3,[r7,#20]
 6981              	.L470:
1802:../Libraries/XMCLib/src/xmc4_scu.c ****   {    
 6982              	 .loc 3 1802 0
 6983 004e 7B69     	 ldr r3,[r7,#20]
 6984 0050 1F2B     	 cmp r3,#31
 6985 0052 DFD9     	 bls .L474
 6986              	.L469:
1817:../Libraries/XMCLib/src/xmc4_scu.c ****   }
1818:../Libraries/XMCLib/src/xmc4_scu.c **** }
 6987              	 .loc 3 1818 0
 6988 0054 1837     	 adds r7,r7,#24
 6989              	.LCFI607:
 6990              	 .cfi_def_cfa_offset 8
 6991 0056 BD46     	 mov sp,r7
 6992              	.LCFI608:
 6993              	 .cfi_def_cfa_register 13
 6994              	 
 6995 0058 80BD     	 pop {r7,pc}
 6996              	.L476:
 6997 005a 00BF     	 .align 2
 6998              	.L475:
 6999 005c 00000000 	 .word event_handler_list
 7000              	 .cfi_endproc
 7001              	.LFE276:
 7003              	 .text
 7004              	.Letext0:
 7005              	 .file 5 "c:\\infineon\\tools\\dave ide\\4.5.0.202105191637\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\machine\\_default_types.h"
 7006              	 .file 6 "c:\\infineon\\tools\\dave ide\\4.5.0.202105191637\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\stdint.h"
 7007              	 .file 7 "C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Infineon/XMC4700_series/Include/XMC4700.h"
 7008              	 .file 8 "C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Include/core_cm4.h"
 7009              	 .file 9 "C:/Users/wdmer/Downloads/jme_DAQ_Final/jme_DAQ_Integrated_XMC4700-F144x2048_0/Libraries/CMSIS/Infineon/XMC4700_series/Include/system_XMC4700.h"
DEFINED SYMBOLS
                            *ABS*:00000000 xmc4_scu.c
    {standard input}:20     .text.XMC_SCU_CLOCK_GetUsbClockSource:00000000 $t
    {standard input}:24     .text.XMC_SCU_CLOCK_GetUsbClockSource:00000000 XMC_SCU_CLOCK_GetUsbClockSource
    {standard input}:57     .text.XMC_SCU_CLOCK_GetUsbClockSource:00000018 $d
    {standard input}:62     .text.XMC_SCU_CLOCK_GetWdtClockSource:00000000 $t
    {standard input}:66     .text.XMC_SCU_CLOCK_GetWdtClockSource:00000000 XMC_SCU_CLOCK_GetWdtClockSource
    {standard input}:98     .text.XMC_SCU_CLOCK_GetWdtClockSource:00000018 $d
    {standard input}:103    .text.XMC_SCU_CLOCK_GetExternalOutputClockSource:00000000 $t
    {standard input}:107    .text.XMC_SCU_CLOCK_GetExternalOutputClockSource:00000000 XMC_SCU_CLOCK_GetExternalOutputClockSource
    {standard input}:141    .text.XMC_SCU_CLOCK_GetExternalOutputClockSource:0000001c $d
    {standard input}:146    .text.XMC_SCU_CLOCK_GetSystemClockFrequency:00000000 $t
    {standard input}:150    .text.XMC_SCU_CLOCK_GetSystemClockFrequency:00000000 XMC_SCU_CLOCK_GetSystemClockFrequency
    {standard input}:185    .text.XMC_SCU_CLOCK_GetSystemClockFrequency:00000020 $d
    {standard input}:191    .text.XMC_SCU_CLOCK_GetCpuClockFrequency:00000000 $t
    {standard input}:195    .text.XMC_SCU_CLOCK_GetCpuClockFrequency:00000000 XMC_SCU_CLOCK_GetCpuClockFrequency
    {standard input}:227    .text.XMC_SCU_CLOCK_GetCpuClockFrequency:00000014 $d
                            *COM*:00000080 event_handler_list
    {standard input}:233    .text.XMC_SCU_lDelay:00000000 $t
    {standard input}:237    .text.XMC_SCU_lDelay:00000000 XMC_SCU_lDelay
    {standard input}:304    .text.XMC_SCU_lDelay:0000003c $d
    {standard input}:310    .text.XMC_SCU_INTERRUPT_EnableEvent:00000000 $t
    {standard input}:315    .text.XMC_SCU_INTERRUPT_EnableEvent:00000000 XMC_SCU_INTERRUPT_EnableEvent
    {standard input}:356    .text.XMC_SCU_INTERRUPT_EnableEvent:00000020 $d
    {standard input}:361    .text.XMC_SCU_INTERRUPT_DisableEvent:00000000 $t
    {standard input}:366    .text.XMC_SCU_INTERRUPT_DisableEvent:00000000 XMC_SCU_INTERRUPT_DisableEvent
    {standard input}:408    .text.XMC_SCU_INTERRUPT_DisableEvent:00000020 $d
    {standard input}:413    .text.XMC_SCU_INTERRUPT_TriggerEvent:00000000 $t
    {standard input}:418    .text.XMC_SCU_INTERRUPT_TriggerEvent:00000000 XMC_SCU_INTERRUPT_TriggerEvent
    {standard input}:459    .text.XMC_SCU_INTERRUPT_TriggerEvent:00000020 $d
    {standard input}:464    .text.XMC_SCU_INTERUPT_GetEventStatus:00000000 $t
    {standard input}:469    .text.XMC_SCU_INTERUPT_GetEventStatus:00000000 XMC_SCU_INTERUPT_GetEventStatus
    {standard input}:500    .text.XMC_SCU_INTERUPT_GetEventStatus:00000014 $d
    {standard input}:505    .text.XMC_SCU_INTERRUPT_ClearEventStatus:00000000 $t
    {standard input}:510    .text.XMC_SCU_INTERRUPT_ClearEventStatus:00000000 XMC_SCU_INTERRUPT_ClearEventStatus
    {standard input}:548    .text.XMC_SCU_INTERRUPT_ClearEventStatus:00000018 $d
    {standard input}:553    .text.XMC_SCU_GetBootMode:00000000 $t
    {standard input}:558    .text.XMC_SCU_GetBootMode:00000000 XMC_SCU_GetBootMode
    {standard input}:590    .text.XMC_SCU_GetBootMode:00000018 $d
    {standard input}:595    .text.XMC_SCU_SetBootMode:00000000 $t
    {standard input}:600    .text.XMC_SCU_SetBootMode:00000000 XMC_SCU_SetBootMode
    {standard input}:639    .text.XMC_SCU_SetBootMode:0000001c $d
    {standard input}:644    .text.XMC_SCU_ReadGPR:00000000 $t
    {standard input}:649    .text.XMC_SCU_ReadGPR:00000000 XMC_SCU_ReadGPR
    {standard input}:691    .text.XMC_SCU_ReadGPR:00000020 $d
    {standard input}:696    .text.XMC_SCU_WriteGPR:00000000 $t
    {standard input}:701    .text.XMC_SCU_WriteGPR:00000000 XMC_SCU_WriteGPR
    {standard input}:744    .text.XMC_SCU_WriteGPR:00000024 $d
    {standard input}:749    .text.XMC_SCU_EnableOutOfRangeComparator:00000000 $t
    {standard input}:754    .text.XMC_SCU_EnableOutOfRangeComparator:00000000 XMC_SCU_EnableOutOfRangeComparator
    {standard input}:802    .text.XMC_SCU_EnableOutOfRangeComparator:00000034 $d
    {standard input}:807    .text.XMC_SCU_DisableOutOfRangeComparator:00000000 $t
    {standard input}:812    .text.XMC_SCU_DisableOutOfRangeComparator:00000000 XMC_SCU_DisableOutOfRangeComparator
    {standard input}:861    .text.XMC_SCU_DisableOutOfRangeComparator:00000034 $d
    {standard input}:866    .text.XMC_SCU_CalibrateTemperatureSensor:00000000 $t
    {standard input}:871    .text.XMC_SCU_CalibrateTemperatureSensor:00000000 XMC_SCU_CalibrateTemperatureSensor
    {standard input}:919    .text.XMC_SCU_CalibrateTemperatureSensor:00000028 $d
    {standard input}:924    .text.XMC_SCU_EnableTemperatureSensor:00000000 $t
    {standard input}:929    .text.XMC_SCU_EnableTemperatureSensor:00000000 XMC_SCU_EnableTemperatureSensor
    {standard input}:962    .text.XMC_SCU_EnableTemperatureSensor:0000001c $d
    {standard input}:967    .text.XMC_SCU_DisableTemperatureSensor:00000000 $t
    {standard input}:972    .text.XMC_SCU_DisableTemperatureSensor:00000000 XMC_SCU_DisableTemperatureSensor
    {standard input}:1005   .text.XMC_SCU_DisableTemperatureSensor:0000001c $d
    {standard input}:1010   .text.XMC_SCU_IsTemperatureSensorEnabled:00000000 $t
    {standard input}:1015   .text.XMC_SCU_IsTemperatureSensorEnabled:00000000 XMC_SCU_IsTemperatureSensorEnabled
    {standard input}:1052   .text.XMC_SCU_IsTemperatureSensorEnabled:00000024 $d
    {standard input}:1057   .text.XMC_SCU_IsTemperatureSensorReady:00000000 $t
    {standard input}:1062   .text.XMC_SCU_IsTemperatureSensorReady:00000000 XMC_SCU_IsTemperatureSensorReady
    {standard input}:1099   .text.XMC_SCU_IsTemperatureSensorReady:00000024 $d
    {standard input}:1104   .text.XMC_SCU_StartTemperatureMeasurement:00000000 $t
    {standard input}:1109   .text.XMC_SCU_StartTemperatureMeasurement:00000000 XMC_SCU_StartTemperatureMeasurement
    {standard input}:1240   .text.XMC_SCU_IsTemperatureSensorBusy:00000000 XMC_SCU_IsTemperatureSensorBusy
    {standard input}:1170   .text.XMC_SCU_StartTemperatureMeasurement:00000048 $d
    {standard input}:1175   .text.XMC_SCU_GetTemperatureMeasurement:00000000 $t
    {standard input}:1180   .text.XMC_SCU_GetTemperatureMeasurement:00000000 XMC_SCU_GetTemperatureMeasurement
    {standard input}:1230   .text.XMC_SCU_GetTemperatureMeasurement:00000034 $d
    {standard input}:1235   .text.XMC_SCU_IsTemperatureSensorBusy:00000000 $t
    {standard input}:1277   .text.XMC_SCU_IsTemperatureSensorBusy:00000024 $d
    {standard input}:1282   .text.XMC_SCU_WriteToRetentionMemory:00000000 $t
    {standard input}:1287   .text.XMC_SCU_WriteToRetentionMemory:00000000 XMC_SCU_WriteToRetentionMemory
    {standard input}:1348   .text.XMC_SCU_WriteToRetentionMemory:00000048 $d
    {standard input}:1353   .text.XMC_SCU_ReadFromRetentionMemory:00000000 $t
    {standard input}:1358   .text.XMC_SCU_ReadFromRetentionMemory:00000000 XMC_SCU_ReadFromRetentionMemory
    {standard input}:1418   .text.XMC_SCU_ReadFromRetentionMemory:00000044 $d
    {standard input}:1423   .text.XMC_SCU_CLOCK_Init:00000000 $t
    {standard input}:1428   .text.XMC_SCU_CLOCK_Init:00000000 XMC_SCU_CLOCK_Init
    {standard input}:3044   .text.XMC_SCU_CLOCK_SetSystemClockSource:00000000 XMC_SCU_CLOCK_SetSystemClockSource
    {standard input}:4765   .text.XMC_SCU_HIB_EnableHibernateDomain:00000000 XMC_SCU_HIB_EnableHibernateDomain
    {standard input}:5803   .text.XMC_SCU_CLOCK_EnableLowPowerOscillator:00000000 XMC_SCU_CLOCK_EnableLowPowerOscillator
    {standard input}:5756   .text.XMC_SCU_CLOCK_IsLowPowerOscillatorStable:00000000 XMC_SCU_CLOCK_IsLowPowerOscillatorStable
    {standard input}:3386   .text.XMC_SCU_HIB_SetStandbyClockSource:00000000 XMC_SCU_HIB_SetStandbyClockSource
    {standard input}:4566   .text.XMC_SCU_CLOCK_SetBackupClockCalibrationMode:00000000 XMC_SCU_CLOCK_SetBackupClockCalibrationMode
    {standard input}:3451   .text.XMC_SCU_CLOCK_SetSystemClockDivider:00000000 XMC_SCU_CLOCK_SetSystemClockDivider
    {standard input}:3561   .text.XMC_SCU_CLOCK_SetCpuClockDivider:00000000 XMC_SCU_CLOCK_SetCpuClockDivider
    {standard input}:3506   .text.XMC_SCU_CLOCK_SetCcuClockDivider:00000000 XMC_SCU_CLOCK_SetCcuClockDivider
    {standard input}:3616   .text.XMC_SCU_CLOCK_SetPeripheralClockDivider:00000000 XMC_SCU_CLOCK_SetPeripheralClockDivider
    {standard input}:6086   .text.XMC_SCU_CLOCK_EnableHighPerformanceOscillator:00000000 XMC_SCU_CLOCK_EnableHighPerformanceOscillator
    {standard input}:6148   .text.XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable:00000000 XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable
    {standard input}:6410   .text.XMC_SCU_CLOCK_DisableSystemPll:00000000 XMC_SCU_CLOCK_DisableSystemPll
    {standard input}:6366   .text.XMC_SCU_CLOCK_EnableSystemPll:00000000 XMC_SCU_CLOCK_EnableSystemPll
    {standard input}:6454   .text.XMC_SCU_CLOCK_StartSystemPll:00000000 XMC_SCU_CLOCK_StartSystemPll
    {standard input}:1580   .text.XMC_SCU_TRAP_Enable:00000000 $t
    {standard input}:1585   .text.XMC_SCU_TRAP_Enable:00000000 XMC_SCU_TRAP_Enable
    {standard input}:1627   .text.XMC_SCU_TRAP_Enable:00000020 $d
    {standard input}:1632   .text.XMC_SCU_TRAP_Disable:00000000 $t
    {standard input}:1637   .text.XMC_SCU_TRAP_Disable:00000000 XMC_SCU_TRAP_Disable
    {standard input}:1678   .text.XMC_SCU_TRAP_Disable:00000020 $d
    {standard input}:1683   .text.XMC_SCU_TRAP_GetStatus:00000000 $t
    {standard input}:1688   .text.XMC_SCU_TRAP_GetStatus:00000000 XMC_SCU_TRAP_GetStatus
    {standard input}:1719   .text.XMC_SCU_TRAP_GetStatus:00000014 $d
    {standard input}:1724   .text.XMC_SCU_TRAP_Trigger:00000000 $t
    {standard input}:1729   .text.XMC_SCU_TRAP_Trigger:00000000 XMC_SCU_TRAP_Trigger
    {standard input}:1767   .text.XMC_SCU_TRAP_Trigger:00000018 $d
    {standard input}:1772   .text.XMC_SCU_TRAP_ClearStatus:00000000 $t
    {standard input}:1777   .text.XMC_SCU_TRAP_ClearStatus:00000000 XMC_SCU_TRAP_ClearStatus
    {standard input}:1815   .text.XMC_SCU_TRAP_ClearStatus:00000018 $d
    {standard input}:1820   .text.XMC_SCU_PARITY_ClearStatus:00000000 $t
    {standard input}:1825   .text.XMC_SCU_PARITY_ClearStatus:00000000 XMC_SCU_PARITY_ClearStatus
    {standard input}:1866   .text.XMC_SCU_PARITY_ClearStatus:00000020 $d
    {standard input}:1871   .text.XMC_SCU_PARITY_GetStatus:00000000 $t
    {standard input}:1876   .text.XMC_SCU_PARITY_GetStatus:00000000 XMC_SCU_PARITY_GetStatus
    {standard input}:1907   .text.XMC_SCU_PARITY_GetStatus:00000014 $d
    {standard input}:1912   .text.XMC_SCU_PARITY_Enable:00000000 $t
    {standard input}:1917   .text.XMC_SCU_PARITY_Enable:00000000 XMC_SCU_PARITY_Enable
    {standard input}:1958   .text.XMC_SCU_PARITY_Enable:00000020 $d
    {standard input}:1963   .text.XMC_SCU_PARITY_Disable:00000000 $t
    {standard input}:1968   .text.XMC_SCU_PARITY_Disable:00000000 XMC_SCU_PARITY_Disable
    {standard input}:2010   .text.XMC_SCU_PARITY_Disable:00000020 $d
    {standard input}:2015   .text.XMC_SCU_PARITY_EnableTrapGeneration:00000000 $t
    {standard input}:2020   .text.XMC_SCU_PARITY_EnableTrapGeneration:00000000 XMC_SCU_PARITY_EnableTrapGeneration
    {standard input}:2061   .text.XMC_SCU_PARITY_EnableTrapGeneration:00000020 $d
    {standard input}:2066   .text.XMC_SCU_PARITY_DisableTrapGeneration:00000000 $t
    {standard input}:2071   .text.XMC_SCU_PARITY_DisableTrapGeneration:00000000 XMC_SCU_PARITY_DisableTrapGeneration
    {standard input}:2113   .text.XMC_SCU_PARITY_DisableTrapGeneration:00000020 $d
    {standard input}:2118   .text.XMC_SCU_INTERRUPT_EnableNmiRequest:00000000 $t
    {standard input}:2123   .text.XMC_SCU_INTERRUPT_EnableNmiRequest:00000000 XMC_SCU_INTERRUPT_EnableNmiRequest
    {standard input}:2164   .text.XMC_SCU_INTERRUPT_EnableNmiRequest:00000020 $d
    {standard input}:2169   .text.XMC_SCU_INTERRUPT_DisableNmiRequest:00000000 $t
    {standard input}:2174   .text.XMC_SCU_INTERRUPT_DisableNmiRequest:00000000 XMC_SCU_INTERRUPT_DisableNmiRequest
    {standard input}:2216   .text.XMC_SCU_INTERRUPT_DisableNmiRequest:00000020 $d
    {standard input}:2221   .text.XMC_SCU_RESET_AssertPeripheralReset:00000000 $t
    {standard input}:2226   .text.XMC_SCU_RESET_AssertPeripheralReset:00000000 XMC_SCU_RESET_AssertPeripheralReset
    {standard input}:2279   .text.XMC_SCU_RESET_AssertPeripheralReset:00000034 $d
    {standard input}:2284   .text.XMC_SCU_RESET_DeassertPeripheralReset:00000000 $t
    {standard input}:2289   .text.XMC_SCU_RESET_DeassertPeripheralReset:00000000 XMC_SCU_RESET_DeassertPeripheralReset
    {standard input}:2342   .text.XMC_SCU_RESET_DeassertPeripheralReset:00000034 $d
    {standard input}:2347   .text.XMC_SCU_RESET_IsPeripheralResetAsserted:00000000 $t
    {standard input}:2352   .text.XMC_SCU_RESET_IsPeripheralResetAsserted:00000000 XMC_SCU_RESET_IsPeripheralResetAsserted
    {standard input}:2412   .text.XMC_SCU_RESET_IsPeripheralResetAsserted:00000044 $d
    {standard input}:2417   .text.XMC_SCU_CLOCK_GetSystemPllClockFrequency:00000000 $t
    {standard input}:2422   .text.XMC_SCU_CLOCK_GetSystemPllClockFrequency:00000000 XMC_SCU_CLOCK_GetSystemPllClockFrequency
    {standard input}:2515   .text.XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency:00000000 XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency
    {standard input}:2505   .text.XMC_SCU_CLOCK_GetSystemPllClockFrequency:00000078 $d
    {standard input}:2510   .text.XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency:00000000 $t
    {standard input}:2562   .text.XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency:00000028 $d
    {standard input}:2568   .text.XMC_SCU_CLOCK_GetUsbPllClockFrequency:00000000 $t
    {standard input}:2573   .text.XMC_SCU_CLOCK_GetUsbPllClockFrequency:00000000 XMC_SCU_CLOCK_GetUsbPllClockFrequency
    {standard input}:2637   .text.XMC_SCU_CLOCK_GetUsbPllClockFrequency:00000050 $d
    {standard input}:2642   .text.XMC_SCU_CLOCK_GetCcuClockFrequency:00000000 $t
    {standard input}:2647   .text.XMC_SCU_CLOCK_GetCcuClockFrequency:00000000 XMC_SCU_CLOCK_GetCcuClockFrequency
    {standard input}:2689   .text.XMC_SCU_CLOCK_GetCcuClockFrequency:00000028 $d
    {standard input}:2694   .text.XMC_SCU_CLOCK_GetUsbClockFrequency:00000000 $t
    {standard input}:2699   .text.XMC_SCU_CLOCK_GetUsbClockFrequency:00000000 XMC_SCU_CLOCK_GetUsbClockFrequency
    {standard input}:2761   .text.XMC_SCU_CLOCK_GetUsbClockFrequency:00000044 $d
    {standard input}:2766   .text.XMC_SCU_CLOCK_GetEbuClockFrequency:00000000 $t
    {standard input}:2771   .text.XMC_SCU_CLOCK_GetEbuClockFrequency:00000000 XMC_SCU_CLOCK_GetEbuClockFrequency
    {standard input}:2813   .text.XMC_SCU_CLOCK_GetEbuClockFrequency:00000024 $d
    {standard input}:2818   .text.XMC_SCU_CLOCK_GetWdtClockFrequency:00000000 $t
    {standard input}:2823   .text.XMC_SCU_CLOCK_GetWdtClockFrequency:00000000 XMC_SCU_CLOCK_GetWdtClockFrequency
    {standard input}:2894   .text.XMC_SCU_CLOCK_GetWdtClockFrequency:00000050 $d
    {standard input}:2900   .text.XMC_SCU_CLOCK_GetExternalOutputClockFrequency:00000000 $t
    {standard input}:2905   .text.XMC_SCU_CLOCK_GetExternalOutputClockFrequency:00000000 XMC_SCU_CLOCK_GetExternalOutputClockFrequency
    {standard input}:2994   .text.XMC_SCU_CLOCK_GetExternalOutputClockFrequency:0000006c $d
    {standard input}:3000   .text.XMC_SCU_CLOCK_GetPeripheralClockFrequency:00000000 $t
    {standard input}:3005   .text.XMC_SCU_CLOCK_GetPeripheralClockFrequency:00000000 XMC_SCU_CLOCK_GetPeripheralClockFrequency
    {standard input}:3034   .text.XMC_SCU_CLOCK_GetPeripheralClockFrequency:0000001c $d
    {standard input}:3039   .text.XMC_SCU_CLOCK_SetSystemClockSource:00000000 $t
    {standard input}:3086   .text.XMC_SCU_CLOCK_SetSystemClockSource:00000024 $d
    {standard input}:3091   .text.XMC_SCU_CLOCK_SetUsbClockSource:00000000 $t
    {standard input}:3096   .text.XMC_SCU_CLOCK_SetUsbClockSource:00000000 XMC_SCU_CLOCK_SetUsbClockSource
    {standard input}:3138   .text.XMC_SCU_CLOCK_SetUsbClockSource:00000024 $d
    {standard input}:3143   .text.XMC_SCU_CLOCK_SetWdtClockSource:00000000 $t
    {standard input}:3148   .text.XMC_SCU_CLOCK_SetWdtClockSource:00000000 XMC_SCU_CLOCK_SetWdtClockSource
    {standard input}:3190   .text.XMC_SCU_CLOCK_SetWdtClockSource:00000024 $d
    {standard input}:3195   .text.XMC_SCU_CLOCK_SetExternalOutputClockSource:00000000 $t
    {standard input}:3200   .text.XMC_SCU_CLOCK_SetExternalOutputClockSource:00000000 XMC_SCU_CLOCK_SetExternalOutputClockSource
    {standard input}:3245   .text.XMC_SCU_CLOCK_SetExternalOutputClockSource:00000024 $d
    {standard input}:3250   .text.XMC_SCU_CLOCK_SetSystemPllClockSource:00000000 $t
    {standard input}:3255   .text.XMC_SCU_CLOCK_SetSystemPllClockSource:00000000 XMC_SCU_CLOCK_SetSystemPllClockSource
    {standard input}:3311   .text.XMC_SCU_CLOCK_SetSystemPllClockSource:0000003c $d
    {standard input}:3316   .text.XMC_SCU_HIB_SetRtcClockSource:00000000 $t
    {standard input}:3321   .text.XMC_SCU_HIB_SetRtcClockSource:00000000 XMC_SCU_HIB_SetRtcClockSource
    {standard input}:3375   .text.XMC_SCU_HIB_SetRtcClockSource:00000034 $d
    {standard input}:3381   .text.XMC_SCU_HIB_SetStandbyClockSource:00000000 $t
    {standard input}:3440   .text.XMC_SCU_HIB_SetStandbyClockSource:00000034 $d
    {standard input}:3446   .text.XMC_SCU_CLOCK_SetSystemClockDivider:00000000 $t
    {standard input}:3496   .text.XMC_SCU_CLOCK_SetSystemClockDivider:00000024 $d
    {standard input}:3501   .text.XMC_SCU_CLOCK_SetCcuClockDivider:00000000 $t
    {standard input}:3551   .text.XMC_SCU_CLOCK_SetCcuClockDivider:00000024 $d
    {standard input}:3556   .text.XMC_SCU_CLOCK_SetCpuClockDivider:00000000 $t
    {standard input}:3606   .text.XMC_SCU_CLOCK_SetCpuClockDivider:00000024 $d
    {standard input}:3611   .text.XMC_SCU_CLOCK_SetPeripheralClockDivider:00000000 $t
    {standard input}:3661   .text.XMC_SCU_CLOCK_SetPeripheralClockDivider:00000024 $d
    {standard input}:3666   .text.XMC_SCU_CLOCK_SetUsbClockDivider:00000000 $t
    {standard input}:3671   .text.XMC_SCU_CLOCK_SetUsbClockDivider:00000000 XMC_SCU_CLOCK_SetUsbClockDivider
    {standard input}:3716   .text.XMC_SCU_CLOCK_SetUsbClockDivider:00000024 $d
    {standard input}:3721   .text.XMC_SCU_CLOCK_SetEbuClockDivider:00000000 $t
    {standard input}:3726   .text.XMC_SCU_CLOCK_SetEbuClockDivider:00000000 XMC_SCU_CLOCK_SetEbuClockDivider
    {standard input}:3771   .text.XMC_SCU_CLOCK_SetEbuClockDivider:00000024 $d
    {standard input}:3776   .text.XMC_SCU_CLOCK_SetWdtClockDivider:00000000 $t
    {standard input}:3781   .text.XMC_SCU_CLOCK_SetWdtClockDivider:00000000 XMC_SCU_CLOCK_SetWdtClockDivider
    {standard input}:3826   .text.XMC_SCU_CLOCK_SetWdtClockDivider:00000024 $d
    {standard input}:3831   .text.XMC_SCU_CLOCK_SetExternalOutputClockDivider:00000000 $t
    {standard input}:3836   .text.XMC_SCU_CLOCK_SetExternalOutputClockDivider:00000000 XMC_SCU_CLOCK_SetExternalOutputClockDivider
    {standard input}:3883   .text.XMC_SCU_CLOCK_SetExternalOutputClockDivider:0000002c $d
    {standard input}:3888   .text.XMC_SCU_CLOCK_EnableClock:00000000 $t
    {standard input}:3893   .text.XMC_SCU_CLOCK_EnableClock:00000000 XMC_SCU_CLOCK_EnableClock
    {standard input}:3932   .text.XMC_SCU_CLOCK_EnableClock:0000001c $d
    {standard input}:3937   .text.XMC_SCU_CLOCK_DisableClock:00000000 $t
    {standard input}:3942   .text.XMC_SCU_CLOCK_DisableClock:00000000 XMC_SCU_CLOCK_DisableClock
    {standard input}:3981   .text.XMC_SCU_CLOCK_DisableClock:0000001c $d
    {standard input}:3986   .text.XMC_SCU_CLOCK_IsClockEnabled:00000000 $t
    {standard input}:3991   .text.XMC_SCU_CLOCK_IsClockEnabled:00000000 XMC_SCU_CLOCK_IsClockEnabled
    {standard input}:4037   .text.XMC_SCU_CLOCK_IsClockEnabled:00000028 $d
    {standard input}:4042   .text.XMC_SCU_CLOCK_GatePeripheralClock:00000000 $t
    {standard input}:4047   .text.XMC_SCU_CLOCK_GatePeripheralClock:00000000 XMC_SCU_CLOCK_GatePeripheralClock
    {standard input}:4100   .text.XMC_SCU_CLOCK_GatePeripheralClock:00000034 $d
    {standard input}:4105   .text.XMC_SCU_CLOCK_UngatePeripheralClock:00000000 $t
    {standard input}:4110   .text.XMC_SCU_CLOCK_UngatePeripheralClock:00000000 XMC_SCU_CLOCK_UngatePeripheralClock
    {standard input}:4163   .text.XMC_SCU_CLOCK_UngatePeripheralClock:00000034 $d
    {standard input}:4168   .text.XMC_SCU_CLOCK_IsPeripheralClockGated:00000000 $t
    {standard input}:4173   .text.XMC_SCU_CLOCK_IsPeripheralClockGated:00000000 XMC_SCU_CLOCK_IsPeripheralClockGated
    {standard input}:4233   .text.XMC_SCU_CLOCK_IsPeripheralClockGated:00000044 $d
    {standard input}:4238   .text.XMC_SCU_POWER_GetEVR13Voltage:00000000 $t
    {standard input}:4243   .text.XMC_SCU_POWER_GetEVR13Voltage:00000000 XMC_SCU_POWER_GetEVR13Voltage
    {standard input}:4280   .text.XMC_SCU_POWER_GetEVR13Voltage:00000028 $d
    {standard input}:4286   .text.XMC_SCU_POWER_GetEVR33Voltage:00000000 $t
    {standard input}:4291   .text.XMC_SCU_POWER_GetEVR33Voltage:00000000 XMC_SCU_POWER_GetEVR33Voltage
    {standard input}:4329   .text.XMC_SCU_POWER_GetEVR33Voltage:0000002c $d
    {standard input}:4335   .text.XMC_SCU_CLOCK_EnableUsbPll:00000000 $t
    {standard input}:4340   .text.XMC_SCU_CLOCK_EnableUsbPll:00000000 XMC_SCU_CLOCK_EnableUsbPll
    {standard input}:4374   .text.XMC_SCU_CLOCK_EnableUsbPll:0000001c $d
    {standard input}:4379   .text.XMC_SCU_CLOCK_DisableUsbPll:00000000 $t
    {standard input}:4384   .text.XMC_SCU_CLOCK_DisableUsbPll:00000000 XMC_SCU_CLOCK_DisableUsbPll
    {standard input}:4418   .text.XMC_SCU_CLOCK_DisableUsbPll:0000001c $d
    {standard input}:4423   .text.XMC_SCU_CLOCK_StartUsbPll:00000000 $t
    {standard input}:4428   .text.XMC_SCU_CLOCK_StartUsbPll:00000000 XMC_SCU_CLOCK_StartUsbPll
    {standard input}:4514   .text.XMC_SCU_CLOCK_StartUsbPll:00000070 $d
    {standard input}:4519   .text.XMC_SCU_CLOCK_StopUsbPll:00000000 $t
    {standard input}:4524   .text.XMC_SCU_CLOCK_StopUsbPll:00000000 XMC_SCU_CLOCK_StopUsbPll
    {standard input}:4555   .text.XMC_SCU_CLOCK_StopUsbPll:00000014 $d
    {standard input}:4561   .text.XMC_SCU_CLOCK_SetBackupClockCalibrationMode:00000000 $t
    {standard input}:4626   .text.XMC_SCU_CLOCK_SetBackupClockCalibrationMode:00000048 $d
    {standard input}:4631   .text.XMC_SCU_POWER_EnableUsb:00000000 $t
    {standard input}:4636   .text.XMC_SCU_POWER_EnableUsb:00000000 XMC_SCU_POWER_EnableUsb
    {standard input}:4667   .text.XMC_SCU_POWER_EnableUsb:00000014 $d
    {standard input}:4672   .text.XMC_SCU_POWER_DisableUsb:00000000 $t
    {standard input}:4677   .text.XMC_SCU_POWER_DisableUsb:00000000 XMC_SCU_POWER_DisableUsb
    {standard input}:4708   .text.XMC_SCU_POWER_DisableUsb:00000014 $d
    {standard input}:4713   .text.XMC_SCU_CLOCK_IsUsbPllLocked:00000000 $t
    {standard input}:4718   .text.XMC_SCU_CLOCK_IsUsbPllLocked:00000000 XMC_SCU_CLOCK_IsUsbPllLocked
    {standard input}:4755   .text.XMC_SCU_CLOCK_IsUsbPllLocked:00000020 $d
    {standard input}:4760   .text.XMC_SCU_HIB_EnableHibernateDomain:00000000 $t
    {standard input}:4832   .text.XMC_SCU_HIB_EnableHibernateDomain:00000050 $d
    {standard input}:4838   .text.XMC_SCU_HIB_DisableHibernateDomain:00000000 $t
    {standard input}:4843   .text.XMC_SCU_HIB_DisableHibernateDomain:00000000 XMC_SCU_HIB_DisableHibernateDomain
    {standard input}:4878   .text.XMC_SCU_HIB_DisableHibernateDomain:0000001c $d
    {standard input}:4884   .text.XMC_SCU_HIB_IsHibernateDomainEnabled:00000000 $t
    {standard input}:4889   .text.XMC_SCU_HIB_IsHibernateDomainEnabled:00000000 XMC_SCU_HIB_IsHibernateDomainEnabled
    {standard input}:4940   .text.XMC_SCU_HIB_IsHibernateDomainEnabled:00000034 $d
    {standard input}:4946   .text.XMC_SCU_HIB_EnableInternalSlowClock:00000000 $t
    {standard input}:4951   .text.XMC_SCU_HIB_EnableInternalSlowClock:00000000 XMC_SCU_HIB_EnableInternalSlowClock
    {standard input}:4993   .text.XMC_SCU_HIB_EnableInternalSlowClock:00000028 $d
    {standard input}:4999   .text.XMC_SCU_HIB_DisableInternalSlowClock:00000000 $t
    {standard input}:5004   .text.XMC_SCU_HIB_DisableInternalSlowClock:00000000 XMC_SCU_HIB_DisableInternalSlowClock
    {standard input}:5046   .text.XMC_SCU_HIB_DisableInternalSlowClock:00000028 $d
    {standard input}:5052   .text.XMC_SCU_HIB_ClearEventStatus:00000000 $t
    {standard input}:5057   .text.XMC_SCU_HIB_ClearEventStatus:00000000 XMC_SCU_HIB_ClearEventStatus
    {standard input}:5104   .text.XMC_SCU_HIB_ClearEventStatus:00000028 $d
    {standard input}:5110   .text.XMC_SCU_HIB_TriggerEvent:00000000 $t
    {standard input}:5115   .text.XMC_SCU_HIB_TriggerEvent:00000000 XMC_SCU_HIB_TriggerEvent
    {standard input}:5162   .text.XMC_SCU_HIB_TriggerEvent:00000028 $d
    {standard input}:5168   .text.XMC_SCU_HIB_EnableEvent:00000000 $t
    {standard input}:5173   .text.XMC_SCU_HIB_EnableEvent:00000000 XMC_SCU_HIB_EnableEvent
    {standard input}:5223   .text.XMC_SCU_HIB_EnableEvent:00000030 $d
    {standard input}:5229   .text.XMC_SCU_HIB_DisableEvent:00000000 $t
    {standard input}:5234   .text.XMC_SCU_HIB_DisableEvent:00000000 XMC_SCU_HIB_DisableEvent
    {standard input}:5285   .text.XMC_SCU_HIB_DisableEvent:00000030 $d
    {standard input}:5291   .text.XMC_SCU_HIB_EnterHibernateState:00000000 $t
    {standard input}:5296   .text.XMC_SCU_HIB_EnterHibernateState:00000000 XMC_SCU_HIB_EnterHibernateState
    {standard input}:5338   .text.XMC_SCU_HIB_EnterHibernateState:00000028 $d
    {standard input}:5344   .text.XMC_SCU_HIB_EnterHibernateStateEx:00000000 $t
    {standard input}:5349   .text.XMC_SCU_HIB_EnterHibernateStateEx:00000000 XMC_SCU_HIB_EnterHibernateStateEx
    {standard input}:5388   .text.XMC_SCU_HIB_SetWakeupTriggerInput:00000000 $t
    {standard input}:5393   .text.XMC_SCU_HIB_SetWakeupTriggerInput:00000000 XMC_SCU_HIB_SetWakeupTriggerInput
    {standard input}:5456   .text.XMC_SCU_HIB_SetWakeupTriggerInput:00000044 $d
    {standard input}:5462   .text.XMC_SCU_HIB_SetPinMode:00000000 $t
    {standard input}:5467   .text.XMC_SCU_HIB_SetPinMode:00000000 XMC_SCU_HIB_SetPinMode
    {standard input}:5534   .text.XMC_SCU_HIB_SetPinMode:0000004c $d
    {standard input}:5540   .text.XMC_SCU_HIB_SetPinOutputLevel:00000000 $t
    {standard input}:5545   .text.XMC_SCU_HIB_SetPinOutputLevel:00000000 XMC_SCU_HIB_SetPinOutputLevel
    {standard input}:5608   .text.XMC_SCU_HIB_SetPinOutputLevel:0000004c $d
    {standard input}:5614   .text.XMC_SCU_HIB_SetInput0:00000000 $t
    {standard input}:5619   .text.XMC_SCU_HIB_SetInput0:00000000 XMC_SCU_HIB_SetInput0
    {standard input}:5682   .text.XMC_SCU_HIB_SetInput0:00000044 $d
    {standard input}:5688   .text.XMC_SCU_HIB_SetSR0Input:00000000 $t
    {standard input}:5693   .text.XMC_SCU_HIB_SetSR0Input:00000000 XMC_SCU_HIB_SetSR0Input
    {standard input}:5745   .text.XMC_SCU_HIB_SetSR0Input:00000034 $d
    {standard input}:5751   .text.XMC_SCU_CLOCK_IsLowPowerOscillatorStable:00000000 $t
    {standard input}:5793   .text.XMC_SCU_CLOCK_IsLowPowerOscillatorStable:00000020 $d
    {standard input}:5798   .text.XMC_SCU_CLOCK_EnableLowPowerOscillator:00000000 $t
    {standard input}:5873   .text.XMC_SCU_CLOCK_EnableLowPowerOscillator:0000005c $d
    {standard input}:5879   .text.XMC_SCU_CLOCK_DisableLowPowerOscillator:00000000 $t
    {standard input}:5884   .text.XMC_SCU_CLOCK_DisableLowPowerOscillator:00000000 XMC_SCU_CLOCK_DisableLowPowerOscillator
    {standard input}:5926   .text.XMC_SCU_CLOCK_DisableLowPowerOscillator:00000028 $d
    {standard input}:5932   .text.XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput:00000000 $t
    {standard input}:5937   .text.XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput:00000000 XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput
    {standard input}:5979   .text.XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput:00000028 $d
    {standard input}:5985   .text.XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput:00000000 $t
    {standard input}:5990   .text.XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput:00000000 XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput
    {standard input}:6033   .text.XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput:0000002c $d
    {standard input}:6039   .text.XMC_SCU_CLOCK_GetLowPowerOscillatorGeneralPurposeInputStatus:00000000 $t
    {standard input}:6044   .text.XMC_SCU_CLOCK_GetLowPowerOscillatorGeneralPurposeInputStatus:00000000 XMC_SCU_CLOCK_GetLowPowerOscillatorGeneralPurposeInputStatus
    {standard input}:6076   .text.XMC_SCU_CLOCK_GetLowPowerOscillatorGeneralPurposeInputStatus:00000018 $d
    {standard input}:6081   .text.XMC_SCU_CLOCK_EnableHighPerformanceOscillator:00000000 $t
    {standard input}:6136   .text.XMC_SCU_CLOCK_EnableHighPerformanceOscillator:00000044 $d
    {standard input}:6143   .text.XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable:00000000 $t
    {standard input}:6185   .text.XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable:00000024 $d
    {standard input}:6190   .text.XMC_SCU_CLOCK_DisableHighPerformanceOscillator:00000000 $t
    {standard input}:6195   .text.XMC_SCU_CLOCK_DisableHighPerformanceOscillator:00000000 XMC_SCU_CLOCK_DisableHighPerformanceOscillator
    {standard input}:6228   .text.XMC_SCU_CLOCK_DisableHighPerformanceOscillator:00000018 $d
    {standard input}:6233   .text.XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput:00000000 $t
    {standard input}:6238   .text.XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput:00000000 XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput
    {standard input}:6271   .text.XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput:00000018 $d
    {standard input}:6276   .text.XMC_SCU_CLOCK_DisableHighPerformanceOscillatorGeneralPurposeInput:00000000 $t
    {standard input}:6281   .text.XMC_SCU_CLOCK_DisableHighPerformanceOscillatorGeneralPurposeInput:00000000 XMC_SCU_CLOCK_DisableHighPerformanceOscillatorGeneralPurposeInput
    {standard input}:6314   .text.XMC_SCU_CLOCK_DisableHighPerformanceOscillatorGeneralPurposeInput:00000018 $d
    {standard input}:6319   .text.XMC_SCU_CLOCK_GetHighPerformanceOscillatorGeneralPurposeInputStatus:00000000 $t
    {standard input}:6324   .text.XMC_SCU_CLOCK_GetHighPerformanceOscillatorGeneralPurposeInputStatus:00000000 XMC_SCU_CLOCK_GetHighPerformanceOscillatorGeneralPurposeInputStatus
    {standard input}:6356   .text.XMC_SCU_CLOCK_GetHighPerformanceOscillatorGeneralPurposeInputStatus:00000018 $d
    {standard input}:6361   .text.XMC_SCU_CLOCK_EnableSystemPll:00000000 $t
    {standard input}:6400   .text.XMC_SCU_CLOCK_EnableSystemPll:0000001c $d
    {standard input}:6405   .text.XMC_SCU_CLOCK_DisableSystemPll:00000000 $t
    {standard input}:6444   .text.XMC_SCU_CLOCK_DisableSystemPll:0000001c $d
    {standard input}:6449   .text.XMC_SCU_CLOCK_StartSystemPll:00000000 $t
    {standard input}:6730   .text.XMC_SCU_CLOCK_StepSystemPllFrequency:00000000 XMC_SCU_CLOCK_StepSystemPllFrequency
    {standard input}:6672   .text.XMC_SCU_CLOCK_StartSystemPll:0000015c $d
    {standard input}:6682   .text.XMC_SCU_CLOCK_StopSystemPll:00000000 $t
    {standard input}:6687   .text.XMC_SCU_CLOCK_StopSystemPll:00000000 XMC_SCU_CLOCK_StopSystemPll
    {standard input}:6720   .text.XMC_SCU_CLOCK_StopSystemPll:00000018 $d
    {standard input}:6725   .text.XMC_SCU_CLOCK_StepSystemPllFrequency:00000000 $t
    {standard input}:6775   .text.XMC_SCU_CLOCK_StepSystemPllFrequency:00000028 $d
    {standard input}:6780   .text.XMC_SCU_CLOCK_IsSystemPllLocked:00000000 $t
    {standard input}:6785   .text.XMC_SCU_CLOCK_IsSystemPllLocked:00000000 XMC_SCU_CLOCK_IsSystemPllLocked
    {standard input}:6822   .text.XMC_SCU_CLOCK_IsSystemPllLocked:00000020 $d
    {standard input}:6827   .text.XMC_SCU_INTERRUPT_SetEventHandler:00000000 $t
    {standard input}:6832   .text.XMC_SCU_INTERRUPT_SetEventHandler:00000000 XMC_SCU_INTERRUPT_SetEventHandler
    {standard input}:6911   .text.XMC_SCU_INTERRUPT_SetEventHandler:00000054 $d
    {standard input}:6916   .text.XMC_SCU_IRQHandler:00000000 $t
    {standard input}:6921   .text.XMC_SCU_IRQHandler:00000000 XMC_SCU_IRQHandler
    {standard input}:6999   .text.XMC_SCU_IRQHandler:0000005c $d
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
SystemCoreClock
SystemCoreClockUpdate
OSCHP_GetFrequency
