<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2017.03.01.18:01:25"
 outputDirectory="/home/patrick/Documents/Coursework/DiRCC/fpga/poets_routing/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone V"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="5CSEMA5F31C6"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="6"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="50000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="input_east" kind="avalon_streaming" start="0">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="8" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="4" />
   <port name="input_east_data" direction="input" role="data" width="32" />
   <port name="input_east_valid" direction="input" role="valid" width="1" />
   <port name="input_east_ready" direction="output" role="ready" width="1" />
   <port
       name="input_east_startofpacket"
       direction="input"
       role="startofpacket"
       width="1" />
   <port
       name="input_east_endofpacket"
       direction="input"
       role="endofpacket"
       width="1" />
   <port name="input_east_empty" direction="input" role="empty" width="2" />
  </interface>
  <interface name="input_north" kind="avalon_streaming" start="0">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="8" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="4" />
   <port name="input_north_data" direction="input" role="data" width="32" />
   <port name="input_north_valid" direction="input" role="valid" width="1" />
   <port name="input_north_ready" direction="output" role="ready" width="1" />
   <port
       name="input_north_startofpacket"
       direction="input"
       role="startofpacket"
       width="1" />
   <port
       name="input_north_endofpacket"
       direction="input"
       role="endofpacket"
       width="1" />
   <port name="input_north_empty" direction="input" role="empty" width="2" />
  </interface>
  <interface name="input_poets" kind="avalon_streaming" start="0">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="8" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="4" />
   <port name="input_poets_data" direction="input" role="data" width="32" />
   <port name="input_poets_valid" direction="input" role="valid" width="1" />
   <port name="input_poets_ready" direction="output" role="ready" width="1" />
   <port
       name="input_poets_startofpacket"
       direction="input"
       role="startofpacket"
       width="1" />
   <port
       name="input_poets_endofpacket"
       direction="input"
       role="endofpacket"
       width="1" />
   <port name="input_poets_empty" direction="input" role="empty" width="2" />
  </interface>
  <interface name="input_south" kind="avalon_streaming" start="0">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="8" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="4" />
   <port name="input_south_data" direction="input" role="data" width="32" />
   <port name="input_south_valid" direction="input" role="valid" width="1" />
   <port name="input_south_ready" direction="output" role="ready" width="1" />
   <port
       name="input_south_startofpacket"
       direction="input"
       role="startofpacket"
       width="1" />
   <port
       name="input_south_endofpacket"
       direction="input"
       role="endofpacket"
       width="1" />
   <port name="input_south_empty" direction="input" role="empty" width="2" />
  </interface>
  <interface name="input_west" kind="avalon_streaming" start="0">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="8" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="4" />
   <port name="input_west_data" direction="input" role="data" width="32" />
   <port name="input_west_valid" direction="input" role="valid" width="1" />
   <port name="input_west_ready" direction="output" role="ready" width="1" />
   <port
       name="input_west_startofpacket"
       direction="input"
       role="startofpacket"
       width="1" />
   <port
       name="input_west_endofpacket"
       direction="input"
       role="endofpacket"
       width="1" />
   <port name="input_west_empty" direction="input" role="empty" width="2" />
  </interface>
  <interface name="output_east" kind="avalon_streaming" start="1">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="8" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="4" />
   <port name="output_east_data" direction="output" role="data" width="32" />
   <port name="output_east_valid" direction="output" role="valid" width="1" />
   <port name="output_east_ready" direction="input" role="ready" width="1" />
   <port
       name="output_east_startofpacket"
       direction="output"
       role="startofpacket"
       width="1" />
   <port
       name="output_east_endofpacket"
       direction="output"
       role="endofpacket"
       width="1" />
   <port name="output_east_empty" direction="output" role="empty" width="2" />
  </interface>
  <interface name="output_north" kind="avalon_streaming" start="1">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="8" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="4" />
   <port name="output_north_data" direction="output" role="data" width="32" />
   <port name="output_north_valid" direction="output" role="valid" width="1" />
   <port name="output_north_ready" direction="input" role="ready" width="1" />
   <port
       name="output_north_startofpacket"
       direction="output"
       role="startofpacket"
       width="1" />
   <port
       name="output_north_endofpacket"
       direction="output"
       role="endofpacket"
       width="1" />
   <port name="output_north_empty" direction="output" role="empty" width="2" />
  </interface>
  <interface name="output_poets" kind="avalon_streaming" start="1">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="8" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="4" />
   <port name="output_poets_data" direction="output" role="data" width="32" />
   <port name="output_poets_valid" direction="output" role="valid" width="1" />
   <port name="output_poets_ready" direction="input" role="ready" width="1" />
   <port
       name="output_poets_startofpacket"
       direction="output"
       role="startofpacket"
       width="1" />
   <port
       name="output_poets_endofpacket"
       direction="output"
       role="endofpacket"
       width="1" />
   <port name="output_poets_empty" direction="output" role="empty" width="2" />
  </interface>
  <interface name="output_south" kind="avalon_streaming" start="1">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="8" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="4" />
   <port name="output_south_data" direction="output" role="data" width="32" />
   <port name="output_south_valid" direction="output" role="valid" width="1" />
   <port name="output_south_ready" direction="input" role="ready" width="1" />
   <port
       name="output_south_startofpacket"
       direction="output"
       role="startofpacket"
       width="1" />
   <port
       name="output_south_endofpacket"
       direction="output"
       role="endofpacket"
       width="1" />
   <port name="output_south_empty" direction="output" role="empty" width="2" />
  </interface>
  <interface name="output_west" kind="avalon_streaming" start="1">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="8" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="4" />
   <port name="output_west_data" direction="output" role="data" width="32" />
   <port name="output_west_valid" direction="output" role="valid" width="1" />
   <port name="output_west_ready" direction="input" role="ready" width="1" />
   <port
       name="output_west_startofpacket"
       direction="output"
       role="startofpacket"
       width="1" />
   <port
       name="output_west_endofpacket"
       direction="output"
       role="endofpacket"
       width="1" />
   <port name="output_west_empty" direction="output" role="empty" width="2" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="reset_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="poets_routing:1.0:AUTO_CLK_CLOCK_DOMAIN=-1,AUTO_CLK_CLOCK_RATE=-1,AUTO_CLK_RESET_DOMAIN=-1,AUTO_DEVICE=5CSEMA5F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=6,AUTO_GENERATION_ID=1488391285,AUTO_UNIQUE_ID=(clock_source:16.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=16,SYMBOLS_PER_BEAT=4,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=16,SYMBOLS_PER_BEAT=4,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=16,SYMBOLS_PER_BEAT=4,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=16,SYMBOLS_PER_BEAT=4,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=1,USE_STORE_FORWARD=0)(multiplexer:16.1:bitsPerSymbol=8,errorWidth=0,inErrorWidth=0,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,numInputInterfaces=5,outChannelWidth=3,packetScheduling=true,schedulingSize=2,symbolsPerBeat=4,useHighBitsOfChannel=true,usePackets=true)(demultiplexer:16.1:bitsPerSymbol=8,errorWidth=0,inChannelWidth=3,inErrorWidth=0,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,numOutputInterfaces=5,symbolsPerBeat=4,useHighBitsOfChannel=true,usePackets=true)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)"
   instancePathKey="poets_routing"
   kind="poets_routing"
   version="1.0"
   name="poets_routing">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1488391285" />
  <parameter name="AUTO_DEVICE" value="5CSEMA5F31C6" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6" />
  <generatedFiles>
   <file
       path="/home/patrick/Documents/Coursework/DiRCC/fpga/poets_routing/synthesis/poets_routing.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/patrick/Documents/Coursework/DiRCC/fpga/poets_routing/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/patrick/Documents/Coursework/DiRCC/fpga/poets_routing/synthesis/submodules/poets_routing_input_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/patrick/Documents/Coursework/DiRCC/fpga/poets_routing/synthesis/submodules/poets_routing_output_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/patrick/Documents/Coursework/DiRCC/fpga/poets_routing/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/patrick/Documents/Coursework/DiRCC/fpga/poets_routing/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/patrick/Documents/Coursework/DiRCC/fpga/poets_routing/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/patrick/Documents/Coursework/DiRCC/fpga/poets_routing.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/opt/intelFPGA_lite/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/opt/intelFPGA_lite/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="/opt/intelFPGA_lite/16.1/ip/altera/avalon_st/altera_avalon_st_multiplexer/avalon-st_multiplexer_hw.tcl" />
   <file
       path="/opt/intelFPGA_lite/16.1/ip/altera/avalon_st/altera_avalon_st_demultiplexer/avalon-st_demultiplexer_hw.tcl" />
   <file
       path="/opt/intelFPGA_lite/16.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="poets_routing">queue size: 0 starting:poets_routing "poets_routing"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>7</b> modules, <b>17</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>8</b> modules, <b>19</b> connections]]></message>
   <message level="Debug" culprit="poets_routing"><![CDATA["<b>poets_routing</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="poets_routing"><![CDATA["<b>poets_routing</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="poets_routing"><![CDATA["<b>poets_routing</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="poets_routing"><![CDATA["<b>poets_routing</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="poets_routing"><![CDATA["<b>poets_routing</b>" reuses <b>multiplexer</b> "<b>submodules/poets_routing_input_mux</b>"]]></message>
   <message level="Debug" culprit="poets_routing"><![CDATA["<b>poets_routing</b>" reuses <b>demultiplexer</b> "<b>submodules/poets_routing_output_demux</b>"]]></message>
   <message level="Debug" culprit="poets_routing"><![CDATA["<b>poets_routing</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="poets_routing">queue size: 6 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="input_fifo_0"><![CDATA["<b>poets_routing</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>input_fifo_0</b>"]]></message>
   <message level="Debug" culprit="poets_routing">queue size: 2 starting:multiplexer "submodules/poets_routing_input_mux"</message>
   <message level="Info" culprit="input_mux"><![CDATA["<b>poets_routing</b>" instantiated <b>multiplexer</b> "<b>input_mux</b>"]]></message>
   <message level="Debug" culprit="poets_routing">queue size: 1 starting:demultiplexer "submodules/poets_routing_output_demux"</message>
   <message level="Info" culprit="output_demux"><![CDATA["<b>poets_routing</b>" instantiated <b>demultiplexer</b> "<b>output_demux</b>"]]></message>
   <message level="Debug" culprit="poets_routing">queue size: 0 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>poets_routing</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=16,SYMBOLS_PER_BEAT=4,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=1,USE_STORE_FORWARD=0"
   instancePathKey="poets_routing:.:input_fifo_0"
   kind="altera_avalon_sc_fifo"
   version="16.1"
   name="altera_avalon_sc_fifo">
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <generatedFiles>
   <file
       path="/home/patrick/Documents/Coursework/DiRCC/fpga/poets_routing/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/opt/intelFPGA_lite/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/opt/intelFPGA_lite/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="poets_routing"
     as="input_fifo_0,input_fifo_1,input_fifo_2,input_fifo_4" />
  <messages>
   <message level="Debug" culprit="poets_routing">queue size: 6 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="input_fifo_0"><![CDATA["<b>poets_routing</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>input_fifo_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="multiplexer:16.1:bitsPerSymbol=8,errorWidth=0,inErrorWidth=0,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,numInputInterfaces=5,outChannelWidth=3,packetScheduling=true,schedulingSize=2,symbolsPerBeat=4,useHighBitsOfChannel=true,usePackets=true"
   instancePathKey="poets_routing:.:input_mux"
   kind="multiplexer"
   version="16.1"
   name="poets_routing_input_mux">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="usePackets" value="true" />
  <parameter name="numInputInterfaces" value="5" />
  <parameter name="schedulingSize" value="2" />
  <parameter name="bitsPerSymbol" value="8" />
  <parameter name="packetScheduling" value="true" />
  <parameter name="errorWidth" value="0" />
  <parameter name="outChannelWidth" value="3" />
  <parameter name="inUseEmptyPort" value="AUTO" />
  <parameter name="useHighBitsOfChannel" value="true" />
  <parameter name="symbolsPerBeat" value="4" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="/home/patrick/Documents/Coursework/DiRCC/fpga/poets_routing/synthesis/submodules/poets_routing_input_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/opt/intelFPGA_lite/16.1/ip/altera/avalon_st/altera_avalon_st_multiplexer/avalon-st_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="poets_routing" as="input_mux" />
  <messages>
   <message level="Debug" culprit="poets_routing">queue size: 2 starting:multiplexer "submodules/poets_routing_input_mux"</message>
   <message level="Info" culprit="input_mux"><![CDATA["<b>poets_routing</b>" instantiated <b>multiplexer</b> "<b>input_mux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="demultiplexer:16.1:bitsPerSymbol=8,errorWidth=0,inChannelWidth=3,inErrorWidth=0,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,numOutputInterfaces=5,symbolsPerBeat=4,useHighBitsOfChannel=true,usePackets=true"
   instancePathKey="poets_routing:.:output_demux"
   kind="demultiplexer"
   version="16.1"
   name="poets_routing_output_demux">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="useHighBitsOfChannel" value="true" />
  <parameter name="usePackets" value="true" />
  <parameter name="symbolsPerBeat" value="4" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inChannelWidth" value="3" />
  <parameter name="bitsPerSymbol" value="8" />
  <parameter name="errorWidth" value="0" />
  <parameter name="inUsePackets" value="true" />
  <parameter name="inUseEmptyPort" value="AUTO" />
  <parameter name="numOutputInterfaces" value="5" />
  <generatedFiles>
   <file
       path="/home/patrick/Documents/Coursework/DiRCC/fpga/poets_routing/synthesis/submodules/poets_routing_output_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/opt/intelFPGA_lite/16.1/ip/altera/avalon_st/altera_avalon_st_demultiplexer/avalon-st_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="poets_routing" as="output_demux" />
  <messages>
   <message level="Debug" culprit="poets_routing">queue size: 1 starting:demultiplexer "submodules/poets_routing_output_demux"</message>
   <message level="Info" culprit="output_demux"><![CDATA["<b>poets_routing</b>" instantiated <b>demultiplexer</b> "<b>output_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:16.1:ADAPT_RESET_REQUEST=0,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=1,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=0,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0"
   instancePathKey="poets_routing:.:rst_controller"
   kind="altera_reset_controller"
   version="16.1"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="/home/patrick/Documents/Coursework/DiRCC/fpga/poets_routing/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/patrick/Documents/Coursework/DiRCC/fpga/poets_routing/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/patrick/Documents/Coursework/DiRCC/fpga/poets_routing/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/opt/intelFPGA_lite/16.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="poets_routing" as="rst_controller" />
  <messages>
   <message level="Debug" culprit="poets_routing">queue size: 0 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>poets_routing</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
</deploy>
