
;; Function BUF_init (BUF_init, funcdef_no=0, decl_uid=5700, cgraph_uid=1, symbol_order=0)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r121 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r120 costs: LO_REGS:2000 HI_REGS:4000 CALLER_SAVE_REGS:4000 EVEN_REG:4000 GENERAL_REGS:4000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r119 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r116 costs: LO_REGS:0 HI_REGS:6000 CALLER_SAVE_REGS:6000 EVEN_REG:6000 GENERAL_REGS:6000 VFP_D0_D7_REGS:59000 VFP_LO_REGS:59000 ALL_REGS:59000 MEM:35000
  r115 costs: LO_REGS:0 HI_REGS:4000 CALLER_SAVE_REGS:4000 EVEN_REG:4000 GENERAL_REGS:4000 VFP_D0_D7_REGS:40000 VFP_LO_REGS:40000 ALL_REGS:40000 MEM:21000
  r113 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:100000 VFP_LO_REGS:100000 ALL_REGS:100000 MEM:61000


Pass 1 for finding pseudo/allocno costs

    r121: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r120: preferred LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r119: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r118: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r113: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r121 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r120 costs: LO_REGS:2000 HI_REGS:6000 CALLER_SAVE_REGS:6000 EVEN_REG:6000 GENERAL_REGS:4000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r119 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r116 costs: LO_REGS:0 HI_REGS:6000 CALLER_SAVE_REGS:6000 EVEN_REG:6000 GENERAL_REGS:6000 VFP_D0_D7_REGS:60000 VFP_LO_REGS:60000 ALL_REGS:60000 MEM:40000
  r115 costs: LO_REGS:0 HI_REGS:4000 CALLER_SAVE_REGS:4000 EVEN_REG:4000 GENERAL_REGS:4000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000
  r113 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:105000 VFP_LO_REGS:105000 ALL_REGS:105000 MEM:70000

;;   ======================================================
;;   -- basic block 2 from 30 to 27 -- before reload
;;   ======================================================

;;	  0--> b  0: i   8 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  30 r119=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   2 r113=r119                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  32 r121=r2                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  16 r116=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i   4 r115=r121                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i  31 r120=r1                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  6--> b  0: i   9 [r113]=r120                             :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  10 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  11 [r113+0x4]=r115                         :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  13 loc r113                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  14 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  15 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  17 [r113+0xc]=r116                         :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  18 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  20 [r113+0x8]=r116                         :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  21 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  23 [r113+0x10]=r116                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  24 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  25 [r113+0x14]=r115                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  26 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  27 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 11
;;   new head = 8
;;   new tail = 27


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


BUF_init

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d,1u} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,7u} r115={1d,2u} r116={1d,3u} r119={1d,1u} r120={1d,1u} r121={1d,1u} 
;;    total ref usage 56{31d,25u,0e} in 23{23 regular + 0 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)
(note 6 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 6 5 2 NOTE_INSN_DELETED)
(note 5 3 8 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 8 5 30 2 (debug_marker) "../System/buf.c":36:2 -1
     (nil))
(insn 30 8 2 2 (set (reg:SI 119)
        (reg:SI 0 r0 [ buf_handle ])) "../System/buf.c":34:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ buf_handle ])
        (nil)))
(insn 2 30 32 2 (set (reg/v/f:SI 113 [ buf_handle ])
        (reg:SI 119)) "../System/buf.c":34:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119)
        (nil)))
(insn 32 2 16 2 (set (reg:SI 121)
        (reg:SI 2 r2 [ buf_length ])) "../System/buf.c":34:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ buf_length ])
        (nil)))
(insn 16 32 4 2 (set (reg:SI 116)
        (const_int 0 [0])) "../System/buf.c":47:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 4 16 31 2 (set (reg/v:SI 115 [ buf_length ])
        (reg:SI 121)) "../System/buf.c":34:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 121)
        (nil)))
(insn 31 4 9 2 (set (reg:SI 120)
        (reg:SI 1 r1 [ buffer_ptr ])) "../System/buf.c":34:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ buffer_ptr ])
        (nil)))
(insn 9 31 10 2 (set (mem/f:SI (reg/v/f:SI 113 [ buf_handle ]) [3 buf_handle_2(D)->buffer+0 S4 A32])
        (reg:SI 120)) "../System/buf.c":36:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 120)
        (nil)))
(debug_insn 10 9 11 2 (debug_marker) "../System/buf.c":37:2 -1
     (nil))
(insn 11 10 12 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ buf_handle ])
                (const_int 4 [0x4])) [1 buf_handle_2(D)->length+0 S4 A32])
        (reg/v:SI 115 [ buf_length ])) "../System/buf.c":37:21 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../System/buf.c":41:2 -1
     (nil))
(debug_insn 13 12 14 2 (var_location:SI buf_handle (reg/v/f:SI 113 [ buf_handle ])) "../System/buf.c":41:2 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker:BLK) "../System/buf.c":45:18 -1
     (nil))
(debug_insn 15 14 17 2 (debug_marker) "../System/buf.c":47:2 -1
     (nil))
(insn 17 15 18 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ buf_handle ])
                (const_int 12 [0xc])) [1 buf_handle_2(D)->front+0 S4 A32])
        (reg:SI 116)) "../System/buf.c":47:20 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 18 17 20 2 (debug_marker) "../System/buf.c":48:2 -1
     (nil))
(insn 20 18 21 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ buf_handle ])
                (const_int 8 [0x8])) [1 buf_handle_2(D)->rear+0 S4 A32])
        (reg:SI 116)) "../System/buf.c":48:19 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 21 20 23 2 (debug_marker) "../System/buf.c":49:2 -1
     (nil))
(insn 23 21 24 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ buf_handle ])
                (const_int 16 [0x10])) [1 buf_handle_2(D)->data_size+0 S4 A32])
        (reg:SI 116)) "../System/buf.c":49:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 116)
        (nil)))
(debug_insn 24 23 25 2 (debug_marker) "../System/buf.c":50:2 -1
     (nil))
(insn 25 24 26 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ buf_handle ])
                (const_int 20 [0x14])) [1 buf_handle_2(D)->free_size+0 S4 A32])
        (reg/v:SI 115 [ buf_length ])) "../System/buf.c":50:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 115 [ buf_length ])
        (expr_list:REG_DEAD (reg/v/f:SI 113 [ buf_handle ])
            (nil))))
(debug_insn 26 25 27 2 (debug_marker) "../System/buf.c":52:2 -1
     (nil))
(debug_insn 27 26 33 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) "../System/buf.c":41:2 -1
     (nil))
(note 33 27 0 NOTE_INSN_DELETED)

;; Function BUF_flush (BUF_flush, funcdef_no=1, decl_uid=5702, cgraph_uid=2, symbol_order=1)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r121 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r119 costs: LO_REGS:0 HI_REGS:4000 CALLER_SAVE_REGS:4000 EVEN_REG:4000 GENERAL_REGS:4000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r116 costs: LO_REGS:2000 HI_REGS:8000 CALLER_SAVE_REGS:8000 EVEN_REG:8000 GENERAL_REGS:8000 VFP_D0_D7_REGS:74000 VFP_LO_REGS:74000 ALL_REGS:74000 MEM:45000
  r115 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:85000 VFP_LO_REGS:85000 ALL_REGS:85000 MEM:51000


Pass 1 for finding pseudo/allocno costs

    r121: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r120: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r114: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r121 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r119 costs: LO_REGS:0 HI_REGS:4000 CALLER_SAVE_REGS:4000 EVEN_REG:4000 GENERAL_REGS:4000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r116 costs: LO_REGS:2000 HI_REGS:10000 CALLER_SAVE_REGS:10000 EVEN_REG:10000 GENERAL_REGS:8000 VFP_D0_D7_REGS:90000 VFP_LO_REGS:90000 ALL_REGS:75000 MEM:60000
  r115 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:90000 VFP_LO_REGS:90000 ALL_REGS:90000 MEM:60000

;;   ======================================================
;;   -- basic block 2 from 26 to 24 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  26 r121=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   2 r115=r121                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   7 r116=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  16 r119=[r115+0x4]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i   8 [r115+0xc]=r116                         :cortex_m4_a:@GENERAL_REGS+0(0)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i   9 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  11 [r115+0x8]=r116                         :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  14 [r115+0x10]=r116                        :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  15 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  17 [r115+0x14]=r119                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  18 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  23 r0=r116                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  24 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 9
;;   new head = 6
;;   new tail = 24


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


BUF_flush

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r115={1d,5u} r116={1d,4u} r119={1d,1u} r121={1d,1u} 
;;    total ref usage 51{30d,21u,0e} in 15{15 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 26 2 (debug_marker) "../System/buf.c":47:2 -1
     (nil))
(insn 26 6 2 2 (set (reg:SI 121)
        (reg:SI 0 r0 [ buf_handle ])) "../System/buf.c":46:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ buf_handle ])
        (nil)))
(insn 2 26 7 2 (set (reg/v/f:SI 115 [ buf_handle ])
        (reg:SI 121)) "../System/buf.c":46:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 121)
        (nil)))
(insn 7 2 16 2 (set (reg:SI 116)
        (const_int 0 [0])) "../System/buf.c":47:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 16 7 8 2 (set (reg:SI 119 [ buf_handle_3(D)->length ])
        (mem:SI (plus:SI (reg/v/f:SI 115 [ buf_handle ])
                (const_int 4 [0x4])) [1 buf_handle_3(D)->length+0 S4 A32])) "../System/buf.c":50:24 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 16 9 2 (set (mem:SI (plus:SI (reg/v/f:SI 115 [ buf_handle ])
                (const_int 12 [0xc])) [1 buf_handle_3(D)->front+0 S4 A32])
        (reg:SI 116)) "../System/buf.c":47:20 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 9 8 11 2 (debug_marker) "../System/buf.c":48:2 -1
     (nil))
(insn 11 9 12 2 (set (mem:SI (plus:SI (reg/v/f:SI 115 [ buf_handle ])
                (const_int 8 [0x8])) [1 buf_handle_3(D)->rear+0 S4 A32])
        (reg:SI 116)) "../System/buf.c":48:19 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 12 11 14 2 (debug_marker) "../System/buf.c":49:2 -1
     (nil))
(insn 14 12 15 2 (set (mem:SI (plus:SI (reg/v/f:SI 115 [ buf_handle ])
                (const_int 16 [0x10])) [1 buf_handle_3(D)->data_size+0 S4 A32])
        (reg:SI 116)) "../System/buf.c":49:24 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 15 14 17 2 (debug_marker) "../System/buf.c":50:2 -1
     (nil))
(insn 17 15 18 2 (set (mem:SI (plus:SI (reg/v/f:SI 115 [ buf_handle ])
                (const_int 20 [0x14])) [1 buf_handle_3(D)->free_size+0 S4 A32])
        (reg:SI 119 [ buf_handle_3(D)->length ])) "../System/buf.c":50:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119 [ buf_handle_3(D)->length ])
        (expr_list:REG_DEAD (reg/v/f:SI 115 [ buf_handle ])
            (nil))))
(debug_insn 18 17 23 2 (debug_marker) "../System/buf.c":52:2 -1
     (nil))
(insn 23 18 24 2 (set (reg/i:SI 0 r0)
        (reg:SI 116)) "../System/buf.c":53:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 116)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(insn 24 23 27 2 (use (reg/i:SI 0 r0)) "../System/buf.c":53:1 -1
     (nil))
(note 27 24 0 NOTE_INSN_DELETED)

;; Function BUF_store_byte (BUF_store_byte, funcdef_no=2, decl_uid=5705, cgraph_uid=3, symbol_order=2)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 11 n_edges 13 count 11 (    1)


BUF_store_byte

Dataflow summary:
def_info->table_size = 44, use_info->table_size = 79
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,10u} r13={1d,10u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={3d,2u} r102={1d,10u} r103={1d,9u} r113={3d,7u} r114={1d,2u} r122={2d,1u} r123={1d,13u} r124={1d,2u} r127={1d,1u} r128={1d,2u} r129={1d,1u} r131={1d,1u} r132={1d,1u} r133={1d,1u} r134={1d,1u} r136={1d,1u} r137={1d,1u} 
;;    total ref usage 126{46d,80u,0e} in 50{50 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d27(102){ }d28(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 9 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 113 114 123 124 136 137
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 113 114 123 124 136 137
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 123 124
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 123 124

( 2 )->[3]->( 4 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u11(7){ }u12(13){ }u13(102){ }u14(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 123 124
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 123 124
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 123 124
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 123 124

( 3 )->[4]->( 8 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u17(7){ }u18(13){ }u19(102){ }u20(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 123 124
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 123
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 123 124
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 123 124
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 123 124

( 3 )->[5]->( 7 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u25(7){ }u26(13){ }u27(102){ }u28(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 123 124
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 123
;; lr  def 	 100 [cc] 113 127
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 123 124
;; live  gen 	 100 [cc] 113 127
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 123 124
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 123 124

( 5 )->[6]->( 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u34(7){ }u35(13){ }u36(102){ }u37(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 123 124
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 123
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 123 124
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 123 124
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 123 124

( 5 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u40(7){ }u41(13){ }u42(102){ }u43(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 124
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; lr  def 	 113 128
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 124
;; live  gen 	 113 128
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 123 124
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 123 124

( 4 7 6 )->[8]->( 10 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u47(7){ }u48(13){ }u49(102){ }u50(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 123 124
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 123 124
;; lr  def 	 122 129 131 132 133 134
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 123 124
;; live  gen 	 122 129 131 132 133 134
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122

( 2 )->[9]->( 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u65(7){ }u66(13){ }u67(102){ }u68(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 122
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 122
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122

( 9 8 )->[10]->( 1 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u69(7){ }u70(13){ }u71(102){ }u72(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 10 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u75(0){ }u76(7){ }u77(13){ }u78(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 14 to worklist
  Adding insn 18 to worklist
  Adding insn 81 to worklist
  Adding insn 25 to worklist
  Adding insn 22 to worklist
  Adding insn 35 to worklist
  Adding insn 83 to worklist
  Adding insn 37 to worklist
  Adding insn 44 to worklist
  Adding insn 85 to worklist
  Adding insn 61 to worklist
  Adding insn 57 to worklist
  Adding insn 53 to worklist
  Adding insn 72 to worklist
Finished finding needed instructions:
processing block 10 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 71 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
  Adding insn 7 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
  Adding insn 6 to worklist
  Adding insn 60 to worklist
  Adding insn 59 to worklist
  Adding insn 56 to worklist
  Adding insn 55 to worklist
  Adding insn 51 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 123 124
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 123 124
  Adding insn 5 to worklist
  Adding insn 43 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 123 124
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 123 124
  Adding insn 34 to worklist
  Adding insn 32 to worklist
  Adding insn 31 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 123 124
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 123 124
  Adding insn 13 to worklist
  Adding insn 12 to worklist
  Adding insn 11 to worklist
  Adding insn 3 to worklist
  Adding insn 80 to worklist
  Adding insn 2 to worklist
  Adding insn 79 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 11 n_edges 13 count 11 (    1)

Pass 0 for finding pseudo/allocno costs


  r137 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r136 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r134 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r133 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r132 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r131 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r129 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r128 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:4875 VFP_LO_REGS:4875 ALL_REGS:4875 MEM:2000
  r127 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r124 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:6000
  r123 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:92500 VFP_LO_REGS:92500 ALL_REGS:92500 MEM:56000
  r122 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:33750 VFP_LO_REGS:33750 ALL_REGS:33750 MEM:22500
  r113 costs: LO_REGS:0 HI_REGS:4250 CALLER_SAVE_REGS:4250 EVEN_REG:4250 GENERAL_REGS:4250 VFP_D0_D7_REGS:63125 VFP_LO_REGS:63125 ALL_REGS:63125 MEM:41375


Pass 1 for finding pseudo/allocno costs

    r137: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r136: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r135: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r134: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r133: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r132: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r131: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r130: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r129: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r128: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r125: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r124: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r123: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r122: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r121: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r120: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r119: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r118: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r137 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r136 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r134 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r133 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r132 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r131 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r129 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r128 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:5625 VFP_LO_REGS:5625 ALL_REGS:5625 MEM:3750
  r127 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r124 costs: GENERAL_REGS:0 MEM:15000
  r123 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:97500 VFP_LO_REGS:97500 ALL_REGS:97500 MEM:65000
  r122 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:33750 VFP_LO_REGS:33750 ALL_REGS:33750 MEM:22500
  r113 costs: LO_REGS:0 HI_REGS:4250 CALLER_SAVE_REGS:4250 EVEN_REG:4250 GENERAL_REGS:4250 VFP_D0_D7_REGS:63750 VFP_LO_REGS:63750 ALL_REGS:63750 MEM:42500

;;   ======================================================
;;   -- basic block 2 from 79 to 14 -- before reload
;;   ======================================================

;;	  0--> b  0: i  10 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  79 r136=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   2 r123=r136                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  80 r137=r1                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  11 r113=[r123+0x10]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  12 r114=[r123+0x4]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i   3 r124=r137                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  6--> b  0: i  13 cc=cmp(r113,r114)                       :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  14 pc={(geu(cc,0))?L77:pc}                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 7
;;   new head = 10
;;   new tail = 14

;;   ======================================================
;;   -- basic block 3 from 16 to 18 -- before reload
;;   ======================================================

;;	  0--> b  0: i  16 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  18 {pc={(r113!=0)?L28:pc};clobber cc;}     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 16
;;   new tail = 18

;;   ======================================================
;;   -- basic block 4 from 20 to 81 -- before reload
;;   ======================================================

;;	  0--> b  0: i  20 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  22 [r123+0xc]=r113                         :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  23 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  25 [r123+0x8]=r113                         :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  81 pc=L45                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 20
;;   new tail = 81

;;   ======================================================
;;   -- basic block 5 from 30 to 35 -- before reload
;;   ======================================================

;;	  0--> b  0: i  30 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  31 r127=[r123+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  32 r113=r127+0x1                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  33 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  34 cc=cmp(r114,r113)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  35 pc={(leu(cc,0))?L40:pc}                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 30
;;   new tail = 35

;;   ======================================================
;;   -- basic block 6 from 37 to 83 -- before reload
;;   ======================================================

;;	  0--> b  0: i  37 [r123+0x8]=r113                         :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  83 pc=L45                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 37
;;   new tail = 83

;;   ======================================================
;;   -- basic block 7 from 42 to 5 -- before reload
;;   ======================================================

;;	  0--> b  0: i  42 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  43 r128=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  44 [r123+0x8]=r128                         :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   5 r113=r128                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 42
;;   new tail = 5

;;   ======================================================
;;   -- basic block 8 from 47 to 85 -- before reload
;;   ======================================================

;;	  0--> b  0: i  47 loc r123                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  48 loc r124#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  49 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  50 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  51 r129=[r123]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   6 r122=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  53 [r129+r113]=r124#0                      :cortex_m4_a*2:@GENERAL_REGS+0(-3)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i  54 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  55 r132=[r123+0x10]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  59 r134=[r123+0x14]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  56 r131=r132+0x1                           :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  7--> b  0: i  60 r133=r134-0x1                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  57 [r123+0x10]=r131                        :cortex_m4_a:@GENERAL_REGS+0(-1)@VFP_LO_REGS+0(0)
;;	  8--> b  0: i  58 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  61 [r123+0x14]=r133                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  62 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  63 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  64 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  85 pc=L65                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 10
;;   new head = 47
;;   new tail = 85

;;   ======================================================
;;   -- basic block 9 from 7 to 7 -- before reload
;;   ======================================================

;;	  0--> b  0: i   7 r122=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 7
;;   new tail = 7

;;   ======================================================
;;   -- basic block 10 from 71 to 72 -- before reload
;;   ======================================================

;;	  0--> b  0: i  71 r0=r122                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  72 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 71
;;   new tail = 72


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


BUF_store_byte

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,10u} r13={1d,10u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={3d,2u} r102={1d,10u} r103={1d,9u} r113={3d,7u} r114={1d,2u} r122={2d,1u} r123={1d,13u} r124={1d,2u} r127={1d,1u} r128={1d,2u} r129={1d,1u} r131={1d,1u} r132={1d,1u} r133={1d,1u} r134={1d,1u} r136={1d,1u} r137={1d,1u} 
;;    total ref usage 126{46d,80u,0e} in 50{50 regular + 0 call} insns.
(note 1 0 8 NOTE_INSN_DELETED)
(note 8 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 8 10 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 10 4 79 2 (debug_marker) "../System/buf.c":62:2 -1
     (nil))
(insn 79 10 2 2 (set (reg:SI 136)
        (reg:SI 0 r0 [ buf_handle ])) "../System/buf.c":60:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ buf_handle ])
        (nil)))
(insn 2 79 80 2 (set (reg/v/f:SI 123 [ buf_handle ])
        (reg:SI 136)) "../System/buf.c":60:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 136)
        (nil)))
(insn 80 2 11 2 (set (reg:SI 137)
        (reg:SI 1 r1 [ data ])) "../System/buf.c":60:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ data ])
        (nil)))
(insn 11 80 12 2 (set (reg:SI 113 [ _1 ])
        (mem:SI (plus:SI (reg/v/f:SI 123 [ buf_handle ])
                (const_int 16 [0x10])) [1 buf_handle_11(D)->data_size+0 S4 A32])) "../System/buf.c":62:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 12 11 3 2 (set (reg:SI 114 [ _2 ])
        (mem:SI (plus:SI (reg/v/f:SI 123 [ buf_handle ])
                (const_int 4 [0x4])) [1 buf_handle_11(D)->length+0 S4 A32])) "../System/buf.c":62:41 728 {*thumb2_movsi_vfp}
     (nil))
(insn 3 12 13 2 (set (reg/v:SI 124 [ data ])
        (reg:SI 137)) "../System/buf.c":60:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 137)
        (nil)))
(insn 13 3 14 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 113 [ _1 ])
            (reg:SI 114 [ _2 ]))) "../System/buf.c":62:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 14 13 15 2 (set (pc)
        (if_then_else (geu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 77)
            (pc))) "../System/buf.c":62:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 77)
(note 15 14 17 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 17 15 16 3 NOTE_INSN_DELETED)
(debug_insn 16 17 18 3 (debug_marker) "../System/buf.c":69:3 -1
     (nil))
(jump_insn 18 16 19 3 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 113 [ _1 ])
                        (const_int 0 [0]))
                    (label_ref 28)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/buf.c":69:6 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 28)
(note 19 18 20 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 20 19 22 4 (debug_marker) "../System/buf.c":71:4 -1
     (nil))
(insn 22 20 23 4 (set (mem:SI (plus:SI (reg/v/f:SI 123 [ buf_handle ])
                (const_int 12 [0xc])) [1 buf_handle_11(D)->front+0 S4 A32])
        (reg:SI 113 [ _1 ])) "../System/buf.c":71:22 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 23 22 25 4 (debug_marker) "../System/buf.c":72:4 -1
     (nil))
(insn 25 23 81 4 (set (mem:SI (plus:SI (reg/v/f:SI 123 [ buf_handle ])
                (const_int 8 [0x8])) [1 buf_handle_11(D)->rear+0 S4 A32])
        (reg:SI 113 [ _1 ])) "../System/buf.c":72:21 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 81 25 82 4 (set (pc)
        (label_ref 45)) 284 {*arm_jump}
     (nil)
 -> 45)
(barrier 82 81 28)
(code_label 28 82 29 5 6 (nil) [1 uses])
(note 29 28 30 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 30 29 31 5 (debug_marker) "../System/buf.c":77:4 -1
     (nil))
(insn 31 30 32 5 (set (reg:SI 127 [ buf_handle_11(D)->rear ])
        (mem:SI (plus:SI (reg/v/f:SI 123 [ buf_handle ])
                (const_int 8 [0x8])) [1 buf_handle_11(D)->rear+0 S4 A32])) "../System/buf.c":77:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 32 31 33 5 (set (reg:SI 113 [ _1 ])
        (plus:SI (reg:SI 127 [ buf_handle_11(D)->rear ])
            (const_int 1 [0x1]))) "../System/buf.c":77:20 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 127 [ buf_handle_11(D)->rear ])
        (nil)))
(debug_insn 33 32 34 5 (debug_marker) "../System/buf.c":79:4 -1
     (nil))
(insn 34 33 35 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 114 [ _2 ])
            (reg:SI 113 [ _1 ]))) "../System/buf.c":79:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(jump_insn 35 34 36 5 (set (pc)
        (if_then_else (leu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 40)
            (pc))) "../System/buf.c":79:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 40)
(note 36 35 37 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 37 36 83 6 (set (mem:SI (plus:SI (reg/v/f:SI 123 [ buf_handle ])
                (const_int 8 [0x8])) [1 buf_handle_11(D)->rear+0 S4 A32])
        (reg:SI 113 [ _1 ])) "../System/buf.c":77:20 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 83 37 84 6 (set (pc)
        (label_ref 45)) 284 {*arm_jump}
     (nil)
 -> 45)
(barrier 84 83 40)
(code_label 40 84 41 7 8 (nil) [1 uses])
(note 41 40 42 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 42 41 43 7 (debug_marker) "../System/buf.c":81:5 -1
     (nil))
(insn 43 42 44 7 (set (reg:SI 128)
        (const_int 0 [0])) "../System/buf.c":81:22 728 {*thumb2_movsi_vfp}
     (nil))
(insn 44 43 5 7 (set (mem:SI (plus:SI (reg/v/f:SI 123 [ buf_handle ])
                (const_int 8 [0x8])) [1 buf_handle_11(D)->rear+0 S4 A32])
        (reg:SI 128)) "../System/buf.c":81:22 728 {*thumb2_movsi_vfp}
     (nil))
(insn 5 44 45 7 (set (reg:SI 113 [ _1 ])
        (reg:SI 128)) "../System/buf.c":81:22 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 128)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(code_label 45 5 46 8 7 (nil) [2 uses])
(note 46 45 47 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 47 46 48 8 (var_location:SI buf_handle (reg/v/f:SI 123 [ buf_handle ])) -1
     (nil))
(debug_insn 48 47 49 8 (var_location:QI data (subreg:QI (reg/v:SI 124 [ data ]) 0)) -1
     (nil))
(debug_insn 49 48 50 8 (debug_marker:BLK) "../System/buf.c":59:18 -1
     (nil))
(debug_insn 50 49 51 8 (debug_marker) "../System/buf.c":87:3 -1
     (nil))
(insn 51 50 6 8 (set (reg/f:SI 129 [ buf_handle_11(D)->buffer ])
        (mem/f:SI (reg/v/f:SI 123 [ buf_handle ]) [3 buf_handle_11(D)->buffer+0 S4 A32])) "../System/buf.c":87:40 728 {*thumb2_movsi_vfp}
     (nil))
(insn 6 51 53 8 (set (reg:SI 122 [ <retval> ])
        (const_int 0 [0])) "../System/buf.c":91:24 728 {*thumb2_movsi_vfp}
     (nil))
(insn 53 6 54 8 (set (mem:QI (plus:SI (reg/f:SI 129 [ buf_handle_11(D)->buffer ])
                (reg:SI 113 [ _1 ])) [0 *_19+0 S1 A8])
        (subreg/s/v:QI (reg/v:SI 124 [ data ]) 0)) "../System/buf.c":87:40 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/f:SI 129 [ buf_handle_11(D)->buffer ])
        (expr_list:REG_DEAD (reg/v:SI 124 [ data ])
            (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
                (nil)))))
(debug_insn 54 53 55 8 (debug_marker) "../System/buf.c":90:3 -1
     (nil))
(insn 55 54 59 8 (set (reg:SI 132 [ buf_handle_11(D)->data_size ])
        (mem:SI (plus:SI (reg/v/f:SI 123 [ buf_handle ])
                (const_int 16 [0x10])) [1 buf_handle_11(D)->data_size+0 S4 A32])) "../System/buf.c":90:24 728 {*thumb2_movsi_vfp}
     (nil))
(insn 59 55 56 8 (set (reg:SI 134 [ buf_handle_11(D)->free_size ])
        (mem:SI (plus:SI (reg/v/f:SI 123 [ buf_handle ])
                (const_int 20 [0x14])) [1 buf_handle_11(D)->free_size+0 S4 A32])) "../System/buf.c":91:24 728 {*thumb2_movsi_vfp}
     (nil))
(insn 56 59 60 8 (set (reg:SI 131)
        (plus:SI (reg:SI 132 [ buf_handle_11(D)->data_size ])
            (const_int 1 [0x1]))) "../System/buf.c":90:24 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 132 [ buf_handle_11(D)->data_size ])
        (nil)))
(insn 60 56 57 8 (set (reg:SI 133)
        (plus:SI (reg:SI 134 [ buf_handle_11(D)->free_size ])
            (const_int -1 [0xffffffffffffffff]))) "../System/buf.c":91:24 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 134 [ buf_handle_11(D)->free_size ])
        (nil)))
(insn 57 60 58 8 (set (mem:SI (plus:SI (reg/v/f:SI 123 [ buf_handle ])
                (const_int 16 [0x10])) [1 buf_handle_11(D)->data_size+0 S4 A32])
        (reg:SI 131)) "../System/buf.c":90:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 131)
        (nil)))
(debug_insn 58 57 61 8 (debug_marker) "../System/buf.c":91:3 -1
     (nil))
(insn 61 58 62 8 (set (mem:SI (plus:SI (reg/v/f:SI 123 [ buf_handle ])
                (const_int 20 [0x14])) [1 buf_handle_11(D)->free_size+0 S4 A32])
        (reg:SI 133)) "../System/buf.c":91:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 133)
        (expr_list:REG_DEAD (reg/v/f:SI 123 [ buf_handle ])
            (nil))))
(debug_insn 62 61 63 8 (debug_marker) "../System/buf.c":93:3 -1
     (nil))
(debug_insn 63 62 64 8 (var_location:SI buf_handle (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 64 63 85 8 (var_location:QI data (clobber (const_int 0 [0]))) -1
     (nil))
(jump_insn 85 64 86 8 (set (pc)
        (label_ref 65)) 284 {*arm_jump}
     (nil)
 -> 65)
(barrier 86 85 77)
(code_label 77 86 76 9 9 (nil) [1 uses])
(note 76 77 7 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 7 76 65 9 (set (reg:SI 122 [ <retval> ])
        (const_int 1 [0x1])) "../System/buf.c":64:10 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 65 7 66 10 5 (nil) [1 uses])
(note 66 65 71 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 71 66 72 10 (set (reg/i:SI 0 r0)
        (reg:SI 122 [ <retval> ])) "../System/buf.c":96:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 122 [ <retval> ])
        (nil)))
(insn 72 71 87 10 (use (reg/i:SI 0 r0)) "../System/buf.c":96:1 -1
     (nil))
(note 87 72 0 NOTE_INSN_DELETED)

;; Function BUF_store_bytes (BUF_store_bytes, funcdef_no=3, decl_uid=5709, cgraph_uid=4, symbol_order=3)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 17 n_edges 22 count 23 (  1.4)


BUF_store_bytes

Dataflow summary:
def_info->table_size = 55, use_info->table_size = 117
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,2u} r2={1d,1u} r3={1d} r7={1d,16u} r13={1d,16u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={6d,4u} r102={1d,16u} r103={1d,15u} r114={1d,1u} r116={1d,1u} r117={1d,2u} r124={4d,8u} r127={2d,4u} r129={3d,1u} r130={1d,15u} r131={1d,2u} r132={1d,3u} r133={1d,1u} r134={1d,1u} r137={1d,1u} r139={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r145={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} 
;;    total ref usage 179{58d,121u,0e} in 102{102 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d30(102){ }d31(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 14 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 130 131 132 133 148 149 150
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 130 131 132 133 148 149 150
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 131 132
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 131 132

( 2 )->[3]->( 5 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u12(7){ }u13(13){ }u14(102){ }u15(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 131 132
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 131 132
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 131 132
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 131 132

( 3 13 )->[4]->( 16 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(7){ }u19(13){ }u20(102){ }u21(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 129
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 129
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129

( 3 )->[5]->( 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u22(7){ }u23(13){ }u24(102){ }u25(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 131 132
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 131 132
;; lr  def 	 114 124 127 134 145
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 131 132
;; live  gen 	 114 124 127 134 145
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 124 127 130 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 124 127 130 145

( 5 12 )->[6]->( 15 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u31(7){ }u32(13){ }u33(102){ }u34(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 124 127 130 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 130
;; lr  def 	 100 [cc] 117
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 124 127 130 145
;; live  gen 	 100 [cc] 117
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 117 124 127 130 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 117 124 127 130 145

( 6 )->[7]->( 8 9 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u41(7){ }u42(13){ }u43(102){ }u44(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 117 124 127 130 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 127
;; lr  def 	 100 [cc] 116 127
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 117 124 127 130 145
;; live  gen 	 116 127
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 117 124 127 130 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 117 124 127 130 145

( 7 )->[8]->( 12 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u49(7){ }u50(13){ }u51(102){ }u52(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 124 127 130 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 130
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 124 127 130 145
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 124 127 130 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 124 127 130 145

( 7 )->[9]->( 11 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u57(7){ }u58(13){ }u59(102){ }u60(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 117 127 130 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 130
;; lr  def 	 100 [cc] 124 137
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 117 127 130 145
;; live  gen 	 100 [cc] 124 137
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 124 127 130 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 124 127 130 145

( 9 )->[10]->( 12 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u66(7){ }u67(13){ }u68(102){ }u69(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 124 127 130 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 130
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 124 127 130 145
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 124 127 130 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 124 127 130 145

( 9 )->[11]->( 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u72(7){ }u73(13){ }u74(102){ }u75(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 127 130 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 145
;; lr  def 	 124
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 127 130 145
;; live  gen 	 124
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 124 127 130 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 124 127 130 145

( 8 11 10 )->[12]->( 6 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u78(7){ }u79(13){ }u80(102){ }u81(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 124 127 130 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 124 127 130
;; lr  def 	 100 [cc] 124 139 141 142 143
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 124 127 130 145
;; live  gen 	 100 [cc] 124 139 141 142 143
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 124 127 130 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 124 127 130 145

( 12 )->[13]->( 4 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	

( 2 )->[14]->( 16 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u99(7){ }u100(13){ }u101(102){ }u102(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 129
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 129
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129

( 6 )->[15]->( 16 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u103(7){ }u104(13){ }u105(102){ }u106(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 129
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 129
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129

( 15 4 14 )->[16]->( 1 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u107(7){ }u108(13){ }u109(102){ }u110(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 16 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u113(0){ }u114(7){ }u115(13){ }u116(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 17 to worklist
  Adding insn 25 to worklist
  Adding insn 153 to worklist
  Adding insn 50 to worklist
  Adding insn 56 to worklist
  Adding insn 155 to worklist
  Adding insn 63 to worklist
  Adding insn 60 to worklist
  Adding insn 73 to worklist
  Adding insn 157 to worklist
  Adding insn 75 to worklist
  Adding insn 82 to worklist
  Adding insn 115 to worklist
  Adding insn 99 to worklist
  Adding insn 95 to worklist
  Adding insn 91 to worklist
  Adding insn 160 to worklist
  Adding insn 162 to worklist
  Adding insn 134 to worklist
Finished finding needed instructions:
processing block 16 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 133 to worklist
processing block 14 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
  Adding insn 7 to worklist
processing block 15 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
  Adding insn 9 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
  Adding insn 8 to worklist
processing block 13 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
processing block 12 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 124 127 130 145
  Adding insn 114 to worklist
  Adding insn 98 to worklist
  Adding insn 97 to worklist
  Adding insn 94 to worklist
  Adding insn 93 to worklist
  Adding insn 89 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 124 127 130 145
processing block 11 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 124 127 130 145
  Adding insn 148 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 124 127 130 145
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 124 127 130 145
  Adding insn 72 to worklist
  Adding insn 70 to worklist
  Adding insn 69 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 117 124 127 130 145
  Adding insn 53 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 117 124 127 130 145
  Adding insn 49 to worklist
  Adding insn 48 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 124 127 130 145
  Adding insn 81 to worklist
  Adding insn 34 to worklist
  Adding insn 33 to worklist
  Adding insn 32 to worklist
  Adding insn 31 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 131 132
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 131 132
  Adding insn 16 to worklist
  Adding insn 15 to worklist
  Adding insn 4 to worklist
  Adding insn 152 to worklist
  Adding insn 3 to worklist
  Adding insn 151 to worklist
  Adding insn 2 to worklist
  Adding insn 150 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 17 n_edges 22 count 26 (  1.5)

Pass 0 for finding pseudo/allocno costs


  r150 costs: LO_REGS:272 HI_REGS:272 CALLER_SAVE_REGS:272 EVEN_REG:272 GENERAL_REGS:272 VFP_D0_D7_REGS:3400 VFP_LO_REGS:3400 ALL_REGS:3400 MEM:1496
  r149 costs: LO_REGS:272 HI_REGS:272 CALLER_SAVE_REGS:272 EVEN_REG:272 GENERAL_REGS:272 VFP_D0_D7_REGS:3400 VFP_LO_REGS:3400 ALL_REGS:3400 MEM:1496
  r148 costs: LO_REGS:272 HI_REGS:272 CALLER_SAVE_REGS:272 EVEN_REG:272 GENERAL_REGS:272 VFP_D0_D7_REGS:3400 VFP_LO_REGS:3400 ALL_REGS:3400 MEM:1496
  r145 costs: LO_REGS:0 HI_REGS:236 CALLER_SAVE_REGS:236 EVEN_REG:236 GENERAL_REGS:236 VFP_D0_D7_REGS:3184 VFP_LO_REGS:3184 ALL_REGS:3184 MEM:1685
  r143 costs: LO_REGS:0 HI_REGS:1786 CALLER_SAVE_REGS:1786 EVEN_REG:1786 GENERAL_REGS:1786 VFP_D0_D7_REGS:26790 VFP_LO_REGS:26790 ALL_REGS:26790 MEM:17860
  r142 costs: LO_REGS:0 HI_REGS:1786 CALLER_SAVE_REGS:1786 EVEN_REG:1786 GENERAL_REGS:1786 VFP_D0_D7_REGS:26790 VFP_LO_REGS:26790 ALL_REGS:26790 MEM:17860
  r141 costs: LO_REGS:0 HI_REGS:1786 CALLER_SAVE_REGS:1786 EVEN_REG:1786 GENERAL_REGS:1786 VFP_D0_D7_REGS:26790 VFP_LO_REGS:26790 ALL_REGS:26790 MEM:17860
  r139 costs: LO_REGS:0 HI_REGS:1786 CALLER_SAVE_REGS:1786 EVEN_REG:1786 GENERAL_REGS:1786 VFP_D0_D7_REGS:26790 VFP_LO_REGS:26790 ALL_REGS:26790 MEM:17860
  r137 costs: LO_REGS:0 HI_REGS:472 CALLER_SAVE_REGS:472 EVEN_REG:472 GENERAL_REGS:472 VFP_D0_D7_REGS:7080 VFP_LO_REGS:7080 ALL_REGS:7080 MEM:4720
  r134 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3030 VFP_LO_REGS:3030 ALL_REGS:3030 MEM:2020
  r133 costs: LO_REGS:0 HI_REGS:272 CALLER_SAVE_REGS:272 EVEN_REG:272 GENERAL_REGS:272 VFP_D0_D7_REGS:4080 VFP_LO_REGS:4080 ALL_REGS:4080 MEM:2720
  r132 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:6520 VFP_LO_REGS:6520 ALL_REGS:6520 MEM:3576
  r131 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:4390 VFP_LO_REGS:4390 ALL_REGS:4390 MEM:2156
  r130 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:100225 VFP_LO_REGS:100225 ALL_REGS:100225 MEM:66046
  r129 costs: LO_REGS:272 HI_REGS:272 CALLER_SAVE_REGS:272 EVEN_REG:272 GENERAL_REGS:272 VFP_D0_D7_REGS:9824 VFP_LO_REGS:9824 ALL_REGS:9824 MEM:4140
  r127 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:29070 VFP_LO_REGS:29070 ALL_REGS:29070 MEM:19380
  r124 costs: LO_REGS:0 HI_REGS:4112 CALLER_SAVE_REGS:4112 EVEN_REG:4112 GENERAL_REGS:4112 VFP_D0_D7_REGS:80537 VFP_LO_REGS:80537 ALL_REGS:80537 MEM:53180
  r117 costs: LO_REGS:0 HI_REGS:1890 CALLER_SAVE_REGS:1890 EVEN_REG:1890 GENERAL_REGS:1890 VFP_D0_D7_REGS:31890 VFP_LO_REGS:31890 ALL_REGS:31890 MEM:21260
  r116 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:13650
  r114 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:14910 VFP_LO_REGS:14910 ALL_REGS:14910 MEM:9940


Pass 1 for finding pseudo/allocno costs

    r150: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r149: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r148: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r147: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r146: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r145: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r144: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r143: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r142: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r141: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r140: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r139: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r138: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r137: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r136: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r135: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r134: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r133: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r132: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r131: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r130: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r129: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r128: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r127: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r126: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r125: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r124: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r122: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r121: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r120: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r119: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r118: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r150 costs: GENERAL_REGS:272 VFP_D0_D7_REGS:6120 VFP_LO_REGS:6120 ALL_REGS:4080 MEM:4080
  r149 costs: GENERAL_REGS:272 VFP_D0_D7_REGS:6120 VFP_LO_REGS:6120 ALL_REGS:4080 MEM:4080
  r148 costs: GENERAL_REGS:272 VFP_D0_D7_REGS:6120 VFP_LO_REGS:6120 ALL_REGS:4080 MEM:4080
  r145 costs: LO_REGS:0 HI_REGS:236 CALLER_SAVE_REGS:236 EVEN_REG:236 GENERAL_REGS:236 VFP_D0_D7_REGS:3285 VFP_LO_REGS:3285 ALL_REGS:3285 MEM:2190
  r143 costs: LO_REGS:0 HI_REGS:1786 CALLER_SAVE_REGS:1786 EVEN_REG:1786 GENERAL_REGS:1786 VFP_D0_D7_REGS:26790 VFP_LO_REGS:26790 ALL_REGS:26790 MEM:17860
  r142 costs: LO_REGS:0 HI_REGS:1786 CALLER_SAVE_REGS:1786 EVEN_REG:1786 GENERAL_REGS:1786 VFP_D0_D7_REGS:26790 VFP_LO_REGS:26790 ALL_REGS:26790 MEM:17860
  r141 costs: LO_REGS:0 HI_REGS:1786 CALLER_SAVE_REGS:1786 EVEN_REG:1786 GENERAL_REGS:1786 VFP_D0_D7_REGS:26790 VFP_LO_REGS:26790 ALL_REGS:26790 MEM:17860
  r139 costs: LO_REGS:0 HI_REGS:1786 CALLER_SAVE_REGS:1786 EVEN_REG:1786 GENERAL_REGS:1786 VFP_D0_D7_REGS:26790 VFP_LO_REGS:26790 ALL_REGS:26790 MEM:17860
  r137 costs: LO_REGS:0 HI_REGS:472 CALLER_SAVE_REGS:472 EVEN_REG:472 GENERAL_REGS:472 VFP_D0_D7_REGS:7080 VFP_LO_REGS:7080 ALL_REGS:7080 MEM:4720
  r134 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3030 VFP_LO_REGS:3030 ALL_REGS:3030 MEM:2020
  r133 costs: LO_REGS:0 HI_REGS:272 CALLER_SAVE_REGS:272 EVEN_REG:272 GENERAL_REGS:272 VFP_D0_D7_REGS:4080 VFP_LO_REGS:4080 ALL_REGS:4080 MEM:2720
  r132 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:7200 VFP_LO_REGS:7200 ALL_REGS:7200 MEM:4800
  r131 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:5070 VFP_LO_REGS:5070 ALL_REGS:5070 MEM:3380
  r130 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:100905 VFP_LO_REGS:100905 ALL_REGS:100905 MEM:67270
  r129 costs: GENERAL_REGS:272 VFP_D0_D7_REGS:12420 VFP_LO_REGS:12420 ALL_REGS:10380 MEM:8280
  r127 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:29070 VFP_LO_REGS:29070 ALL_REGS:29070 MEM:19380
  r124 costs: LO_REGS:0 HI_REGS:4112 CALLER_SAVE_REGS:4112 EVEN_REG:4112 GENERAL_REGS:4112 VFP_D0_D7_REGS:80655 VFP_LO_REGS:80655 ALL_REGS:80655 MEM:53770
  r117 costs: LO_REGS:0 HI_REGS:1890 CALLER_SAVE_REGS:1890 EVEN_REG:1890 GENERAL_REGS:1890 VFP_D0_D7_REGS:31890 VFP_LO_REGS:31890 ALL_REGS:31890 MEM:21260
  r116 costs: GENERAL_REGS:0 MEM:13650
  r114 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:14910 VFP_LO_REGS:14910 ALL_REGS:14910 MEM:9940

;;   ======================================================
;;   -- basic block 6 from 36 to 50 -- before reload
;;   ======================================================

;;	  0--> b  0: i  36 loc r127-D#23+0x1                       :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  37 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  38 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  39 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  40 loc D#22                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  41 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  42 loc D#23+D#22                           :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  43 loc [D#21]                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  44 loc r130                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  45 loc D#20                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  46 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  47 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  48 r117=[r130+0x4]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  49 cc=cmp(r117,r124)                       :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  50 pc={(leu(cc,0))?L141:pc}                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 36
;;   new tail = 50

;;   ======================================================
;;   -- basic block 7 from 53 to 56 -- before reload
;;   ======================================================

;;	  0--> b  5: i  58 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  2: i  68 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  1: i  53 r116=zxn([++r127])                      :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+2(1)@VFP_LO_REGS+0(0)
;;	  0--> b  1: i  54 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  1: i  56 {pc={(r124!=0)?L66:pc};clobber cc;}     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
changing bb of uid 58
  from 8 to 7
changing bb of uid 68
  from 9 to 7
;;   total time = 1
;;   new head = 58
;;   new tail = 56

;;   ======================================================
;;   -- basic block 9 from 69 to 73 -- before reload
;;   ======================================================

;;	  0--> b  4: i  80 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  2: i  69 r137=[r130+0x8]                         :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  2--> b  2: i  70 r124=r137+0x1                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  2: i  71 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  2: i  72 cc=cmp(r117,r124)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  4--> b  2: i  73 pc={(leu(cc,0))?L78:pc}                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
changing bb of uid 80
  from 11 to 9
;;   total time = 4
;;   new head = 80
;;   new tail = 73

;;   ======================================================
;;   -- basic block 10 from 75 to 157 -- before reload
;;   ======================================================

;;	  0--> b  3: i  75 [r130+0x8]=r124                         :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  3: i 157 pc=L83                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 75
;;   new tail = 157

;;   ======================================================
;;   -- basic block 11 from 82 to 148 -- before reload
;;   ======================================================

;;	  0--> b  4: i  82 [r130+0x8]=r145                         :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  4: i 148 r124=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 82
;;   new tail = 148

;;   ======================================================
;;   -- basic block 8 from 60 to 155 -- before reload
;;   ======================================================

;;	  0--> b  5: i  60 [r130+0xc]=r124                         :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  5: i  61 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  5: i  63 [r130+0x8]=r124                         :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  5: i 155 pc=L83                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 60
;;   new tail = 155

;;   ======================================================
;;   -- basic block 12 from 85 to 115 -- before reload
;;   ======================================================

;;	  0--> b  6: i  85 loc r130                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  6: i  86 loc D#20                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  6: i  87 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  6: i  88 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  6: i  89 r139=[r130]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  6: i  91 [r139+r124]=r116#0                      :cortex_m4_a*2:GENERAL_REGS+0(-3)VFP_LO_REGS+0(0)
;;	  4--> b  6: i  92 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  6: i  93 r141=[r130+0x10]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  7--> b  6: i  97 r143=[r130+0x14]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  6: i  94 r124=r141+0x1                           :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  9--> b  6: i  98 r142=r143-0x1                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 10--> b  6: i  95 [r130+0x10]=r124                        :cortex_m4_a:@GENERAL_REGS+0(0)@VFP_LO_REGS+0(0)
;;	 10--> b  6: i  96 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  6: i  99 [r130+0x14]=r142                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 11--> b  6: i 100 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  6: i 101 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  6: i 102 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  6: i 103 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  6: i 104 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  6: i 105 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  6: i 106 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  6: i 107 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  6: i 108 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  6: i 109 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  6: i 110 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  6: i 111 loc r127-D#23+0x1                       :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  6: i 112 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  6: i 114 cc=cmp(r114,r127)                       :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 13--> b  6: i 115 pc={(cc!=0)?L113:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 13
;;   new head = 85
;;   new tail = 115

;;   ======================================================
;;   -- basic block 2 from 150 to 17 -- before reload
;;   ======================================================

;;	  0--> b  0: i 150 r148=r0                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   2 r130=r148                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 142 loc r1                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  13 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  14 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 152 r150=r2                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  15 r133=[r130+0x14]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 151 r149=r1                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i   4 r132=r150                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i   3 r131=r149                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  7--> b  0: i  16 cc=cmp(r133,r132)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  17 pc={(ltu(cc,0))?L137:pc}                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 8
;;   new head = 150
;;   new tail = 17

;;   ======================================================
;;   -- basic block 3 from 19 to 25 -- before reload
;;   ======================================================

;;	  0--> b  0: i  19 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  20 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  21 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  22 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  23 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  25 {pc={(r132!=0)?L29:pc};clobber cc;}     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 19
;;   new tail = 25

;;   ======================================================
;;   -- basic block 4 from 8 to 153 -- before reload
;;   ======================================================

;;	  0--> b  0: i   8 r129=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 153 pc=L120                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 8
;;   new tail = 153

;;   ======================================================
;;   -- basic block 5 from 31 to 81 -- before reload
;;   ======================================================

;;	  0--> b  0: i  33 r134=r131+r132                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  31 r124=[r130+0x10]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i  32 r127=r131-0x1                           :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  34 r114=r134-0x1                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  81 r145=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 33
;;   new tail = 81

;;   ======================================================
;;   -- basic block 13 from 160 to 160 -- before reload
;;   ======================================================

;;	  0--> b  0: i 160 pc=L116                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 160
;;   new tail = 160

;;   ======================================================
;;   -- basic block 14 from 7 to 162 -- before reload
;;   ======================================================

;;	  0--> b  0: i   7 r129=0x3                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 162 pc=L120                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 7
;;   new tail = 162

;;   ======================================================
;;   -- basic block 15 from 9 to 9 -- before reload
;;   ======================================================

;;	  0--> b  0: i   9 r129=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 9
;;   new tail = 9

;;   ======================================================
;;   -- basic block 16 from 122 to 134 -- before reload
;;   ======================================================

;;	  0--> b  0: i 122 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 123 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 124 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 125 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 126 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 127 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 128 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 133 r0=r129                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 134 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 122
;;   new tail = 134


;; Procedure interblock/speculative motions == 3/3 


starting the processing of deferred insns
ending the processing of deferred insns


BUF_store_bytes

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,2u} r2={1d,1u} r3={1d} r7={1d,16u} r13={1d,16u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={6d,4u} r102={1d,16u} r103={1d,15u} r114={1d,1u} r116={1d,1u} r117={1d,2u} r124={4d,8u} r127={2d,4u} r129={3d,1u} r130={1d,15u} r131={1d,2u} r132={1d,3u} r133={1d,1u} r134={1d,1u} r137={1d,1u} r139={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r145={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} 
;;    total ref usage 179{58d,121u,0e} in 102{102 regular + 0 call} insns.
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 5 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 5 10 150 2 NOTE_INSN_FUNCTION_BEG)
(insn 150 5 2 2 (set (reg:SI 148)
        (reg:SI 0 r0 [ buf_handle ])) "../System/buf.c":100:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ buf_handle ])
        (nil)))
(insn 2 150 142 2 (set (reg/v/f:SI 130 [ buf_handle ])
        (reg:SI 148)) "../System/buf.c":100:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 148)
        (nil)))
(debug_insn 142 2 12 2 (var_location:SI D#23 (reg:SI 1 r1 [ data ])) -1
     (nil))
(debug_insn 12 142 13 2 (debug_marker) "../System/buf.c":101:2 -1
     (nil))
(debug_insn 13 12 14 2 (var_location:QI rtrn_code (const_int 0 [0])) "../System/buf.c":101:19 -1
     (nil))
(debug_insn 14 13 152 2 (debug_marker) "../System/buf.c":104:2 -1
     (nil))
(insn 152 14 15 2 (set (reg:SI 150)
        (reg:SI 2 r2 [ size ])) "../System/buf.c":100:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ size ])
        (nil)))
(insn 15 152 151 2 (set (reg:SI 133 [ buf_handle_6(D)->free_size ])
        (mem:SI (plus:SI (reg/v/f:SI 130 [ buf_handle ])
                (const_int 20 [0x14])) [1 buf_handle_6(D)->free_size+0 S4 A32])) "../System/buf.c":104:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 151 15 4 2 (set (reg:SI 149)
        (reg:SI 1 r1 [ data ])) "../System/buf.c":100:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ data ])
        (nil)))
(insn 4 151 3 2 (set (reg/v:SI 132 [ size ])
        (reg:SI 150)) "../System/buf.c":100:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 150)
        (nil)))
(insn 3 4 16 2 (set (reg/v/f:SI 131 [ data ])
        (reg:SI 149)) "../System/buf.c":100:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 149)
        (nil)))
(insn 16 3 17 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 133 [ buf_handle_6(D)->free_size ])
            (reg/v:SI 132 [ size ]))) "../System/buf.c":104:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 133 [ buf_handle_6(D)->free_size ])
        (nil)))
(jump_insn 17 16 18 2 (set (pc)
        (if_then_else (ltu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 137)
            (pc))) "../System/buf.c":104:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 233216732 (nil)))
 -> 137)
(note 18 17 24 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 24 18 19 3 NOTE_INSN_DELETED)
(debug_insn 19 24 20 3 (var_location:SI buf_handle (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 20 19 21 3 (var_location:SI data (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 21 20 22 3 (var_location:SI size (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 22 21 23 3 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 23 22 25 3 (debug_marker) "../System/buf.c":111:21 -1
     (nil))
(jump_insn 25 23 116 3 (parallel [
            (set (pc)
                (if_then_else (ne (reg/v:SI 132 [ size ])
                        (const_int 0 [0]))
                    (label_ref 29)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/buf.c":111:3 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 29)
(code_label 116 25 26 4 23 (nil) [1 uses])
(note 26 116 8 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 8 26 153 4 (set (reg:SI 129 [ <retval> ])
        (const_int 0 [0])) "../System/buf.c":122:10 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 153 8 154 4 (set (pc)
        (label_ref 120)) 284 {*arm_jump}
     (nil)
 -> 120)
(barrier 154 153 29)
(code_label 29 154 30 5 18 (nil) [1 uses])
(note 30 29 33 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 33 30 31 5 (set (reg:SI 134)
        (plus:SI (reg/v/f:SI 131 [ data ])
            (reg/v:SI 132 [ size ]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v:SI 132 [ size ])
        (expr_list:REG_DEAD (reg/v/f:SI 131 [ data ])
            (nil))))
(insn 31 33 32 5 (set (reg:SI 124 [ _29 ])
        (mem:SI (plus:SI (reg/v/f:SI 130 [ buf_handle ])
                (const_int 16 [0x10])) [1 buf_handle_6(D)->data_size+0 S4 A32])) "../System/buf.c":62:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 32 31 34 5 (set (reg:SI 127 [ ivtmp.26 ])
        (plus:SI (reg/v/f:SI 131 [ data ])
            (const_int -1 [0xffffffffffffffff]))) 7 {*arm_addsi3}
     (nil))
(insn 34 32 81 5 (set (reg:SI 114 [ _4 ])
        (plus:SI (reg:SI 134)
            (const_int -1 [0xffffffffffffffff]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 134)
        (nil)))
(insn 81 34 113 5 (set (reg:SI 145)
        (const_int 0 [0])) "../System/buf.c":81:22 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 113 81 35 6 22 (nil) [1 uses])
(note 35 113 36 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 36 35 37 6 (var_location:SI D#22 (plus:SI (minus:SI (reg:SI 127 [ ivtmp.26 ])
            (debug_expr:SI D#23))
        (const_int 1 [0x1]))) -1
     (nil))
(debug_insn 37 36 38 6 (var_location:SI buf_handle (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 38 37 39 6 (var_location:SI data (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 39 38 40 6 (var_location:SI size (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 40 39 41 6 (var_location:SI i (debug_expr:SI D#22)) -1
     (nil))
(debug_insn 41 40 42 6 (debug_marker) "../System/buf.c":114:4 -1
     (nil))
(debug_insn 42 41 43 6 (var_location:SI D#21 (plus:SI (debug_expr:SI D#23)
        (debug_expr:SI D#22))) "../System/buf.c":114:47 -1
     (nil))
(debug_insn 43 42 44 6 (var_location:QI D#20 (mem:QI (debug_expr:SI D#21) [0 +0 S1 A8])) "../System/buf.c":114:16 -1
     (nil))
(debug_insn 44 43 45 6 (var_location:SI buf_handle (reg/v/f:SI 130 [ buf_handle ])) "../System/buf.c":114:16 -1
     (nil))
(debug_insn 45 44 46 6 (var_location:QI data (debug_expr:QI D#20)) "../System/buf.c":114:16 -1
     (nil))
(debug_insn 46 45 47 6 (debug_marker:BLK) "../System/buf.c":59:18 -1
     (nil))
(debug_insn 47 46 48 6 (debug_marker) "../System/buf.c":62:2 -1
     (nil))
(insn 48 47 49 6 (set (reg:SI 117 [ _20 ])
        (mem:SI (plus:SI (reg/v/f:SI 130 [ buf_handle ])
                (const_int 4 [0x4])) [1 buf_handle_6(D)->length+0 S4 A32])) "../System/buf.c":62:41 728 {*thumb2_movsi_vfp}
     (nil))
(insn 49 48 50 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 117 [ _20 ])
            (reg:SI 124 [ _29 ]))) "../System/buf.c":62:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 50 49 51 6 (set (pc)
        (if_then_else (leu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 141)
            (pc))) "../System/buf.c":62:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 141)
(note 51 50 55 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(note 55 51 58 7 NOTE_INSN_DELETED)
(debug_insn 58 55 68 7 (debug_marker) "../System/buf.c":71:4 -1
     (nil))
(debug_insn 68 58 53 7 (debug_marker) "../System/buf.c":77:4 -1
     (nil))
(insn 53 68 54 7 (set (reg:SI 116 [ _14 ])
        (zero_extend:SI (mem:QI (pre_inc:SI (reg:SI 127 [ ivtmp.26 ])) [0 MEM[base: _8, offset: 0B]+0 S1 A8]))) "../System/buf.c":114:16 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_INC (reg:SI 127 [ ivtmp.26 ])
        (nil)))
(debug_insn 54 53 56 7 (debug_marker) "../System/buf.c":69:3 -1
     (nil))
(jump_insn 56 54 57 7 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 124 [ _29 ])
                        (const_int 0 [0]))
                    (label_ref 66)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/buf.c":69:6 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 66)
(note 57 56 60 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 60 57 61 8 (set (mem:SI (plus:SI (reg/v/f:SI 130 [ buf_handle ])
                (const_int 12 [0xc])) [1 buf_handle_6(D)->front+0 S4 A32])
        (reg:SI 124 [ _29 ])) "../System/buf.c":71:22 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 61 60 63 8 (debug_marker) "../System/buf.c":72:4 -1
     (nil))
(insn 63 61 155 8 (set (mem:SI (plus:SI (reg/v/f:SI 130 [ buf_handle ])
                (const_int 8 [0x8])) [1 buf_handle_6(D)->rear+0 S4 A32])
        (reg:SI 124 [ _29 ])) "../System/buf.c":72:21 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 155 63 156 8 (set (pc)
        (label_ref 83)) 284 {*arm_jump}
     (nil)
 -> 83)
(barrier 156 155 66)
(code_label 66 156 67 9 19 (nil) [1 uses])
(note 67 66 80 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 80 67 69 9 (debug_marker) "../System/buf.c":81:5 -1
     (nil))
(insn 69 80 70 9 (set (reg:SI 137 [ buf_handle_6(D)->rear ])
        (mem:SI (plus:SI (reg/v/f:SI 130 [ buf_handle ])
                (const_int 8 [0x8])) [1 buf_handle_6(D)->rear+0 S4 A32])) "../System/buf.c":77:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 70 69 71 9 (set (reg:SI 124 [ _29 ])
        (plus:SI (reg:SI 137 [ buf_handle_6(D)->rear ])
            (const_int 1 [0x1]))) "../System/buf.c":77:20 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 137 [ buf_handle_6(D)->rear ])
        (nil)))
(debug_insn 71 70 72 9 (debug_marker) "../System/buf.c":79:4 -1
     (nil))
(insn 72 71 73 9 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 117 [ _20 ])
            (reg:SI 124 [ _29 ]))) "../System/buf.c":79:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 117 [ _20 ])
        (nil)))
(jump_insn 73 72 74 9 (set (pc)
        (if_then_else (leu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 78)
            (pc))) "../System/buf.c":79:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 78)
(note 74 73 75 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 75 74 157 10 (set (mem:SI (plus:SI (reg/v/f:SI 130 [ buf_handle ])
                (const_int 8 [0x8])) [1 buf_handle_6(D)->rear+0 S4 A32])
        (reg:SI 124 [ _29 ])) "../System/buf.c":77:20 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 157 75 158 10 (set (pc)
        (label_ref 83)) 284 {*arm_jump}
     (nil)
 -> 83)
(barrier 158 157 78)
(code_label 78 158 79 11 21 (nil) [1 uses])
(note 79 78 82 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 82 79 148 11 (set (mem:SI (plus:SI (reg/v/f:SI 130 [ buf_handle ])
                (const_int 8 [0x8])) [1 buf_handle_6(D)->rear+0 S4 A32])
        (reg:SI 145)) "../System/buf.c":81:22 728 {*thumb2_movsi_vfp}
     (nil))
(insn 148 82 83 11 (set (reg:SI 124 [ _29 ])
        (const_int 0 [0])) "../System/buf.c":81:22 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 83 148 84 12 20 (nil) [2 uses])
(note 84 83 85 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 85 84 86 12 (var_location:SI buf_handle (reg/v/f:SI 130 [ buf_handle ])) -1
     (nil))
(debug_insn 86 85 87 12 (var_location:QI data (debug_expr:QI D#20)) -1
     (nil))
(debug_insn 87 86 88 12 (debug_marker:BLK) "../System/buf.c":59:18 -1
     (nil))
(debug_insn 88 87 89 12 (debug_marker) "../System/buf.c":87:3 -1
     (nil))
(insn 89 88 91 12 (set (reg/f:SI 139 [ buf_handle_6(D)->buffer ])
        (mem/f:SI (reg/v/f:SI 130 [ buf_handle ]) [3 buf_handle_6(D)->buffer+0 S4 A32])) "../System/buf.c":87:40 728 {*thumb2_movsi_vfp}
     (nil))
(insn 91 89 92 12 (set (mem:QI (plus:SI (reg/f:SI 139 [ buf_handle_6(D)->buffer ])
                (reg:SI 124 [ _29 ])) [0 *_27+0 S1 A8])
        (subreg/s/v:QI (reg:SI 116 [ _14 ]) 0)) "../System/buf.c":87:40 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/f:SI 139 [ buf_handle_6(D)->buffer ])
        (expr_list:REG_DEAD (reg:SI 124 [ _29 ])
            (expr_list:REG_DEAD (reg:SI 116 [ _14 ])
                (nil)))))
(debug_insn 92 91 93 12 (debug_marker) "../System/buf.c":90:3 -1
     (nil))
(insn 93 92 97 12 (set (reg:SI 141 [ buf_handle_6(D)->data_size ])
        (mem:SI (plus:SI (reg/v/f:SI 130 [ buf_handle ])
                (const_int 16 [0x10])) [1 buf_handle_6(D)->data_size+0 S4 A32])) "../System/buf.c":90:24 728 {*thumb2_movsi_vfp}
     (nil))
(insn 97 93 94 12 (set (reg:SI 143 [ buf_handle_6(D)->free_size ])
        (mem:SI (plus:SI (reg/v/f:SI 130 [ buf_handle ])
                (const_int 20 [0x14])) [1 buf_handle_6(D)->free_size+0 S4 A32])) "../System/buf.c":91:24 728 {*thumb2_movsi_vfp}
     (nil))
(insn 94 97 98 12 (set (reg:SI 124 [ _29 ])
        (plus:SI (reg:SI 141 [ buf_handle_6(D)->data_size ])
            (const_int 1 [0x1]))) "../System/buf.c":90:24 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 141 [ buf_handle_6(D)->data_size ])
        (nil)))
(insn 98 94 95 12 (set (reg:SI 142)
        (plus:SI (reg:SI 143 [ buf_handle_6(D)->free_size ])
            (const_int -1 [0xffffffffffffffff]))) "../System/buf.c":91:24 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 143 [ buf_handle_6(D)->free_size ])
        (nil)))
(insn 95 98 96 12 (set (mem:SI (plus:SI (reg/v/f:SI 130 [ buf_handle ])
                (const_int 16 [0x10])) [1 buf_handle_6(D)->data_size+0 S4 A32])
        (reg:SI 124 [ _29 ])) "../System/buf.c":90:24 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 96 95 99 12 (debug_marker) "../System/buf.c":91:3 -1
     (nil))
(insn 99 96 100 12 (set (mem:SI (plus:SI (reg/v/f:SI 130 [ buf_handle ])
                (const_int 20 [0x14])) [1 buf_handle_6(D)->free_size+0 S4 A32])
        (reg:SI 142)) "../System/buf.c":91:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 142)
        (nil)))
(debug_insn 100 99 101 12 (debug_marker) "../System/buf.c":93:3 -1
     (nil))
(debug_insn 101 100 102 12 (var_location:SI buf_handle (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 102 101 103 12 (var_location:QI data (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 103 102 104 12 (var_location:SI buf_handle (clobber (const_int 0 [0]))) "../System/buf.c":114:16 -1
     (nil))
(debug_insn 104 103 105 12 (var_location:QI data (clobber (const_int 0 [0]))) "../System/buf.c":114:16 -1
     (nil))
(debug_insn 105 104 106 12 (var_location:QI rtrn_code (const_int 0 [0])) "../System/buf.c":114:16 -1
     (nil))
(debug_insn 106 105 107 12 (debug_marker) "../System/buf.c":117:4 -1
     (nil))
(debug_insn 107 106 108 12 (debug_marker) "../System/buf.c":111:29 -1
     (nil))
(debug_insn 108 107 109 12 (var_location:SI buf_handle (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 109 108 110 12 (var_location:SI data (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 110 109 111 12 (var_location:SI size (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 111 110 112 12 (var_location:SI i (plus:SI (minus:SI (reg:SI 127 [ ivtmp.26 ])
            (debug_expr:SI D#23))
        (const_int 1 [0x1]))) -1
     (nil))
(debug_insn 112 111 114 12 (debug_marker) "../System/buf.c":111:21 -1
     (nil))
(insn 114 112 115 12 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 114 [ _4 ])
            (reg:SI 127 [ ivtmp.26 ]))) "../System/buf.c":111:3 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 115 114 159 12 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 113)
            (pc))) "../System/buf.c":111:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 113)
(note 159 115 160 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(jump_insn 160 159 161 13 (set (pc)
        (label_ref 116)) 284 {*arm_jump}
     (nil)
 -> 116)
(barrier 161 160 137)
(code_label 137 161 136 14 24 (nil) [1 uses])
(note 136 137 7 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 7 136 162 14 (set (reg:SI 129 [ <retval> ])
        (const_int 3 [0x3])) "../System/buf.c":106:10 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 162 7 163 14 (set (pc)
        (label_ref 120)) 284 {*arm_jump}
     (nil)
 -> 120)
(barrier 163 162 141)
(code_label 141 163 140 15 25 (nil) [1 uses])
(note 140 141 9 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 9 140 120 15 (set (reg:SI 129 [ <retval> ])
        (const_int 1 [0x1])) "../System/buf.c":64:10 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 120 9 121 16 17 (nil) [2 uses])
(note 121 120 122 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(debug_insn 122 121 123 16 (var_location:SI buf_handle (clobber (const_int 0 [0]))) "../System/buf.c":114:16 -1
     (nil))
(debug_insn 123 122 124 16 (var_location:QI data (clobber (const_int 0 [0]))) "../System/buf.c":114:16 -1
     (nil))
(debug_insn 124 123 125 16 (var_location:SI buf_handle (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 125 124 126 16 (var_location:SI data (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 126 125 127 16 (var_location:SI size (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 127 126 128 16 (var_location:QI rtrn_code (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 128 127 133 16 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(insn 133 128 134 16 (set (reg/i:SI 0 r0)
        (reg:SI 129 [ <retval> ])) "../System/buf.c":124:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 129 [ <retval> ])
        (nil)))
(insn 134 133 164 16 (use (reg/i:SI 0 r0)) "../System/buf.c":124:1 -1
     (nil))
(note 164 134 0 NOTE_INSN_DELETED)

;; Function BUF_get_byte (BUF_get_byte, funcdef_no=4, decl_uid=5712, cgraph_uid=5, symbol_order=4)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 8 n_edges 9 count 8 (    1)


BUF_get_byte

Dataflow summary:
def_info->table_size = 45, use_info->table_size = 60
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,7u} r13={1d,7u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={2d,1u} r102={1d,7u} r103={1d,6u} r117={1d,1u} r123={1d,2u} r125={3d,1u} r126={1d,11u} r127={1d,1u} r128={1d,1u} r129={1d,1u} r130={1d,1u} r132={1d,1u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,2u} r140={1d,1u} r141={1d,1u} 
;;    total ref usage 108{47d,61u,0e} in 38{38 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d26(102){ }d27(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 5 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 126 127 128 140 141
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 126 127 128 140 141
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127

( 2 )->[3]->( 4 6 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(7){ }u10(13){ }u11(102){ }u12(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127
;; lr  def 	 100 [cc] 117 123 129 130 132 133 134 135 136 137
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127
;; live  gen 	 100 [cc] 117 123 129 130 132 133 134 135 136 137
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126

( 3 )->[4]->( 7 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u35(7){ }u36(13){ }u37(102){ }u38(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; lr  def 	 125 138
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; live  gen 	 125 138
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125

( 2 )->[5]->( 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u42(7){ }u43(13){ }u44(102){ }u45(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 125
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 125
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125

( 3 )->[6]->( 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u46(7){ }u47(13){ }u48(102){ }u49(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 125
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 125
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125

( 4 6 5 )->[7]->( 1 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u50(7){ }u51(13){ }u52(102){ }u53(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 7 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u56(0){ }u57(7){ }u58(13){ }u59(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 13 to worklist
  Adding insn 36 to worklist
  Adding insn 32 to worklist
  Adding insn 28 to worklist
  Adding insn 24 to worklist
  Adding insn 20 to worklist
  Adding insn 60 to worklist
  Adding insn 40 to worklist
  Adding insn 62 to worklist
  Adding insn 48 to worklist
Finished finding needed instructions:
processing block 7 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 47 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
  Adding insn 5 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
  Adding insn 6 to worklist
  Adding insn 39 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
  Adding insn 7 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
  Adding insn 35 to worklist
  Adding insn 34 to worklist
  Adding insn 31 to worklist
  Adding insn 30 to worklist
  Adding insn 27 to worklist
  Adding insn 26 to worklist
  Adding insn 23 to worklist
  Adding insn 22 to worklist
  Adding insn 18 to worklist
  Adding insn 17 to worklist
  Adding insn 16 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127
  Adding insn 11 to worklist
  Adding insn 3 to worklist
  Adding insn 59 to worklist
  Adding insn 2 to worklist
  Adding insn 58 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 8 n_edges 9 count 8 (    1)

Pass 0 for finding pseudo/allocno costs


  r141 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r140 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r138 costs: LO_REGS:0 HI_REGS:782 CALLER_SAVE_REGS:782 EVEN_REG:782 GENERAL_REGS:782 VFP_D0_D7_REGS:15249 VFP_LO_REGS:15249 ALL_REGS:15249 MEM:6256
  r137 costs: LO_REGS:0 HI_REGS:1564 CALLER_SAVE_REGS:1564 EVEN_REG:1564 GENERAL_REGS:1564 VFP_D0_D7_REGS:23460 VFP_LO_REGS:23460 ALL_REGS:23460 MEM:15640
  r136 costs: LO_REGS:0 HI_REGS:1564 CALLER_SAVE_REGS:1564 EVEN_REG:1564 GENERAL_REGS:1564 VFP_D0_D7_REGS:23460 VFP_LO_REGS:23460 ALL_REGS:23460 MEM:15640
  r135 costs: LO_REGS:0 HI_REGS:1564 CALLER_SAVE_REGS:1564 EVEN_REG:1564 GENERAL_REGS:1564 VFP_D0_D7_REGS:23460 VFP_LO_REGS:23460 ALL_REGS:23460 MEM:15640
  r134 costs: LO_REGS:0 HI_REGS:1564 CALLER_SAVE_REGS:1564 EVEN_REG:1564 GENERAL_REGS:1564 VFP_D0_D7_REGS:23460 VFP_LO_REGS:23460 ALL_REGS:23460 MEM:15640
  r133 costs: LO_REGS:0 HI_REGS:1564 CALLER_SAVE_REGS:1564 EVEN_REG:1564 GENERAL_REGS:1564 VFP_D0_D7_REGS:23460 VFP_LO_REGS:23460 ALL_REGS:23460 MEM:15640
  r132 costs: LO_REGS:0 HI_REGS:1564 CALLER_SAVE_REGS:1564 EVEN_REG:1564 GENERAL_REGS:1564 VFP_D0_D7_REGS:23460 VFP_LO_REGS:23460 ALL_REGS:23460 MEM:15640
  r130 costs: LO_REGS:0 HI_REGS:1564 CALLER_SAVE_REGS:1564 EVEN_REG:1564 GENERAL_REGS:1564 VFP_D0_D7_REGS:23460 VFP_LO_REGS:23460 ALL_REGS:23460 MEM:15640
  r129 costs: LO_REGS:0 HI_REGS:1564 CALLER_SAVE_REGS:1564 EVEN_REG:1564 GENERAL_REGS:1564 VFP_D0_D7_REGS:23460 VFP_LO_REGS:23460 ALL_REGS:23460 MEM:15640
  r128 costs: LO_REGS:0 HI_REGS:4000 CALLER_SAVE_REGS:4000 EVEN_REG:4000 GENERAL_REGS:4000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r127 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:21730 VFP_LO_REGS:21730 ALL_REGS:21730 MEM:8820
  r126 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:136435 VFP_LO_REGS:136435 ALL_REGS:136435 MEM:85290
  r125 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:27422 VFP_LO_REGS:27422 ALL_REGS:27422 MEM:13431
  r123 costs: LO_REGS:0 HI_REGS:1564 CALLER_SAVE_REGS:1564 EVEN_REG:1564 GENERAL_REGS:1564 VFP_D0_D7_REGS:35190 VFP_LO_REGS:35190 ALL_REGS:35190 MEM:23460
  r117 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:15640


Pass 1 for finding pseudo/allocno costs

    r141: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r140: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r139: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r138: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r137: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r136: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r135: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r134: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r133: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r132: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r131: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r130: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r129: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r128: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r126: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r125: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r124: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r121: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r120: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r119: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r118: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r117: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r141 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r140 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r138 costs: LO_REGS:0 HI_REGS:782 CALLER_SAVE_REGS:782 EVEN_REG:782 GENERAL_REGS:782 VFP_D0_D7_REGS:17595 VFP_LO_REGS:17595 ALL_REGS:17595 MEM:11730
  r137 costs: LO_REGS:0 HI_REGS:1564 CALLER_SAVE_REGS:1564 EVEN_REG:1564 GENERAL_REGS:1564 VFP_D0_D7_REGS:23460 VFP_LO_REGS:23460 ALL_REGS:23460 MEM:15640
  r136 costs: LO_REGS:0 HI_REGS:1564 CALLER_SAVE_REGS:1564 EVEN_REG:1564 GENERAL_REGS:1564 VFP_D0_D7_REGS:23460 VFP_LO_REGS:23460 ALL_REGS:23460 MEM:15640
  r135 costs: LO_REGS:0 HI_REGS:1564 CALLER_SAVE_REGS:1564 EVEN_REG:1564 GENERAL_REGS:1564 VFP_D0_D7_REGS:23460 VFP_LO_REGS:23460 ALL_REGS:23460 MEM:15640
  r134 costs: LO_REGS:0 HI_REGS:1564 CALLER_SAVE_REGS:1564 EVEN_REG:1564 GENERAL_REGS:1564 VFP_D0_D7_REGS:23460 VFP_LO_REGS:23460 ALL_REGS:23460 MEM:15640
  r133 costs: LO_REGS:0 HI_REGS:1564 CALLER_SAVE_REGS:1564 EVEN_REG:1564 GENERAL_REGS:1564 VFP_D0_D7_REGS:23460 VFP_LO_REGS:23460 ALL_REGS:23460 MEM:15640
  r132 costs: LO_REGS:0 HI_REGS:1564 CALLER_SAVE_REGS:1564 EVEN_REG:1564 GENERAL_REGS:1564 VFP_D0_D7_REGS:23460 VFP_LO_REGS:23460 ALL_REGS:23460 MEM:15640
  r130 costs: LO_REGS:0 HI_REGS:1564 CALLER_SAVE_REGS:1564 EVEN_REG:1564 GENERAL_REGS:1564 VFP_D0_D7_REGS:23460 VFP_LO_REGS:23460 ALL_REGS:23460 MEM:15640
  r129 costs: LO_REGS:0 HI_REGS:1564 CALLER_SAVE_REGS:1564 EVEN_REG:1564 GENERAL_REGS:1564 VFP_D0_D7_REGS:23460 VFP_LO_REGS:23460 ALL_REGS:23460 MEM:15640
  r128 costs: LO_REGS:0 HI_REGS:4000 CALLER_SAVE_REGS:4000 EVEN_REG:4000 GENERAL_REGS:4000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r127 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:26730 VFP_LO_REGS:26730 ALL_REGS:26730 MEM:17820
  r126 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:141435 VFP_LO_REGS:141435 ALL_REGS:141435 MEM:94290
  r125 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:44985 VFP_LO_REGS:44985 ALL_REGS:29985 MEM:29990
  r123 costs: LO_REGS:0 HI_REGS:1564 CALLER_SAVE_REGS:1564 EVEN_REG:1564 GENERAL_REGS:1564 VFP_D0_D7_REGS:35190 VFP_LO_REGS:35190 ALL_REGS:35190 MEM:23460
  r117 costs: GENERAL_REGS:0 MEM:15640

;;   ======================================================
;;   -- basic block 2 from 58 to 13 -- before reload
;;   ======================================================

;;	  0--> b  0: i  10 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  58 r140=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   2 r126=r140                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  59 r141=r1                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  11 r128=[r126+0x10]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i   3 r127=r141                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i  13 {pc={(r128==0)?L53:pc};clobber cc;}     :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 10
;;   new tail = 13

;;   ======================================================
;;   -- basic block 3 from 15 to 36 -- before reload
;;   ======================================================

;;	  0--> b  0: i  15 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  17 r130=[r126+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  16 r129=[r126]                             :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  18 r117=zxn([r129+r130])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  20 [r127]=r117#0                           :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  21 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  22 r133=[r126+0x10]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  26 r135=[r126+0x14]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  30 r136=[r126+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  34 r137=[r126+0x4]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  23 r132=r133-0x1                           :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	 10--> b  0: i  27 r134=r135+0x1                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  31 r123=r136+0x1                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  24 [r126+0x10]=r132                        :cortex_m4_a:@GENERAL_REGS+0(-1)@VFP_LO_REGS+0(0)
;;	 12--> b  0: i  25 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  28 [r126+0x14]=r134                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  29 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  32 [r126+0xc]=r123                         :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  33 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 15--> b  0: i  35 cc=cmp(r123,r137)                       :cortex_m4_ex:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 16--> b  0: i  36 pc={(ltu(cc,0))?L57:pc}                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 16
;;   new head = 15
;;   new tail = 36

;;   ======================================================
;;   -- basic block 4 from 38 to 60 -- before reload
;;   ======================================================

;;	  0--> b  0: i  38 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  39 r138=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  40 [r126+0xc]=r138                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   6 r125=r138                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  60 pc=L41                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 38
;;   new tail = 60

;;   ======================================================
;;   -- basic block 5 from 5 to 62 -- before reload
;;   ======================================================

;;	  0--> b  0: i   5 r125=0x2                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  62 pc=L41                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 5
;;   new tail = 62

;;   ======================================================
;;   -- basic block 6 from 7 to 7 -- before reload
;;   ======================================================

;;	  0--> b  0: i   7 r125=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 7
;;   new tail = 7

;;   ======================================================
;;   -- basic block 7 from 47 to 48 -- before reload
;;   ======================================================

;;	  0--> b  0: i  47 r0=r125                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  48 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 47
;;   new tail = 48


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


BUF_get_byte

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,7u} r13={1d,7u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={2d,1u} r102={1d,7u} r103={1d,6u} r117={1d,1u} r123={1d,2u} r125={3d,1u} r126={1d,11u} r127={1d,1u} r128={1d,1u} r129={1d,1u} r130={1d,1u} r132={1d,1u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,2u} r140={1d,1u} r141={1d,1u} 
;;    total ref usage 108{47d,61u,0e} in 38{38 regular + 0 call} insns.
(note 1 0 8 NOTE_INSN_DELETED)
(note 8 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 8 12 2 NOTE_INSN_FUNCTION_BEG)
(note 12 4 10 2 NOTE_INSN_DELETED)
(debug_insn 10 12 58 2 (debug_marker) "../System/buf.c":136:2 -1
     (nil))
(insn 58 10 2 2 (set (reg:SI 140)
        (reg:SI 0 r0 [ buf_handle ])) "../System/buf.c":134:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ buf_handle ])
        (nil)))
(insn 2 58 59 2 (set (reg/v/f:SI 126 [ buf_handle ])
        (reg:SI 140)) "../System/buf.c":134:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 140)
        (nil)))
(insn 59 2 11 2 (set (reg:SI 141)
        (reg:SI 1 r1 [ data ])) "../System/buf.c":134:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ data ])
        (nil)))
(insn 11 59 3 2 (set (reg:SI 128 [ buf_handle_16(D)->data_size ])
        (mem:SI (plus:SI (reg/v/f:SI 126 [ buf_handle ])
                (const_int 16 [0x10])) [1 buf_handle_16(D)->data_size+0 S4 A32])) "../System/buf.c":136:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 3 11 13 2 (set (reg/v/f:SI 127 [ data ])
        (reg:SI 141)) "../System/buf.c":134:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 141)
        (nil)))
(jump_insn 13 3 14 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 128 [ buf_handle_16(D)->data_size ])
                        (const_int 0 [0]))
                    (label_ref:SI 53)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/buf.c":136:5 1024 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 128 [ buf_handle_16(D)->data_size ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 233216732 (nil))))
 -> 53)
(note 14 13 15 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 15 14 17 3 (debug_marker) "../System/buf.c":142:2 -1
     (nil))
(insn 17 15 16 3 (set (reg:SI 130 [ buf_handle_16(D)->front ])
        (mem:SI (plus:SI (reg/v/f:SI 126 [ buf_handle ])
                (const_int 12 [0xc])) [1 buf_handle_16(D)->front+0 S4 A32])) "../System/buf.c":142:28 728 {*thumb2_movsi_vfp}
     (nil))
(insn 16 17 18 3 (set (reg/f:SI 129 [ buf_handle_16(D)->buffer ])
        (mem/f:SI (reg/v/f:SI 126 [ buf_handle ]) [3 buf_handle_16(D)->buffer+0 S4 A32])) "../System/buf.c":142:28 728 {*thumb2_movsi_vfp}
     (nil))
(insn 18 16 20 3 (set (reg:SI 117 [ _5 ])
        (zero_extend:SI (mem:QI (plus:SI (reg/f:SI 129 [ buf_handle_16(D)->buffer ])
                    (reg:SI 130 [ buf_handle_16(D)->front ])) [0 *_4+0 S1 A8]))) "../System/buf.c":142:28 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 130 [ buf_handle_16(D)->front ])
        (expr_list:REG_DEAD (reg/f:SI 129 [ buf_handle_16(D)->buffer ])
            (nil))))
(insn 20 18 21 3 (set (mem:QI (reg/v/f:SI 127 [ data ]) [0 *data_17(D)+0 S1 A8])
        (subreg/s/v:QI (reg:SI 117 [ _5 ]) 0)) "../System/buf.c":142:8 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 127 [ data ])
        (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
            (nil))))
(debug_insn 21 20 22 3 (debug_marker) "../System/buf.c":145:2 -1
     (nil))
(insn 22 21 26 3 (set (reg:SI 133 [ buf_handle_16(D)->data_size ])
        (mem:SI (plus:SI (reg/v/f:SI 126 [ buf_handle ])
                (const_int 16 [0x10])) [1 buf_handle_16(D)->data_size+0 S4 A32])) "../System/buf.c":145:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 26 22 30 3 (set (reg:SI 135 [ buf_handle_16(D)->free_size ])
        (mem:SI (plus:SI (reg/v/f:SI 126 [ buf_handle ])
                (const_int 20 [0x14])) [1 buf_handle_16(D)->free_size+0 S4 A32])) "../System/buf.c":146:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 30 26 34 3 (set (reg:SI 136 [ buf_handle_16(D)->front ])
        (mem:SI (plus:SI (reg/v/f:SI 126 [ buf_handle ])
                (const_int 12 [0xc])) [1 buf_handle_16(D)->front+0 S4 A32])) "../System/buf.c":151:19 728 {*thumb2_movsi_vfp}
     (nil))
(insn 34 30 23 3 (set (reg:SI 137 [ buf_handle_16(D)->length ])
        (mem:SI (plus:SI (reg/v/f:SI 126 [ buf_handle ])
                (const_int 4 [0x4])) [1 buf_handle_16(D)->length+0 S4 A32])) "../System/buf.c":153:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 23 34 27 3 (set (reg:SI 132)
        (plus:SI (reg:SI 133 [ buf_handle_16(D)->data_size ])
            (const_int -1 [0xffffffffffffffff]))) "../System/buf.c":145:23 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 133 [ buf_handle_16(D)->data_size ])
        (nil)))
(insn 27 23 31 3 (set (reg:SI 134)
        (plus:SI (reg:SI 135 [ buf_handle_16(D)->free_size ])
            (const_int 1 [0x1]))) "../System/buf.c":146:23 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 135 [ buf_handle_16(D)->free_size ])
        (nil)))
(insn 31 27 24 3 (set (reg:SI 123 [ _11 ])
        (plus:SI (reg:SI 136 [ buf_handle_16(D)->front ])
            (const_int 1 [0x1]))) "../System/buf.c":151:19 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 136 [ buf_handle_16(D)->front ])
        (nil)))
(insn 24 31 25 3 (set (mem:SI (plus:SI (reg/v/f:SI 126 [ buf_handle ])
                (const_int 16 [0x10])) [1 buf_handle_16(D)->data_size+0 S4 A32])
        (reg:SI 132)) "../System/buf.c":145:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 132)
        (nil)))
(debug_insn 25 24 28 3 (debug_marker) "../System/buf.c":146:2 -1
     (nil))
(insn 28 25 29 3 (set (mem:SI (plus:SI (reg/v/f:SI 126 [ buf_handle ])
                (const_int 20 [0x14])) [1 buf_handle_16(D)->free_size+0 S4 A32])
        (reg:SI 134)) "../System/buf.c":146:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 134)
        (nil)))
(debug_insn 29 28 32 3 (debug_marker) "../System/buf.c":151:2 -1
     (nil))
(insn 32 29 33 3 (set (mem:SI (plus:SI (reg/v/f:SI 126 [ buf_handle ])
                (const_int 12 [0xc])) [1 buf_handle_16(D)->front+0 S4 A32])
        (reg:SI 123 [ _11 ])) "../System/buf.c":151:19 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 33 32 35 3 (debug_marker) "../System/buf.c":153:2 -1
     (nil))
(insn 35 33 36 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 123 [ _11 ])
            (reg:SI 137 [ buf_handle_16(D)->length ]))) "../System/buf.c":153:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 137 [ buf_handle_16(D)->length ])
        (expr_list:REG_DEAD (reg:SI 123 [ _11 ])
            (nil))))
(jump_insn 36 35 37 3 (set (pc)
        (if_then_else (ltu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 57)
            (pc))) "../System/buf.c":153:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 57)
(note 37 36 38 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 38 37 39 4 (debug_marker) "../System/buf.c":155:3 -1
     (nil))
(insn 39 38 40 4 (set (reg:SI 138)
        (const_int 0 [0])) "../System/buf.c":155:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 40 39 6 4 (set (mem:SI (plus:SI (reg/v/f:SI 126 [ buf_handle ])
                (const_int 12 [0xc])) [1 buf_handle_16(D)->front+0 S4 A32])
        (reg:SI 138)) "../System/buf.c":155:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 126 [ buf_handle ])
        (nil)))
(insn 6 40 60 4 (set (reg:SI 125 [ <retval> ])
        (reg:SI 138)) "../System/buf.c":158:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 138)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(jump_insn 60 6 61 4 (set (pc)
        (label_ref 41)) 284 {*arm_jump}
     (nil)
 -> 41)
(barrier 61 60 53)
(code_label 53 61 52 5 36 (nil) [1 uses])
(note 52 53 5 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 5 52 62 5 (set (reg:SI 125 [ <retval> ])
        (const_int 2 [0x2])) "../System/buf.c":138:10 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 62 5 63 5 (set (pc)
        (label_ref 41)) 284 {*arm_jump}
     (nil)
 -> 41)
(barrier 63 62 57)
(code_label 57 63 56 6 37 (nil) [1 uses])
(note 56 57 7 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 7 56 41 6 (set (reg:SI 125 [ <retval> ])
        (const_int 0 [0])) "../System/buf.c":158:9 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 41 7 42 7 35 (nil) [2 uses])
(note 42 41 47 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 47 42 48 7 (set (reg/i:SI 0 r0)
        (reg:SI 125 [ <retval> ])) "../System/buf.c":160:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 125 [ <retval> ])
        (nil)))
(insn 48 47 64 7 (use (reg/i:SI 0 r0)) "../System/buf.c":160:1 -1
     (nil))
(note 64 48 0 NOTE_INSN_DELETED)

;; Function BUF_get_bytes (BUF_get_bytes, funcdef_no=5, decl_uid=5716, cgraph_uid=6, symbol_order=5)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 14 n_edges 18 count 18 (  1.3)


BUF_get_bytes

Dataflow summary:
def_info->table_size = 53, use_info->table_size = 100
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,2u} r2={1d,1u} r3={1d} r7={1d,13u} r13={1d,13u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={5d,3u} r102={1d,13u} r103={1d,12u} r113={1d,1u} r114={1d,4u} r117={1d,1u} r119={1d,2u} r127={2d,7u} r129={3d,3u} r130={3d,1u} r131={1d,13u} r132={1d,1u} r134={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r144={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} 
;;    total ref usage 158{55d,103u,0e} in 86{86 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d29(102){ }d30(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 10 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 114 131 132 147 148 149
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 114 131 132 147 148 149
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 131 132
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 131 132

( 2 )->[3]->( 12 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u13(7){ }u14(13){ }u15(102){ }u16(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 131 132
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 131 132
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 131 132
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 131 132

( 3 9 )->[4]->( 13 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u19(7){ }u20(13){ }u21(102){ }u22(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 130
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 130
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130

( 8 )->[5]->( 11 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u23(7){ }u24(13){ }u25(102){ }u26(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 119 127 129 131 144
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 119 127 129 131 144
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 127 129 131 144
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 127 129 131 144

( 5 12 )->[6]->( 7 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u30(7){ }u31(13){ }u32(102){ }u33(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 127 129 131 144
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 129 131
;; lr  def 	 100 [cc] 117 119 127 129 134 136 137 138 139 140
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 127 129 131 144
;; live  gen 	 100 [cc] 117 119 127 129 134 136 137 138 139 140
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 119 127 129 131 144
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 119 127 129 131 144

( 6 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u59(7){ }u60(13){ }u61(102){ }u62(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 119 127 131 144
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 144
;; lr  def 	 129
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 119 127 131 144
;; live  gen 	 129
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 119 127 129 131 144
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 119 127 129 131 144

( 7 6 )->[8]->( 5 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u65(7){ }u66(13){ }u67(102){ }u68(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 119 127 129 131 144
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 127
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 119 127 129 131 144
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 119 127 129 131 144
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 119 127 129 131 144

( 8 )->[9]->( 4 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	

( 2 )->[10]->( 13 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u73(7){ }u74(13){ }u75(102){ }u76(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 130
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 130
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130

( 5 )->[11]->( 13 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u77(7){ }u78(13){ }u79(102){ }u80(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 130
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 130
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130

( 3 )->[12]->( 6 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u81(7){ }u82(13){ }u83(102){ }u84(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 131 132
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 131 132
;; lr  def 	 113 127 129 144
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 131 132
;; live  gen 	 113 127 129 144
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 127 129 131 144
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 127 129 131 144

( 10 4 11 )->[13]->( 1 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u90(7){ }u91(13){ }u92(102){ }u93(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 13 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u96(0){ }u97(7){ }u98(13){ }u99(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 19 to worklist
  Adding insn 24 to worklist
  Adding insn 131 to worklist
  Adding insn 36 to worklist
  Adding insn 62 to worklist
  Adding insn 58 to worklist
  Adding insn 54 to worklist
  Adding insn 50 to worklist
  Adding insn 46 to worklist
  Adding insn 66 to worklist
  Adding insn 82 to worklist
  Adding insn 134 to worklist
  Adding insn 136 to worklist
  Adding insn 138 to worklist
  Adding insn 140 to worklist
  Adding insn 112 to worklist
Finished finding needed instructions:
processing block 13 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 111 to worklist
processing block 11 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
  Adding insn 9 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 127 129 131 144
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
  Adding insn 8 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 119 127 129 131 144
  Adding insn 81 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 119 127 129 131 144
  Adding insn 125 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 119 127 129 131 144
  Adding insn 61 to worklist
  Adding insn 60 to worklist
  Adding insn 57 to worklist
  Adding insn 56 to worklist
  Adding insn 53 to worklist
  Adding insn 52 to worklist
  Adding insn 49 to worklist
  Adding insn 48 to worklist
  Adding insn 43 to worklist
  Adding insn 42 to worklist
processing block 12 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 127 129 131 144
  Adding insn 65 to worklist
  Adding insn 106 to worklist
  Adding insn 104 to worklist
  Adding insn 103 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 131 132
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
  Adding insn 7 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 131 132
  Adding insn 18 to worklist
  Adding insn 15 to worklist
  Adding insn 129 to worklist
  Adding insn 3 to worklist
  Adding insn 128 to worklist
  Adding insn 2 to worklist
  Adding insn 127 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 14 n_edges 18 count 18 (  1.3)

Pass 0 for finding pseudo/allocno costs


  r149 costs: LO_REGS:664 HI_REGS:664 CALLER_SAVE_REGS:664 EVEN_REG:664 GENERAL_REGS:664 VFP_D0_D7_REGS:9960 VFP_LO_REGS:9960 ALL_REGS:9960 MEM:6640
  r148 costs: LO_REGS:664 HI_REGS:664 CALLER_SAVE_REGS:664 EVEN_REG:664 GENERAL_REGS:664 VFP_D0_D7_REGS:8300 VFP_LO_REGS:8300 ALL_REGS:8300 MEM:3652
  r147 costs: LO_REGS:664 HI_REGS:664 CALLER_SAVE_REGS:664 EVEN_REG:664 GENERAL_REGS:664 VFP_D0_D7_REGS:8300 VFP_LO_REGS:8300 ALL_REGS:8300 MEM:3652
  r144 costs: LO_REGS:0 HI_REGS:738 CALLER_SAVE_REGS:738 EVEN_REG:738 GENERAL_REGS:738 VFP_D0_D7_REGS:8965 VFP_LO_REGS:8965 ALL_REGS:8965 MEM:4915
  r140 costs: LO_REGS:0 HI_REGS:1478 CALLER_SAVE_REGS:1478 EVEN_REG:1478 GENERAL_REGS:1478 VFP_D0_D7_REGS:22170 VFP_LO_REGS:22170 ALL_REGS:22170 MEM:14780
  r139 costs: LO_REGS:0 HI_REGS:1478 CALLER_SAVE_REGS:1478 EVEN_REG:1478 GENERAL_REGS:1478 VFP_D0_D7_REGS:22170 VFP_LO_REGS:22170 ALL_REGS:22170 MEM:14780
  r138 costs: LO_REGS:0 HI_REGS:1478 CALLER_SAVE_REGS:1478 EVEN_REG:1478 GENERAL_REGS:1478 VFP_D0_D7_REGS:22170 VFP_LO_REGS:22170 ALL_REGS:22170 MEM:14780
  r137 costs: LO_REGS:0 HI_REGS:1478 CALLER_SAVE_REGS:1478 EVEN_REG:1478 GENERAL_REGS:1478 VFP_D0_D7_REGS:22170 VFP_LO_REGS:22170 ALL_REGS:22170 MEM:14780
  r136 costs: LO_REGS:0 HI_REGS:1478 CALLER_SAVE_REGS:1478 EVEN_REG:1478 GENERAL_REGS:1478 VFP_D0_D7_REGS:22170 VFP_LO_REGS:22170 ALL_REGS:22170 MEM:14780
  r134 costs: LO_REGS:0 HI_REGS:1478 CALLER_SAVE_REGS:1478 EVEN_REG:1478 GENERAL_REGS:1478 VFP_D0_D7_REGS:22170 VFP_LO_REGS:22170 ALL_REGS:22170 MEM:14780
  r132 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:6995 VFP_LO_REGS:6995 ALL_REGS:6995 MEM:2782
  r131 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:106190 VFP_LO_REGS:106190 ALL_REGS:106190 MEM:68912
  r130 costs: LO_REGS:664 HI_REGS:664 CALLER_SAVE_REGS:664 EVEN_REG:664 GENERAL_REGS:664 VFP_D0_D7_REGS:9628 VFP_LO_REGS:9628 ALL_REGS:9628 MEM:4980
  r129 costs: LO_REGS:0 HI_REGS:1968 CALLER_SAVE_REGS:1968 EVEN_REG:1968 GENERAL_REGS:1968 VFP_D0_D7_REGS:53181 VFP_LO_REGS:53181 ALL_REGS:53181 MEM:33855
  r127 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:40605 VFP_LO_REGS:40605 ALL_REGS:40605 MEM:27070
  r119 costs: LO_REGS:0 HI_REGS:2876 CALLER_SAVE_REGS:2876 EVEN_REG:2876 GENERAL_REGS:2876 VFP_D0_D7_REGS:32655 VFP_LO_REGS:32655 ALL_REGS:32655 MEM:21770
  r117 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:14780
  r114 costs: LO_REGS:0 HI_REGS:1184 CALLER_SAVE_REGS:1184 EVEN_REG:1184 GENERAL_REGS:1184 VFP_D0_D7_REGS:17535 VFP_LO_REGS:17535 ALL_REGS:17535 MEM:11690
  r113 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:14760 VFP_LO_REGS:14760 ALL_REGS:14760 MEM:9840


Pass 1 for finding pseudo/allocno costs

    r149: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r148: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r147: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r146: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r145: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r144: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r143: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r142: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r141: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r140: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r139: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r138: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r137: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r136: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r135: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r134: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r133: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r132: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r131: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r130: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r129: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r128: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r127: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r126: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r125: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r124: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r123: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r122: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r121: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r120: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r117: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r149 costs: GENERAL_REGS:664 VFP_D0_D7_REGS:14940 VFP_LO_REGS:14940 ALL_REGS:9960 MEM:9960
  r148 costs: GENERAL_REGS:664 VFP_D0_D7_REGS:14940 VFP_LO_REGS:14940 ALL_REGS:9960 MEM:9960
  r147 costs: GENERAL_REGS:664 VFP_D0_D7_REGS:14940 VFP_LO_REGS:14940 ALL_REGS:9960 MEM:9960
  r144 costs: LO_REGS:0 HI_REGS:738 CALLER_SAVE_REGS:738 EVEN_REG:738 GENERAL_REGS:738 VFP_D0_D7_REGS:9210 VFP_LO_REGS:9210 ALL_REGS:9210 MEM:6140
  r140 costs: LO_REGS:0 HI_REGS:1478 CALLER_SAVE_REGS:1478 EVEN_REG:1478 GENERAL_REGS:1478 VFP_D0_D7_REGS:22170 VFP_LO_REGS:22170 ALL_REGS:22170 MEM:14780
  r139 costs: LO_REGS:0 HI_REGS:1478 CALLER_SAVE_REGS:1478 EVEN_REG:1478 GENERAL_REGS:1478 VFP_D0_D7_REGS:22170 VFP_LO_REGS:22170 ALL_REGS:22170 MEM:14780
  r138 costs: LO_REGS:0 HI_REGS:1478 CALLER_SAVE_REGS:1478 EVEN_REG:1478 GENERAL_REGS:1478 VFP_D0_D7_REGS:22170 VFP_LO_REGS:22170 ALL_REGS:22170 MEM:14780
  r137 costs: LO_REGS:0 HI_REGS:1478 CALLER_SAVE_REGS:1478 EVEN_REG:1478 GENERAL_REGS:1478 VFP_D0_D7_REGS:22170 VFP_LO_REGS:22170 ALL_REGS:22170 MEM:14780
  r136 costs: LO_REGS:0 HI_REGS:1478 CALLER_SAVE_REGS:1478 EVEN_REG:1478 GENERAL_REGS:1478 VFP_D0_D7_REGS:22170 VFP_LO_REGS:22170 ALL_REGS:22170 MEM:14780
  r134 costs: LO_REGS:0 HI_REGS:1478 CALLER_SAVE_REGS:1478 EVEN_REG:1478 GENERAL_REGS:1478 VFP_D0_D7_REGS:22170 VFP_LO_REGS:22170 ALL_REGS:22170 MEM:14780
  r132 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:8655 VFP_LO_REGS:8655 ALL_REGS:8655 MEM:5770
  r131 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:107850 VFP_LO_REGS:107850 ALL_REGS:107850 MEM:71900
  r130 costs: GENERAL_REGS:664 VFP_D0_D7_REGS:14940 VFP_LO_REGS:14940 ALL_REGS:9960 MEM:9960
  r129 costs: LO_REGS:0 HI_REGS:1968 CALLER_SAVE_REGS:1968 EVEN_REG:1968 GENERAL_REGS:1968 VFP_D0_D7_REGS:53550 VFP_LO_REGS:53550 ALL_REGS:53550 MEM:35700
  r127 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:40605 VFP_LO_REGS:40605 ALL_REGS:40605 MEM:27070
  r119 costs: LO_REGS:0 HI_REGS:2876 CALLER_SAVE_REGS:2876 EVEN_REG:2876 GENERAL_REGS:2876 VFP_D0_D7_REGS:32655 VFP_LO_REGS:32655 ALL_REGS:32655 MEM:21770
  r117 costs: GENERAL_REGS:0 MEM:14780
  r114 costs: LO_REGS:0 HI_REGS:1184 CALLER_SAVE_REGS:1184 EVEN_REG:1184 GENERAL_REGS:1184 VFP_D0_D7_REGS:17535 VFP_LO_REGS:17535 ALL_REGS:17535 MEM:11690
  r113 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:14760 VFP_LO_REGS:14760 ALL_REGS:14760 MEM:9840

;;   ======================================================
;;   -- basic block 6 from 38 to 62 -- before reload
;;   ======================================================

;;	  0--> b  3: i  29 loc D#24                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  3: i  30 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  3: i  31 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  38 loc r127-D#25+0x1                       :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  39 loc r131                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  40 loc r127+0x1                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  41 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  1: i  64 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  2: i  73 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  2: i  74 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  2: i  75 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  2: i  76 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  42 r134=[r131]                             :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i  43 r117=zxn([r134+r129])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  46 [++r127]=r117#0                         :cortex_m4_a*2:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  3--> b  3: i  32 loc r127+0x1                            :nothing:@GENERAL_REGS+0(0)@VFP_LO_REGS+0(0)
;;	  3--> b  3: i  33 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  3: i  34 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  47 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  2: i  77 loc r127-D#25+0x1                       :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  2: i  78 loc D#24                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  2: i  79 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  56 r139=[r131+0xc]                         :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  6--> b  0: i  48 r136=[r131+0x10]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  7--> b  0: i  52 r138=[r131+0x14]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  60 r140=[r131+0x4]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  49 r119=r136-0x1                           :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	 10--> b  0: i  57 r129=r139+0x1                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  53 r137=r138+0x1                           :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	 12--> b  0: i  58 [r131+0xc]=r129                         :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  50 [r131+0x10]=r119                        :cortex_m4_a:@GENERAL_REGS+0(0)@VFP_LO_REGS+0(0)
;;	 13--> b  0: i  51 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  54 [r131+0x14]=r137                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  55 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  59 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 15--> b  0: i  61 cc=cmp(r129,r140)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 16--> b  0: i  62 pc={(ltu(cc,0))?L71:pc}                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
changing bb of uid 29
  from 5 to 6
changing bb of uid 30
  from 5 to 6
changing bb of uid 31
  from 5 to 6
changing bb of uid 64
  from 7 to 6
changing bb of uid 73
  from 8 to 6
changing bb of uid 74
  from 8 to 6
changing bb of uid 75
  from 8 to 6
changing bb of uid 76
  from 8 to 6
changing bb of uid 32
  from 5 to 6
changing bb of uid 33
  from 5 to 6
changing bb of uid 34
  from 5 to 6
changing bb of uid 77
  from 8 to 6
changing bb of uid 78
  from 8 to 6
changing bb of uid 79
  from 8 to 6
;;   total time = 16
;;   new head = 29
;;   new tail = 62

;;   ======================================================
;;   -- basic block 7 from 66 to 125 -- before reload
;;   ======================================================

;;	  0--> b  1: i  66 [r131+0xc]=r144                         :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  1: i  67 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  1: i  68 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  1: i  69 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  1: i  70 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  1: i 125 r129=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 66
;;   new tail = 125

;;   ======================================================
;;   -- basic block 8 from 81 to 82 -- before reload
;;   ======================================================

;;	  0--> b  2: i  81 cc=cmp(r113,r127)                       :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  2: i  82 pc={(cc!=0)?L80:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 81
;;   new tail = 82

;;   ======================================================
;;   -- basic block 5 from 36 to 36 -- before reload
;;   ======================================================

;;	  0--> b  3: i  36 {pc={(r119==0)?L119:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 36
;;   new tail = 36

;;   ======================================================
;;   -- basic block 2 from 127 to 19 -- before reload
;;   ======================================================

;;	  0--> b  0: i 127 r147=r0                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   2 r131=r147                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 120 loc r1                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  13 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  14 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 128 r148=r1                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  15 r114=[r131+0x10]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  16 loc r114                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  17 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 129 r149=r2                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i   3 r132=r148                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  6--> b  0: i  18 cc=cmp(r114,r149)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  19 pc={(ltu(cc,0))?L115:pc}                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 7
;;   new head = 127
;;   new tail = 19

;;   ======================================================
;;   -- basic block 3 from 21 to 24 -- before reload
;;   ======================================================

;;	  0--> b  0: i  21 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  22 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  24 {pc={(r114!=0)?L95:pc};clobber cc;}     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 21
;;   new tail = 24

;;   ======================================================
;;   -- basic block 4 from 8 to 131 -- before reload
;;   ======================================================

;;	  0--> b  0: i   8 r130=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 131 pc=L130                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 8
;;   new tail = 131

;;   ======================================================
;;   -- basic block 9 from 134 to 134 -- before reload
;;   ======================================================

;;	  0--> b  0: i 134 pc=L83                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 134
;;   new tail = 134

;;   ======================================================
;;   -- basic block 10 from 7 to 136 -- before reload
;;   ======================================================

;;	  0--> b  0: i   7 r130=0x4                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 136 pc=L130                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 7
;;   new tail = 136

;;   ======================================================
;;   -- basic block 11 from 9 to 138 -- before reload
;;   ======================================================

;;	  0--> b  0: i   9 r130=0x2                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  89 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  90 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  91 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 138 pc=L130                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 9
;;   new tail = 138

;;   ======================================================
;;   -- basic block 12 from 97 to 140 -- before reload
;;   ======================================================

;;	  0--> b  0: i  97 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  98 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  99 loc r131                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 100 loc D#25                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 101 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 102 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 104 r127=r132-0x1                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 103 r129=[r131+0xc]                         :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i 106 r113=r127+r114                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  65 r144=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 140 pc=L107                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 97
;;   new tail = 140

;;   ======================================================
;;   -- basic block 13 from 111 to 112 -- before reload
;;   ======================================================

;;	  0--> b  0: i 111 r0=r130                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 112 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 111
;;   new tail = 112


;; Procedure interblock/speculative motions == 14/7 


starting the processing of deferred insns
ending the processing of deferred insns


BUF_get_bytes

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,2u} r2={1d,1u} r3={1d} r7={1d,13u} r13={1d,13u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={5d,3u} r102={1d,13u} r103={1d,12u} r113={1d,1u} r114={1d,4u} r117={1d,1u} r119={1d,2u} r127={2d,7u} r129={3d,3u} r130={3d,1u} r131={1d,13u} r132={1d,1u} r134={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r144={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} 
;;    total ref usage 158{55d,103u,0e} in 86{86 regular + 0 call} insns.
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 10 5 2 NOTE_INSN_DELETED)
(note 5 4 127 2 NOTE_INSN_FUNCTION_BEG)
(insn 127 5 2 2 (set (reg:SI 147)
        (reg:SI 0 r0 [ buf_handle ])) "../System/buf.c":165:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ buf_handle ])
        (nil)))
(insn 2 127 120 2 (set (reg/v/f:SI 131 [ buf_handle ])
        (reg:SI 147)) "../System/buf.c":165:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 147)
        (nil)))
(debug_insn 120 2 12 2 (var_location:SI D#25 (reg:SI 1 r1 [ data ])) -1
     (nil))
(debug_insn 12 120 13 2 (debug_marker) "../System/buf.c":166:2 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../System/buf.c":167:2 -1
     (nil))
(debug_insn 14 13 128 2 (debug_marker) "../System/buf.c":170:2 -1
     (nil))
(insn 128 14 15 2 (set (reg:SI 148)
        (reg:SI 1 r1 [ data ])) "../System/buf.c":165:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ data ])
        (nil)))
(insn 15 128 16 2 (set (reg/v:SI 114 [ buf_data_size ])
        (mem:SI (plus:SI (reg/v/f:SI 131 [ buf_handle ])
                (const_int 16 [0x10])) [1 buf_handle_8(D)->data_size+0 S4 A32])) "../System/buf.c":170:16 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 16 15 17 2 (var_location:SI buf_data_size (reg/v:SI 114 [ buf_data_size ])) "../System/buf.c":170:16 -1
     (nil))
(debug_insn 17 16 129 2 (debug_marker) "../System/buf.c":171:2 -1
     (nil))
(insn 129 17 3 2 (set (reg:SI 149)
        (reg:SI 2 r2 [ size ])) "../System/buf.c":165:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ size ])
        (nil)))
(insn 3 129 18 2 (set (reg/v/f:SI 132 [ data ])
        (reg:SI 148)) "../System/buf.c":165:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 148)
        (nil)))
(insn 18 3 19 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 114 [ buf_data_size ])
            (reg:SI 149))) "../System/buf.c":171:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 149)
        (nil)))
(jump_insn 19 18 20 2 (set (pc)
        (if_then_else (ltu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 115)
            (pc))) "../System/buf.c":171:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 233216732 (nil)))
 -> 115)
(note 20 19 23 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 23 20 21 3 NOTE_INSN_DELETED)
(debug_insn 21 23 22 3 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 22 21 24 3 (debug_marker) "../System/buf.c":174:16 -1
     (nil))
(jump_insn 24 22 83 3 (parallel [
            (set (pc)
                (if_then_else (ne (reg/v:SI 114 [ buf_data_size ])
                        (const_int 0 [0]))
                    (label_ref 95)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/buf.c":174:3 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 95)
(code_label 83 24 25 4 43 (nil) [1 uses])
(note 25 83 8 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 8 25 131 4 (set (reg:SI 130 [ <retval> ])
        (const_int 0 [0])) "../System/buf.c":185:10 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 131 8 132 4 (set (pc)
        (label_ref 130)) 284 {*arm_jump}
     (nil)
 -> 130)
(barrier 132 131 80)
(code_label 80 132 28 5 42 (nil) [1 uses])
(note 28 80 35 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 35 28 36 5 NOTE_INSN_DELETED)
(jump_insn 36 35 107 5 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 119 [ _20 ])
                        (const_int 0 [0]))
                    (label_ref:SI 119)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/buf.c":136:5 1024 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 119 [ _20 ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 315265956 (nil))))
 -> 119)
(code_label 107 36 37 6 44 (nil) [1 uses])
(note 37 107 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 29 37 30 6 (var_location:SI i (debug_expr:SI D#24)) -1
     (nil))
(debug_insn 30 29 31 6 (debug_marker) "../System/buf.c":177:4 -1
     (nil))
(debug_insn 31 30 38 6 (var_location:SI buf_handle (clobber (const_int 0 [0]))) "../System/buf.c":177:16 -1
     (nil))
(debug_insn 38 31 39 6 (var_location:SI i (plus:SI (minus:SI (reg:SI 127 [ ivtmp.40 ])
            (debug_expr:SI D#25))
        (const_int 1 [0x1]))) -1
     (nil))
(debug_insn 39 38 40 6 (var_location:SI buf_handle (reg/v/f:SI 131 [ buf_handle ])) "../System/buf.c":177:16 -1
     (nil))
(debug_insn 40 39 41 6 (var_location:SI data (plus:SI (reg:SI 127 [ ivtmp.40 ])
        (const_int 1 [0x1]))) "../System/buf.c":177:16 -1
     (nil))
(debug_insn 41 40 64 6 (debug_marker) "../System/buf.c":142:2 -1
     (nil))
(debug_insn 64 41 73 6 (debug_marker) "../System/buf.c":155:3 -1
     (nil))
(debug_insn 73 64 74 6 (var_location:SI buf_handle (clobber (const_int 0 [0]))) "../System/buf.c":177:16 -1
     (nil))
(debug_insn 74 73 75 6 (var_location:SI data (clobber (const_int 0 [0]))) "../System/buf.c":177:16 -1
     (nil))
(debug_insn 75 74 76 6 (var_location:QI rtnr_code (clobber (const_int 0 [0]))) "../System/buf.c":177:16 -1
     (nil))
(debug_insn 76 75 42 6 (debug_marker) "../System/buf.c":174:33 -1
     (nil))
(insn 42 76 43 6 (set (reg/f:SI 134 [ buf_handle_8(D)->buffer ])
        (mem/f:SI (reg/v/f:SI 131 [ buf_handle ]) [3 buf_handle_8(D)->buffer+0 S4 A32])) "../System/buf.c":142:28 728 {*thumb2_movsi_vfp}
     (nil))
(insn 43 42 46 6 (set (reg:SI 117 [ _18 ])
        (zero_extend:SI (mem:QI (plus:SI (reg/f:SI 134 [ buf_handle_8(D)->buffer ])
                    (reg:SI 129 [ prephitmp_42 ])) [0 *_17+0 S1 A8]))) "../System/buf.c":142:28 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/f:SI 134 [ buf_handle_8(D)->buffer ])
        (expr_list:REG_DEAD (reg:SI 129 [ prephitmp_42 ])
            (nil))))
(insn 46 43 32 6 (set (mem:QI (pre_inc:SI (reg:SI 127 [ ivtmp.40 ])) [0 MEM[base: _32, offset: 0B]+0 S1 A8])
        (subreg/s/v:QI (reg:SI 117 [ _18 ]) 0)) "../System/buf.c":142:8 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 117 [ _18 ])
        (expr_list:REG_INC (reg:SI 127 [ ivtmp.40 ])
            (nil))))
(debug_insn 32 46 33 6 (var_location:SI data (plus:SI (reg:SI 127 [ ivtmp.40 ])
        (const_int 1 [0x1]))) "../System/buf.c":177:16 -1
     (nil))
(debug_insn 33 32 34 6 (debug_marker:BLK) "../System/buf.c":133:18 -1
     (nil))
(debug_insn 34 33 47 6 (debug_marker) "../System/buf.c":136:2 -1
     (nil))
(debug_insn 47 34 77 6 (debug_marker) "../System/buf.c":145:2 -1
     (nil))
(debug_insn 77 47 78 6 (var_location:SI D#24 (plus:SI (minus:SI (reg:SI 127 [ ivtmp.40 ])
            (debug_expr:SI D#25))
        (const_int 1 [0x1]))) -1
     (nil))
(debug_insn 78 77 79 6 (var_location:SI i (debug_expr:SI D#24)) -1
     (nil))
(debug_insn 79 78 56 6 (debug_marker) "../System/buf.c":174:16 -1
     (nil))
(insn 56 79 48 6 (set (reg:SI 139 [ buf_handle_8(D)->front ])
        (mem:SI (plus:SI (reg/v/f:SI 131 [ buf_handle ])
                (const_int 12 [0xc])) [1 buf_handle_8(D)->front+0 S4 A32])) "../System/buf.c":151:19 728 {*thumb2_movsi_vfp}
     (nil))
(insn 48 56 52 6 (set (reg:SI 136 [ buf_handle_8(D)->data_size ])
        (mem:SI (plus:SI (reg/v/f:SI 131 [ buf_handle ])
                (const_int 16 [0x10])) [1 buf_handle_8(D)->data_size+0 S4 A32])) "../System/buf.c":145:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 52 48 60 6 (set (reg:SI 138 [ buf_handle_8(D)->free_size ])
        (mem:SI (plus:SI (reg/v/f:SI 131 [ buf_handle ])
                (const_int 20 [0x14])) [1 buf_handle_8(D)->free_size+0 S4 A32])) "../System/buf.c":146:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 60 52 49 6 (set (reg:SI 140 [ buf_handle_8(D)->length ])
        (mem:SI (plus:SI (reg/v/f:SI 131 [ buf_handle ])
                (const_int 4 [0x4])) [1 buf_handle_8(D)->length+0 S4 A32])) "../System/buf.c":153:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 49 60 57 6 (set (reg:SI 119 [ _20 ])
        (plus:SI (reg:SI 136 [ buf_handle_8(D)->data_size ])
            (const_int -1 [0xffffffffffffffff]))) "../System/buf.c":145:23 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 136 [ buf_handle_8(D)->data_size ])
        (nil)))
(insn 57 49 53 6 (set (reg:SI 129 [ prephitmp_42 ])
        (plus:SI (reg:SI 139 [ buf_handle_8(D)->front ])
            (const_int 1 [0x1]))) "../System/buf.c":151:19 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 139 [ buf_handle_8(D)->front ])
        (nil)))
(insn 53 57 58 6 (set (reg:SI 137)
        (plus:SI (reg:SI 138 [ buf_handle_8(D)->free_size ])
            (const_int 1 [0x1]))) "../System/buf.c":146:23 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 138 [ buf_handle_8(D)->free_size ])
        (nil)))
(insn 58 53 50 6 (set (mem:SI (plus:SI (reg/v/f:SI 131 [ buf_handle ])
                (const_int 12 [0xc])) [1 buf_handle_8(D)->front+0 S4 A32])
        (reg:SI 129 [ prephitmp_42 ])) "../System/buf.c":151:19 728 {*thumb2_movsi_vfp}
     (nil))
(insn 50 58 51 6 (set (mem:SI (plus:SI (reg/v/f:SI 131 [ buf_handle ])
                (const_int 16 [0x10])) [1 buf_handle_8(D)->data_size+0 S4 A32])
        (reg:SI 119 [ _20 ])) "../System/buf.c":145:23 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 51 50 54 6 (debug_marker) "../System/buf.c":146:2 -1
     (nil))
(insn 54 51 55 6 (set (mem:SI (plus:SI (reg/v/f:SI 131 [ buf_handle ])
                (const_int 20 [0x14])) [1 buf_handle_8(D)->free_size+0 S4 A32])
        (reg:SI 137)) "../System/buf.c":146:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 137)
        (nil)))
(debug_insn 55 54 59 6 (debug_marker) "../System/buf.c":151:2 -1
     (nil))
(debug_insn 59 55 61 6 (debug_marker) "../System/buf.c":153:2 -1
     (nil))
(insn 61 59 62 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 129 [ prephitmp_42 ])
            (reg:SI 140 [ buf_handle_8(D)->length ]))) "../System/buf.c":153:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 140 [ buf_handle_8(D)->length ])
        (nil)))
(jump_insn 62 61 63 6 (set (pc)
        (if_then_else (ltu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 71)
            (pc))) "../System/buf.c":153:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 71)
(note 63 62 66 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 66 63 67 7 (set (mem:SI (plus:SI (reg/v/f:SI 131 [ buf_handle ])
                (const_int 12 [0xc])) [1 buf_handle_8(D)->front+0 S4 A32])
        (reg:SI 144)) "../System/buf.c":155:21 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 67 66 68 7 (var_location:SI buf_handle (clobber (const_int 0 [0]))) "../System/buf.c":177:16 -1
     (nil))
(debug_insn 68 67 69 7 (var_location:SI data (clobber (const_int 0 [0]))) "../System/buf.c":177:16 -1
     (nil))
(debug_insn 69 68 70 7 (var_location:QI rtnr_code (const_int 0 [0])) "../System/buf.c":177:16 -1
     (nil))
(debug_insn 70 69 125 7 (debug_marker) "../System/buf.c":180:4 -1
     (nil))
(insn 125 70 71 7 (set (reg:SI 129 [ prephitmp_42 ])
        (const_int 0 [0])) "../System/buf.c":155:21 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 71 125 72 8 41 (nil) [1 uses])
(note 72 71 81 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 81 72 82 8 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 113 [ _3 ])
            (reg:SI 127 [ ivtmp.40 ]))) "../System/buf.c":174:3 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 82 81 133 8 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 80)
            (pc))) "../System/buf.c":174:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 80)
(note 133 82 134 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(jump_insn 134 133 135 9 (set (pc)
        (label_ref 83)) 284 {*arm_jump}
     (nil)
 -> 83)
(barrier 135 134 115)
(code_label 115 135 114 10 45 (nil) [1 uses])
(note 114 115 7 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 7 114 136 10 (set (reg:SI 130 [ <retval> ])
        (const_int 4 [0x4])) "../System/buf.c":190:10 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 136 7 137 10 (set (pc)
        (label_ref 130)) 284 {*arm_jump}
     (nil)
 -> 130)
(barrier 137 136 119)
(code_label 119 137 118 11 46 (nil) [1 uses])
(note 118 119 9 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 9 118 89 11 (set (reg:SI 130 [ <retval> ])
        (const_int 2 [0x2])) "../System/buf.c":138:10 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 89 9 90 11 (var_location:SI buf_handle (clobber (const_int 0 [0]))) "../System/buf.c":177:16 -1
     (nil))
(debug_insn 90 89 91 11 (var_location:SI data (clobber (const_int 0 [0]))) "../System/buf.c":177:16 -1
     (nil))
(debug_insn 91 90 138 11 (var_location:QI rtnr_code (clobber (const_int 0 [0]))) "../System/buf.c":177:16 -1
     (nil))
(jump_insn 138 91 139 11 (set (pc)
        (label_ref 130)) 284 {*arm_jump}
     (nil)
 -> 130)
(barrier 139 138 95)
(code_label 95 139 96 12 40 (nil) [1 uses])
(note 96 95 97 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 97 96 98 12 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 98 97 99 12 (debug_marker) "../System/buf.c":177:4 -1
     (nil))
(debug_insn 99 98 100 12 (var_location:SI buf_handle (reg/v/f:SI 131 [ buf_handle ])) "../System/buf.c":177:16 -1
     (nil))
(debug_insn 100 99 101 12 (var_location:SI data (debug_expr:SI D#25)) "../System/buf.c":177:16 -1
     (nil))
(debug_insn 101 100 102 12 (debug_marker:BLK) "../System/buf.c":133:18 -1
     (nil))
(debug_insn 102 101 104 12 (debug_marker) "../System/buf.c":136:2 -1
     (nil))
(insn 104 102 103 12 (set (reg:SI 127 [ ivtmp.40 ])
        (plus:SI (reg/v/f:SI 132 [ data ])
            (const_int -1 [0xffffffffffffffff]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v/f:SI 132 [ data ])
        (nil)))
(insn 103 104 106 12 (set (reg:SI 129 [ prephitmp_42 ])
        (mem:SI (plus:SI (reg/v/f:SI 131 [ buf_handle ])
                (const_int 12 [0xc])) [1 buf_handle_8(D)->front+0 S4 A32])) "../System/buf.c":142:39 728 {*thumb2_movsi_vfp}
     (nil))
(insn 106 103 65 12 (set (reg:SI 113 [ _3 ])
        (plus:SI (reg:SI 127 [ ivtmp.40 ])
            (reg/v:SI 114 [ buf_data_size ]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v:SI 114 [ buf_data_size ])
        (nil)))
(insn 65 106 140 12 (set (reg:SI 144)
        (const_int 0 [0])) "../System/buf.c":155:21 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 140 65 141 12 (set (pc)
        (label_ref 107)) 284 {*arm_jump}
     (nil)
 -> 107)
(barrier 141 140 130)
(code_label 130 141 113 13 47 (nil) [3 uses])
(note 113 130 111 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 111 113 112 13 (set (reg/i:SI 0 r0)
        (reg:SI 130 [ <retval> ])) "../System/buf.c":193:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 130 [ <retval> ])
        (nil)))
(insn 112 111 142 13 (use (reg/i:SI 0 r0)) "../System/buf.c":193:1 -1
     (nil))
(note 142 112 0 NOTE_INSN_DELETED)

;; Function BUF_get_data_size (BUF_get_data_size, funcdef_no=6, decl_uid=5718, cgraph_uid=7, symbol_order=6)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r117 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000


Pass 1 for finding pseudo/allocno costs

    r117: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r117 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000

;;   ======================================================
;;   -- basic block 2 from 15 to 13 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  15 r117=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i  12 r0=[r117+0x10]                          :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  13 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 6
;;   new tail = 13


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


BUF_get_data_size

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r117={1d,1u} 
;;    total ref usage 38{27d,11u,0e} in 4{4 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 3 2 NOTE_INSN_DELETED)
(note 3 2 7 2 NOTE_INSN_FUNCTION_BEG)
(note 7 3 6 2 NOTE_INSN_DELETED)
(debug_insn 6 7 15 2 (debug_marker) "../System/buf.c":200:2 -1
     (nil))
(insn 15 6 12 2 (set (reg:SI 117)
        (reg:SI 0 r0 [ buf_handle ])) "../System/buf.c":199:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ buf_handle ])
        (nil)))
(insn 12 15 13 2 (set (reg/i:SI 0 r0)
        (mem:SI (plus:SI (reg:SI 117)
                (const_int 16 [0x10])) [1 buf_handle_2(D)->data_size+0 S4 A32])) "../System/buf.c":201:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117)
        (nil)))
(insn 13 12 16 2 (use (reg/i:SI 0 r0)) "../System/buf.c":201:1 -1
     (nil))
(note 16 13 0 NOTE_INSN_DELETED)

;; Function BUF_get_free_size (BUF_get_free_size, funcdef_no=7, decl_uid=5720, cgraph_uid=8, symbol_order=7)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r117 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000


Pass 1 for finding pseudo/allocno costs

    r117: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r117 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000

;;   ======================================================
;;   -- basic block 2 from 15 to 13 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  15 r117=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i  12 r0=[r117+0x14]                          :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  13 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 6
;;   new tail = 13


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


BUF_get_free_size

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r117={1d,1u} 
;;    total ref usage 38{27d,11u,0e} in 4{4 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 3 2 NOTE_INSN_DELETED)
(note 3 2 7 2 NOTE_INSN_FUNCTION_BEG)
(note 7 3 6 2 NOTE_INSN_DELETED)
(debug_insn 6 7 15 2 (debug_marker) "../System/buf.c":207:2 -1
     (nil))
(insn 15 6 12 2 (set (reg:SI 117)
        (reg:SI 0 r0 [ buf_handle ])) "../System/buf.c":206:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ buf_handle ])
        (nil)))
(insn 12 15 13 2 (set (reg/i:SI 0 r0)
        (mem:SI (plus:SI (reg:SI 117)
                (const_int 20 [0x14])) [1 buf_handle_2(D)->free_size+0 S4 A32])) "../System/buf.c":208:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117)
        (nil)))
(insn 13 12 16 2 (use (reg/i:SI 0 r0)) "../System/buf.c":208:1 -1
     (nil))
(note 16 13 0 NOTE_INSN_DELETED)

;; Function BUF_demo (BUF_demo, funcdef_no=8, decl_uid=5722, cgraph_uid=9, symbol_order=8)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs




Pass 1 for finding pseudo/allocno costs

    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS


;;   ======================================================
;;   -- basic block 2 from 5 to 289 -- before reload
;;   ======================================================

;;	  0--> b  0: i   5 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   6 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   7 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   8 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   9 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  10 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  11 loc debug_implicit_ptr                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  12 loc debug_implicit_ptr                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  13 loc 0x4                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  14 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  15 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  16 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  17 loc debug_implicit_ptr                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  18 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  19 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  20 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  21 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  22 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  23 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  24 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  25 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  26 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  27 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  28 loc debug_implicit_ptr                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  29 loc 0x1                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  30 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  31 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  32 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  33 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  34 loc debug_implicit_ptr                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  35 loc 0x1                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  36 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  37 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  38 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  39 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  40 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  41 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  42 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  43 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  44 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  45 loc debug_implicit_ptr                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  46 loc 0x2                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  47 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  48 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  49 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  50 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  51 loc debug_implicit_ptr                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  52 loc 0x2                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  53 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  54 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  55 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  56 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  57 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  58 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  59 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  60 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  61 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  62 loc debug_implicit_ptr                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  63 loc 0x3                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  64 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  65 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  66 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  67 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  68 loc debug_implicit_ptr                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  69 loc 0x3                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  70 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  71 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  72 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  73 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  74 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  75 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  76 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  77 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  78 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  79 loc debug_implicit_ptr                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  80 loc 0x4                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  81 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  82 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  83 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  84 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  85 loc debug_implicit_ptr                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  86 loc 0x4                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  87 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  88 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  89 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  90 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  91 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  92 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  93 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  94 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  95 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  96 loc debug_implicit_ptr                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  97 loc debug_implicit_ptr                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  98 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  99 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 100 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 101 loc D#19                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 102 loc [D#18]                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 103 loc D#17                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 104 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 105 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 106 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 107 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 108 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 109 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 110 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 111 loc debug_implicit_ptr                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 112 loc debug_implicit_ptr                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 113 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 114 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 115 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 116 loc D#16+0x1                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 117 loc [D#15]                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 118 loc D#14                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 119 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 120 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 121 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 122 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 123 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 124 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 125 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 126 loc debug_implicit_ptr                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 127 loc debug_implicit_ptr                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 128 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 129 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 130 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 131 loc D#13+0x2                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 132 loc [D#12]                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 133 loc D#11                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 134 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 135 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 136 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 137 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 138 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 139 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 140 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 141 loc debug_implicit_ptr                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 142 loc 0x5                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 143 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 144 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 145 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 146 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 147 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 148 loc debug_implicit_ptr                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 149 loc 0x5                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 150 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 151 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 152 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 153 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 154 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 155 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 156 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 157 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 158 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 159 loc debug_implicit_ptr                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 160 loc 0x6                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 161 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 162 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 163 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 164 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 165 loc debug_implicit_ptr                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 166 loc 0x6                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 167 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 168 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 169 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 170 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 171 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 172 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 173 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 174 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 175 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 176 loc debug_implicit_ptr                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 177 loc debug_implicit_ptr                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 178 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 179 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 180 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 181 loc D#10+0x3                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 182 loc [D#9]                               :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 183 loc D#8                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 184 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 185 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 186 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 187 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 188 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 189 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 190 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 191 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 192 loc debug_implicit_ptr                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 193 loc debug_implicit_ptr                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 194 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 195 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 196 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 197 loc D#7                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 198 loc [D#6]                               :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 199 loc D#5                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 200 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 201 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 202 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 203 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 204 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 205 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 206 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 207 loc debug_implicit_ptr                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 208 loc debug_implicit_ptr                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 209 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 210 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 211 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 212 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 213 loc debug_implicit_ptr                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 214 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 215 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 216 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 217 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 218 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 219 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 220 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 221 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 222 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 223 loc debug_implicit_ptr                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 224 loc debug_implicit_ptr                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 225 loc 0x4                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 226 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 227 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 228 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 229 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 230 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 231 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 232 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 233 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 234 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 235 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 236 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 237 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 238 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 239 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 240 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 241 loc debug_implicit_ptr                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 242 loc [D#27]                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 243 loc debug_implicit_ptr                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 244 loc D#26                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 245 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 246 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 247 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 248 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 249 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 250 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 251 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 252 loc debug_implicit_ptr                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 253 loc [D#27]                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 254 loc debug_implicit_ptr                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 255 loc D#26                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 256 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 257 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 258 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 259 loc debug_implicit_ptr                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 260 loc D#26                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 261 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 262 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 263 loc D#28                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 264 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 265 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 266 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 267 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 268 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 269 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 270 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 271 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 272 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 273 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 274 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 275 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 276 loc D#28                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 277 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 278 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 279 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 280 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 281 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 282 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 283 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 284 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 285 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 286 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 287 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 288 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 289 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 5
;;   new tail = 289


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


BUF_demo

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 285{285 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../System/buf.c":224:2 -1
     (nil))
(debug_insn 6 5 7 2 (debug_marker) "../System/buf.c":226:2 -1
     (nil))
(debug_insn 7 6 8 2 (var_location:QI data (const_int 0 [0])) "../System/buf.c":226:10 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../System/buf.c":227:2 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../System/buf.c":228:2 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../System/buf.c":230:2 -1
     (nil))
(debug_insn 11 10 12 2 (var_location:SI buf_handle (debug_implicit_ptr:SI test_buf_handle)) "../System/buf.c":230:2 -1
     (nil))
(debug_insn 12 11 13 2 (var_location:SI buffer_ptr (debug_implicit_ptr:SI test_buffer)) "../System/buf.c":230:2 -1
     (nil))
(debug_insn 13 12 14 2 (var_location:SI buf_length (const_int 4 [0x4])) "../System/buf.c":230:2 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../System/buf.c":36:2 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../System/buf.c":37:2 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../System/buf.c":41:2 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:SI buf_handle (debug_implicit_ptr:SI test_buf_handle)) "../System/buf.c":41:2 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../System/buf.c":47:2 -1
     (nil))
(debug_insn 19 18 20 2 (debug_marker) "../System/buf.c":48:2 -1
     (nil))
(debug_insn 20 19 21 2 (debug_marker) "../System/buf.c":49:2 -1
     (nil))
(debug_insn 21 20 22 2 (debug_marker) "../System/buf.c":50:2 -1
     (nil))
(debug_insn 22 21 23 2 (debug_marker) "../System/buf.c":52:2 -1
     (nil))
(debug_insn 23 22 24 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) "../System/buf.c":41:2 -1
     (nil))
(debug_insn 24 23 25 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) "../System/buf.c":230:2 -1
     (nil))
(debug_insn 25 24 26 2 (var_location:SI buffer_ptr (clobber (const_int 0 [0]))) "../System/buf.c":230:2 -1
     (nil))
(debug_insn 26 25 27 2 (var_location:SI buf_length (clobber (const_int 0 [0]))) "../System/buf.c":230:2 -1
     (nil))
(debug_insn 27 26 28 2 (debug_marker) "../System/buf.c":233:2 -1
     (nil))
(debug_insn 28 27 29 2 (var_location:SI buf_handle (debug_implicit_ptr:SI test_buf_handle)) "../System/buf.c":233:2 -1
     (nil))
(debug_insn 29 28 30 2 (var_location:QI data (const_int 1 [0x1])) "../System/buf.c":233:2 -1
     (nil))
(debug_insn 30 29 31 2 (debug_marker) "../System/buf.c":62:2 -1
     (nil))
(debug_insn 31 30 32 2 (debug_marker) "../System/buf.c":69:3 -1
     (nil))
(debug_insn 32 31 33 2 (debug_marker) "../System/buf.c":71:4 -1
     (nil))
(debug_insn 33 32 34 2 (debug_marker) "../System/buf.c":72:4 -1
     (nil))
(debug_insn 34 33 35 2 (var_location:SI buf_handle (debug_implicit_ptr:SI test_buf_handle)) -1
     (nil))
(debug_insn 35 34 36 2 (var_location:QI data (const_int 1 [0x1])) -1
     (nil))
(debug_insn 36 35 37 2 (debug_marker) "../System/buf.c":87:3 -1
     (nil))
(debug_insn 37 36 38 2 (debug_marker) "../System/buf.c":90:3 -1
     (nil))
(debug_insn 38 37 39 2 (debug_marker) "../System/buf.c":91:3 -1
     (nil))
(debug_insn 39 38 40 2 (debug_marker) "../System/buf.c":93:3 -1
     (nil))
(debug_insn 40 39 41 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 41 40 42 2 (var_location:QI data (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 42 41 43 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) "../System/buf.c":233:2 -1
     (nil))
(debug_insn 43 42 44 2 (var_location:QI data (clobber (const_int 0 [0]))) "../System/buf.c":233:2 -1
     (nil))
(debug_insn 44 43 45 2 (debug_marker) "../System/buf.c":234:2 -1
     (nil))
(debug_insn 45 44 46 2 (var_location:SI buf_handle (debug_implicit_ptr:SI test_buf_handle)) "../System/buf.c":234:2 -1
     (nil))
(debug_insn 46 45 47 2 (var_location:QI data (const_int 2 [0x2])) "../System/buf.c":234:2 -1
     (nil))
(debug_insn 47 46 48 2 (debug_marker) "../System/buf.c":62:2 -1
     (nil))
(debug_insn 48 47 49 2 (debug_marker) "../System/buf.c":69:3 -1
     (nil))
(debug_insn 49 48 50 2 (debug_marker) "../System/buf.c":77:4 -1
     (nil))
(debug_insn 50 49 51 2 (debug_marker) "../System/buf.c":79:4 -1
     (nil))
(debug_insn 51 50 52 2 (var_location:SI buf_handle (debug_implicit_ptr:SI test_buf_handle)) -1
     (nil))
(debug_insn 52 51 53 2 (var_location:QI data (const_int 2 [0x2])) -1
     (nil))
(debug_insn 53 52 54 2 (debug_marker) "../System/buf.c":87:3 -1
     (nil))
(debug_insn 54 53 55 2 (debug_marker) "../System/buf.c":90:3 -1
     (nil))
(debug_insn 55 54 56 2 (debug_marker) "../System/buf.c":91:3 -1
     (nil))
(debug_insn 56 55 57 2 (debug_marker) "../System/buf.c":93:3 -1
     (nil))
(debug_insn 57 56 58 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 58 57 59 2 (var_location:QI data (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 59 58 60 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) "../System/buf.c":234:2 -1
     (nil))
(debug_insn 60 59 61 2 (var_location:QI data (clobber (const_int 0 [0]))) "../System/buf.c":234:2 -1
     (nil))
(debug_insn 61 60 62 2 (debug_marker) "../System/buf.c":235:2 -1
     (nil))
(debug_insn 62 61 63 2 (var_location:SI buf_handle (debug_implicit_ptr:SI test_buf_handle)) "../System/buf.c":235:2 -1
     (nil))
(debug_insn 63 62 64 2 (var_location:QI data (const_int 3 [0x3])) "../System/buf.c":235:2 -1
     (nil))
(debug_insn 64 63 65 2 (debug_marker) "../System/buf.c":62:2 -1
     (nil))
(debug_insn 65 64 66 2 (debug_marker) "../System/buf.c":69:3 -1
     (nil))
(debug_insn 66 65 67 2 (debug_marker) "../System/buf.c":77:4 -1
     (nil))
(debug_insn 67 66 68 2 (debug_marker) "../System/buf.c":79:4 -1
     (nil))
(debug_insn 68 67 69 2 (var_location:SI buf_handle (debug_implicit_ptr:SI test_buf_handle)) -1
     (nil))
(debug_insn 69 68 70 2 (var_location:QI data (const_int 3 [0x3])) -1
     (nil))
(debug_insn 70 69 71 2 (debug_marker) "../System/buf.c":87:3 -1
     (nil))
(debug_insn 71 70 72 2 (debug_marker) "../System/buf.c":90:3 -1
     (nil))
(debug_insn 72 71 73 2 (debug_marker) "../System/buf.c":91:3 -1
     (nil))
(debug_insn 73 72 74 2 (debug_marker) "../System/buf.c":93:3 -1
     (nil))
(debug_insn 74 73 75 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 75 74 76 2 (var_location:QI data (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 76 75 77 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) "../System/buf.c":235:2 -1
     (nil))
(debug_insn 77 76 78 2 (var_location:QI data (clobber (const_int 0 [0]))) "../System/buf.c":235:2 -1
     (nil))
(debug_insn 78 77 79 2 (debug_marker) "../System/buf.c":236:2 -1
     (nil))
(debug_insn 79 78 80 2 (var_location:SI buf_handle (debug_implicit_ptr:SI test_buf_handle)) "../System/buf.c":236:2 -1
     (nil))
(debug_insn 80 79 81 2 (var_location:QI data (const_int 4 [0x4])) "../System/buf.c":236:2 -1
     (nil))
(debug_insn 81 80 82 2 (debug_marker) "../System/buf.c":62:2 -1
     (nil))
(debug_insn 82 81 83 2 (debug_marker) "../System/buf.c":69:3 -1
     (nil))
(debug_insn 83 82 84 2 (debug_marker) "../System/buf.c":77:4 -1
     (nil))
(debug_insn 84 83 85 2 (debug_marker) "../System/buf.c":79:4 -1
     (nil))
(debug_insn 85 84 86 2 (var_location:SI buf_handle (debug_implicit_ptr:SI test_buf_handle)) -1
     (nil))
(debug_insn 86 85 87 2 (var_location:QI data (const_int 4 [0x4])) -1
     (nil))
(debug_insn 87 86 88 2 (debug_marker) "../System/buf.c":87:3 -1
     (nil))
(debug_insn 88 87 89 2 (debug_marker) "../System/buf.c":90:3 -1
     (nil))
(debug_insn 89 88 90 2 (debug_marker) "../System/buf.c":91:3 -1
     (nil))
(debug_insn 90 89 91 2 (debug_marker) "../System/buf.c":93:3 -1
     (nil))
(debug_insn 91 90 92 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 92 91 93 2 (var_location:QI data (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 93 92 94 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) "../System/buf.c":236:2 -1
     (nil))
(debug_insn 94 93 95 2 (var_location:QI data (clobber (const_int 0 [0]))) "../System/buf.c":236:2 -1
     (nil))
(debug_insn 95 94 96 2 (debug_marker) "../System/buf.c":239:2 -1
     (nil))
(debug_insn 96 95 97 2 (var_location:SI buf_handle (debug_implicit_ptr:SI test_buf_handle)) "../System/buf.c":239:2 -1
     (nil))
(debug_insn 97 96 98 2 (var_location:SI data (debug_implicit_ptr:SI data)) "../System/buf.c":239:2 -1
     (nil))
(debug_insn 98 97 99 2 (debug_marker) "../System/buf.c":136:2 -1
     (nil))
(debug_insn 99 98 100 2 (debug_marker) "../System/buf.c":142:2 -1
     (nil))
(debug_insn 100 99 101 2 (var_location:SI D#19 (clobber (const_int 0 [0]))) "../System/buf.c":142:20 -1
     (nil))
(debug_insn 101 100 102 2 (var_location:SI D#18 (debug_expr:SI D#19)) "../System/buf.c":142:28 -1
     (nil))
(debug_insn 102 101 103 2 (var_location:QI D#17 (mem:QI (debug_expr:SI D#18) [0 +0 S1 A8])) "../System/buf.c":142:28 -1
     (nil))
(debug_insn 103 102 104 2 (var_location:QI data (debug_expr:QI D#17)) "../System/buf.c":142:8 -1
     (nil))
(debug_insn 104 103 105 2 (debug_marker) "../System/buf.c":145:2 -1
     (nil))
(debug_insn 105 104 106 2 (debug_marker) "../System/buf.c":146:2 -1
     (nil))
(debug_insn 106 105 107 2 (debug_marker) "../System/buf.c":151:2 -1
     (nil))
(debug_insn 107 106 108 2 (debug_marker) "../System/buf.c":153:2 -1
     (nil))
(debug_insn 108 107 109 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) "../System/buf.c":239:2 -1
     (nil))
(debug_insn 109 108 110 2 (var_location:SI data (clobber (const_int 0 [0]))) "../System/buf.c":239:2 -1
     (nil))
(debug_insn 110 109 111 2 (debug_marker) "../System/buf.c":240:2 -1
     (nil))
(debug_insn 111 110 112 2 (var_location:SI buf_handle (debug_implicit_ptr:SI test_buf_handle)) "../System/buf.c":240:2 -1
     (nil))
(debug_insn 112 111 113 2 (var_location:SI data (debug_implicit_ptr:SI data)) "../System/buf.c":240:2 -1
     (nil))
(debug_insn 113 112 114 2 (debug_marker) "../System/buf.c":136:2 -1
     (nil))
(debug_insn 114 113 115 2 (debug_marker) "../System/buf.c":142:2 -1
     (nil))
(debug_insn 115 114 116 2 (var_location:SI D#16 (clobber (const_int 0 [0]))) "../System/buf.c":142:20 -1
     (nil))
(debug_insn 116 115 117 2 (var_location:SI D#15 (plus:SI (debug_expr:SI D#16)
        (const_int 1 [0x1]))) "../System/buf.c":142:28 -1
     (nil))
(debug_insn 117 116 118 2 (var_location:QI D#14 (mem:QI (debug_expr:SI D#15) [0 +0 S1 A8])) "../System/buf.c":142:28 -1
     (nil))
(debug_insn 118 117 119 2 (var_location:QI data (debug_expr:QI D#14)) "../System/buf.c":142:8 -1
     (nil))
(debug_insn 119 118 120 2 (debug_marker) "../System/buf.c":145:2 -1
     (nil))
(debug_insn 120 119 121 2 (debug_marker) "../System/buf.c":146:2 -1
     (nil))
(debug_insn 121 120 122 2 (debug_marker) "../System/buf.c":151:2 -1
     (nil))
(debug_insn 122 121 123 2 (debug_marker) "../System/buf.c":153:2 -1
     (nil))
(debug_insn 123 122 124 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) "../System/buf.c":240:2 -1
     (nil))
(debug_insn 124 123 125 2 (var_location:SI data (clobber (const_int 0 [0]))) "../System/buf.c":240:2 -1
     (nil))
(debug_insn 125 124 126 2 (debug_marker) "../System/buf.c":241:2 -1
     (nil))
(debug_insn 126 125 127 2 (var_location:SI buf_handle (debug_implicit_ptr:SI test_buf_handle)) "../System/buf.c":241:2 -1
     (nil))
(debug_insn 127 126 128 2 (var_location:SI data (debug_implicit_ptr:SI data)) "../System/buf.c":241:2 -1
     (nil))
(debug_insn 128 127 129 2 (debug_marker) "../System/buf.c":136:2 -1
     (nil))
(debug_insn 129 128 130 2 (debug_marker) "../System/buf.c":142:2 -1
     (nil))
(debug_insn 130 129 131 2 (var_location:SI D#13 (clobber (const_int 0 [0]))) "../System/buf.c":142:20 -1
     (nil))
(debug_insn 131 130 132 2 (var_location:SI D#12 (plus:SI (debug_expr:SI D#13)
        (const_int 2 [0x2]))) "../System/buf.c":142:28 -1
     (nil))
(debug_insn 132 131 133 2 (var_location:QI D#11 (mem:QI (debug_expr:SI D#12) [0 +0 S1 A8])) "../System/buf.c":142:28 -1
     (nil))
(debug_insn 133 132 134 2 (var_location:QI data (debug_expr:QI D#11)) "../System/buf.c":142:8 -1
     (nil))
(debug_insn 134 133 135 2 (debug_marker) "../System/buf.c":145:2 -1
     (nil))
(debug_insn 135 134 136 2 (debug_marker) "../System/buf.c":146:2 -1
     (nil))
(debug_insn 136 135 137 2 (debug_marker) "../System/buf.c":151:2 -1
     (nil))
(debug_insn 137 136 138 2 (debug_marker) "../System/buf.c":153:2 -1
     (nil))
(debug_insn 138 137 139 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) "../System/buf.c":241:2 -1
     (nil))
(debug_insn 139 138 140 2 (var_location:SI data (clobber (const_int 0 [0]))) "../System/buf.c":241:2 -1
     (nil))
(debug_insn 140 139 141 2 (debug_marker) "../System/buf.c":243:2 -1
     (nil))
(debug_insn 141 140 142 2 (var_location:SI buf_handle (debug_implicit_ptr:SI test_buf_handle)) "../System/buf.c":243:2 -1
     (nil))
(debug_insn 142 141 143 2 (var_location:QI data (const_int 5 [0x5])) "../System/buf.c":243:2 -1
     (nil))
(debug_insn 143 142 144 2 (debug_marker) "../System/buf.c":62:2 -1
     (nil))
(debug_insn 144 143 145 2 (debug_marker) "../System/buf.c":69:3 -1
     (nil))
(debug_insn 145 144 146 2 (debug_marker) "../System/buf.c":77:4 -1
     (nil))
(debug_insn 146 145 147 2 (debug_marker) "../System/buf.c":79:4 -1
     (nil))
(debug_insn 147 146 148 2 (debug_marker) "../System/buf.c":81:5 -1
     (nil))
(debug_insn 148 147 149 2 (var_location:SI buf_handle (debug_implicit_ptr:SI test_buf_handle)) -1
     (nil))
(debug_insn 149 148 150 2 (var_location:QI data (const_int 5 [0x5])) -1
     (nil))
(debug_insn 150 149 151 2 (debug_marker) "../System/buf.c":87:3 -1
     (nil))
(debug_insn 151 150 152 2 (debug_marker) "../System/buf.c":90:3 -1
     (nil))
(debug_insn 152 151 153 2 (debug_marker) "../System/buf.c":91:3 -1
     (nil))
(debug_insn 153 152 154 2 (debug_marker) "../System/buf.c":93:3 -1
     (nil))
(debug_insn 154 153 155 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 155 154 156 2 (var_location:QI data (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 156 155 157 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) "../System/buf.c":243:2 -1
     (nil))
(debug_insn 157 156 158 2 (var_location:QI data (clobber (const_int 0 [0]))) "../System/buf.c":243:2 -1
     (nil))
(debug_insn 158 157 159 2 (debug_marker) "../System/buf.c":244:2 -1
     (nil))
(debug_insn 159 158 160 2 (var_location:SI buf_handle (debug_implicit_ptr:SI test_buf_handle)) "../System/buf.c":244:2 -1
     (nil))
(debug_insn 160 159 161 2 (var_location:QI data (const_int 6 [0x6])) "../System/buf.c":244:2 -1
     (nil))
(debug_insn 161 160 162 2 (debug_marker) "../System/buf.c":62:2 -1
     (nil))
(debug_insn 162 161 163 2 (debug_marker) "../System/buf.c":69:3 -1
     (nil))
(debug_insn 163 162 164 2 (debug_marker) "../System/buf.c":77:4 -1
     (nil))
(debug_insn 164 163 165 2 (debug_marker) "../System/buf.c":79:4 -1
     (nil))
(debug_insn 165 164 166 2 (var_location:SI buf_handle (debug_implicit_ptr:SI test_buf_handle)) -1
     (nil))
(debug_insn 166 165 167 2 (var_location:QI data (const_int 6 [0x6])) -1
     (nil))
(debug_insn 167 166 168 2 (debug_marker) "../System/buf.c":87:3 -1
     (nil))
(debug_insn 168 167 169 2 (debug_marker) "../System/buf.c":90:3 -1
     (nil))
(debug_insn 169 168 170 2 (debug_marker) "../System/buf.c":91:3 -1
     (nil))
(debug_insn 170 169 171 2 (debug_marker) "../System/buf.c":93:3 -1
     (nil))
(debug_insn 171 170 172 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 172 171 173 2 (var_location:QI data (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 173 172 174 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) "../System/buf.c":244:2 -1
     (nil))
(debug_insn 174 173 175 2 (var_location:QI data (clobber (const_int 0 [0]))) "../System/buf.c":244:2 -1
     (nil))
(debug_insn 175 174 176 2 (debug_marker) "../System/buf.c":246:2 -1
     (nil))
(debug_insn 176 175 177 2 (var_location:SI buf_handle (debug_implicit_ptr:SI test_buf_handle)) "../System/buf.c":246:2 -1
     (nil))
(debug_insn 177 176 178 2 (var_location:SI data (debug_implicit_ptr:SI data)) "../System/buf.c":246:2 -1
     (nil))
(debug_insn 178 177 179 2 (debug_marker) "../System/buf.c":136:2 -1
     (nil))
(debug_insn 179 178 180 2 (debug_marker) "../System/buf.c":142:2 -1
     (nil))
(debug_insn 180 179 181 2 (var_location:SI D#10 (clobber (const_int 0 [0]))) "../System/buf.c":142:20 -1
     (nil))
(debug_insn 181 180 182 2 (var_location:SI D#9 (plus:SI (debug_expr:SI D#10)
        (const_int 3 [0x3]))) "../System/buf.c":142:28 -1
     (nil))
(debug_insn 182 181 183 2 (var_location:QI D#8 (mem:QI (debug_expr:SI D#9) [0 +0 S1 A8])) "../System/buf.c":142:28 -1
     (nil))
(debug_insn 183 182 184 2 (var_location:QI data (debug_expr:QI D#8)) "../System/buf.c":142:8 -1
     (nil))
(debug_insn 184 183 185 2 (debug_marker) "../System/buf.c":145:2 -1
     (nil))
(debug_insn 185 184 186 2 (debug_marker) "../System/buf.c":146:2 -1
     (nil))
(debug_insn 186 185 187 2 (debug_marker) "../System/buf.c":151:2 -1
     (nil))
(debug_insn 187 186 188 2 (debug_marker) "../System/buf.c":153:2 -1
     (nil))
(debug_insn 188 187 189 2 (debug_marker) "../System/buf.c":155:3 -1
     (nil))
(debug_insn 189 188 190 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) "../System/buf.c":246:2 -1
     (nil))
(debug_insn 190 189 191 2 (var_location:SI data (clobber (const_int 0 [0]))) "../System/buf.c":246:2 -1
     (nil))
(debug_insn 191 190 192 2 (debug_marker) "../System/buf.c":247:2 -1
     (nil))
(debug_insn 192 191 193 2 (var_location:SI buf_handle (debug_implicit_ptr:SI test_buf_handle)) "../System/buf.c":247:2 -1
     (nil))
(debug_insn 193 192 194 2 (var_location:SI data (debug_implicit_ptr:SI data)) "../System/buf.c":247:2 -1
     (nil))
(debug_insn 194 193 195 2 (debug_marker) "../System/buf.c":136:2 -1
     (nil))
(debug_insn 195 194 196 2 (debug_marker) "../System/buf.c":142:2 -1
     (nil))
(debug_insn 196 195 197 2 (var_location:SI D#7 (clobber (const_int 0 [0]))) "../System/buf.c":142:20 -1
     (nil))
(debug_insn 197 196 198 2 (var_location:SI D#6 (debug_expr:SI D#7)) "../System/buf.c":142:28 -1
     (nil))
(debug_insn 198 197 199 2 (var_location:QI D#5 (mem:QI (debug_expr:SI D#6) [0 +0 S1 A8])) "../System/buf.c":142:28 -1
     (nil))
(debug_insn 199 198 200 2 (var_location:QI data (debug_expr:QI D#5)) "../System/buf.c":142:8 -1
     (nil))
(debug_insn 200 199 201 2 (debug_marker) "../System/buf.c":145:2 -1
     (nil))
(debug_insn 201 200 202 2 (debug_marker) "../System/buf.c":146:2 -1
     (nil))
(debug_insn 202 201 203 2 (debug_marker) "../System/buf.c":151:2 -1
     (nil))
(debug_insn 203 202 204 2 (debug_marker) "../System/buf.c":153:2 -1
     (nil))
(debug_insn 204 203 205 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) "../System/buf.c":247:2 -1
     (nil))
(debug_insn 205 204 206 2 (var_location:SI data (clobber (const_int 0 [0]))) "../System/buf.c":247:2 -1
     (nil))
(debug_insn 206 205 207 2 (debug_marker) "../System/buf.c":248:2 -1
     (nil))
(debug_insn 207 206 208 2 (var_location:SI buf_handle (debug_implicit_ptr:SI test_buf_handle)) "../System/buf.c":248:2 -1
     (nil))
(debug_insn 208 207 209 2 (var_location:SI data (debug_implicit_ptr:SI data)) "../System/buf.c":248:2 -1
     (nil))
(debug_insn 209 208 210 2 (debug_marker) "../System/buf.c":136:2 -1
     (nil))
(debug_insn 210 209 211 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) "../System/buf.c":248:2 -1
     (nil))
(debug_insn 211 210 212 2 (var_location:SI data (clobber (const_int 0 [0]))) "../System/buf.c":248:2 -1
     (nil))
(debug_insn 212 211 213 2 (debug_marker) "../System/buf.c":252:2 -1
     (nil))
(debug_insn 213 212 214 2 (var_location:SI buf_handle (debug_implicit_ptr:SI test_buf_handle)) "../System/buf.c":252:2 -1
     (nil))
(debug_insn 214 213 215 2 (debug_marker) "../System/buf.c":47:2 -1
     (nil))
(debug_insn 215 214 216 2 (debug_marker) "../System/buf.c":48:2 -1
     (nil))
(debug_insn 216 215 217 2 (var_location:SI test_buf_handle$rear (const_int 0 [0])) "../System/buf.c":48:19 -1
     (nil))
(debug_insn 217 216 218 2 (debug_marker) "../System/buf.c":49:2 -1
     (nil))
(debug_insn 218 217 219 2 (var_location:SI test_buf_handle$data_size (const_int 0 [0])) "../System/buf.c":49:24 -1
     (nil))
(debug_insn 219 218 220 2 (debug_marker) "../System/buf.c":50:2 -1
     (nil))
(debug_insn 220 219 221 2 (debug_marker) "../System/buf.c":52:2 -1
     (nil))
(debug_insn 221 220 222 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) "../System/buf.c":252:2 -1
     (nil))
(debug_insn 222 221 223 2 (debug_marker) "../System/buf.c":254:2 -1
     (nil))
(debug_insn 223 222 224 2 (var_location:SI buf_handle (debug_implicit_ptr:SI test_buf_handle)) "../System/buf.c":254:2 -1
     (nil))
(debug_insn 224 223 225 2 (var_location:SI data (debug_implicit_ptr:SI test_string)) "../System/buf.c":254:2 -1
     (nil))
(debug_insn 225 224 226 2 (var_location:SI size (const_int 4 [0x4])) "../System/buf.c":254:2 -1
     (nil))
(debug_insn 226 225 227 2 (debug_marker) "../System/buf.c":101:2 -1
     (nil))
(debug_insn 227 226 228 2 (var_location:QI rtrn_code (const_int 0 [0])) "../System/buf.c":101:19 -1
     (nil))
(debug_insn 228 227 229 2 (debug_marker) "../System/buf.c":104:2 -1
     (nil))
(debug_insn 229 228 230 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 230 229 231 2 (var_location:SI data (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 231 230 232 2 (var_location:SI size (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 232 231 233 2 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 233 232 234 2 (debug_marker) "../System/buf.c":111:21 -1
     (nil))
(debug_insn 234 233 235 2 (var_location:SI test_buf_handle$data_size (const_int 0 [0])) -1
     (nil))
(debug_insn 235 234 236 2 (var_location:SI test_buf_handle$rear (const_int 0 [0])) -1
     (nil))
(debug_insn 236 235 237 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 237 236 238 2 (var_location:SI data (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 238 237 239 2 (var_location:SI size (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 239 238 240 2 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 240 239 241 2 (debug_marker) "../System/buf.c":114:4 -1
     (nil))
(debug_insn 241 240 242 2 (var_location:SI D#27 (debug_implicit_ptr:SI test_string)) "../System/buf.c":114:47 -1
     (nil))
(debug_insn 242 241 243 2 (var_location:QI D#26 (mem:QI (debug_expr:SI D#27) [0 +0 S1 A8])) "../System/buf.c":114:16 -1
     (nil))
(debug_insn 243 242 244 2 (var_location:SI buf_handle (debug_implicit_ptr:SI test_buf_handle)) "../System/buf.c":114:16 -1
     (nil))
(debug_insn 244 243 245 2 (var_location:QI data (debug_expr:QI D#26)) "../System/buf.c":114:16 -1
     (nil))
(debug_insn 245 244 246 2 (debug_marker) "../System/buf.c":62:2 -1
     (nil))
(debug_insn 246 245 247 2 (var_location:SI test_buf_handle$data_size (const_int 0 [0])) -1
     (nil))
(debug_insn 247 246 248 2 (var_location:SI test_buf_handle$rear (const_int 0 [0])) -1
     (nil))
(debug_insn 248 247 249 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 249 248 250 2 (var_location:SI data (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 250 249 251 2 (var_location:SI size (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 251 250 252 2 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 252 251 253 2 (var_location:SI D#27 (debug_implicit_ptr:SI test_string)) "../System/buf.c":114:47 -1
     (nil))
(debug_insn 253 252 254 2 (var_location:QI D#26 (mem:QI (debug_expr:SI D#27) [0 +0 S1 A8])) "../System/buf.c":114:16 -1
     (nil))
(debug_insn 254 253 255 2 (var_location:SI buf_handle (debug_implicit_ptr:SI test_buf_handle)) "../System/buf.c":114:16 -1
     (nil))
(debug_insn 255 254 256 2 (var_location:QI data (debug_expr:QI D#26)) "../System/buf.c":114:16 -1
     (nil))
(debug_insn 256 255 257 2 (debug_marker) "../System/buf.c":71:4 -1
     (nil))
(debug_insn 257 256 258 2 (debug_marker) "../System/buf.c":72:4 -1
     (nil))
(debug_insn 258 257 259 2 (var_location:SI test_buf_handle$rear (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 259 258 260 2 (var_location:SI buf_handle (debug_implicit_ptr:SI test_buf_handle)) -1
     (nil))
(debug_insn 260 259 261 2 (var_location:QI data (debug_expr:QI D#26)) -1
     (nil))
(debug_insn 261 260 262 2 (debug_marker) "../System/buf.c":87:3 -1
     (nil))
(debug_insn 262 261 263 2 (debug_marker) "../System/buf.c":90:3 -1
     (nil))
(debug_insn 263 262 264 2 (var_location:SI test_buf_handle$data_size (debug_expr:SI D#28)) "../System/buf.c":90:24 -1
     (nil))
(debug_insn 264 263 265 2 (debug_marker) "../System/buf.c":91:3 -1
     (nil))
(debug_insn 265 264 266 2 (debug_marker) "../System/buf.c":93:3 -1
     (nil))
(debug_insn 266 265 267 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 267 266 268 2 (var_location:QI data (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 268 267 269 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) "../System/buf.c":114:16 -1
     (nil))
(debug_insn 269 268 270 2 (var_location:QI data (clobber (const_int 0 [0]))) "../System/buf.c":114:16 -1
     (nil))
(debug_insn 270 269 271 2 (var_location:QI rtrn_code (const_int 0 [0])) "../System/buf.c":114:16 -1
     (nil))
(debug_insn 271 270 272 2 (debug_marker) "../System/buf.c":117:4 -1
     (nil))
(debug_insn 272 271 273 2 (debug_marker) "../System/buf.c":111:29 -1
     (nil))
(debug_insn 273 272 274 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 274 273 275 2 (var_location:SI data (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 275 274 276 2 (var_location:SI size (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 276 275 277 2 (var_location:SI i (debug_expr:SI D#28)) -1
     (nil))
(debug_insn 277 276 278 2 (debug_marker) "../System/buf.c":111:21 -1
     (nil))
(debug_insn 278 277 279 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) "../System/buf.c":114:16 -1
     (nil))
(debug_insn 279 278 280 2 (var_location:QI data (clobber (const_int 0 [0]))) "../System/buf.c":114:16 -1
     (nil))
(debug_insn 280 279 281 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 281 280 282 2 (var_location:SI data (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 282 281 283 2 (var_location:SI size (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 283 282 284 2 (var_location:QI rtrn_code (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 284 283 285 2 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 285 284 286 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) "../System/buf.c":254:2 -1
     (nil))
(debug_insn 286 285 287 2 (var_location:SI data (clobber (const_int 0 [0]))) "../System/buf.c":254:2 -1
     (nil))
(debug_insn 287 286 288 2 (var_location:SI size (clobber (const_int 0 [0]))) "../System/buf.c":254:2 -1
     (nil))
(debug_insn 288 287 289 2 (var_location:SI i (clobber (const_int 0 [0]))) "../System/buf.c":254:2 -1
     (nil))
(debug_insn 289 288 292 2 (var_location:QI data (clobber (const_int 0 [0]))) -1
     (nil))
(note 292 289 0 NOTE_INSN_DELETED)
