{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1648853824719 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648853824719 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 01 17:57:04 2022 " "Processing started: Fri Apr 01 17:57:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1648853824719 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1648853824719 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SoC -c SoC --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off SoC -c SoC --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1648853824719 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1648853825256 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1648853825256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/mymemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/mymemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mymemory-SYN " "Found design unit 1: mymemory-SYN" {  } { { "VHDL/MyMemory.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/MyMemory.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648853831381 ""} { "Info" "ISGN_ENTITY_NAME" "1 MyMemory " "Found entity 1: MyMemory" {  } { { "VHDL/MyMemory.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/MyMemory.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648853831381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1648853831381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/mulcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/mulcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MulCounter-MulCounterArch " "Found design unit 1: MulCounter-MulCounterArch" {  } { { "VHDL/MulCounter.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/MulCounter.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648853831386 ""} { "Info" "ISGN_ENTITY_NAME" "1 MulCounter " "Found entity 1: MulCounter" {  } { { "VHDL/MulCounter.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/MulCounter.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648853831386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1648853831386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/periphericcircuit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/periphericcircuit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PeriphericCircuit-PeriphericCircuitArch " "Found design unit 1: PeriphericCircuit-PeriphericCircuitArch" {  } { { "VHDL/PeriphericCircuit.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/PeriphericCircuit.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648853831393 ""} { "Info" "ISGN_ENTITY_NAME" "1 PeriphericCircuit " "Found entity 1: PeriphericCircuit" {  } { { "VHDL/PeriphericCircuit.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/PeriphericCircuit.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648853831393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1648853831393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/outputcontrolpackage.vhd 2 0 " "Found 2 design units, including 0 entities, in source file vhdl/outputcontrolpackage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OutputControlPackage " "Found design unit 1: OutputControlPackage" {  } { { "VHDL/OutputControlPackage.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/OutputControlPackage.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648853831399 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 OutputControlPackage-body " "Found design unit 2: OutputControlPackage-body" {  } { { "VHDL/OutputControlPackage.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/OutputControlPackage.vhd" 119 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648853831399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1648853831399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/singlepartialproduct.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/singlepartialproduct.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SinglePartialProduct-SinglePartialProductArch " "Found design unit 1: SinglePartialProduct-SinglePartialProductArch" {  } { { "VHDL/SinglePartialProduct.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/SinglePartialProduct.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648853831405 ""} { "Info" "ISGN_ENTITY_NAME" "1 SinglePartialProduct " "Found entity 1: SinglePartialProduct" {  } { { "VHDL/SinglePartialProduct.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/SinglePartialProduct.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648853831405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1648853831405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/multiplier32bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/multiplier32bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplier32Bits-Multiplier32BitsArch " "Found design unit 1: Multiplier32Bits-Multiplier32BitsArch" {  } { { "VHDL/Multiplier32Bits.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/Multiplier32Bits.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648853831411 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplier32Bits " "Found entity 1: Multiplier32Bits" {  } { { "VHDL/Multiplier32Bits.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/Multiplier32Bits.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648853831411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1648853831411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/logicalshiftright.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/logicalshiftright.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicalShiftRight-LogicalShiftRightArch " "Found design unit 1: LogicalShiftRight-LogicalShiftRightArch" {  } { { "VHDL/LogicalShiftRight.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/LogicalShiftRight.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648853831417 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicalShiftRight " "Found entity 1: LogicalShiftRight" {  } { { "VHDL/LogicalShiftRight.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/LogicalShiftRight.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648853831417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1648853831417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/leftshift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/leftshift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LeftShift-LeftShiftArch " "Found design unit 1: LeftShift-LeftShiftArch" {  } { { "VHDL/LeftShift.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/LeftShift.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648853831423 ""} { "Info" "ISGN_ENTITY_NAME" "1 LeftShift " "Found entity 1: LeftShift" {  } { { "VHDL/LeftShift.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/LeftShift.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648853831423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1648853831423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/fullpartialproduct.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/fullpartialproduct.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullPartialProduct-FullPartialProductArch " "Found design unit 1: FullPartialProduct-FullPartialProductArch" {  } { { "VHDL/FullPartialProduct.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/FullPartialProduct.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648853831428 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullPartialProduct " "Found entity 1: FullPartialProduct" {  } { { "VHDL/FullPartialProduct.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/FullPartialProduct.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648853831428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1648853831428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/craadder32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/craadder32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CRAAdder32-CRAAdder32Arch " "Found design unit 1: CRAAdder32-CRAAdder32Arch" {  } { { "VHDL/CRAAdder32.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/CRAAdder32.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648853831434 ""} { "Info" "ISGN_ENTITY_NAME" "1 CRAAdder32 " "Found entity 1: CRAAdder32" {  } { { "VHDL/CRAAdder32.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/CRAAdder32.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648853831434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1648853831434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/craadder30.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/craadder30.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CRAAdder30-CRAAdder30Arch " "Found design unit 1: CRAAdder30-CRAAdder30Arch" {  } { { "VHDL/CRAAdder30.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/CRAAdder30.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648853831440 ""} { "Info" "ISGN_ENTITY_NAME" "1 CRAAdder30 " "Found entity 1: CRAAdder30" {  } { { "VHDL/CRAAdder30.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/CRAAdder30.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648853831440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1648853831440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/craadder26.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/craadder26.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CRAAdder26-CRAAdder26Arch " "Found design unit 1: CRAAdder26-CRAAdder26Arch" {  } { { "VHDL/CRAAdder26.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/CRAAdder26.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648853831446 ""} { "Info" "ISGN_ENTITY_NAME" "1 CRAAdder26 " "Found entity 1: CRAAdder26" {  } { { "VHDL/CRAAdder26.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/CRAAdder26.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648853831446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1648853831446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/craadder22.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/craadder22.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CRAAdder22-CRAAdder22Arch " "Found design unit 1: CRAAdder22-CRAAdder22Arch" {  } { { "VHDL/CRAAdder22.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/CRAAdder22.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648853831451 ""} { "Info" "ISGN_ENTITY_NAME" "1 CRAAdder22 " "Found entity 1: CRAAdder22" {  } { { "VHDL/CRAAdder22.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/CRAAdder22.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648853831451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1648853831451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/craadder18.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/craadder18.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CRAAdder18-CRAAdder18Arch " "Found design unit 1: CRAAdder18-CRAAdder18Arch" {  } { { "VHDL/CRAAdder18.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/CRAAdder18.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648853831457 ""} { "Info" "ISGN_ENTITY_NAME" "1 CRAAdder18 " "Found entity 1: CRAAdder18" {  } { { "VHDL/CRAAdder18.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/CRAAdder18.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648853831457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1648853831457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/craadder14.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/craadder14.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CRAAdder14-CRAAdder14Arch " "Found design unit 1: CRAAdder14-CRAAdder14Arch" {  } { { "VHDL/CRAAdder14.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/CRAAdder14.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648853831463 ""} { "Info" "ISGN_ENTITY_NAME" "1 CRAAdder14 " "Found entity 1: CRAAdder14" {  } { { "VHDL/CRAAdder14.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/CRAAdder14.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648853831463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1648853831463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/craadder10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/craadder10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CRAAdder10-CRAAdder10Arch " "Found design unit 1: CRAAdder10-CRAAdder10Arch" {  } { { "VHDL/CRAAdder10.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/CRAAdder10.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648853831468 ""} { "Info" "ISGN_ENTITY_NAME" "1 CRAAdder10 " "Found entity 1: CRAAdder10" {  } { { "VHDL/CRAAdder10.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/CRAAdder10.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648853831468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1648853831468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/craadder6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/craadder6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CRAAdder6-CRAAdder6Arch " "Found design unit 1: CRAAdder6-CRAAdder6Arch" {  } { { "VHDL/CRAAdder6.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/CRAAdder6.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648853831474 ""} { "Info" "ISGN_ENTITY_NAME" "1 CRAAdder6 " "Found entity 1: CRAAdder6" {  } { { "VHDL/CRAAdder6.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/CRAAdder6.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648853831474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1648853831474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/boothdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/boothdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BoothDecoder-BoothDecoderArch " "Found design unit 1: BoothDecoder-BoothDecoderArch" {  } { { "VHDL/BoothDecoder.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/BoothDecoder.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648853831480 ""} { "Info" "ISGN_ENTITY_NAME" "1 BoothDecoder " "Found entity 1: BoothDecoder" {  } { { "VHDL/BoothDecoder.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/BoothDecoder.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648853831480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1648853831480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/blockxor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/blockxor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BlockXor-BlockXorArch " "Found design unit 1: BlockXor-BlockXorArch" {  } { { "VHDL/BlockXor.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/BlockXor.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648853831485 ""} { "Info" "ISGN_ENTITY_NAME" "1 BlockXor " "Found entity 1: BlockXor" {  } { { "VHDL/BlockXor.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/BlockXor.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648853831485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1648853831485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/blockor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/blockor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BlockOr-BlockOrArch " "Found design unit 1: BlockOr-BlockOrArch" {  } { { "VHDL/BlockOr.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/BlockOr.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648853831491 ""} { "Info" "ISGN_ENTITY_NAME" "1 BlockOr " "Found entity 1: BlockOr" {  } { { "VHDL/BlockOr.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/BlockOr.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648853831491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1648853831491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/blockand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/blockand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BlockAnd-BlockAndArch " "Found design unit 1: BlockAnd-BlockAndArch" {  } { { "VHDL/BlockAnd.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/BlockAnd.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648853831496 ""} { "Info" "ISGN_ENTITY_NAME" "1 BlockAnd " "Found entity 1: BlockAnd" {  } { { "VHDL/BlockAnd.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/BlockAnd.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648853831496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1648853831496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/arithmeticshiftright.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/arithmeticshiftright.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ArithmeticShiftRight-ArithmeticShiftRightArch " "Found design unit 1: ArithmeticShiftRight-ArithmeticShiftRightArch" {  } { { "VHDL/ArithmeticShiftRight.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/ArithmeticShiftRight.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648853831502 ""} { "Info" "ISGN_ENTITY_NAME" "1 ArithmeticShiftRight " "Found entity 1: ArithmeticShiftRight" {  } { { "VHDL/ArithmeticShiftRight.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/ArithmeticShiftRight.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648853831502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1648853831502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Alu-AluArch " "Found design unit 1: Alu-AluArch" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/ALU.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648853831509 ""} { "Info" "ISGN_ENTITY_NAME" "1 Alu " "Found entity 1: Alu" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/ALU.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648853831509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1648853831509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/mar.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/mar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mar-MarArch " "Found design unit 1: Mar-MarArch" {  } { { "VHDL/MAR.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/MAR.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648853831514 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mar " "Found entity 1: Mar" {  } { { "VHDL/MAR.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/MAR.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648853831514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1648853831514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter-CounterArch " "Found design unit 1: Counter-CounterArch" {  } { { "VHDL/Counter.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/Counter.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648853831520 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "VHDL/Counter.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/Counter.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648853831520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1648853831520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/word.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/word.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Word-WordArch " "Found design unit 1: Word-WordArch" {  } { { "VHDL/Word.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/Word.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648853831526 ""} { "Info" "ISGN_ENTITY_NAME" "1 Word " "Found entity 1: Word" {  } { { "VHDL/Word.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/Word.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648853831526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1648853831526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/sp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/sp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sp-SpArch " "Found design unit 1: Sp-SpArch" {  } { { "VHDL/Sp.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/Sp.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648853831532 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sp " "Found entity 1: Sp" {  } { { "VHDL/Sp.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/Sp.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648853831532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1648853831532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/registerspackage.vhd 2 0 " "Found 2 design units, including 0 entities, in source file vhdl/registerspackage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegistersPackage " "Found design unit 1: RegistersPackage" {  } { { "VHDL/RegistersPackage.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/RegistersPackage.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648853831538 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 RegistersPackage-body " "Found design unit 2: RegistersPackage-body" {  } { { "VHDL/RegistersPackage.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/RegistersPackage.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648853831538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1648853831538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/registersblock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/registersblock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegistersBlock-RegistersBlockArch " "Found design unit 1: RegistersBlock-RegistersBlockArch" {  } { { "VHDL/RegistersBlock.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/RegistersBlock.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648853831544 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegistersBlock " "Found entity 1: RegistersBlock" {  } { { "VHDL/RegistersBlock.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/RegistersBlock.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648853831544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1648853831544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registers-RegistersArch " "Found design unit 1: Registers-RegistersArch" {  } { { "VHDL/Registers.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/Registers.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648853831551 ""} { "Info" "ISGN_ENTITY_NAME" "1 Registers " "Found entity 1: Registers" {  } { { "VHDL/Registers.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/Registers.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648853831551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1648853831551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Pc-PcArch " "Found design unit 1: Pc-PcArch" {  } { { "VHDL/PC.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/PC.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648853831557 ""} { "Info" "ISGN_ENTITY_NAME" "1 Pc " "Found entity 1: Pc" {  } { { "VHDL/PC.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/PC.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648853831557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1648853831557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/outputmanager.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/outputmanager.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OutputManager-OutputManagerArch " "Found design unit 1: OutputManager-OutputManagerArch" {  } { { "VHDL/OutputManager.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/OutputManager.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648853831563 ""} { "Info" "ISGN_ENTITY_NAME" "1 OutputManager " "Found entity 1: OutputManager" {  } { { "VHDL/OutputManager.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/OutputManager.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648853831563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1648853831563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ir-IrArch " "Found design unit 1: Ir-IrArch" {  } { { "VHDL/Ir.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/Ir.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648853831569 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ir " "Found entity 1: Ir" {  } { { "VHDL/Ir.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/Ir.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648853831569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1648853831569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/inputmanager.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/inputmanager.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InputManager-InputManagerArch " "Found design unit 1: InputManager-InputManagerArch" {  } { { "VHDL/InputManager.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/InputManager.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648853831575 ""} { "Info" "ISGN_ENTITY_NAME" "1 InputManager " "Found entity 1: InputManager" {  } { { "VHDL/InputManager.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/InputManager.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648853831575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1648853831575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/csr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/csr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CSR-CSRArch " "Found design unit 1: CSR-CSRArch" {  } { { "VHDL/CSR.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/CSR.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648853831582 ""} { "Info" "ISGN_ENTITY_NAME" "1 CSR " "Found entity 1: CSR" {  } { { "VHDL/CSR.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/CSR.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648853831582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1648853831582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-ControlUnitArch " "Found design unit 1: ControlUnit-ControlUnitArch" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/ControlUnit.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648853831591 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/ControlUnit.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648853831591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1648853831591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/soc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/soc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SoC-SoCArch " "Found design unit 1: SoC-SoCArch" {  } { { "VHDL/SoC.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/SoC.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648853831594 ""} { "Info" "ISGN_ENTITY_NAME" "1 SoC " "Found entity 1: SoC" {  } { { "VHDL/SoC.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/SoC.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648853831594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1648853831594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/riscv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/riscv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RiscV-RiscVArch " "Found design unit 1: RiscV-RiscVArch" {  } { { "VHDL/RiscV.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/RiscV.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648853831601 ""} { "Info" "ISGN_ENTITY_NAME" "1 RiscV " "Found entity 1: RiscV" {  } { { "VHDL/RiscV.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/RiscV.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648853831601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1648853831601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/testprotocol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/testprotocol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TestProtocol-TestProtocolArch " "Found design unit 1: TestProtocol-TestProtocolArch" {  } { { "VHDL/TestProtocol.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/TestProtocol.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648853831607 ""} { "Info" "ISGN_ENTITY_NAME" "1 TestProtocol " "Found entity 1: TestProtocol" {  } { { "VHDL/TestProtocol.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/TestProtocol.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648853831607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1648853831607 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SoC " "Elaborating entity \"SoC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1648853831746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RiscV RiscV:CpuRiscV " "Elaborating entity \"RiscV\" for hierarchy \"RiscV:CpuRiscV\"" {  } { { "VHDL/SoC.vhd" "CpuRiscV" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/SoC.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1648853831778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit RiscV:CpuRiscV\|ControlUnit:Control " "Elaborating entity \"ControlUnit\" for hierarchy \"RiscV:CpuRiscV\|ControlUnit:Control\"" {  } { { "VHDL/RiscV.vhd" "Control" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/RiscV.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1648853831816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registers RiscV:CpuRiscV\|Registers:Rpg " "Elaborating entity \"Registers\" for hierarchy \"RiscV:CpuRiscV\|Registers:Rpg\"" {  } { { "VHDL/RiscV.vhd" "Rpg" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/RiscV.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1648853831858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InputManager RiscV:CpuRiscV\|Registers:Rpg\|InputManager:IManager " "Elaborating entity \"InputManager\" for hierarchy \"RiscV:CpuRiscV\|Registers:Rpg\|InputManager:IManager\"" {  } { { "VHDL/Registers.vhd" "IManager" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/Registers.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1648853831905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegistersBlock RiscV:CpuRiscV\|Registers:Rpg\|RegistersBlock:Xn " "Elaborating entity \"RegistersBlock\" for hierarchy \"RiscV:CpuRiscV\|Registers:Rpg\|RegistersBlock:Xn\"" {  } { { "VHDL/Registers.vhd" "Xn" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/Registers.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1648853831928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Word RiscV:CpuRiscV\|Registers:Rpg\|RegistersBlock:Xn\|Word:X1 " "Elaborating entity \"Word\" for hierarchy \"RiscV:CpuRiscV\|Registers:Rpg\|RegistersBlock:Xn\|Word:X1\"" {  } { { "VHDL/RegistersBlock.vhd" "X1" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/RegistersBlock.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1648853831964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sp RiscV:CpuRiscV\|Registers:Rpg\|RegistersBlock:Xn\|Sp:X2 " "Elaborating entity \"Sp\" for hierarchy \"RiscV:CpuRiscV\|Registers:Rpg\|RegistersBlock:Xn\|Sp:X2\"" {  } { { "VHDL/RegistersBlock.vhd" "X2" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/RegistersBlock.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1648853831972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OutputManager RiscV:CpuRiscV\|Registers:Rpg\|OutputManager:OManager " "Elaborating entity \"OutputManager\" for hierarchy \"RiscV:CpuRiscV\|Registers:Rpg\|OutputManager:OManager\"" {  } { { "VHDL/Registers.vhd" "OManager" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/Registers.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1648853832035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CSR RiscV:CpuRiscV\|CSR:ControlStatusRegisters " "Elaborating entity \"CSR\" for hierarchy \"RiscV:CpuRiscV\|CSR:ControlStatusRegisters\"" {  } { { "VHDL/RiscV.vhd" "ControlStatusRegisters" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/RiscV.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1648853832070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ir RiscV:CpuRiscV\|Ir:IntructionRegister " "Elaborating entity \"Ir\" for hierarchy \"RiscV:CpuRiscV\|Ir:IntructionRegister\"" {  } { { "VHDL/RiscV.vhd" "IntructionRegister" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/RiscV.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1648853832119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pc RiscV:CpuRiscV\|Pc:ProgramCounter " "Elaborating entity \"Pc\" for hierarchy \"RiscV:CpuRiscV\|Pc:ProgramCounter\"" {  } { { "VHDL/RiscV.vhd" "ProgramCounter" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/RiscV.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1648853832128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter RiscV:CpuRiscV\|Counter:C " "Elaborating entity \"Counter\" for hierarchy \"RiscV:CpuRiscV\|Counter:C\"" {  } { { "VHDL/RiscV.vhd" "C" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/RiscV.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1648853832137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mar RiscV:CpuRiscV\|Mar:MemoryAddressRegister " "Elaborating entity \"Mar\" for hierarchy \"RiscV:CpuRiscV\|Mar:MemoryAddressRegister\"" {  } { { "VHDL/RiscV.vhd" "MemoryAddressRegister" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/RiscV.vhd" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1648853832148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Alu RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit " "Elaborating entity \"Alu\" for hierarchy \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\"" {  } { { "VHDL/RiscV.vhd" "AlgorithmicLogicUnit" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/RiscV.vhd" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1648853832157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MulCounter RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|MulCounter:Counter " "Elaborating entity \"MulCounter\" for hierarchy \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|MulCounter:Counter\"" {  } { { "VHDL/ALU.vhd" "Counter" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/ALU.vhd" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1648853832192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRAAdder32 RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|CRAAdder32:CraA32 " "Elaborating entity \"CRAAdder32\" for hierarchy \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|CRAAdder32:CraA32\"" {  } { { "VHDL/ALU.vhd" "CraA32" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/ALU.vhd" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1648853832197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicalShiftRight RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LogicalShiftRight:Lsr " "Elaborating entity \"LogicalShiftRight\" for hierarchy \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LogicalShiftRight:Lsr\"" {  } { { "VHDL/ALU.vhd" "Lsr" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/ALU.vhd" 435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1648853832203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LeftShift RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LeftShift:Ls " "Elaborating entity \"LeftShift\" for hierarchy \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LeftShift:Ls\"" {  } { { "VHDL/ALU.vhd" "Ls" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/ALU.vhd" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1648853832211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ArithmeticShiftRight RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|ArithmeticShiftRight:Asr " "Elaborating entity \"ArithmeticShiftRight\" for hierarchy \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|ArithmeticShiftRight:Asr\"" {  } { { "VHDL/ALU.vhd" "Asr" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/ALU.vhd" 453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1648853832218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplier32Bits RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|Multiplier32Bits:Mul " "Elaborating entity \"Multiplier32Bits\" for hierarchy \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|Multiplier32Bits:Mul\"" {  } { { "VHDL/ALU.vhd" "Mul" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/ALU.vhd" 462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1648853832226 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "NotSaux Multiplier32Bits.vhd(133) " "Verilog HDL or VHDL warning at Multiplier32Bits.vhd(133): object \"NotSaux\" assigned a value but never read" {  } { { "VHDL/Multiplier32Bits.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/Multiplier32Bits.vhd" 133 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1648853832227 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CarryOut Multiplier32Bits.vhd(218) " "Verilog HDL or VHDL warning at Multiplier32Bits.vhd(218): object \"CarryOut\" assigned a value but never read" {  } { { "VHDL/Multiplier32Bits.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/Multiplier32Bits.vhd" 218 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1648853832227 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BoothDecoder RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|Multiplier32Bits:Mul\|BoothDecoder:BD0 " "Elaborating entity \"BoothDecoder\" for hierarchy \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|Multiplier32Bits:Mul\|BoothDecoder:BD0\"" {  } { { "VHDL/Multiplier32Bits.vhd" "BD0" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/Multiplier32Bits.vhd" 418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1648853832254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullPartialProduct RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|Multiplier32Bits:Mul\|FullPartialProduct:FPP0 " "Elaborating entity \"FullPartialProduct\" for hierarchy \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|Multiplier32Bits:Mul\|FullPartialProduct:FPP0\"" {  } { { "VHDL/Multiplier32Bits.vhd" "FPP0" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/Multiplier32Bits.vhd" 436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1648853832280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SinglePartialProduct RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|Multiplier32Bits:Mul\|FullPartialProduct:FPP0\|SinglePartialProduct:BPP0 " "Elaborating entity \"SinglePartialProduct\" for hierarchy \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|Multiplier32Bits:Mul\|FullPartialProduct:FPP0\|SinglePartialProduct:BPP0\"" {  } { { "VHDL/FullPartialProduct.vhd" "BPP0" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/FullPartialProduct.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1648853832288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRAAdder30 RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|Multiplier32Bits:Mul\|CRAAdder30:Add30 " "Elaborating entity \"CRAAdder30\" for hierarchy \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|Multiplier32Bits:Mul\|CRAAdder30:Add30\"" {  } { { "VHDL/Multiplier32Bits.vhd" "Add30" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/Multiplier32Bits.vhd" 457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1648853832755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRAAdder26 RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|Multiplier32Bits:Mul\|CRAAdder26:Add26A " "Elaborating entity \"CRAAdder26\" for hierarchy \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|Multiplier32Bits:Mul\|CRAAdder26:Add26A\"" {  } { { "VHDL/Multiplier32Bits.vhd" "Add26A" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/Multiplier32Bits.vhd" 460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1648853832769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRAAdder22 RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|Multiplier32Bits:Mul\|CRAAdder22:Add22 " "Elaborating entity \"CRAAdder22\" for hierarchy \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|Multiplier32Bits:Mul\|CRAAdder22:Add22\"" {  } { { "VHDL/Multiplier32Bits.vhd" "Add22" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/Multiplier32Bits.vhd" 463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1648853832775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRAAdder18 RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|Multiplier32Bits:Mul\|CRAAdder18:Add18A " "Elaborating entity \"CRAAdder18\" for hierarchy \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|Multiplier32Bits:Mul\|CRAAdder18:Add18A\"" {  } { { "VHDL/Multiplier32Bits.vhd" "Add18A" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/Multiplier32Bits.vhd" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1648853832782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRAAdder14 RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|Multiplier32Bits:Mul\|CRAAdder14:Add14 " "Elaborating entity \"CRAAdder14\" for hierarchy \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|Multiplier32Bits:Mul\|CRAAdder14:Add14\"" {  } { { "VHDL/Multiplier32Bits.vhd" "Add14" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/Multiplier32Bits.vhd" 469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1648853832789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRAAdder10 RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|Multiplier32Bits:Mul\|CRAAdder10:Add10A " "Elaborating entity \"CRAAdder10\" for hierarchy \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|Multiplier32Bits:Mul\|CRAAdder10:Add10A\"" {  } { { "VHDL/Multiplier32Bits.vhd" "Add10A" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/Multiplier32Bits.vhd" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1648853832796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRAAdder6 RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|Multiplier32Bits:Mul\|CRAAdder6:Add6 " "Elaborating entity \"CRAAdder6\" for hierarchy \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|Multiplier32Bits:Mul\|CRAAdder6:Add6\"" {  } { { "VHDL/Multiplier32Bits.vhd" "Add6" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/Multiplier32Bits.vhd" 475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1648853832801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BlockAnd RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|BlockAnd:OpAnd " "Elaborating entity \"BlockAnd\" for hierarchy \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|BlockAnd:OpAnd\"" {  } { { "VHDL/ALU.vhd" "OpAnd" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/ALU.vhd" 468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1648853832816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BlockOr RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|BlockOr:OpOr " "Elaborating entity \"BlockOr\" for hierarchy \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|BlockOr:OpOr\"" {  } { { "VHDL/ALU.vhd" "OpOr" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/ALU.vhd" 474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1648853832822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BlockXor RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|BlockXor:OpXor " "Elaborating entity \"BlockXor\" for hierarchy \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|BlockXor:OpXor\"" {  } { { "VHDL/ALU.vhd" "OpXor" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/ALU.vhd" 480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1648853832827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyMemory MyMemory:SummonMemory " "Elaborating entity \"MyMemory\" for hierarchy \"MyMemory:SummonMemory\"" {  } { { "VHDL/SoC.vhd" "SummonMemory" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/SoC.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1648853832858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MyMemory:SummonMemory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"MyMemory:SummonMemory\|altsyncram:altsyncram_component\"" {  } { { "VHDL/MyMemory.vhd" "altsyncram_component" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/MyMemory.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1648853832968 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MyMemory:SummonMemory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"MyMemory:SummonMemory\|altsyncram:altsyncram_component\"" {  } { { "VHDL/MyMemory.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/MyMemory.vhd" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1648853832977 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MyMemory:SummonMemory\|altsyncram:altsyncram_component " "Instantiated megafunction \"MyMemory:SummonMemory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648853832977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648853832977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648853832977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648853832977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648853832977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648853832977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648853832977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648853832977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648853832977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648853832977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648853832977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648853832977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648853832977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648853832977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648853832977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648853832977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648853832977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648853832977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648853832977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648853832977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./VHDL/MemoryData.hex " "Parameter \"init_file\" = \"./VHDL/MemoryData.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648853832977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648853832977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648853832977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648853832977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648853832977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648853832977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648853832977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648853832977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648853832977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648853832977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648853832977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648853832977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648853832977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648853832977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648853832977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648853832977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648853832977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648853832977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648853832977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648853832977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648853832977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648853832977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648853832977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648853832977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648853832977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648853832977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648853832977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648853832977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648853832977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648853832977 ""}  } { { "VHDL/MyMemory.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/MyMemory.vhd" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1648853832977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tk24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tk24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tk24 " "Found entity 1: altsyncram_tk24" {  } { { "db/altsyncram_tk24.tdf" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/db/altsyncram_tk24.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648853833035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1648853833035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tk24 MyMemory:SummonMemory\|altsyncram:altsyncram_component\|altsyncram_tk24:auto_generated " "Elaborating entity \"altsyncram_tk24\" for hierarchy \"MyMemory:SummonMemory\|altsyncram:altsyncram_component\|altsyncram_tk24:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1648853833037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PeriphericCircuit PeriphericCircuit:PeriphericControl " "Elaborating entity \"PeriphericCircuit\" for hierarchy \"PeriphericCircuit:PeriphericControl\"" {  } { { "VHDL/SoC.vhd" "PeriphericControl" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/RiscV/SoC/VHDL/SoC.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1648853833199 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4889 " "Peak virtual memory: 4889 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648853833706 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 01 17:57:13 2022 " "Processing ended: Fri Apr 01 17:57:13 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648853833706 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648853833706 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648853833706 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1648853833706 ""}
