--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf nexys3.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4820 paths analyzed, 284 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.484ns.
--------------------------------------------------------------------------------

Paths for end point clock_controller/cnt_25mhz_5 (SLICE_X14Y41.SR), 61 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.516ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_controller/cnt_25mhz_14 (FF)
  Destination:          clock_controller/cnt_25mhz_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.434ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.144 - 0.159)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_controller/cnt_25mhz_14 to clock_controller/cnt_25mhz_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y43.CQ      Tcko                  0.447   clock_controller/cnt_25mhz<15>
                                                       clock_controller/cnt_25mhz_14
    SLICE_X16Y44.C2      net (fanout=2)        1.467   clock_controller/cnt_25mhz<14>
    SLICE_X16Y44.COUT    Topcyc                0.295   clock_controller/Mcompar_n0000_cy<3>
                                                       clock_controller/Mcompar_n0000_lut<2>
                                                       clock_controller/Mcompar_n0000_cy<3>
    SLICE_X16Y45.CIN     net (fanout=1)        0.003   clock_controller/Mcompar_n0000_cy<3>
    SLICE_X16Y45.BMUX    Tcinb                 0.222   clock_controller/Mcompar_n0000_cy<5>
                                                       clock_controller/Mcompar_n0000_cy<5>
    SLICE_X15Y45.B1      net (fanout=1)        0.634   clock_controller/Mcompar_n0000_cy<5>
    SLICE_X15Y45.B       Tilo                  0.259   clock_controller/clk_25mhz
                                                       clock_controller/Mcompar_n0000_cy<6>
    SLICE_X14Y41.SR      net (fanout=9)        0.665   clock_controller/Mcompar_n0000_cy<6>
    SLICE_X14Y41.CLK     Tsrck                 0.442   clock_controller/cnt_25mhz<7>
                                                       clock_controller/cnt_25mhz_5
    -------------------------------------------------  ---------------------------
    Total                                      4.434ns (1.665ns logic, 2.769ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.520ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_controller/cnt_25mhz_14 (FF)
  Destination:          clock_controller/cnt_25mhz_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.430ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.144 - 0.159)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_controller/cnt_25mhz_14 to clock_controller/cnt_25mhz_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y43.CQ      Tcko                  0.447   clock_controller/cnt_25mhz<15>
                                                       clock_controller/cnt_25mhz_14
    SLICE_X16Y44.C2      net (fanout=2)        1.467   clock_controller/cnt_25mhz<14>
    SLICE_X16Y44.COUT    Topcyc                0.291   clock_controller/Mcompar_n0000_cy<3>
                                                       clock_controller/Mcompar_n0000_lutdi2
                                                       clock_controller/Mcompar_n0000_cy<3>
    SLICE_X16Y45.CIN     net (fanout=1)        0.003   clock_controller/Mcompar_n0000_cy<3>
    SLICE_X16Y45.BMUX    Tcinb                 0.222   clock_controller/Mcompar_n0000_cy<5>
                                                       clock_controller/Mcompar_n0000_cy<5>
    SLICE_X15Y45.B1      net (fanout=1)        0.634   clock_controller/Mcompar_n0000_cy<5>
    SLICE_X15Y45.B       Tilo                  0.259   clock_controller/clk_25mhz
                                                       clock_controller/Mcompar_n0000_cy<6>
    SLICE_X14Y41.SR      net (fanout=9)        0.665   clock_controller/Mcompar_n0000_cy<6>
    SLICE_X14Y41.CLK     Tsrck                 0.442   clock_controller/cnt_25mhz<7>
                                                       clock_controller/cnt_25mhz_5
    -------------------------------------------------  ---------------------------
    Total                                      4.430ns (1.661ns logic, 2.769ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.010ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_controller/cnt_25mhz_15 (FF)
  Destination:          clock_controller/cnt_25mhz_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.940ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.144 - 0.159)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_controller/cnt_25mhz_15 to clock_controller/cnt_25mhz_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y43.DQ      Tcko                  0.447   clock_controller/cnt_25mhz<15>
                                                       clock_controller/cnt_25mhz_15
    SLICE_X16Y44.D2      net (fanout=2)        0.987   clock_controller/cnt_25mhz<15>
    SLICE_X16Y44.COUT    Topcyd                0.281   clock_controller/Mcompar_n0000_cy<3>
                                                       clock_controller/Mcompar_n0000_lutdi3
                                                       clock_controller/Mcompar_n0000_cy<3>
    SLICE_X16Y45.CIN     net (fanout=1)        0.003   clock_controller/Mcompar_n0000_cy<3>
    SLICE_X16Y45.BMUX    Tcinb                 0.222   clock_controller/Mcompar_n0000_cy<5>
                                                       clock_controller/Mcompar_n0000_cy<5>
    SLICE_X15Y45.B1      net (fanout=1)        0.634   clock_controller/Mcompar_n0000_cy<5>
    SLICE_X15Y45.B       Tilo                  0.259   clock_controller/clk_25mhz
                                                       clock_controller/Mcompar_n0000_cy<6>
    SLICE_X14Y41.SR      net (fanout=9)        0.665   clock_controller/Mcompar_n0000_cy<6>
    SLICE_X14Y41.CLK     Tsrck                 0.442   clock_controller/cnt_25mhz<7>
                                                       clock_controller/cnt_25mhz_5
    -------------------------------------------------  ---------------------------
    Total                                      3.940ns (1.651ns logic, 2.289ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------

Paths for end point clock_controller/cnt_25mhz_7 (SLICE_X14Y41.SR), 61 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.519ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_controller/cnt_25mhz_14 (FF)
  Destination:          clock_controller/cnt_25mhz_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.431ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.144 - 0.159)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_controller/cnt_25mhz_14 to clock_controller/cnt_25mhz_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y43.CQ      Tcko                  0.447   clock_controller/cnt_25mhz<15>
                                                       clock_controller/cnt_25mhz_14
    SLICE_X16Y44.C2      net (fanout=2)        1.467   clock_controller/cnt_25mhz<14>
    SLICE_X16Y44.COUT    Topcyc                0.295   clock_controller/Mcompar_n0000_cy<3>
                                                       clock_controller/Mcompar_n0000_lut<2>
                                                       clock_controller/Mcompar_n0000_cy<3>
    SLICE_X16Y45.CIN     net (fanout=1)        0.003   clock_controller/Mcompar_n0000_cy<3>
    SLICE_X16Y45.BMUX    Tcinb                 0.222   clock_controller/Mcompar_n0000_cy<5>
                                                       clock_controller/Mcompar_n0000_cy<5>
    SLICE_X15Y45.B1      net (fanout=1)        0.634   clock_controller/Mcompar_n0000_cy<5>
    SLICE_X15Y45.B       Tilo                  0.259   clock_controller/clk_25mhz
                                                       clock_controller/Mcompar_n0000_cy<6>
    SLICE_X14Y41.SR      net (fanout=9)        0.665   clock_controller/Mcompar_n0000_cy<6>
    SLICE_X14Y41.CLK     Tsrck                 0.439   clock_controller/cnt_25mhz<7>
                                                       clock_controller/cnt_25mhz_7
    -------------------------------------------------  ---------------------------
    Total                                      4.431ns (1.662ns logic, 2.769ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.523ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_controller/cnt_25mhz_14 (FF)
  Destination:          clock_controller/cnt_25mhz_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.427ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.144 - 0.159)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_controller/cnt_25mhz_14 to clock_controller/cnt_25mhz_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y43.CQ      Tcko                  0.447   clock_controller/cnt_25mhz<15>
                                                       clock_controller/cnt_25mhz_14
    SLICE_X16Y44.C2      net (fanout=2)        1.467   clock_controller/cnt_25mhz<14>
    SLICE_X16Y44.COUT    Topcyc                0.291   clock_controller/Mcompar_n0000_cy<3>
                                                       clock_controller/Mcompar_n0000_lutdi2
                                                       clock_controller/Mcompar_n0000_cy<3>
    SLICE_X16Y45.CIN     net (fanout=1)        0.003   clock_controller/Mcompar_n0000_cy<3>
    SLICE_X16Y45.BMUX    Tcinb                 0.222   clock_controller/Mcompar_n0000_cy<5>
                                                       clock_controller/Mcompar_n0000_cy<5>
    SLICE_X15Y45.B1      net (fanout=1)        0.634   clock_controller/Mcompar_n0000_cy<5>
    SLICE_X15Y45.B       Tilo                  0.259   clock_controller/clk_25mhz
                                                       clock_controller/Mcompar_n0000_cy<6>
    SLICE_X14Y41.SR      net (fanout=9)        0.665   clock_controller/Mcompar_n0000_cy<6>
    SLICE_X14Y41.CLK     Tsrck                 0.439   clock_controller/cnt_25mhz<7>
                                                       clock_controller/cnt_25mhz_7
    -------------------------------------------------  ---------------------------
    Total                                      4.427ns (1.658ns logic, 2.769ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.013ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_controller/cnt_25mhz_15 (FF)
  Destination:          clock_controller/cnt_25mhz_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.937ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.144 - 0.159)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_controller/cnt_25mhz_15 to clock_controller/cnt_25mhz_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y43.DQ      Tcko                  0.447   clock_controller/cnt_25mhz<15>
                                                       clock_controller/cnt_25mhz_15
    SLICE_X16Y44.D2      net (fanout=2)        0.987   clock_controller/cnt_25mhz<15>
    SLICE_X16Y44.COUT    Topcyd                0.281   clock_controller/Mcompar_n0000_cy<3>
                                                       clock_controller/Mcompar_n0000_lutdi3
                                                       clock_controller/Mcompar_n0000_cy<3>
    SLICE_X16Y45.CIN     net (fanout=1)        0.003   clock_controller/Mcompar_n0000_cy<3>
    SLICE_X16Y45.BMUX    Tcinb                 0.222   clock_controller/Mcompar_n0000_cy<5>
                                                       clock_controller/Mcompar_n0000_cy<5>
    SLICE_X15Y45.B1      net (fanout=1)        0.634   clock_controller/Mcompar_n0000_cy<5>
    SLICE_X15Y45.B       Tilo                  0.259   clock_controller/clk_25mhz
                                                       clock_controller/Mcompar_n0000_cy<6>
    SLICE_X14Y41.SR      net (fanout=9)        0.665   clock_controller/Mcompar_n0000_cy<6>
    SLICE_X14Y41.CLK     Tsrck                 0.439   clock_controller/cnt_25mhz<7>
                                                       clock_controller/cnt_25mhz_7
    -------------------------------------------------  ---------------------------
    Total                                      3.937ns (1.648ns logic, 2.289ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------

Paths for end point clock_controller/cnt_25mhz_6 (SLICE_X14Y41.SR), 61 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_controller/cnt_25mhz_14 (FF)
  Destination:          clock_controller/cnt_25mhz_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.423ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.144 - 0.159)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_controller/cnt_25mhz_14 to clock_controller/cnt_25mhz_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y43.CQ      Tcko                  0.447   clock_controller/cnt_25mhz<15>
                                                       clock_controller/cnt_25mhz_14
    SLICE_X16Y44.C2      net (fanout=2)        1.467   clock_controller/cnt_25mhz<14>
    SLICE_X16Y44.COUT    Topcyc                0.295   clock_controller/Mcompar_n0000_cy<3>
                                                       clock_controller/Mcompar_n0000_lut<2>
                                                       clock_controller/Mcompar_n0000_cy<3>
    SLICE_X16Y45.CIN     net (fanout=1)        0.003   clock_controller/Mcompar_n0000_cy<3>
    SLICE_X16Y45.BMUX    Tcinb                 0.222   clock_controller/Mcompar_n0000_cy<5>
                                                       clock_controller/Mcompar_n0000_cy<5>
    SLICE_X15Y45.B1      net (fanout=1)        0.634   clock_controller/Mcompar_n0000_cy<5>
    SLICE_X15Y45.B       Tilo                  0.259   clock_controller/clk_25mhz
                                                       clock_controller/Mcompar_n0000_cy<6>
    SLICE_X14Y41.SR      net (fanout=9)        0.665   clock_controller/Mcompar_n0000_cy<6>
    SLICE_X14Y41.CLK     Tsrck                 0.431   clock_controller/cnt_25mhz<7>
                                                       clock_controller/cnt_25mhz_6
    -------------------------------------------------  ---------------------------
    Total                                      4.423ns (1.654ns logic, 2.769ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.531ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_controller/cnt_25mhz_14 (FF)
  Destination:          clock_controller/cnt_25mhz_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.419ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.144 - 0.159)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_controller/cnt_25mhz_14 to clock_controller/cnt_25mhz_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y43.CQ      Tcko                  0.447   clock_controller/cnt_25mhz<15>
                                                       clock_controller/cnt_25mhz_14
    SLICE_X16Y44.C2      net (fanout=2)        1.467   clock_controller/cnt_25mhz<14>
    SLICE_X16Y44.COUT    Topcyc                0.291   clock_controller/Mcompar_n0000_cy<3>
                                                       clock_controller/Mcompar_n0000_lutdi2
                                                       clock_controller/Mcompar_n0000_cy<3>
    SLICE_X16Y45.CIN     net (fanout=1)        0.003   clock_controller/Mcompar_n0000_cy<3>
    SLICE_X16Y45.BMUX    Tcinb                 0.222   clock_controller/Mcompar_n0000_cy<5>
                                                       clock_controller/Mcompar_n0000_cy<5>
    SLICE_X15Y45.B1      net (fanout=1)        0.634   clock_controller/Mcompar_n0000_cy<5>
    SLICE_X15Y45.B       Tilo                  0.259   clock_controller/clk_25mhz
                                                       clock_controller/Mcompar_n0000_cy<6>
    SLICE_X14Y41.SR      net (fanout=9)        0.665   clock_controller/Mcompar_n0000_cy<6>
    SLICE_X14Y41.CLK     Tsrck                 0.431   clock_controller/cnt_25mhz<7>
                                                       clock_controller/cnt_25mhz_6
    -------------------------------------------------  ---------------------------
    Total                                      4.419ns (1.650ns logic, 2.769ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_controller/cnt_25mhz_15 (FF)
  Destination:          clock_controller/cnt_25mhz_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.929ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.144 - 0.159)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_controller/cnt_25mhz_15 to clock_controller/cnt_25mhz_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y43.DQ      Tcko                  0.447   clock_controller/cnt_25mhz<15>
                                                       clock_controller/cnt_25mhz_15
    SLICE_X16Y44.D2      net (fanout=2)        0.987   clock_controller/cnt_25mhz<15>
    SLICE_X16Y44.COUT    Topcyd                0.281   clock_controller/Mcompar_n0000_cy<3>
                                                       clock_controller/Mcompar_n0000_lutdi3
                                                       clock_controller/Mcompar_n0000_cy<3>
    SLICE_X16Y45.CIN     net (fanout=1)        0.003   clock_controller/Mcompar_n0000_cy<3>
    SLICE_X16Y45.BMUX    Tcinb                 0.222   clock_controller/Mcompar_n0000_cy<5>
                                                       clock_controller/Mcompar_n0000_cy<5>
    SLICE_X15Y45.B1      net (fanout=1)        0.634   clock_controller/Mcompar_n0000_cy<5>
    SLICE_X15Y45.B       Tilo                  0.259   clock_controller/clk_25mhz
                                                       clock_controller/Mcompar_n0000_cy<6>
    SLICE_X14Y41.SR      net (fanout=9)        0.665   clock_controller/Mcompar_n0000_cy<6>
    SLICE_X14Y41.CLK     Tsrck                 0.431   clock_controller/cnt_25mhz<7>
                                                       clock_controller/cnt_25mhz_6
    -------------------------------------------------  ---------------------------
    Total                                      3.929ns (1.640ns logic, 2.289ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point clock_controller/clk_25mhz (SLICE_X15Y45.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.439ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_controller/clk_25mhz (FF)
  Destination:          clock_controller/clk_25mhz (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.439ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_controller/clk_25mhz to clock_controller/clk_25mhz
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y45.AQ      Tcko                  0.198   clock_controller/clk_25mhz
                                                       clock_controller/clk_25mhz
    SLICE_X15Y45.A6      net (fanout=2)        0.026   clock_controller/clk_25mhz
    SLICE_X15Y45.CLK     Tah         (-Th)    -0.215   clock_controller/clk_25mhz
                                                       clock_controller/clk_25mhz_INV_1_o1_INV_0
                                                       clock_controller/clk_25mhz
    -------------------------------------------------  ---------------------------
    Total                                      0.439ns (0.413ns logic, 0.026ns route)
                                                       (94.1% logic, 5.9% route)

--------------------------------------------------------------------------------

Paths for end point clock_controller/cnt_mov_31 (SLICE_X0Y38.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.463ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_controller/cnt_mov_31 (FF)
  Destination:          clock_controller/cnt_mov_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.463ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_controller/cnt_mov_31 to clock_controller/cnt_mov_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y38.DQ       Tcko                  0.200   clock_controller/cnt_mov<31>
                                                       clock_controller/cnt_mov_31
    SLICE_X0Y38.D6       net (fanout=2)        0.026   clock_controller/cnt_mov<31>
    SLICE_X0Y38.CLK      Tah         (-Th)    -0.237   clock_controller/cnt_mov<31>
                                                       clock_controller/cnt_mov<31>_rt
                                                       clock_controller/Mcount_cnt_mov_xor<31>
                                                       clock_controller/cnt_mov_31
    -------------------------------------------------  ---------------------------
    Total                                      0.463ns (0.437ns logic, 0.026ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point clock_controller/clk_mov (SLICE_X1Y38.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.474ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_controller/clk_mov (FF)
  Destination:          clock_controller/clk_mov (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.474ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_controller/clk_mov to clock_controller/clk_mov
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y38.CQ       Tcko                  0.198   clock_controller/clk_mov
                                                       clock_controller/clk_mov
    SLICE_X1Y38.C5       net (fanout=2)        0.061   clock_controller/clk_mov
    SLICE_X1Y38.CLK      Tah         (-Th)    -0.215   clock_controller/clk_mov
                                                       clock_controller/clk_mov_INV_3_o1_INV_0
                                                       clock_controller/clk_mov
    -------------------------------------------------  ---------------------------
    Total                                      0.474ns (0.413ns logic, 0.061ns route)
                                                       (87.1% logic, 12.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: clock_controller/cnt_mov<3>/CLK
  Logical resource: clock_controller/cnt_mov_0/CK
  Location pin: SLICE_X0Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: clock_controller/cnt_mov<3>/CLK
  Logical resource: clock_controller/cnt_mov_1/CK
  Location pin: SLICE_X0Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.484|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 4820 paths, 0 nets, and 183 connections

Design statistics:
   Minimum period:   4.484ns{1}   (Maximum frequency: 223.015MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Nov 27 13:41:52 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 221 MB



