Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Jun 19 16:46:01 2025
| Host         : DESKTOP-OUATK8P running 64-bit major release  (build 9200)
| Command      : report_methodology -file radon_kria_acc_wrapper_methodology_drc_routed.rpt -pb radon_kria_acc_wrapper_methodology_drc_routed.pb -rpx radon_kria_acc_wrapper_methodology_drc_routed.rpx
| Design       : radon_kria_acc_wrapper
| Device       : xck26-sfvc784-2LV-c
| Speed File   : -2LV
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 91
+---------+----------+------------------------------+------------+
| Rule    | Severity | Description                  | Violations |
+---------+----------+------------------------------+------------+
| DPIR-2  | Warning  | Asynchronous driver check    | 88         |
| LUTAR-1 | Warning  | LUT drives async reset alert | 3          |
+---------+----------+------------------------------+------------+

2. REPORT DETAILS
-----------------
DPIR-2#1 Warning
Asynchronous driver check  
DSP radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/x_fp1 input pin radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/x_fp1/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2 Warning
Asynchronous driver check  
DSP radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/x_fp1 input pin radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/x_fp1/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3 Warning
Asynchronous driver check  
DSP radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/x_fp1 input pin radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/x_fp1/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4 Warning
Asynchronous driver check  
DSP radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/x_fp1 input pin radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/x_fp1/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5 Warning
Asynchronous driver check  
DSP radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/x_fp1 input pin radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/x_fp1/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6 Warning
Asynchronous driver check  
DSP radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/x_fp1 input pin radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/x_fp1/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7 Warning
Asynchronous driver check  
DSP radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/x_fp1 input pin radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/x_fp1/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#8 Warning
Asynchronous driver check  
DSP radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/x_fp1 input pin radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/x_fp1/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#9 Warning
Asynchronous driver check  
DSP radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/x_fp1 input pin radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/x_fp1/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#10 Warning
Asynchronous driver check  
DSP radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/x_fp1 input pin radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/x_fp1/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#11 Warning
Asynchronous driver check  
DSP radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/x_fp1 input pin radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/x_fp1/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#12 Warning
Asynchronous driver check  
DSP radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/x_fp1 input pin radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/x_fp1/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#13 Warning
Asynchronous driver check  
DSP radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/x_fp1 input pin radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/x_fp1/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#14 Warning
Asynchronous driver check  
DSP radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/x_fp1 input pin radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/x_fp1/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#15 Warning
Asynchronous driver check  
DSP radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/x_fp1 input pin radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/x_fp1/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#16 Warning
Asynchronous driver check  
DSP radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/x_fp1 input pin radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/x_fp1/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#17 Warning
Asynchronous driver check  
DSP radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/x_fp1 input pin radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/x_fp1/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#18 Warning
Asynchronous driver check  
DSP radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/x_fp1 input pin radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/x_fp1/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#19 Warning
Asynchronous driver check  
DSP radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/x_fp1 input pin radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/x_fp1/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#20 Warning
Asynchronous driver check  
DSP radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/x_fp1 input pin radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/x_fp1/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#21 Warning
Asynchronous driver check  
DSP radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/x_fp1 input pin radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/x_fp1/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#22 Warning
Asynchronous driver check  
DSP radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/x_fp1 input pin radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/x_fp1/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#23 Warning
Asynchronous driver check  
DSP radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/x_fp1__0 input pin radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/x_fp1__0/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#24 Warning
Asynchronous driver check  
DSP radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/x_fp1__0 input pin radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/x_fp1__0/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#25 Warning
Asynchronous driver check  
DSP radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/x_fp1__0 input pin radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/x_fp1__0/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#26 Warning
Asynchronous driver check  
DSP radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/x_fp1__0 input pin radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/x_fp1__0/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#27 Warning
Asynchronous driver check  
DSP radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/x_fp1__0 input pin radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/x_fp1__0/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#28 Warning
Asynchronous driver check  
DSP radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/x_fp1__0 input pin radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/x_fp1__0/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#29 Warning
Asynchronous driver check  
DSP radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/x_fp1__0 input pin radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/x_fp1__0/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#30 Warning
Asynchronous driver check  
DSP radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/x_fp1__0 input pin radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/x_fp1__0/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#31 Warning
Asynchronous driver check  
DSP radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/x_fp1__0 input pin radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/x_fp1__0/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#32 Warning
Asynchronous driver check  
DSP radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/x_fp1__0 input pin radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/x_fp1__0/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#33 Warning
Asynchronous driver check  
DSP radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/x_fp1__0 input pin radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/x_fp1__0/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#34 Warning
Asynchronous driver check  
DSP radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/x_fp1__0 input pin radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/x_fp1__0/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#35 Warning
Asynchronous driver check  
DSP radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/x_fp1__0 input pin radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/x_fp1__0/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#36 Warning
Asynchronous driver check  
DSP radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/x_fp1__0 input pin radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/x_fp1__0/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#37 Warning
Asynchronous driver check  
DSP radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/x_fp1__0 input pin radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/x_fp1__0/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#38 Warning
Asynchronous driver check  
DSP radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/x_fp1__0 input pin radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/x_fp1__0/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#39 Warning
Asynchronous driver check  
DSP radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/x_fp1__0 input pin radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/x_fp1__0/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#40 Warning
Asynchronous driver check  
DSP radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/x_fp1__0 input pin radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/x_fp1__0/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#41 Warning
Asynchronous driver check  
DSP radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/x_fp1__0 input pin radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/x_fp1__0/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#42 Warning
Asynchronous driver check  
DSP radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/x_fp1__0 input pin radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/x_fp1__0/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#43 Warning
Asynchronous driver check  
DSP radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/x_fp1__0 input pin radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/x_fp1__0/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#44 Warning
Asynchronous driver check  
DSP radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/x_fp1__0 input pin radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/x_fp1__0/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#45 Warning
Asynchronous driver check  
DSP radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1 input pin radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#46 Warning
Asynchronous driver check  
DSP radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1 input pin radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#47 Warning
Asynchronous driver check  
DSP radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1 input pin radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#48 Warning
Asynchronous driver check  
DSP radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1 input pin radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#49 Warning
Asynchronous driver check  
DSP radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1 input pin radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#50 Warning
Asynchronous driver check  
DSP radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1 input pin radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#51 Warning
Asynchronous driver check  
DSP radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1 input pin radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#52 Warning
Asynchronous driver check  
DSP radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1 input pin radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#53 Warning
Asynchronous driver check  
DSP radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1 input pin radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#54 Warning
Asynchronous driver check  
DSP radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1 input pin radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#55 Warning
Asynchronous driver check  
DSP radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1 input pin radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#56 Warning
Asynchronous driver check  
DSP radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1 input pin radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#57 Warning
Asynchronous driver check  
DSP radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1 input pin radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#58 Warning
Asynchronous driver check  
DSP radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1 input pin radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#59 Warning
Asynchronous driver check  
DSP radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1 input pin radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#60 Warning
Asynchronous driver check  
DSP radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1 input pin radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#61 Warning
Asynchronous driver check  
DSP radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1 input pin radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#62 Warning
Asynchronous driver check  
DSP radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1 input pin radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#63 Warning
Asynchronous driver check  
DSP radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1 input pin radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#64 Warning
Asynchronous driver check  
DSP radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1 input pin radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#65 Warning
Asynchronous driver check  
DSP radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1 input pin radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#66 Warning
Asynchronous driver check  
DSP radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1 input pin radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#67 Warning
Asynchronous driver check  
DSP radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0 input pin radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#68 Warning
Asynchronous driver check  
DSP radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0 input pin radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#69 Warning
Asynchronous driver check  
DSP radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0 input pin radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#70 Warning
Asynchronous driver check  
DSP radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0 input pin radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#71 Warning
Asynchronous driver check  
DSP radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0 input pin radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#72 Warning
Asynchronous driver check  
DSP radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0 input pin radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#73 Warning
Asynchronous driver check  
DSP radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0 input pin radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#74 Warning
Asynchronous driver check  
DSP radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0 input pin radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#75 Warning
Asynchronous driver check  
DSP radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0 input pin radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#76 Warning
Asynchronous driver check  
DSP radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0 input pin radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#77 Warning
Asynchronous driver check  
DSP radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0 input pin radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#78 Warning
Asynchronous driver check  
DSP radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0 input pin radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#79 Warning
Asynchronous driver check  
DSP radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0 input pin radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#80 Warning
Asynchronous driver check  
DSP radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0 input pin radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#81 Warning
Asynchronous driver check  
DSP radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0 input pin radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#82 Warning
Asynchronous driver check  
DSP radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0 input pin radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#83 Warning
Asynchronous driver check  
DSP radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0 input pin radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#84 Warning
Asynchronous driver check  
DSP radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0 input pin radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#85 Warning
Asynchronous driver check  
DSP radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0 input pin radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#86 Warning
Asynchronous driver check  
DSP radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0 input pin radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#87 Warning
Asynchronous driver check  
DSP radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0 input pin radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#88 Warning
Asynchronous driver check  
DSP radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0 input pin radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR,
radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR,
radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR,
radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR,
radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR,
radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR,
radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR,
radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR,
radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR,
radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR,
radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE,
radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR,
radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR,
radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR,
radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
 (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR,
radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR,
radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR,
radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR,
radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR,
radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR,
radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR,
radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR,
radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR,
radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR,
radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE,
radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR,
radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR,
radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR,
radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
 (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR,
radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR,
radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR,
radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR,
radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR,
radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR,
radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR,
radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR,
radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR,
radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR,
radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE,
radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR,
radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR,
radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR,
radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
 (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>


