 
****************************************
Report : area
Design : LCD_CTRL
Version: W-2024.09-SP2
Date   : Sat Mar 15 14:53:42 2025
****************************************

Library(s) Used:

    slow (File: /usr/cad/synopsys/designkit/CBDK_IC_Contest_v2.5/SynopsysDC/db/slow.db)

Number of ports:                          117
Number of nets:                          7756
Number of cells:                         7633
Number of combinational cells:           7055
Number of sequential cells:               572
Number of macros/black boxes:               0
Number of buf/inv:                       1184
Number of references:                     208

Combinational area:              73219.045504
Buf/Inv area:                     8459.841543
Noncombinational area:           15055.938251
Macro/Black Box area:                0.000000
Net Interconnect area:         1109692.221649

Total cell area:                 88274.983755
Total area:                    1197967.205405
1
