{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650479549777 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650479549778 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 20 13:32:29 2022 " "Processing started: Wed Apr 20 13:32:29 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650479549778 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650479549778 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off controller -c controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off controller -c controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650479549778 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1650479550316 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1650479550317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650479560359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650479560359 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "controller " "Elaborating entity \"controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1650479560395 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nextstate controller.v(14) " "Verilog HDL Always Construct warning at controller.v(14): inferring latch(es) for variable \"nextstate\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1650479560482 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.P controller.v(14) " "Inferred latch for \"nextstate.P\" at controller.v(14)" {  } { { "controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650479560485 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.M controller.v(14) " "Inferred latch for \"nextstate.M\" at controller.v(14)" {  } { { "controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650479560485 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.L controller.v(14) " "Inferred latch for \"nextstate.L\" at controller.v(14)" {  } { { "controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650479560486 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.K controller.v(14) " "Inferred latch for \"nextstate.K\" at controller.v(14)" {  } { { "controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650479560486 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.J controller.v(14) " "Inferred latch for \"nextstate.J\" at controller.v(14)" {  } { { "controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650479560486 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.I controller.v(14) " "Inferred latch for \"nextstate.I\" at controller.v(14)" {  } { { "controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650479560486 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.H controller.v(14) " "Inferred latch for \"nextstate.H\" at controller.v(14)" {  } { { "controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650479560486 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.G controller.v(14) " "Inferred latch for \"nextstate.G\" at controller.v(14)" {  } { { "controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650479560486 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.F controller.v(14) " "Inferred latch for \"nextstate.F\" at controller.v(14)" {  } { { "controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650479560487 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.E controller.v(14) " "Inferred latch for \"nextstate.E\" at controller.v(14)" {  } { { "controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650479560487 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.D controller.v(14) " "Inferred latch for \"nextstate.D\" at controller.v(14)" {  } { { "controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650479560487 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.C controller.v(14) " "Inferred latch for \"nextstate.C\" at controller.v(14)" {  } { { "controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650479560487 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.B controller.v(14) " "Inferred latch for \"nextstate.B\" at controller.v(14)" {  } { { "controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650479560487 "|controller"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nextstate.B_569 " "Latch nextstate.B_569 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.E " "Ports D and ENA on the latch are fed by the same signal state.E" {  } { { "controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650479560947 ""}  } { { "controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 14 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650479560947 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "c0 GND " "Pin \"c0\" is stuck at GND" {  } { { "controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650479560962 "|controller|c0"} { "Warning" "WMLS_MLS_STUCK_PIN" "c9 GND " "Pin \"c9\" is stuck at GND" {  } { { "controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650479560962 "|controller|c9"} { "Warning" "WMLS_MLS_STUCK_PIN" "c10 GND " "Pin \"c10\" is stuck at GND" {  } { { "controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650479560962 "|controller|c10"} { "Warning" "WMLS_MLS_STUCK_PIN" "c12 GND " "Pin \"c12\" is stuck at GND" {  } { { "controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650479560962 "|controller|c12"} { "Warning" "WMLS_MLS_STUCK_PIN" "c13 GND " "Pin \"c13\" is stuck at GND" {  } { { "controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650479560962 "|controller|c13"} { "Warning" "WMLS_MLS_STUCK_PIN" "c14 GND " "Pin \"c14\" is stuck at GND" {  } { { "controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650479560962 "|controller|c14"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1650479560962 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1650479561034 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1650479561476 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1650479561622 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650479561622 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SUB " "No output dependent on input pin \"SUB\"" {  } { { "controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650479561675 "|controller|SUB"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XOR " "No output dependent on input pin \"XOR\"" {  } { { "controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650479561675 "|controller|XOR"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "JPZ " "No output dependent on input pin \"JPZ\"" {  } { { "controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650479561675 "|controller|JPZ"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "JPN " "No output dependent on input pin \"JPN\"" {  } { { "controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650479561675 "|controller|JPN"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HLT " "No output dependent on input pin \"HLT\"" {  } { { "controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650479561675 "|controller|HLT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1650479561675 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "65 " "Implemented 65 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1650479561676 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1650479561676 ""} { "Info" "ICUT_CUT_TM_LCELLS" "37 " "Implemented 37 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1650479561676 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1650479561676 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4809 " "Peak virtual memory: 4809 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650479561704 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 20 13:32:41 2022 " "Processing ended: Wed Apr 20 13:32:41 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650479561704 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650479561704 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650479561704 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650479561704 ""}
