ARM GAS  /tmp/ccb2UCzb.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 2
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"i2c.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.I2C_Start,"ax",%progbits
  16              		.align	1
  17              		.p2align 2,,3
  18              		.global	I2C_Start
  19              		.arch armv7-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu softvfp
  25              	I2C_Start:
  26              	.LFB29:
  27              		.file 1 "../application/Src/i2c.c"
   1:../application/Src/i2c.c **** /**
   2:../application/Src/i2c.c ****   ******************************************************************************
   3:../application/Src/i2c.c ****   * @file           : i2c.c
   4:../application/Src/i2c.c ****   * @brief          : I2C driver implementation
   5:../application/Src/i2c.c **** 			
   6:../application/Src/i2c.c **** 		FreeJoy software for game device controllers
   7:../application/Src/i2c.c ****     Copyright (C) 2020  Yury Vostrenkov (yuvostrenkov@gmail.com)
   8:../application/Src/i2c.c **** 
   9:../application/Src/i2c.c ****     This program is free software: you can redistribute it and/or modify
  10:../application/Src/i2c.c ****     it under the terms of the GNU General Public License as published by
  11:../application/Src/i2c.c ****     the Free Software Foundation, either version 3 of the License, or
  12:../application/Src/i2c.c ****     (at your option) any later version.
  13:../application/Src/i2c.c **** 
  14:../application/Src/i2c.c ****     This program is distributed in the hope that it will be useful,
  15:../application/Src/i2c.c ****     but WITHOUT ANY WARRANTY; without even the implied warranty of
  16:../application/Src/i2c.c ****     MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  17:../application/Src/i2c.c ****     GNU General Public License for more details.
  18:../application/Src/i2c.c **** 
  19:../application/Src/i2c.c ****     You should have received a copy of the GNU General Public License
  20:../application/Src/i2c.c ****     along with this program.  If not, see <https://www.gnu.org/licenses/>.
  21:../application/Src/i2c.c **** 		
  22:../application/Src/i2c.c ****   ******************************************************************************
  23:../application/Src/i2c.c ****   */
  24:../application/Src/i2c.c **** 
  25:../application/Src/i2c.c **** #include "i2c.h"
  26:../application/Src/i2c.c **** 
  27:../application/Src/i2c.c **** /**
  28:../application/Src/i2c.c ****   * @brief Software I2C Initialization Function
  29:../application/Src/i2c.c ****   * @param None
  30:../application/Src/i2c.c ****   * @retval None
  31:../application/Src/i2c.c ****   */
ARM GAS  /tmp/ccb2UCzb.s 			page 2


  32:../application/Src/i2c.c **** void I2C_Start(void)
  33:../application/Src/i2c.c **** {
  28              		.loc 1 33 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 16
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  34:../application/Src/i2c.c **** 	RCC_APB1PeriphClockCmd(RCC_APB1Periph_I2C2, ENABLE);
  32              		.loc 1 34 2 view .LVU1
  33:../application/Src/i2c.c **** 	RCC_APB1PeriphClockCmd(RCC_APB1Periph_I2C2, ENABLE);
  33              		.loc 1 33 1 is_stmt 0 view .LVU2
  34 0000 30B5     		push	{r4, r5, lr}
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 12
  37              		.cfi_offset 4, -12
  38              		.cfi_offset 5, -8
  39              		.cfi_offset 14, -4
  40              		.loc 1 34 2 view .LVU3
  41 0002 0121     		movs	r1, #1
  33:../application/Src/i2c.c **** 	RCC_APB1PeriphClockCmd(RCC_APB1Periph_I2C2, ENABLE);
  42              		.loc 1 33 1 view .LVU4
  43 0004 85B0     		sub	sp, sp, #20
  44              	.LCFI1:
  45              		.cfi_def_cfa_offset 32
  46              		.loc 1 34 2 view .LVU5
  47 0006 4FF48000 		mov	r0, #4194304
  48 000a FFF7FEFF 		bl	RCC_APB1PeriphClockCmd
  49              	.LVL0:
  35:../application/Src/i2c.c **** 	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_DMA1, ENABLE);	
  50              		.loc 1 35 2 is_stmt 1 view .LVU6
  51 000e 0121     		movs	r1, #1
  52 0010 0846     		mov	r0, r1
  53 0012 FFF7FEFF 		bl	RCC_AHBPeriphClockCmd
  54              	.LVL1:
  36:../application/Src/i2c.c **** 
  37:../application/Src/i2c.c **** 	I2C_InitTypeDef I2C_InitStructure;
  55              		.loc 1 37 2 view .LVU7
  38:../application/Src/i2c.c **** 	
  39:../application/Src/i2c.c **** 	I2C_InitStructure.I2C_Ack = I2C_Ack_Enable;
  56              		.loc 1 39 2 view .LVU8
  40:../application/Src/i2c.c **** 	I2C_InitStructure.I2C_AcknowledgedAddress = I2C_AcknowledgedAddress_7bit;
  57              		.loc 1 40 2 view .LVU9
  58              		.loc 1 40 44 is_stmt 0 view .LVU10
  59 0016 4FF48041 		mov	r1, #16384
  41:../application/Src/i2c.c **** 	I2C_InitStructure.I2C_ClockSpeed = 400000;
  42:../application/Src/i2c.c **** 	I2C_InitStructure.I2C_DutyCycle = I2C_DutyCycle_16_9;
  43:../application/Src/i2c.c **** 	I2C_InitStructure.I2C_Mode = I2C_Mode_I2C;
  60              		.loc 1 43 29 view .LVU11
  61 001a 4FF08045 		mov	r5, #1073741824
  44:../application/Src/i2c.c **** 	I2C_InitStructure.I2C_OwnAddress1 = 0x07;	
  45:../application/Src/i2c.c **** 	I2C_Init(I2C2,&I2C_InitStructure);
  62              		.loc 1 45 2 view .LVU12
  63 001e 0F4C     		ldr	r4, .L4
  43:../application/Src/i2c.c **** 	I2C_InitStructure.I2C_OwnAddress1 = 0x07;	
  64              		.loc 1 43 29 view .LVU13
  65 0020 0F4B     		ldr	r3, .L4+4
  41:../application/Src/i2c.c **** 	I2C_InitStructure.I2C_ClockSpeed = 400000;
  66              		.loc 1 41 35 view .LVU14
ARM GAS  /tmp/ccb2UCzb.s 			page 3


  67 0022 104A     		ldr	r2, .L4+8
  68              		.loc 1 45 2 view .LVU15
  69 0024 2046     		mov	r0, r4
  40:../application/Src/i2c.c **** 	I2C_InitStructure.I2C_ClockSpeed = 400000;
  70              		.loc 1 40 44 view .LVU16
  71 0026 ADF80C10 		strh	r1, [sp, #12]	@ movhi
  41:../application/Src/i2c.c **** 	I2C_InitStructure.I2C_DutyCycle = I2C_DutyCycle_16_9;
  72              		.loc 1 41 2 is_stmt 1 view .LVU17
  73              		.loc 1 45 2 is_stmt 0 view .LVU18
  74 002a 6946     		mov	r1, sp
  43:../application/Src/i2c.c **** 	I2C_InitStructure.I2C_OwnAddress1 = 0x07;	
  75              		.loc 1 43 29 view .LVU19
  76 002c 0293     		str	r3, [sp, #8]
  41:../application/Src/i2c.c **** 	I2C_InitStructure.I2C_DutyCycle = I2C_DutyCycle_16_9;
  77              		.loc 1 41 35 view .LVU20
  78 002e CDE90025 		strd	r2, r5, [sp]
  42:../application/Src/i2c.c **** 	I2C_InitStructure.I2C_Mode = I2C_Mode_I2C;
  79              		.loc 1 42 2 is_stmt 1 view .LVU21
  43:../application/Src/i2c.c **** 	I2C_InitStructure.I2C_OwnAddress1 = 0x07;	
  80              		.loc 1 43 2 view .LVU22
  44:../application/Src/i2c.c **** 	I2C_Init(I2C2,&I2C_InitStructure);
  81              		.loc 1 44 2 view .LVU23
  82              		.loc 1 45 2 view .LVU24
  83 0032 FFF7FEFF 		bl	I2C_Init
  84              	.LVL2:
  46:../application/Src/i2c.c **** 	I2C_Cmd(I2C2,ENABLE);
  85              		.loc 1 46 2 view .LVU25
  86 0036 2046     		mov	r0, r4
  87 0038 0121     		movs	r1, #1
  88 003a FFF7FEFF 		bl	I2C_Cmd
  89              	.LVL3:
  47:../application/Src/i2c.c **** 	
  48:../application/Src/i2c.c **** 	I2C_ITConfig(I2C2,I2C_IT_ERR,ENABLE);	
  90              		.loc 1 48 2 view .LVU26
  91 003e 2046     		mov	r0, r4
  92 0040 0122     		movs	r2, #1
  93 0042 4FF48071 		mov	r1, #256
  94 0046 FFF7FEFF 		bl	I2C_ITConfig
  95              	.LVL4:
  49:../application/Src/i2c.c **** 	NVIC_EnableIRQ (I2C2_ER_IRQn);
  96              		.loc 1 49 2 view .LVU27
  97              	.LBB18:
  98              	.LBI18:
  99              		.file 2 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h"
   1:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**************************************************************************//**
   2:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @file     core_cm3.h
   3:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief    CMSIS Cortex-M3 Core Peripheral Access Layer Header File
   4:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @version  V1.30
   5:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @date     30. October 2009
   6:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
   7:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @note
   8:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Copyright (C) 2009 ARM Limited. All rights reserved.
   9:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
  10:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @par
  11:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * ARM Limited (ARM) is supplying this software for use with Cortex-M 
  12:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * processor based microcontrollers.  This file can be freely distributed 
  13:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * within development tools that are supporting such ARM based processors. 
ARM GAS  /tmp/ccb2UCzb.s 			page 4


  14:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
  15:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @par
  16:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
  17:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
  18:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
  19:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
  20:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  21:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
  22:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  ******************************************************************************/
  23:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  24:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #ifndef __CM3_CORE_H__
  25:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __CM3_CORE_H__
  26:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  27:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_core_LintCinfiguration CMSIS CM3 Core Lint Configuration
  28:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
  29:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * List of Lint messages which will be suppressed and not shown:
  30:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *   - Error 10: \n
  31:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     register uint32_t __regBasePri         __asm("basepri"); \n
  32:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     Error 10: Expecting ';'
  33:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * .
  34:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *   - Error 530: \n
  35:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     return(__regBasePri); \n
  36:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     Warning 530: Symbol '__regBasePri' (line 264) not initialized
  37:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * . 
  38:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *   - Error 550: \n
  39:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     __regBasePri = (basePri & 0x1ff); \n
  40:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     Warning 550: Symbol '__regBasePri' (line 271) not accessed
  41:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * .
  42:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *   - Error 754: \n
  43:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     uint32_t RESERVED0[24]; \n
  44:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     Info 754: local structure member '<some, not used in the HAL>' (line 109, file ./cm3_core.h)
  45:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * .
  46:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *   - Error 750: \n
  47:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     #define __CM3_CORE_H__ \n
  48:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     Info 750: local macro '__CM3_CORE_H__' (line 43, file./cm3_core.h) not referenced
  49:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * .
  50:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *   - Error 528: \n
  51:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     static __INLINE void NVIC_DisableIRQ(uint32_t IRQn) \n
  52:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     Warning 528: Symbol 'NVIC_DisableIRQ(unsigned int)' (line 419, file ./cm3_core.h) not refere
  53:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * .
  54:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *   - Error 751: \n
  55:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     } InterruptType_Type; \n
  56:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     Info 751: local typedef 'InterruptType_Type' (line 170, file ./cm3_core.h) not referenced
  57:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * .
  58:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Note:  To re-enable a Message, insert a space before 'lint' *
  59:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
  60:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
  61:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  62:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*lint -save */
  63:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*lint -e10  */
  64:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*lint -e530 */
  65:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*lint -e550 */
  66:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*lint -e754 */
  67:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*lint -e750 */
  68:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*lint -e528 */
  69:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*lint -e751 */
  70:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
ARM GAS  /tmp/ccb2UCzb.s 			page 5


  71:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  72:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_core_definitions CM3 Core Definitions
  73:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   This file defines all structures and symbols for CMSIS core:
  74:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****     - CMSIS version number
  75:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****     - Cortex-M core registers and bitfields
  76:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****     - Cortex-M core peripheral base address
  77:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   @{
  78:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
  79:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  80:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #ifdef __cplusplus
  81:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  extern "C" {
  82:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif 
  83:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  84:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __CM3_CMSIS_VERSION_MAIN  (0x01)                                                       /*!<
  85:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __CM3_CMSIS_VERSION_SUB   (0x30)                                                       /*!<
  86:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN << 16) | __CM3_CMSIS_VERSION_SUB) /*!<
  87:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  88:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __CORTEX_M                (0x03)                                                       /*!<
  89:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  90:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #include <stdint.h>                           /* Include standard types */
  91:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  92:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #if defined (__ICCARM__)
  93:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   #include <intrinsics.h>                     /* IAR Intrinsics   */
  94:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif
  95:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  96:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  97:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #ifndef __NVIC_PRIO_BITS
  98:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define __NVIC_PRIO_BITS    4               /*!< standard definition for NVIC Priority Bits */
  99:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif
 100:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 101:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 102:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 103:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 104:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 105:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * IO definitions
 106:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 107:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * define access restrictions to peripheral registers
 108:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 109:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 110:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #ifdef __cplusplus
 111:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define     __I     volatile                /*!< defines 'read only' permissions      */
 112:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #else
 113:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define     __I     volatile const          /*!< defines 'read only' permissions      */
 114:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif
 115:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define     __O     volatile                  /*!< defines 'write only' permissions     */
 116:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define     __IO    volatile                  /*!< defines 'read / write' permissions   */
 117:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 118:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 119:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 120:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*******************************************************************************
 121:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *                 Register Abstraction
 122:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  ******************************************************************************/
 123:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_core_register CMSIS CM3 Core Register
 124:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  @{
 125:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** */
 126:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 127:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
ARM GAS  /tmp/ccb2UCzb.s 			page 6


 128:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_NVIC CMSIS CM3 NVIC
 129:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   memory mapped structure for Nested Vectored Interrupt Controller (NVIC)
 130:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   @{
 131:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 132:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** typedef struct
 133:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 134:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t ISER[8];                      /*!< Offset: 0x000  Interrupt Set Enable Register    
 135:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED0[24];                                   
 136:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t ICER[8];                      /*!< Offset: 0x080  Interrupt Clear Enable Register  
 137:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RSERVED1[24];                                    
 138:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t ISPR[8];                      /*!< Offset: 0x100  Interrupt Set Pending Register   
 139:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED2[24];                                   
 140:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t ICPR[8];                      /*!< Offset: 0x180  Interrupt Clear Pending Register 
 141:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED3[24];                                   
 142:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t IABR[8];                      /*!< Offset: 0x200  Interrupt Active bit Register    
 143:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED4[56];                                   
 144:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint8_t  IP[240];                      /*!< Offset: 0x300  Interrupt Priority Register (8Bit
 145:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED5[644];                                  
 146:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __O  uint32_t STIR;                         /*!< Offset: 0xE00  Software Trigger Interrupt Regist
 147:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }  NVIC_Type;                                               
 148:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_NVIC */
 149:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 150:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 151:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_SCB CMSIS CM3 SCB
 152:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   memory mapped structure for System Control Block (SCB)
 153:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   @{
 154:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 155:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** typedef struct
 156:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 157:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t CPUID;                        /*!< Offset: 0x00  CPU ID Base Register              
 158:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t ICSR;                         /*!< Offset: 0x04  Interrupt Control State Register  
 159:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t VTOR;                         /*!< Offset: 0x08  Vector Table Offset Register      
 160:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t AIRCR;                        /*!< Offset: 0x0C  Application Interrupt / Reset Cont
 161:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t SCR;                          /*!< Offset: 0x10  System Control Register           
 162:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t CCR;                          /*!< Offset: 0x14  Configuration Control Register    
 163:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint8_t  SHP[12];                      /*!< Offset: 0x18  System Handlers Priority Registers
 164:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t SHCSR;                        /*!< Offset: 0x24  System Handler Control and State R
 165:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t CFSR;                         /*!< Offset: 0x28  Configurable Fault Status Register
 166:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t HFSR;                         /*!< Offset: 0x2C  Hard Fault Status Register        
 167:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t DFSR;                         /*!< Offset: 0x30  Debug Fault Status Register       
 168:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t MMFAR;                        /*!< Offset: 0x34  Mem Manage Address Register       
 169:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t BFAR;                         /*!< Offset: 0x38  Bus Fault Address Register        
 170:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t AFSR;                         /*!< Offset: 0x3C  Auxiliary Fault Status Register   
 171:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t PFR[2];                       /*!< Offset: 0x40  Processor Feature Register        
 172:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t DFR;                          /*!< Offset: 0x48  Debug Feature Register            
 173:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t ADR;                          /*!< Offset: 0x4C  Auxiliary Feature Register        
 174:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t MMFR[4];                      /*!< Offset: 0x50  Memory Model Feature Register     
 175:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t ISAR[5];                      /*!< Offset: 0x60  ISA Feature Register              
 176:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** } SCB_Type;                                                
 177:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 178:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB CPUID Register Definitions */
 179:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24                                             /*!< SCB 
 180:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFul << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 181:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 182:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CPUID_VARIANT_Pos              20                                             /*!< SCB 
 183:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CPUID_VARIANT_Msk              (0xFul << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 184:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
ARM GAS  /tmp/ccb2UCzb.s 			page 7


 185:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CPUID_PARTNO_Pos                4                                             /*!< SCB 
 186:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFul << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 187:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 188:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CPUID_REVISION_Pos              0                                             /*!< SCB 
 189:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CPUID_REVISION_Msk             (0xFul << SCB_CPUID_REVISION_Pos)              /*!< SCB 
 190:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 191:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 192:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Pos            31                                             /*!< SCB 
 193:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1ul << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 194:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 195:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Pos             28                                             /*!< SCB 
 196:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Msk             (1ul << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 197:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 198:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Pos             27                                             /*!< SCB 
 199:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1ul << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 200:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 201:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Pos             26                                             /*!< SCB 
 202:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Msk             (1ul << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 203:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 204:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Pos             25                                             /*!< SCB 
 205:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1ul << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 206:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 207:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23                                             /*!< SCB 
 208:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1ul << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 209:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 210:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Pos            22                                             /*!< SCB 
 211:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Msk            (1ul << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 212:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 213:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Pos           12                                             /*!< SCB 
 214:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFul << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 215:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 216:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Pos             11                                             /*!< SCB 
 217:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Msk             (1ul << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 218:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 219:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Pos             0                                             /*!< SCB 
 220:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFul << SCB_ICSR_VECTACTIVE_Pos)           /*!< SCB 
 221:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 222:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 223:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_VTOR_TBLBASE_Pos               29                                             /*!< SCB 
 224:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_VTOR_TBLBASE_Msk               (0x1FFul << SCB_VTOR_TBLBASE_Pos)              /*!< SCB 
 225:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 226:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7                                             /*!< SCB 
 227:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFul << SCB_VTOR_TBLOFF_Pos)            /*!< SCB 
 228:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 229:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 230:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Pos              16                                             /*!< SCB 
 231:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFul << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 232:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 233:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             /*!< SCB 
 234:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFul << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 235:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 236:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Pos            15                                             /*!< SCB 
 237:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1ul << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 238:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 239:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Pos              8                                             /*!< SCB 
 240:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7ul << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 241:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
ARM GAS  /tmp/ccb2UCzb.s 			page 8


 242:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2                                             /*!< SCB 
 243:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1ul << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 244:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 245:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             /*!< SCB 
 246:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1ul << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 247:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 248:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Pos             0                                             /*!< SCB 
 249:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Msk            (1ul << SCB_AIRCR_VECTRESET_Pos)               /*!< SCB 
 250:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 251:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB System Control Register Definitions */
 252:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SCR_SEVONPEND_Pos               4                                             /*!< SCB 
 253:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SCR_SEVONPEND_Msk              (1ul << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 254:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 255:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Pos               2                                             /*!< SCB 
 256:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1ul << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 257:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 258:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1                                             /*!< SCB 
 259:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1ul << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 260:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 261:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB Configuration Control Register Definitions */
 262:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_STKALIGN_Pos                9                                             /*!< SCB 
 263:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_STKALIGN_Msk               (1ul << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 264:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 265:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Pos               8                                             /*!< SCB 
 266:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1ul << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 267:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 268:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Pos               4                                             /*!< SCB 
 269:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1ul << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 270:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 271:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3                                             /*!< SCB 
 272:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1ul << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 273:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 274:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Pos            1                                             /*!< SCB 
 275:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Msk           (1ul << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 276:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 277:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0                                             /*!< SCB 
 278:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1ul << SCB_CCR_NONBASETHRDENA_Pos)            /*!< SCB 
 279:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 280:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB System Handler Control and State Register Definitions */
 281:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18                                             /*!< SCB 
 282:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1ul << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 283:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 284:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17                                             /*!< SCB 
 285:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1ul << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 286:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 287:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16                                             /*!< SCB 
 288:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1ul << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 289:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 290:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15                                             /*!< SCB 
 291:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1ul << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 292:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 293:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14                                             /*!< SCB 
 294:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1ul << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 295:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 296:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13                                             /*!< SCB 
 297:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1ul << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 298:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
ARM GAS  /tmp/ccb2UCzb.s 			page 9


 299:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12                                             /*!< SCB 
 300:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1ul << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 301:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 302:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11                                             /*!< SCB 
 303:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1ul << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 304:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 305:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Pos            10                                             /*!< SCB 
 306:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1ul << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 307:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 308:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Pos            8                                             /*!< SCB 
 309:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Msk           (1ul << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 310:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 311:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Pos             7                                             /*!< SCB 
 312:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1ul << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 313:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****                                      
 314:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3                                             /*!< SCB 
 315:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1ul << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 316:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 317:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1                                             /*!< SCB 
 318:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1ul << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 319:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 320:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0                                             /*!< SCB 
 321:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1ul << SCB_SHCSR_MEMFAULTACT_Pos)             /*!< SCB 
 322:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 323:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB Configurable Fault Status Registers Definitions */
 324:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Pos            16                                             /*!< SCB 
 325:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFul << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 326:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 327:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8                                             /*!< SCB 
 328:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFul << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 329:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 330:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0                                             /*!< SCB 
 331:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFul << SCB_CFSR_MEMFAULTSR_Pos)            /*!< SCB 
 332:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 333:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB Hard Fault Status Registers Definitions */
 334:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Pos              31                                             /*!< SCB 
 335:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1ul << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 336:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 337:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_HFSR_FORCED_Pos                30                                             /*!< SCB 
 338:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_HFSR_FORCED_Msk                (1ul << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 339:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 340:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_HFSR_VECTTBL_Pos                1                                             /*!< SCB 
 341:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_HFSR_VECTTBL_Msk               (1ul << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 342:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 343:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB Debug Fault Status Register Definitions */
 344:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Pos               4                                             /*!< SCB 
 345:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Msk              (1ul << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 346:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 347:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_VCATCH_Pos                 3                                             /*!< SCB 
 348:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_VCATCH_Msk                (1ul << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 349:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 350:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Pos                2                                             /*!< SCB 
 351:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Msk               (1ul << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 352:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 353:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_BKPT_Pos                   1                                             /*!< SCB 
 354:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_BKPT_Msk                  (1ul << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 355:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
ARM GAS  /tmp/ccb2UCzb.s 			page 10


 356:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_HALTED_Pos                 0                                             /*!< SCB 
 357:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_HALTED_Msk                (1ul << SCB_DFSR_HALTED_Pos)                   /*!< SCB 
 358:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_SCB */
 359:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 360:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 361:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_SysTick CMSIS CM3 SysTick
 362:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   memory mapped structure for SysTick
 363:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   @{
 364:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 365:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** typedef struct
 366:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 367:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t CTRL;                         /*!< Offset: 0x00  SysTick Control and Status Registe
 368:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t LOAD;                         /*!< Offset: 0x04  SysTick Reload Value Register     
 369:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t VAL;                          /*!< Offset: 0x08  SysTick Current Value Register    
 370:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t CALIB;                        /*!< Offset: 0x0C  SysTick Calibration Register      
 371:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** } SysTick_Type;
 372:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 373:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SysTick Control / Status Register Definitions */
 374:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16                                             /*!< SysT
 375:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1ul << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 376:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 377:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2                                             /*!< SysT
 378:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1ul << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 379:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 380:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CTRL_TICKINT_Pos            1                                             /*!< SysT
 381:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CTRL_TICKINT_Msk           (1ul << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 382:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 383:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CTRL_ENABLE_Pos             0                                             /*!< SysT
 384:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CTRL_ENABLE_Msk            (1ul << SysTick_CTRL_ENABLE_Pos)               /*!< SysT
 385:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 386:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SysTick Reload Register Definitions */
 387:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_LOAD_RELOAD_Pos             0                                             /*!< SysT
 388:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFul << SysTick_LOAD_RELOAD_Pos)        /*!< SysT
 389:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 390:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SysTick Current Register Definitions */
 391:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_VAL_CURRENT_Pos             0                                             /*!< SysT
 392:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFul << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 393:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 394:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SysTick Calibration Register Definitions */
 395:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CALIB_NOREF_Pos            31                                             /*!< SysT
 396:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CALIB_NOREF_Msk            (1ul << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 397:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 398:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CALIB_SKEW_Pos             30                                             /*!< SysT
 399:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CALIB_SKEW_Msk             (1ul << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 400:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 401:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CALIB_TENMS_Pos             0                                             /*!< SysT
 402:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFul << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 403:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_SysTick */
 404:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 405:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 406:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_ITM CMSIS CM3 ITM
 407:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   memory mapped structure for Instrumentation Trace Macrocell (ITM)
 408:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   @{
 409:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 410:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** typedef struct
 411:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 412:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __O  union  
ARM GAS  /tmp/ccb2UCzb.s 			page 11


 413:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   {
 414:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****     __O  uint8_t    u8;                       /*!< Offset:       ITM Stimulus Port 8-bit           
 415:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****     __O  uint16_t   u16;                      /*!< Offset:       ITM Stimulus Port 16-bit          
 416:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****     __O  uint32_t   u32;                      /*!< Offset:       ITM Stimulus Port 32-bit          
 417:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   }  PORT [32];                               /*!< Offset: 0x00  ITM Stimulus Port Registers       
 418:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED0[864];                                 
 419:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t TER;                          /*!< Offset:       ITM Trace Enable Register         
 420:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED1[15];                                  
 421:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t TPR;                          /*!< Offset:       ITM Trace Privilege Register      
 422:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED2[15];                                  
 423:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t TCR;                          /*!< Offset:       ITM Trace Control Register        
 424:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED3[29];                                  
 425:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t IWR;                          /*!< Offset:       ITM Integration Write Register    
 426:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t IRR;                          /*!< Offset:       ITM Integration Read Register     
 427:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t IMCR;                         /*!< Offset:       ITM Integration Mode Control Regis
 428:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED4[43];                                  
 429:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t LAR;                          /*!< Offset:       ITM Lock Access Register          
 430:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t LSR;                          /*!< Offset:       ITM Lock Status Register          
 431:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED5[6];                                   
 432:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t PID4;                         /*!< Offset:       ITM Peripheral Identification Regi
 433:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t PID5;                         /*!< Offset:       ITM Peripheral Identification Regi
 434:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t PID6;                         /*!< Offset:       ITM Peripheral Identification Regi
 435:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t PID7;                         /*!< Offset:       ITM Peripheral Identification Regi
 436:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t PID0;                         /*!< Offset:       ITM Peripheral Identification Regi
 437:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t PID1;                         /*!< Offset:       ITM Peripheral Identification Regi
 438:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t PID2;                         /*!< Offset:       ITM Peripheral Identification Regi
 439:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t PID3;                         /*!< Offset:       ITM Peripheral Identification Regi
 440:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t CID0;                         /*!< Offset:       ITM Component  Identification Regi
 441:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t CID1;                         /*!< Offset:       ITM Component  Identification Regi
 442:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t CID2;                         /*!< Offset:       ITM Component  Identification Regi
 443:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t CID3;                         /*!< Offset:       ITM Component  Identification Regi
 444:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** } ITM_Type;                                                
 445:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 446:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* ITM Trace Privilege Register Definitions */
 447:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TPR_PRIVMASK_Pos                0                                             /*!< ITM 
 448:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFul << ITM_TPR_PRIVMASK_Pos)                /*!< ITM 
 449:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 450:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* ITM Trace Control Register Definitions */
 451:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_BUSY_Pos                   23                                             /*!< ITM 
 452:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_BUSY_Msk                   (1ul << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 453:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 454:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_ATBID_Pos                  16                                             /*!< ITM 
 455:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_ATBID_Msk                  (0x7Ful << ITM_TCR_ATBID_Pos)                  /*!< ITM 
 456:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 457:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_TSPrescale_Pos              8                                             /*!< ITM 
 458:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_TSPrescale_Msk             (3ul << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 459:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 460:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_SWOENA_Pos                  4                                             /*!< ITM 
 461:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_SWOENA_Msk                 (1ul << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 462:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 463:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_DWTENA_Pos                  3                                             /*!< ITM 
 464:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_DWTENA_Msk                 (1ul << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 465:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 466:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_SYNCENA_Pos                 2                                             /*!< ITM 
 467:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_SYNCENA_Msk                (1ul << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 468:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 469:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_TSENA_Pos                   1                                             /*!< ITM 
ARM GAS  /tmp/ccb2UCzb.s 			page 12


 470:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_TSENA_Msk                  (1ul << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 471:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 472:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_ITMENA_Pos                  0                                             /*!< ITM 
 473:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_ITMENA_Msk                 (1ul << ITM_TCR_ITMENA_Pos)                    /*!< ITM 
 474:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 475:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* ITM Integration Write Register Definitions */
 476:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_IWR_ATVALIDM_Pos                0                                             /*!< ITM 
 477:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_IWR_ATVALIDM_Msk               (1ul << ITM_IWR_ATVALIDM_Pos)                  /*!< ITM 
 478:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 479:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* ITM Integration Read Register Definitions */
 480:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_IRR_ATREADYM_Pos                0                                             /*!< ITM 
 481:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_IRR_ATREADYM_Msk               (1ul << ITM_IRR_ATREADYM_Pos)                  /*!< ITM 
 482:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 483:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* ITM Integration Mode Control Register Definitions */
 484:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Pos            0                                             /*!< ITM 
 485:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Msk           (1ul << ITM_IMCR_INTEGRATION_Pos)              /*!< ITM 
 486:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 487:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* ITM Lock Status Register Definitions */
 488:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_LSR_ByteAcc_Pos                 2                                             /*!< ITM 
 489:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_LSR_ByteAcc_Msk                (1ul << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 490:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 491:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_LSR_Access_Pos                  1                                             /*!< ITM 
 492:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_LSR_Access_Msk                 (1ul << ITM_LSR_Access_Pos)                    /*!< ITM 
 493:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 494:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_LSR_Present_Pos                 0                                             /*!< ITM 
 495:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_LSR_Present_Msk                (1ul << ITM_LSR_Present_Pos)                   /*!< ITM 
 496:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_ITM */
 497:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 498:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 499:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_InterruptType CMSIS CM3 Interrupt Type
 500:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   memory mapped structure for Interrupt Type
 501:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   @{
 502:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 503:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** typedef struct
 504:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 505:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED0;
 506:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t ICTR;                         /*!< Offset: 0x04  Interrupt Control Type Register */
 507:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #if ((defined __CM3_REV) && (__CM3_REV >= 0x200))
 508:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t ACTLR;                        /*!< Offset: 0x08  Auxiliary Control Register      */
 509:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #else
 510:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED1;
 511:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif
 512:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** } InterruptType_Type;
 513:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 514:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* Interrupt Controller Type Register Definitions */
 515:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define InterruptType_ICTR_INTLINESNUM_Pos  0                                             /*!< Inte
 516:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define InterruptType_ICTR_INTLINESNUM_Msk (0x1Ful << InterruptType_ICTR_INTLINESNUM_Pos) /*!< Inte
 517:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 518:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* Auxiliary Control Register Definitions */
 519:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define InterruptType_ACTLR_DISFOLD_Pos     2                                             /*!< Inte
 520:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define InterruptType_ACTLR_DISFOLD_Msk    (1ul << InterruptType_ACTLR_DISFOLD_Pos)       /*!< Inte
 521:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 522:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define InterruptType_ACTLR_DISDEFWBUF_Pos  1                                             /*!< Inte
 523:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define InterruptType_ACTLR_DISDEFWBUF_Msk (1ul << InterruptType_ACTLR_DISDEFWBUF_Pos)    /*!< Inte
 524:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 525:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define InterruptType_ACTLR_DISMCYCINT_Pos  0                                             /*!< Inte
 526:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define InterruptType_ACTLR_DISMCYCINT_Msk (1ul << InterruptType_ACTLR_DISMCYCINT_Pos)    /*!< Inte
ARM GAS  /tmp/ccb2UCzb.s 			page 13


 527:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_InterruptType */
 528:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 529:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 530:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1)
 531:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_MPU CMSIS CM3 MPU
 532:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   memory mapped structure for Memory Protection Unit (MPU)
 533:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   @{
 534:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 535:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** typedef struct
 536:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 537:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t TYPE;                         /*!< Offset: 0x00  MPU Type Register                 
 538:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t CTRL;                         /*!< Offset: 0x04  MPU Control Register              
 539:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t RNR;                          /*!< Offset: 0x08  MPU Region RNRber Register        
 540:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t RBAR;                         /*!< Offset: 0x0C  MPU Region Base Address Register  
 541:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t RASR;                         /*!< Offset: 0x10  MPU Region Attribute and Size Regi
 542:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t RBAR_A1;                      /*!< Offset: 0x14  MPU Alias 1 Region Base Address Re
 543:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t RASR_A1;                      /*!< Offset: 0x18  MPU Alias 1 Region Attribute and S
 544:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t RBAR_A2;                      /*!< Offset: 0x1C  MPU Alias 2 Region Base Address Re
 545:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t RASR_A2;                      /*!< Offset: 0x20  MPU Alias 2 Region Attribute and S
 546:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t RBAR_A3;                      /*!< Offset: 0x24  MPU Alias 3 Region Base Address Re
 547:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t RASR_A3;                      /*!< Offset: 0x28  MPU Alias 3 Region Attribute and S
 548:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** } MPU_Type;                                                
 549:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 550:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* MPU Type Register */
 551:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_TYPE_IREGION_Pos               16                                             /*!< MPU 
 552:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_TYPE_IREGION_Msk               (0xFFul << MPU_TYPE_IREGION_Pos)               /*!< MPU 
 553:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 554:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_TYPE_DREGION_Pos                8                                             /*!< MPU 
 555:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_TYPE_DREGION_Msk               (0xFFul << MPU_TYPE_DREGION_Pos)               /*!< MPU 
 556:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 557:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_TYPE_SEPARATE_Pos               0                                             /*!< MPU 
 558:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_TYPE_SEPARATE_Msk              (1ul << MPU_TYPE_SEPARATE_Pos)                 /*!< MPU 
 559:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 560:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* MPU Control Register */
 561:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2                                             /*!< MPU 
 562:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1ul << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
 563:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 564:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Pos               1                                             /*!< MPU 
 565:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Msk              (1ul << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
 566:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 567:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_CTRL_ENABLE_Pos                 0                                             /*!< MPU 
 568:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_CTRL_ENABLE_Msk                (1ul << MPU_CTRL_ENABLE_Pos)                   /*!< MPU 
 569:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 570:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* MPU Region Number Register */
 571:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RNR_REGION_Pos                  0                                             /*!< MPU 
 572:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RNR_REGION_Msk                 (0xFFul << MPU_RNR_REGION_Pos)                 /*!< MPU 
 573:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 574:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* MPU Region Base Address Register */
 575:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RBAR_ADDR_Pos                   5                                             /*!< MPU 
 576:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFul << MPU_RBAR_ADDR_Pos)             /*!< MPU 
 577:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 578:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RBAR_VALID_Pos                  4                                             /*!< MPU 
 579:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RBAR_VALID_Msk                 (1ul << MPU_RBAR_VALID_Pos)                    /*!< MPU 
 580:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 581:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RBAR_REGION_Pos                 0                                             /*!< MPU 
 582:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RBAR_REGION_Msk                (0xFul << MPU_RBAR_REGION_Pos)                 /*!< MPU 
 583:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
ARM GAS  /tmp/ccb2UCzb.s 			page 14


 584:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* MPU Region Attribute and Size Register */
 585:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_XN_Pos                    28                                             /*!< MPU 
 586:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_XN_Msk                    (1ul << MPU_RASR_XN_Pos)                       /*!< MPU 
 587:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 588:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_AP_Pos                    24                                             /*!< MPU 
 589:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_AP_Msk                    (7ul << MPU_RASR_AP_Pos)                       /*!< MPU 
 590:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 591:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_TEX_Pos                   19                                             /*!< MPU 
 592:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_TEX_Msk                   (7ul << MPU_RASR_TEX_Pos)                      /*!< MPU 
 593:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 594:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_S_Pos                     18                                             /*!< MPU 
 595:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_S_Msk                     (1ul << MPU_RASR_S_Pos)                        /*!< MPU 
 596:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 597:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_C_Pos                     17                                             /*!< MPU 
 598:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_C_Msk                     (1ul << MPU_RASR_C_Pos)                        /*!< MPU 
 599:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 600:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_B_Pos                     16                                             /*!< MPU 
 601:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_B_Msk                     (1ul << MPU_RASR_B_Pos)                        /*!< MPU 
 602:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 603:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_SRD_Pos                    8                                             /*!< MPU 
 604:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_SRD_Msk                   (0xFFul << MPU_RASR_SRD_Pos)                   /*!< MPU 
 605:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 606:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_SIZE_Pos                   1                                             /*!< MPU 
 607:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_SIZE_Msk                  (0x1Ful << MPU_RASR_SIZE_Pos)                  /*!< MPU 
 608:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 609:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_ENA_Pos                     0                                            /*!< MPU 
 610:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_ENA_Msk                    (0x1Ful << MPU_RASR_ENA_Pos)                  /*!< MPU 
 611:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 612:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_MPU */
 613:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif
 614:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 615:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 616:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_CoreDebug CMSIS CM3 Core Debug
 617:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   memory mapped structure for Core Debug Register
 618:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   @{
 619:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 620:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** typedef struct
 621:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 622:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t DHCSR;                        /*!< Offset: 0x00  Debug Halting Control and Status R
 623:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __O  uint32_t DCRSR;                        /*!< Offset: 0x04  Debug Core Register Selector Regis
 624:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t DCRDR;                        /*!< Offset: 0x08  Debug Core Register Data Register 
 625:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t DEMCR;                        /*!< Offset: 0x0C  Debug Exception and Monitor Contro
 626:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** } CoreDebug_Type;
 627:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 628:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* Debug Halting Control and Status Register */
 629:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16                                             /*!< Core
 630:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFul << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
 631:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 632:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             /*!< Core
 633:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1ul << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
 634:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 635:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             /*!< Core
 636:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1ul << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
 637:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 638:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             /*!< Core
 639:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1ul << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
 640:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
ARM GAS  /tmp/ccb2UCzb.s 			page 15


 641:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             /*!< Core
 642:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1ul << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
 643:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 644:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17                                             /*!< Core
 645:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1ul << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
 646:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 647:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             /*!< Core
 648:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1ul << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
 649:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 650:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5                                             /*!< Core
 651:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1ul << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
 652:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 653:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             /*!< Core
 654:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1ul << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
 655:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 656:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2                                             /*!< Core
 657:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1ul << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
 658:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 659:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1                                             /*!< Core
 660:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1ul << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
 661:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 662:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             /*!< Core
 663:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1ul << CoreDebug_DHCSR_C_DEBUGEN_Pos)         /*!< Core
 664:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 665:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* Debug Core Register Selector Register */
 666:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16                                             /*!< Core
 667:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1ul << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
 668:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 669:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0                                             /*!< Core
 670:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1Ful << CoreDebug_DCRSR_REGSEL_Pos)         /*!< Core
 671:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 672:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* Debug Exception and Monitor Control Register */
 673:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24                                             /*!< Core
 674:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1ul << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
 675:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 676:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19                                             /*!< Core
 677:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1ul << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
 678:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 679:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18                                             /*!< Core
 680:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1ul << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
 681:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 682:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17                                             /*!< Core
 683:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1ul << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
 684:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 685:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16                                             /*!< Core
 686:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1ul << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
 687:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 688:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             /*!< Core
 689:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1ul << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
 690:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 691:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9                                             /*!< Core
 692:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1ul << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
 693:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 694:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8                                             /*!< Core
 695:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1ul << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
 696:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 697:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7                                             /*!< Core
ARM GAS  /tmp/ccb2UCzb.s 			page 16


 698:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1ul << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
 699:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 700:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6                                             /*!< Core
 701:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1ul << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
 702:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 703:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5                                             /*!< Core
 704:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1ul << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
 705:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 706:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4                                             /*!< Core
 707:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1ul << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
 708:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 709:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             /*!< Core
 710:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1ul << CoreDebug_DEMCR_VC_CORERESET_Pos)      /*!< Core
 711:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_CoreDebug */
 712:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 713:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 714:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* Memory mapping of Cortex-M3 Hardware */
 715:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCS_BASE            (0xE000E000)                              /*!< System Control Space Bas
 716:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_BASE            (0xE0000000)                              /*!< ITM Base Address        
 717:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_BASE      (0xE000EDF0)                              /*!< Core Debug Base Address 
 718:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_BASE        (SCS_BASE +  0x0010)                      /*!< SysTick Base Address    
 719:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define NVIC_BASE           (SCS_BASE +  0x0100)                      /*!< NVIC Base Address       
 720:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_BASE            (SCS_BASE +  0x0D00)                      /*!< System Control Block Bas
 721:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 722:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define InterruptType       ((InterruptType_Type *) SCS_BASE)         /*!< Interrupt Type Register 
 723:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB                 ((SCB_Type *)           SCB_BASE)         /*!< SCB configuration struct
 724:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick             ((SysTick_Type *)       SysTick_BASE)     /*!< SysTick configuration st
 725:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define NVIC                ((NVIC_Type *)          NVIC_BASE)        /*!< NVIC configuration struc
 726:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM                 ((ITM_Type *)           ITM_BASE)         /*!< ITM configuration struct
 727:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
 728:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 729:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1)
 730:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90)                      /*!< Memory Protection Unit  
 731:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define MPU               ((MPU_Type*)            MPU_BASE)         /*!< Memory Protection Unit  
 732:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif
 733:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 734:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_core_register */
 735:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 736:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 737:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*******************************************************************************
 738:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *                Hardware Abstraction Layer
 739:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  ******************************************************************************/
 740:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 741:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #if defined ( __CC_ARM   )
 742:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
 743:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
 744:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 745:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #elif defined ( __ICCARM__ )
 746:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define __ASM           __asm                                       /*!< asm keyword for IAR Comp
 747:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define __INLINE        inline                                      /*!< inline keyword for IAR C
 748:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 749:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #elif defined   (  __GNUC__  )
 750:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
 751:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
 752:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 753:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #elif defined   (  __TASKING__  )
 754:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
ARM GAS  /tmp/ccb2UCzb.s 			page 17


 755:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 756:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 757:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif
 758:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 759:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 760:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* ###################  Compiler specific Intrinsics  ########################### */
 761:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 762:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #if defined ( __CC_ARM   ) /*------------------RealView Compiler -----------------*/
 763:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* ARM armcc specific functions */
 764:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 765:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __enable_fault_irq                __enable_fiq
 766:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __disable_fault_irq               __disable_fiq
 767:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 768:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __NOP                             __nop
 769:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __WFI                             __wfi
 770:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __WFE                             __wfe
 771:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __SEV                             __sev
 772:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __ISB()                           __isb(0)
 773:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __DSB()                           __dsb(0)
 774:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __DMB()                           __dmb(0)
 775:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __REV                             __rev
 776:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __RBIT                            __rbit
 777:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __LDREXB(ptr)                     ((unsigned char ) __ldrex(ptr))
 778:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __LDREXH(ptr)                     ((unsigned short) __ldrex(ptr))
 779:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __LDREXW(ptr)                     ((unsigned int  ) __ldrex(ptr))
 780:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __STREXB(value, ptr)              __strex(value, ptr)
 781:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __STREXH(value, ptr)              __strex(value, ptr)
 782:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __STREXW(value, ptr)              __strex(value, ptr)
 783:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 784:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 785:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic unsigned long long __ldrexd(volatile void *ptr) */
 786:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic int __strexd(unsigned long long val, volatile void *ptr) */
 787:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic void __enable_irq();     */
 788:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic void __disable_irq();    */
 789:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 790:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 791:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 792:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Process Stack Pointer
 793:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 794:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return ProcessStackPointer
 795:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 796:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the actual process stack pointer
 797:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 798:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_PSP(void);
 799:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 800:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 801:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Process Stack Pointer
 802:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 803:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  topOfProcStack  Process Stack Pointer
 804:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 805:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Assign the value ProcessStackPointer to the MSP 
 806:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * (process stack pointer) Cortex processor register
 807:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 808:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_PSP(uint32_t topOfProcStack);
 809:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 810:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 811:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Main Stack Pointer
ARM GAS  /tmp/ccb2UCzb.s 			page 18


 812:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 813:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return Main Stack Pointer
 814:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 815:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the current value of the MSP (main stack pointer)
 816:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Cortex processor register
 817:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 818:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_MSP(void);
 819:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 820:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 821:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Main Stack Pointer
 822:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 823:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  topOfMainStack  Main Stack Pointer
 824:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 825:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Assign the value mainStackPointer to the MSP 
 826:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * (main stack pointer) Cortex processor register
 827:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 828:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_MSP(uint32_t topOfMainStack);
 829:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 830:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 831:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Reverse byte order in unsigned short value
 832:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 833:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param   value  value to reverse
 834:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return         reversed value
 835:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 836:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Reverse byte order in unsigned short value
 837:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 838:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __REV16(uint16_t value);
 839:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 840:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 841:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Reverse byte order in signed short value with sign extension to integer
 842:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 843:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param   value  value to reverse
 844:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return         reversed value
 845:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 846:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Reverse byte order in signed short value with sign extension to integer
 847:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 848:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern int32_t __REVSH(int16_t value);
 849:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 850:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 851:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #if (__ARMCC_VERSION < 400000)
 852:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 853:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 854:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Remove the exclusive lock created by ldrex
 855:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 856:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Removes the exclusive lock which is created by ldrex.
 857:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 858:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __CLREX(void);
 859:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 860:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 861:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Base Priority value
 862:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 863:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return BasePriority
 864:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 865:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the content of the base priority register
 866:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 867:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_BASEPRI(void);
 868:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
ARM GAS  /tmp/ccb2UCzb.s 			page 19


 869:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 870:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Base Priority value
 871:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 872:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  basePri  BasePriority
 873:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 874:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the base priority register
 875:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 876:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_BASEPRI(uint32_t basePri);
 877:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 878:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 879:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Priority Mask value
 880:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 881:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return PriMask
 882:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 883:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return state of the priority mask bit from the priority mask register
 884:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 885:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_PRIMASK(void);
 886:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 887:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 888:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Priority Mask value
 889:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 890:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param   priMask  PriMask
 891:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 892:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the priority mask bit in the priority mask register
 893:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 894:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_PRIMASK(uint32_t priMask);
 895:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 896:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 897:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Fault Mask value
 898:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 899:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return FaultMask
 900:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 901:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the content of the fault mask register
 902:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 903:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_FAULTMASK(void);
 904:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 905:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 906:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Fault Mask value
 907:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 908:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  faultMask faultMask value
 909:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 910:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the fault mask register
 911:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 912:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_FAULTMASK(uint32_t faultMask);
 913:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 914:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 915:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Control Register value
 916:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * 
 917:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return Control value
 918:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 919:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the content of the control register
 920:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 921:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_CONTROL(void);
 922:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 923:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 924:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Control Register value
 925:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
ARM GAS  /tmp/ccb2UCzb.s 			page 20


 926:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  control  Control value
 927:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 928:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the control register
 929:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 930:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_CONTROL(uint32_t control);
 931:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 932:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #else  /* (__ARMCC_VERSION >= 400000)  */
 933:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 934:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 935:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Remove the exclusive lock created by ldrex
 936:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 937:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Removes the exclusive lock which is created by ldrex.
 938:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 939:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __CLREX                           __clrex
 940:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 941:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 942:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Base Priority value
 943:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 944:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return BasePriority
 945:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 946:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the content of the base priority register
 947:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 948:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE uint32_t  __get_BASEPRI(void)
 949:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 950:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   register uint32_t __regBasePri         __ASM("basepri");
 951:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   return(__regBasePri);
 952:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
 953:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 954:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 955:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Base Priority value
 956:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 957:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  basePri  BasePriority
 958:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 959:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the base priority register
 960:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 961:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __set_BASEPRI(uint32_t basePri)
 962:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 963:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   register uint32_t __regBasePri         __ASM("basepri");
 964:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __regBasePri = (basePri & 0xff);
 965:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
 966:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 967:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 968:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Priority Mask value
 969:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 970:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return PriMask
 971:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 972:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return state of the priority mask bit from the priority mask register
 973:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 974:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE uint32_t __get_PRIMASK(void)
 975:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 976:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   register uint32_t __regPriMask         __ASM("primask");
 977:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   return(__regPriMask);
 978:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
 979:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 980:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 981:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Priority Mask value
 982:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
ARM GAS  /tmp/ccb2UCzb.s 			page 21


 983:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  priMask  PriMask
 984:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 985:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the priority mask bit in the priority mask register
 986:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 987:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __set_PRIMASK(uint32_t priMask)
 988:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 989:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   register uint32_t __regPriMask         __ASM("primask");
 990:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __regPriMask = (priMask);
 991:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
 992:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 993:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 994:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Fault Mask value
 995:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 996:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return FaultMask
 997:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 998:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the content of the fault mask register
 999:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1000:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE uint32_t __get_FAULTMASK(void)
1001:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1002:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   register uint32_t __regFaultMask       __ASM("faultmask");
1003:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   return(__regFaultMask);
1004:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1005:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1006:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1007:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Fault Mask value
1008:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1009:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  faultMask  faultMask value
1010:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1011:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the fault mask register
1012:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1013:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __set_FAULTMASK(uint32_t faultMask)
1014:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1015:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   register uint32_t __regFaultMask       __ASM("faultmask");
1016:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __regFaultMask = (faultMask & 1);
1017:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1018:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1019:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1020:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Control Register value
1021:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * 
1022:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return Control value
1023:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1024:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the content of the control register
1025:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1026:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE uint32_t __get_CONTROL(void)
1027:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1028:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   register uint32_t __regControl         __ASM("control");
1029:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   return(__regControl);
1030:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1031:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1032:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1033:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Control Register value
1034:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1035:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  control  Control value
1036:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1037:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the control register
1038:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1039:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __set_CONTROL(uint32_t control)
ARM GAS  /tmp/ccb2UCzb.s 			page 22


1040:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1041:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   register uint32_t __regControl         __ASM("control");
1042:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __regControl = control;
1043:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1044:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1045:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif /* __ARMCC_VERSION  */ 
1046:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1047:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1048:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1049:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #elif (defined (__ICCARM__)) /*------------------ ICC Compiler -------------------*/
1050:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* IAR iccarm specific functions */
1051:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1052:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __enable_irq                              __enable_interrupt        /*!< global Interrupt e
1053:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __disable_irq                             __disable_interrupt       /*!< global Interrupt d
1054:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1055:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __enable_fault_irq()         { __ASM ("cpsie f"); }
1056:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __disable_fault_irq()        { __ASM ("cpsid f"); }
1057:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1058:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __NOP                                     __no_operation            /*!< no operation intri
1059:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE  void __WFI()                     { __ASM ("wfi"); }
1060:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE  void __WFE()                     { __ASM ("wfe"); }
1061:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE  void __SEV()                     { __ASM ("sev"); }
1062:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE  void __CLREX()                   { __ASM ("clrex"); }
1063:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1064:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic void __ISB(void)                                     */
1065:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic void __DSB(void)                                     */
1066:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic void __DMB(void)                                     */
1067:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic void __set_PRIMASK();                                */
1068:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic void __get_PRIMASK();                                */
1069:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic void __set_FAULTMASK();                              */
1070:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic void __get_FAULTMASK();                              */
1071:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic uint32_t __REV(uint32_t value);                      */
1072:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic uint32_t __REVSH(uint32_t value);                    */
1073:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic unsigned long __STREX(unsigned long, unsigned long); */
1074:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic unsigned long __LDREX(unsigned long *);              */
1075:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1076:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1077:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1078:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Process Stack Pointer
1079:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1080:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return ProcessStackPointer
1081:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1082:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the actual process stack pointer
1083:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1084:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_PSP(void);
1085:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1086:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1087:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Process Stack Pointer
1088:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1089:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  topOfProcStack  Process Stack Pointer
1090:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1091:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Assign the value ProcessStackPointer to the MSP 
1092:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * (process stack pointer) Cortex processor register
1093:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1094:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_PSP(uint32_t topOfProcStack);
1095:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1096:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
ARM GAS  /tmp/ccb2UCzb.s 			page 23


1097:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Main Stack Pointer
1098:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1099:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return Main Stack Pointer
1100:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1101:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the current value of the MSP (main stack pointer)
1102:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Cortex processor register
1103:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1104:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_MSP(void);
1105:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1106:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1107:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Main Stack Pointer
1108:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1109:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  topOfMainStack  Main Stack Pointer
1110:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1111:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Assign the value mainStackPointer to the MSP 
1112:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * (main stack pointer) Cortex processor register
1113:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1114:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_MSP(uint32_t topOfMainStack);
1115:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1116:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1117:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Reverse byte order in unsigned short value
1118:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1119:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to reverse
1120:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        reversed value
1121:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1122:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Reverse byte order in unsigned short value
1123:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1124:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __REV16(uint16_t value);
1125:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1126:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1127:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Reverse bit order of value
1128:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1129:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to reverse
1130:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        reversed value
1131:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1132:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Reverse bit order of value
1133:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1134:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __RBIT(uint32_t value);
1135:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1136:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1137:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  LDR Exclusive (8 bit)
1138:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1139:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1140:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        value of (*address)
1141:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1142:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive LDR command for 8 bit values)
1143:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1144:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint8_t __LDREXB(uint8_t *addr);
1145:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1146:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1147:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  LDR Exclusive (16 bit)
1148:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1149:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1150:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        value of (*address)
1151:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1152:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive LDR command for 16 bit values
1153:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
ARM GAS  /tmp/ccb2UCzb.s 			page 24


1154:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint16_t __LDREXH(uint16_t *addr);
1155:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1156:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1157:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  LDR Exclusive (32 bit)
1158:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1159:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1160:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        value of (*address)
1161:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1162:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive LDR command for 32 bit values
1163:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1164:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __LDREXW(uint32_t *addr);
1165:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1166:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1167:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  STR Exclusive (8 bit)
1168:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1169:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to store
1170:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1171:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        successful / failed
1172:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1173:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive STR command for 8 bit values
1174:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1175:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __STREXB(uint8_t value, uint8_t *addr);
1176:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1177:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1178:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  STR Exclusive (16 bit)
1179:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1180:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to store
1181:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1182:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        successful / failed
1183:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1184:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive STR command for 16 bit values
1185:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1186:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __STREXH(uint16_t value, uint16_t *addr);
1187:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1188:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1189:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  STR Exclusive (32 bit)
1190:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1191:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to store
1192:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1193:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        successful / failed
1194:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1195:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive STR command for 32 bit values
1196:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1197:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __STREXW(uint32_t value, uint32_t *addr);
1198:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1199:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1200:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1201:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #elif (defined (__GNUC__)) /*------------------ GNU Compiler ---------------------*/
1202:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* GNU gcc specific functions */
1203:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1204:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __enable_irq()               { __ASM volatile ("cpsie i"); }
1205:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __disable_irq()              { __ASM volatile ("cpsid i"); }
1206:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1207:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __enable_fault_irq()         { __ASM volatile ("cpsie f"); }
1208:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __disable_fault_irq()        { __ASM volatile ("cpsid f"); }
1209:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1210:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __NOP()                      { __ASM volatile ("nop"); }
ARM GAS  /tmp/ccb2UCzb.s 			page 25


1211:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __WFI()                      { __ASM volatile ("wfi"); }
1212:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __WFE()                      { __ASM volatile ("wfe"); }
1213:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __SEV()                      { __ASM volatile ("sev"); }
1214:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __ISB()                      { __ASM volatile ("isb"); }
1215:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __DSB()                      { __ASM volatile ("dsb"); }
1216:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __DMB()                      { __ASM volatile ("dmb"); }
1217:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __CLREX()                    { __ASM volatile ("clrex"); }
1218:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1219:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1220:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1221:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Process Stack Pointer
1222:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1223:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return ProcessStackPointer
1224:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1225:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the actual process stack pointer
1226:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1227:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_PSP(void);
1228:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1229:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1230:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Process Stack Pointer
1231:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1232:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  topOfProcStack  Process Stack Pointer
1233:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1234:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Assign the value ProcessStackPointer to the MSP 
1235:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * (process stack pointer) Cortex processor register
1236:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1237:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_PSP(uint32_t topOfProcStack);
1238:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1239:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1240:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Main Stack Pointer
1241:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1242:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return Main Stack Pointer
1243:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1244:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the current value of the MSP (main stack pointer)
1245:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Cortex processor register
1246:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1247:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_MSP(void);
1248:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1249:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1250:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Main Stack Pointer
1251:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1252:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  topOfMainStack  Main Stack Pointer
1253:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1254:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Assign the value mainStackPointer to the MSP 
1255:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * (main stack pointer) Cortex processor register
1256:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1257:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_MSP(uint32_t topOfMainStack);
1258:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1259:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1260:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Base Priority value
1261:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1262:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return BasePriority
1263:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1264:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the content of the base priority register
1265:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1266:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_BASEPRI(void);
1267:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
ARM GAS  /tmp/ccb2UCzb.s 			page 26


1268:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1269:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Base Priority value
1270:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1271:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  basePri  BasePriority
1272:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1273:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the base priority register
1274:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1275:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_BASEPRI(uint32_t basePri);
1276:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1277:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1278:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Priority Mask value
1279:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1280:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return PriMask
1281:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1282:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return state of the priority mask bit from the priority mask register
1283:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1284:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t  __get_PRIMASK(void);
1285:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1286:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1287:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Priority Mask value
1288:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1289:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  priMask  PriMask
1290:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1291:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the priority mask bit in the priority mask register
1292:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1293:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_PRIMASK(uint32_t priMask);
1294:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1295:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1296:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Fault Mask value
1297:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1298:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return FaultMask
1299:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1300:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the content of the fault mask register
1301:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1302:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_FAULTMASK(void);
1303:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1304:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1305:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Fault Mask value
1306:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1307:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  faultMask  faultMask value
1308:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1309:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the fault mask register
1310:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1311:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_FAULTMASK(uint32_t faultMask);
1312:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1313:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1314:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Control Register value
1315:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** * 
1316:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** *  @return Control value
1317:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1318:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the content of the control register
1319:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1320:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_CONTROL(void);
1321:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1322:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1323:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Control Register value
1324:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
ARM GAS  /tmp/ccb2UCzb.s 			page 27


1325:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  control  Control value
1326:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1327:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the control register
1328:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1329:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_CONTROL(uint32_t control);
1330:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1331:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1332:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Reverse byte order in integer value
1333:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1334:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to reverse
1335:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        reversed value
1336:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1337:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Reverse byte order in integer value
1338:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1339:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __REV(uint32_t value);
1340:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1341:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1342:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Reverse byte order in unsigned short value
1343:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1344:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to reverse
1345:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        reversed value
1346:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1347:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Reverse byte order in unsigned short value
1348:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1349:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __REV16(uint16_t value);
1350:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1351:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1352:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Reverse byte order in signed short value with sign extension to integer
1353:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1354:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to reverse
1355:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        reversed value
1356:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1357:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Reverse byte order in signed short value with sign extension to integer
1358:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1359:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern int32_t __REVSH(int16_t value);
1360:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1361:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1362:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Reverse bit order of value
1363:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1364:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to reverse
1365:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        reversed value
1366:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1367:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Reverse bit order of value
1368:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1369:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __RBIT(uint32_t value);
1370:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1371:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1372:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  LDR Exclusive (8 bit)
1373:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1374:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1375:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        value of (*address)
1376:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1377:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive LDR command for 8 bit value
1378:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1379:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint8_t __LDREXB(uint8_t *addr);
1380:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1381:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
ARM GAS  /tmp/ccb2UCzb.s 			page 28


1382:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  LDR Exclusive (16 bit)
1383:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1384:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1385:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        value of (*address)
1386:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1387:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive LDR command for 16 bit values
1388:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1389:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint16_t __LDREXH(uint16_t *addr);
1390:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1391:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1392:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  LDR Exclusive (32 bit)
1393:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1394:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1395:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        value of (*address)
1396:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1397:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive LDR command for 32 bit values
1398:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1399:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __LDREXW(uint32_t *addr);
1400:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1401:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1402:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  STR Exclusive (8 bit)
1403:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1404:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to store
1405:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1406:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        successful / failed
1407:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1408:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive STR command for 8 bit values
1409:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1410:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __STREXB(uint8_t value, uint8_t *addr);
1411:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1412:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1413:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  STR Exclusive (16 bit)
1414:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1415:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to store
1416:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1417:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        successful / failed
1418:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1419:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive STR command for 16 bit values
1420:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1421:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __STREXH(uint16_t value, uint16_t *addr);
1422:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1423:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1424:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  STR Exclusive (32 bit)
1425:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1426:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to store
1427:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1428:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        successful / failed
1429:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1430:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive STR command for 32 bit values
1431:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1432:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __STREXW(uint32_t value, uint32_t *addr);
1433:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1434:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1435:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #elif (defined (__TASKING__)) /*------------------ TASKING Compiler ---------------------*/
1436:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* TASKING carm specific functions */
1437:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1438:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*
ARM GAS  /tmp/ccb2UCzb.s 			page 29


1439:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * The CMSIS functions have been implemented as intrinsics in the compiler.
1440:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Please use "carm -?i" to get an up to date list of all instrinsics,
1441:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Including the CMSIS ones.
1442:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1443:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1444:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif
1445:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1446:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1447:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_Core_FunctionInterface CMSIS CM3 Core Function Interface
1448:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   Core  Function Interface containing:
1449:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   - Core NVIC Functions
1450:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   - Core SysTick Functions
1451:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   - Core Reset Functions
1452:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** */
1453:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*@{*/
1454:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1455:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* ##########################   NVIC functions  #################################### */
1456:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1457:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1458:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Priority Grouping in NVIC Interrupt Controller
1459:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1460:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  PriorityGroup is priority grouping field
1461:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1462:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the priority grouping field using the required unlock sequence.
1463:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * The parameter priority_grouping is assigned to the field 
1464:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * SCB->AIRCR [10:8] PRIGROUP field. Only values from 0..7 are used.
1465:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * In case of a conflict between priority grouping and available
1466:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1467:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1468:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1469:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1470:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   uint32_t reg_value;
1471:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);                         /* only values 0..7 a
1472:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   
1473:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1474:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to chan
1475:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   reg_value  =  (reg_value                       |
1476:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****                 (0x5FA << SCB_AIRCR_VECTKEY_Pos) | 
1477:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****                 (PriorityGroupTmp << 8));                                     /* Insert write key a
1478:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   SCB->AIRCR =  reg_value;
1479:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1480:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1481:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1482:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Get the Priority Grouping from NVIC Interrupt Controller
1483:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1484:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return priority grouping field 
1485:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1486:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Get the priority grouping from NVIC Interrupt Controller.
1487:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * priority grouping is SCB->AIRCR [10:8] PRIGROUP field.
1488:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1489:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE uint32_t NVIC_GetPriorityGrouping(void)
1490:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1491:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grou
1492:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1493:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1494:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1495:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Enable Interrupt in NVIC Interrupt Controller
ARM GAS  /tmp/ccb2UCzb.s 			page 30


1496:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1497:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  IRQn   The positive number of the external interrupt to enable
1498:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1499:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Enable a device specific interupt in the NVIC interrupt controller.
1500:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * The interrupt number cannot be a negative value.
1501:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1502:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
 100              		.loc 2 1502 22 view .LVU28
 101              	.LBB19:
1503:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1504:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
 102              		.loc 2 1504 3 view .LVU29
 103              		.loc 2 1504 39 is_stmt 0 view .LVU30
 104 004a 0421     		movs	r1, #4
 105              	.LBE19:
 106              	.LBE18:
 107              	.LBB21:
 108              	.LBB22:
1505:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1506:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1507:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1508:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Disable the interrupt line for external interrupt specified
1509:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * 
1510:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  IRQn   The positive number of the external interrupt to disable
1511:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * 
1512:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Disable a device specific interupt in the NVIC interrupt controller.
1513:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * The interrupt number cannot be a negative value.
1514:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1515:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
1516:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1517:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
1518:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1519:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1520:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1521:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Read the interrupt pending bit for a device specific interrupt source
1522:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * 
1523:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  IRQn    The number of the device specifc interrupt
1524:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return         1 = interrupt pending, 0 = interrupt not pending
1525:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1526:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Read the pending register in NVIC and return 1 if its status is pending, 
1527:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * otherwise it returns 0
1528:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1529:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
1530:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1531:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   return((uint32_t) ((NVIC->ISPR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); 
1532:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1533:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1534:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1535:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the pending bit for an external interrupt
1536:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * 
1537:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  IRQn    The number of the interrupt for set pending
1538:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1539:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the pending bit for the specified interrupt.
1540:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * The interrupt number cannot be a negative value.
1541:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1542:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
1543:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
ARM GAS  /tmp/ccb2UCzb.s 			page 31


1544:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   NVIC->ISPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* set interrupt pending 
1545:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1546:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1547:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1548:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Clear the pending bit for an external interrupt
1549:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1550:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  IRQn    The number of the interrupt for clear pending
1551:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1552:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Clear the pending bit for the specified interrupt. 
1553:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * The interrupt number cannot be a negative value.
1554:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1555:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1556:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1557:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrup
1558:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1559:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1560:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1561:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Read the active bit for an external interrupt
1562:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1563:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  IRQn    The number of the interrupt for read active bit
1564:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return         1 = interrupt active, 0 = interrupt not active
1565:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1566:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Read the active register in NVIC and returns 1 if its status is active, 
1567:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * otherwise it returns 0.
1568:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1569:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
1570:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1571:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   return((uint32_t)((NVIC->IABR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); /
1572:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1573:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1574:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1575:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the priority for an interrupt
1576:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1577:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  IRQn      The number of the interrupt for set priority
1578:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  priority  The priority to set
1579:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1580:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the priority for the specified interrupt. The interrupt 
1581:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * number can be positive to specify an external (device specific) 
1582:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * interrupt, or negative to specify an internal (core) interrupt.
1583:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1584:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Note: The priority cannot be set for every core interrupt.
1585:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1586:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1587:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1588:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   if(IRQn < 0) {
1589:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****     SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set 
1590:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   else {
1591:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****     NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set 
 109              		.loc 2 1591 32 view .LVU31
 110 004c 2022     		movs	r2, #32
 111              	.LBE22:
 112              	.LBE21:
 113              	.LBB24:
 114              	.LBB20:
1504:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
 115              		.loc 2 1504 39 view .LVU32
 116 004e 064B     		ldr	r3, .L4+12
ARM GAS  /tmp/ccb2UCzb.s 			page 32


 117 0050 5960     		str	r1, [r3, #4]
 118              	.LVL5:
1504:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
 119              		.loc 2 1504 39 view .LVU33
 120              	.LBE20:
 121              	.LBE24:
  50:../application/Src/i2c.c **** 	NVIC_SetPriority(I2C2_ER_IRQn,2);
 122              		.loc 1 50 2 is_stmt 1 view .LVU34
 123              	.LBB25:
 124              	.LBI21:
1586:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 125              		.loc 2 1586 22 view .LVU35
 126              	.LBB23:
1588:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****     SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set 
 127              		.loc 2 1588 3 view .LVU36
 128              		.loc 2 1591 5 view .LVU37
 129              		.loc 2 1591 32 is_stmt 0 view .LVU38
 130 0052 83F82223 		strb	r2, [r3, #802]
 131              	.LVL6:
 132              		.loc 2 1591 32 view .LVU39
 133              	.LBE23:
 134              	.LBE25:
  51:../application/Src/i2c.c **** }
 135              		.loc 1 51 1 view .LVU40
 136 0056 05B0     		add	sp, sp, #20
 137              	.LCFI2:
 138              		.cfi_def_cfa_offset 12
 139              		@ sp needed
 140 0058 30BD     		pop	{r4, r5, pc}
 141              	.L5:
 142 005a 00BF     		.align	2
 143              	.L4:
 144 005c 00580040 		.word	1073764352
 145 0060 07000004 		.word	67108871
 146 0064 801A0600 		.word	400000
 147 0068 00E100E0 		.word	-536813312
 148              		.cfi_endproc
 149              	.LFE29:
 151              		.section	.text.I2C_WriteBlocking,"ax",%progbits
 152              		.align	1
 153              		.p2align 2,,3
 154              		.global	I2C_WriteBlocking
 155              		.syntax unified
 156              		.thumb
 157              		.thumb_func
 158              		.fpu softvfp
 160              	I2C_WriteBlocking:
 161              	.LVL7:
 162              	.LFB30:
  52:../application/Src/i2c.c **** 
  53:../application/Src/i2c.c **** /**
  54:../application/Src/i2c.c ****   * @brief Hardware I2C Send Function
  55:../application/Src/i2c.c **** 	* @param dev_addr: slave device 7-bit I2C address
  56:../application/Src/i2c.c **** 	* @param reg_addr: address of internal register
  57:../application/Src/i2c.c **** 	* @param data: data to transmit
  58:../application/Src/i2c.c **** 	* @param length: length of data to transmit
  59:../application/Src/i2c.c ****   * @retval status
ARM GAS  /tmp/ccb2UCzb.s 			page 33


  60:../application/Src/i2c.c ****   */
  61:../application/Src/i2c.c **** int I2C_WriteBlocking(uint8_t dev_addr, uint8_t reg_addr, uint8_t * data, uint16_t length)
  62:../application/Src/i2c.c **** {	
 163              		.loc 1 62 1 is_stmt 1 view -0
 164              		.cfi_startproc
 165              		@ args = 0, pretend = 0, frame = 0
 166              		@ frame_needed = 0, uses_anonymous_args = 0
 167              		.loc 1 62 1 is_stmt 0 view .LVU42
 168 0000 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
 169              	.LCFI3:
 170              		.cfi_def_cfa_offset 32
 171              		.cfi_offset 4, -32
 172              		.cfi_offset 5, -28
 173              		.cfi_offset 6, -24
 174              		.cfi_offset 7, -20
 175              		.cfi_offset 8, -16
 176              		.cfi_offset 9, -12
 177              		.cfi_offset 10, -8
 178              		.cfi_offset 14, -4
 179              		.loc 1 62 1 view .LVU43
 180 0004 8246     		mov	r10, r0
 181 0006 8846     		mov	r8, r1
  63:../application/Src/i2c.c **** 	uint32_t ticks = I2C_TIMEOUT;			// number of flag checks before stop i2c transmition 
  64:../application/Src/i2c.c **** 	
  65:../application/Src/i2c.c **** 	I2C_DMACmd(I2C2, DISABLE);
 182              		.loc 1 65 2 view .LVU44
 183 0008 3848     		ldr	r0, .L33
 184              	.LVL8:
  63:../application/Src/i2c.c **** 	uint32_t ticks = I2C_TIMEOUT;			// number of flag checks before stop i2c transmition 
 185              		.loc 1 63 2 is_stmt 1 view .LVU45
 186              		.loc 1 65 2 view .LVU46
 187 000a 0021     		movs	r1, #0
 188              	.LVL9:
  62:../application/Src/i2c.c **** 	uint32_t ticks = I2C_TIMEOUT;			// number of flag checks before stop i2c transmition 
 189              		.loc 1 62 1 is_stmt 0 view .LVU47
 190 000c 1746     		mov	r7, r2
 191 000e 1D46     		mov	r5, r3
 192              		.loc 1 65 2 view .LVU48
 193 0010 FFF7FEFF 		bl	I2C_DMACmd
 194              	.LVL10:
  66:../application/Src/i2c.c **** 	I2C_AcknowledgeConfig(I2C2, ENABLE);
 195              		.loc 1 66 2 is_stmt 1 view .LVU49
 196 0014 0121     		movs	r1, #1
 197 0016 3548     		ldr	r0, .L33
 198 0018 FFF7FEFF 		bl	I2C_AcknowledgeConfig
 199              	.LVL11:
  67:../application/Src/i2c.c **** 	
  68:../application/Src/i2c.c **** 	I2C_GenerateSTART(I2C2, ENABLE);
 200              		.loc 1 68 2 view .LVU50
 201 001c 0121     		movs	r1, #1
 202 001e 3348     		ldr	r0, .L33
 203 0020 FFF7FEFF 		bl	I2C_GenerateSTART
 204              	.LVL12:
  69:../application/Src/i2c.c **** 	while(!I2C_CheckEvent(I2C2, I2C_EVENT_MASTER_MODE_SELECT) && --ticks);
 205              		.loc 1 69 2 view .LVU51
 206              		.loc 1 69 7 is_stmt 0 view .LVU52
 207 0024 4FF4FA74 		mov	r4, #500
ARM GAS  /tmp/ccb2UCzb.s 			page 34


 208              		.loc 1 69 9 view .LVU53
 209 0028 DFF8C890 		ldr	r9, .L33+8
 210 002c 2F4E     		ldr	r6, .L33
 211              		.loc 1 69 7 view .LVU54
 212 002e 01E0     		b	.L8
 213              	.LVL13:
 214              	.L29:
 215              		.loc 1 69 60 discriminator 1 view .LVU55
 216 0030 013C     		subs	r4, r4, #1
 217 0032 57D0     		beq	.L9
 218              	.L8:
 219              		.loc 1 69 71 is_stmt 1 discriminator 2 view .LVU56
 220              		.loc 1 69 7 discriminator 2 view .LVU57
 221              		.loc 1 69 9 is_stmt 0 discriminator 2 view .LVU58
 222 0034 4946     		mov	r1, r9
 223 0036 3046     		mov	r0, r6
 224 0038 FFF7FEFF 		bl	I2C_CheckEvent
 225              	.LVL14:
 226              		.loc 1 69 7 discriminator 2 view .LVU59
 227 003c 0028     		cmp	r0, #0
 228 003e F7D0     		beq	.L29
  70:../application/Src/i2c.c **** 	if (ticks == 0) return -1;
 229              		.loc 1 70 2 is_stmt 1 view .LVU60
  71:../application/Src/i2c.c **** 	ticks = I2C_TIMEOUT;
 230              		.loc 1 71 2 view .LVU61
 231              	.LVL15:
  72:../application/Src/i2c.c **** 	
  73:../application/Src/i2c.c **** 	I2C_Send7bitAddress(I2C2, dev_addr<<1, I2C_Direction_Transmitter);
 232              		.loc 1 73 2 view .LVU62
 233 0040 4FEA4A01 		lsl	r1, r10, #1
 234 0044 0022     		movs	r2, #0
 235 0046 2948     		ldr	r0, .L33
 236 0048 01F0FE01 		and	r1, r1, #254
 237 004c FFF7FEFF 		bl	I2C_Send7bitAddress
 238              	.LVL16:
  74:../application/Src/i2c.c **** 	while(!I2C_CheckEvent(I2C2, I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED) && --ticks);
 239              		.loc 1 74 2 view .LVU63
 240              		.loc 1 74 7 is_stmt 0 view .LVU64
 241 0050 4FF4FA74 		mov	r4, #500
 242              		.loc 1 74 9 view .LVU65
 243 0054 DFF8A090 		ldr	r9, .L33+12
 244 0058 244E     		ldr	r6, .L33
 245              		.loc 1 74 7 view .LVU66
 246 005a 01E0     		b	.L11
 247              	.LVL17:
 248              	.L30:
 249              		.loc 1 74 74 discriminator 1 view .LVU67
 250 005c 013C     		subs	r4, r4, #1
 251 005e 41D0     		beq	.L9
 252              	.L11:
 253              		.loc 1 74 85 is_stmt 1 discriminator 2 view .LVU68
 254              		.loc 1 74 7 discriminator 2 view .LVU69
 255              		.loc 1 74 9 is_stmt 0 discriminator 2 view .LVU70
 256 0060 4946     		mov	r1, r9
 257 0062 3046     		mov	r0, r6
 258 0064 FFF7FEFF 		bl	I2C_CheckEvent
 259              	.LVL18:
ARM GAS  /tmp/ccb2UCzb.s 			page 35


 260              		.loc 1 74 7 discriminator 2 view .LVU71
 261 0068 0028     		cmp	r0, #0
 262 006a F7D0     		beq	.L30
  75:../application/Src/i2c.c **** 	if (ticks == 0) return -1;
 263              		.loc 1 75 2 is_stmt 1 view .LVU72
  76:../application/Src/i2c.c **** 	ticks = I2C_TIMEOUT;
 264              		.loc 1 76 2 view .LVU73
 265              	.LVL19:
  77:../application/Src/i2c.c **** 	
  78:../application/Src/i2c.c **** 	I2C_SendData(I2C2, reg_addr);
 266              		.loc 1 78 2 view .LVU74
 267 006c 4146     		mov	r1, r8
 268 006e 1F48     		ldr	r0, .L33
 269 0070 FFF7FEFF 		bl	I2C_SendData
 270              	.LVL20:
  79:../application/Src/i2c.c **** 	while((!I2C_CheckEvent(I2C2, I2C_EVENT_MASTER_BYTE_TRANSMITTED)) && --ticks);
 271              		.loc 1 79 2 view .LVU75
 272              		.loc 1 79 7 is_stmt 0 view .LVU76
 273 0074 4FF4FA74 		mov	r4, #500
 274              		.loc 1 79 10 view .LVU77
 275 0078 DFF87480 		ldr	r8, .L33+4
 276 007c 1B4E     		ldr	r6, .L33
 277              		.loc 1 79 7 view .LVU78
 278 007e 01E0     		b	.L13
 279              	.LVL21:
 280              	.L31:
 281              		.loc 1 79 67 discriminator 1 view .LVU79
 282 0080 013C     		subs	r4, r4, #1
 283 0082 2FD0     		beq	.L9
 284              	.L13:
 285              		.loc 1 79 78 is_stmt 1 discriminator 2 view .LVU80
 286              		.loc 1 79 7 discriminator 2 view .LVU81
 287              		.loc 1 79 10 is_stmt 0 discriminator 2 view .LVU82
 288 0084 4146     		mov	r1, r8
 289 0086 3046     		mov	r0, r6
 290 0088 FFF7FEFF 		bl	I2C_CheckEvent
 291              	.LVL22:
 292              		.loc 1 79 7 discriminator 2 view .LVU83
 293 008c 0028     		cmp	r0, #0
 294 008e F7D0     		beq	.L31
 295              	.LVL23:
 296              	.LBB26:
  80:../application/Src/i2c.c **** 	if (ticks == 0) return -1;
  81:../application/Src/i2c.c **** 	ticks = I2C_TIMEOUT;
  82:../application/Src/i2c.c **** 		
  83:../application/Src/i2c.c **** 	for (uint16_t i=0; i<length; i++)
 297              		.loc 1 83 21 is_stmt 1 view .LVU84
 298              		.loc 1 83 2 is_stmt 0 view .LVU85
 299 0090 CDB1     		cbz	r5, .L20
 300 0092 05F1FF38 		add	r8, r5, #-1
 301 0096 1FFA88F8 		uxth	r8, r8
  84:../application/Src/i2c.c **** 	{
  85:../application/Src/i2c.c **** 		I2C_SendData(I2C2, data[i]);
 302              		.loc 1 85 3 view .LVU86
 303 009a 144D     		ldr	r5, .L33
  86:../application/Src/i2c.c **** 		while(!I2C_CheckEvent(I2C2, I2C_EVENT_MASTER_BYTE_TRANSMITTED) && --ticks);
 304              		.loc 1 86 10 view .LVU87
ARM GAS  /tmp/ccb2UCzb.s 			page 36


 305 009c 144E     		ldr	r6, .L33+4
 306 009e B844     		add	r8, r8, r7
 307 00a0 013F     		subs	r7, r7, #1
 308              	.LVL24:
 309              	.L19:
  85:../application/Src/i2c.c **** 		while(!I2C_CheckEvent(I2C2, I2C_EVENT_MASTER_BYTE_TRANSMITTED) && --ticks);
 310              		.loc 1 85 3 is_stmt 1 view .LVU88
 311 00a2 2846     		mov	r0, r5
 312 00a4 17F8011F 		ldrb	r1, [r7, #1]!	@ zero_extendqisi2
 313              	.LVL25:
  85:../application/Src/i2c.c **** 		while(!I2C_CheckEvent(I2C2, I2C_EVENT_MASTER_BYTE_TRANSMITTED) && --ticks);
 314              		.loc 1 85 3 is_stmt 0 view .LVU89
 315 00a8 FFF7FEFF 		bl	I2C_SendData
 316              	.LVL26:
 317              		.loc 1 86 3 is_stmt 1 view .LVU90
 318              		.loc 1 86 8 is_stmt 0 view .LVU91
 319 00ac 4FF4FA74 		mov	r4, #500
 320 00b0 01E0     		b	.L15
 321              	.LVL27:
 322              	.L32:
 323              		.loc 1 86 66 discriminator 1 view .LVU92
 324 00b2 013C     		subs	r4, r4, #1
 325 00b4 16D0     		beq	.L9
 326              	.L15:
 327              		.loc 1 86 77 is_stmt 1 discriminator 2 view .LVU93
 328              		.loc 1 86 8 discriminator 2 view .LVU94
 329              		.loc 1 86 10 is_stmt 0 discriminator 2 view .LVU95
 330 00b6 3146     		mov	r1, r6
 331 00b8 2846     		mov	r0, r5
 332 00ba FFF7FEFF 		bl	I2C_CheckEvent
 333              	.LVL28:
 334              		.loc 1 86 8 discriminator 2 view .LVU96
 335 00be 0028     		cmp	r0, #0
 336 00c0 F7D0     		beq	.L32
  87:../application/Src/i2c.c **** 		if (ticks == 0) return -1;
 337              		.loc 1 87 3 is_stmt 1 view .LVU97
  88:../application/Src/i2c.c **** 		ticks = I2C_TIMEOUT;
 338              		.loc 1 88 3 view .LVU98
 339              	.LVL29:
  83:../application/Src/i2c.c **** 	{
 340              		.loc 1 83 31 view .LVU99
  83:../application/Src/i2c.c **** 	{
 341              		.loc 1 83 21 view .LVU100
  83:../application/Src/i2c.c **** 	{
 342              		.loc 1 83 2 is_stmt 0 view .LVU101
 343 00c2 4745     		cmp	r7, r8
 344 00c4 EDD1     		bne	.L19
 345              	.LVL30:
 346              	.L20:
  83:../application/Src/i2c.c **** 	{
 347              		.loc 1 83 2 view .LVU102
 348              	.LBE26:
  89:../application/Src/i2c.c **** 	}
  90:../application/Src/i2c.c **** 	
  91:../application/Src/i2c.c **** 	I2C_GenerateSTOP(I2C2, ENABLE);
 349              		.loc 1 91 2 is_stmt 1 view .LVU103
 350 00c6 0121     		movs	r1, #1
ARM GAS  /tmp/ccb2UCzb.s 			page 37


 351 00c8 0848     		ldr	r0, .L33
 352 00ca FFF7FEFF 		bl	I2C_GenerateSTOP
 353              	.LVL31:
  92:../application/Src/i2c.c **** 	while(I2C_GetFlagStatus(I2C2, I2C_FLAG_BUSY) && --ticks);
 354              		.loc 1 92 2 view .LVU104
 355              		.loc 1 92 7 is_stmt 0 view .LVU105
 356 00ce 4FF4FA74 		mov	r4, #500
 357              		.loc 1 92 8 view .LVU106
 358 00d2 064D     		ldr	r5, .L33
 359              	.LVL32:
 360              	.L18:
 361              		.loc 1 92 58 is_stmt 1 discriminator 2 view .LVU107
 362              		.loc 1 92 7 discriminator 2 view .LVU108
 363              		.loc 1 92 8 is_stmt 0 discriminator 2 view .LVU109
 364 00d4 4FF40031 		mov	r1, #131072
 365 00d8 2846     		mov	r0, r5
 366 00da FFF7FEFF 		bl	I2C_GetFlagStatus
 367              	.LVL33:
 368              		.loc 1 92 7 discriminator 2 view .LVU110
 369 00de 18B1     		cbz	r0, .L6
 370              		.loc 1 92 47 discriminator 1 view .LVU111
 371 00e0 013C     		subs	r4, r4, #1
 372 00e2 F7D1     		bne	.L18
 373              	.L9:
  70:../application/Src/i2c.c **** 	ticks = I2C_TIMEOUT;
 374              		.loc 1 70 25 view .LVU112
 375 00e4 4FF0FF30 		mov	r0, #-1
 376              	.L6:
  93:../application/Src/i2c.c **** 	if (ticks == 0) return -1;
  94:../application/Src/i2c.c **** 	
  95:../application/Src/i2c.c **** 	return 0;
  96:../application/Src/i2c.c **** }
 377              		.loc 1 96 1 view .LVU113
 378 00e8 BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 379              	.L34:
 380              		.align	2
 381              	.L33:
 382 00ec 00580040 		.word	1073764352
 383 00f0 84000700 		.word	458884
 384 00f4 01000300 		.word	196609
 385 00f8 82000700 		.word	458882
 386              		.cfi_endproc
 387              	.LFE30:
 389              		.section	.text.I2C_ReadBlocking,"ax",%progbits
 390              		.align	1
 391              		.p2align 2,,3
 392              		.global	I2C_ReadBlocking
 393              		.syntax unified
 394              		.thumb
 395              		.thumb_func
 396              		.fpu softvfp
 398              	I2C_ReadBlocking:
 399              	.LVL34:
 400              	.LFB31:
  97:../application/Src/i2c.c **** 
  98:../application/Src/i2c.c **** /**
  99:../application/Src/i2c.c ****   * @brief Hardware I2C Receive Function
ARM GAS  /tmp/ccb2UCzb.s 			page 38


 100:../application/Src/i2c.c **** 	* @param dev_addr: slave device 7-bit I2C address
 101:../application/Src/i2c.c **** 	* @param reg_addr: address of internal register
 102:../application/Src/i2c.c **** 	* @param data: buffer for storing received data
 103:../application/Src/i2c.c **** 	* @param length: length of data to receive
 104:../application/Src/i2c.c **** 	* @param stop: generate STOP signal before read cycle
 105:../application/Src/i2c.c **** 	* @param stop: do not generate ACK after last read byte
 106:../application/Src/i2c.c ****   * @retval None
 107:../application/Src/i2c.c ****   */
 108:../application/Src/i2c.c **** int I2C_ReadBlocking(uint8_t dev_addr, uint8_t reg_addr, uint8_t * data, uint16_t length, uint8_t n
 109:../application/Src/i2c.c **** {
 401              		.loc 1 109 1 is_stmt 1 view -0
 402              		.cfi_startproc
 403              		@ args = 4, pretend = 0, frame = 0
 404              		@ frame_needed = 0, uses_anonymous_args = 0
 110:../application/Src/i2c.c **** 	uint32_t ticks = I2C_TIMEOUT;
 405              		.loc 1 110 2 view .LVU115
 111:../application/Src/i2c.c **** 	
 112:../application/Src/i2c.c **** 	I2C_DMACmd(I2C2, DISABLE);
 406              		.loc 1 112 2 view .LVU116
 109:../application/Src/i2c.c **** 	uint32_t ticks = I2C_TIMEOUT;
 407              		.loc 1 109 1 is_stmt 0 view .LVU117
 408 0000 2DE9F84F 		push	{r3, r4, r5, r6, r7, r8, r9, r10, fp, lr}
 409              	.LCFI4:
 410              		.cfi_def_cfa_offset 40
 411              		.cfi_offset 3, -40
 412              		.cfi_offset 4, -36
 413              		.cfi_offset 5, -32
 414              		.cfi_offset 6, -28
 415              		.cfi_offset 7, -24
 416              		.cfi_offset 8, -20
 417              		.cfi_offset 9, -16
 418              		.cfi_offset 10, -12
 419              		.cfi_offset 11, -8
 420              		.cfi_offset 14, -4
 109:../application/Src/i2c.c **** 	uint32_t ticks = I2C_TIMEOUT;
 421              		.loc 1 109 1 view .LVU118
 422 0004 8146     		mov	r9, r0
 423 0006 0E46     		mov	r6, r1
 424              		.loc 1 112 2 view .LVU119
 425 0008 5E48     		ldr	r0, .L76
 426              	.LVL35:
 427              		.loc 1 112 2 view .LVU120
 428 000a 0021     		movs	r1, #0
 429              	.LVL36:
 109:../application/Src/i2c.c **** 	uint32_t ticks = I2C_TIMEOUT;
 430              		.loc 1 109 1 view .LVU121
 431 000c 9046     		mov	r8, r2
 432 000e 1F46     		mov	r7, r3
 433 0010 9DF828A0 		ldrb	r10, [sp, #40]	@ zero_extendqisi2
 434              		.loc 1 112 2 view .LVU122
 435 0014 FFF7FEFF 		bl	I2C_DMACmd
 436              	.LVL37:
 113:../application/Src/i2c.c **** 	I2C_AcknowledgeConfig(I2C2, ENABLE);
 437              		.loc 1 113 2 is_stmt 1 view .LVU123
 438 0018 0121     		movs	r1, #1
 439 001a 5A48     		ldr	r0, .L76
 440 001c FFF7FEFF 		bl	I2C_AcknowledgeConfig
ARM GAS  /tmp/ccb2UCzb.s 			page 39


 441              	.LVL38:
 114:../application/Src/i2c.c **** 	
 115:../application/Src/i2c.c **** 	I2C_GenerateSTART(I2C2, ENABLE);
 442              		.loc 1 115 2 view .LVU124
 443 0020 0121     		movs	r1, #1
 444 0022 5848     		ldr	r0, .L76
 445 0024 FFF7FEFF 		bl	I2C_GenerateSTART
 446              	.LVL39:
 116:../application/Src/i2c.c **** 	while(!I2C_CheckEvent(I2C2, I2C_EVENT_MASTER_MODE_SELECT) && --ticks);
 447              		.loc 1 116 2 view .LVU125
 448              		.loc 1 116 7 is_stmt 0 view .LVU126
 449 0028 4FF4FA74 		mov	r4, #500
 450              		.loc 1 116 9 view .LVU127
 451 002c DFF85CB1 		ldr	fp, .L76+8
 452 0030 544D     		ldr	r5, .L76
 453              		.loc 1 116 7 view .LVU128
 454 0032 02E0     		b	.L37
 455              	.LVL40:
 456              	.L69:
 457              		.loc 1 116 60 discriminator 1 view .LVU129
 458 0034 013C     		subs	r4, r4, #1
 459 0036 00F09680 		beq	.L38
 460              	.L37:
 461              		.loc 1 116 71 is_stmt 1 discriminator 2 view .LVU130
 462              		.loc 1 116 7 discriminator 2 view .LVU131
 463              		.loc 1 116 9 is_stmt 0 discriminator 2 view .LVU132
 464 003a 5946     		mov	r1, fp
 465 003c 2846     		mov	r0, r5
 466 003e FFF7FEFF 		bl	I2C_CheckEvent
 467              	.LVL41:
 468              		.loc 1 116 7 discriminator 2 view .LVU133
 469 0042 0028     		cmp	r0, #0
 470 0044 F6D0     		beq	.L69
 117:../application/Src/i2c.c **** 	if (ticks == 0) return -1;
 471              		.loc 1 117 2 is_stmt 1 view .LVU134
 118:../application/Src/i2c.c **** 	ticks = I2C_TIMEOUT;
 472              		.loc 1 118 2 view .LVU135
 473              	.LVL42:
 119:../application/Src/i2c.c **** 		
 120:../application/Src/i2c.c **** 	I2C_Send7bitAddress(I2C2, dev_addr<<1, I2C_Direction_Transmitter);
 474              		.loc 1 120 2 view .LVU136
 475 0046 4FEA4905 		lsl	r5, r9, #1
 476 004a EDB2     		uxtb	r5, r5
 477 004c 2946     		mov	r1, r5
 478 004e 0022     		movs	r2, #0
 479 0050 4C48     		ldr	r0, .L76
 480 0052 FFF7FEFF 		bl	I2C_Send7bitAddress
 481              	.LVL43:
 121:../application/Src/i2c.c **** 	while((!I2C_CheckEvent(I2C2, I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED)) && --ticks);
 482              		.loc 1 121 2 view .LVU137
 483              		.loc 1 121 7 is_stmt 0 view .LVU138
 484 0056 4FF4FA74 		mov	r4, #500
 485              		.loc 1 121 10 view .LVU139
 486 005a DFF834B1 		ldr	fp, .L76+12
 487 005e DFF82491 		ldr	r9, .L76
 488              		.loc 1 121 7 view .LVU140
 489 0062 01E0     		b	.L40
ARM GAS  /tmp/ccb2UCzb.s 			page 40


 490              	.LVL44:
 491              	.L70:
 492              		.loc 1 121 76 discriminator 1 view .LVU141
 493 0064 013C     		subs	r4, r4, #1
 494 0066 7ED0     		beq	.L38
 495              	.L40:
 496              		.loc 1 121 87 is_stmt 1 discriminator 2 view .LVU142
 497              		.loc 1 121 7 discriminator 2 view .LVU143
 498              		.loc 1 121 10 is_stmt 0 discriminator 2 view .LVU144
 499 0068 5946     		mov	r1, fp
 500 006a 4846     		mov	r0, r9
 501 006c FFF7FEFF 		bl	I2C_CheckEvent
 502              	.LVL45:
 503              		.loc 1 121 7 discriminator 2 view .LVU145
 504 0070 0028     		cmp	r0, #0
 505 0072 F7D0     		beq	.L70
 122:../application/Src/i2c.c **** 	if (ticks == 0) return -1;
 506              		.loc 1 122 2 is_stmt 1 view .LVU146
 123:../application/Src/i2c.c **** 	ticks = I2C_TIMEOUT;
 507              		.loc 1 123 2 view .LVU147
 508              	.LVL46:
 124:../application/Src/i2c.c **** 
 125:../application/Src/i2c.c **** 	I2C_SendData(I2C2, reg_addr);
 509              		.loc 1 125 2 view .LVU148
 510 0074 3146     		mov	r1, r6
 511 0076 4348     		ldr	r0, .L76
 512 0078 FFF7FEFF 		bl	I2C_SendData
 513              	.LVL47:
 126:../application/Src/i2c.c **** 	while((!I2C_CheckEvent(I2C2, I2C_EVENT_MASTER_BYTE_TRANSMITTED)) && --ticks);
 514              		.loc 1 126 2 view .LVU149
 515              		.loc 1 126 7 is_stmt 0 view .LVU150
 516 007c 4FF4FA74 		mov	r4, #500
 517              		.loc 1 126 10 view .LVU151
 518 0080 DFF81091 		ldr	r9, .L76+16
 519 0084 3F4E     		ldr	r6, .L76
 520              		.loc 1 126 7 view .LVU152
 521 0086 01E0     		b	.L42
 522              	.LVL48:
 523              	.L71:
 524              		.loc 1 126 67 discriminator 1 view .LVU153
 525 0088 013C     		subs	r4, r4, #1
 526 008a 6CD0     		beq	.L38
 527              	.L42:
 528              		.loc 1 126 78 is_stmt 1 discriminator 2 view .LVU154
 529              		.loc 1 126 7 discriminator 2 view .LVU155
 530              		.loc 1 126 10 is_stmt 0 discriminator 2 view .LVU156
 531 008c 4946     		mov	r1, r9
 532 008e 3046     		mov	r0, r6
 533 0090 FFF7FEFF 		bl	I2C_CheckEvent
 534              	.LVL49:
 535              		.loc 1 126 7 discriminator 2 view .LVU157
 536 0094 0028     		cmp	r0, #0
 537 0096 F7D0     		beq	.L71
 127:../application/Src/i2c.c **** 	if (ticks == 0) return -1;
 538              		.loc 1 127 2 is_stmt 1 view .LVU158
 128:../application/Src/i2c.c **** 	ticks = I2C_TIMEOUT;
 539              		.loc 1 128 2 view .LVU159
ARM GAS  /tmp/ccb2UCzb.s 			page 41


 540              	.LVL50:
 129:../application/Src/i2c.c **** 	
 130:../application/Src/i2c.c **** 	I2C_GenerateSTOP(I2C2, ENABLE);
 541              		.loc 1 130 2 view .LVU160
 542 0098 0121     		movs	r1, #1
 543 009a 3A48     		ldr	r0, .L76
 544 009c FFF7FEFF 		bl	I2C_GenerateSTOP
 545              	.LVL51:
 131:../application/Src/i2c.c **** 	while(I2C_GetFlagStatus(I2C2, I2C_FLAG_BUSY) && --ticks);
 546              		.loc 1 131 2 view .LVU161
 547              		.loc 1 131 7 is_stmt 0 view .LVU162
 548 00a0 4FF4FA74 		mov	r4, #500
 549              		.loc 1 131 8 view .LVU163
 550 00a4 DFF8DC90 		ldr	r9, .L76
 551              		.loc 1 131 7 view .LVU164
 552 00a8 01E0     		b	.L44
 553              	.LVL52:
 554              	.L72:
 555              		.loc 1 131 47 discriminator 1 view .LVU165
 556 00aa 013C     		subs	r4, r4, #1
 557 00ac 5BD0     		beq	.L38
 558              	.L44:
 559              		.loc 1 131 58 is_stmt 1 discriminator 2 view .LVU166
 560              		.loc 1 131 7 discriminator 2 view .LVU167
 561              		.loc 1 131 8 is_stmt 0 discriminator 2 view .LVU168
 562 00ae 4FF40031 		mov	r1, #131072
 563 00b2 4846     		mov	r0, r9
 564 00b4 FFF7FEFF 		bl	I2C_GetFlagStatus
 565              	.LVL53:
 566              		.loc 1 131 7 discriminator 2 view .LVU169
 567 00b8 0646     		mov	r6, r0
 568 00ba 0028     		cmp	r0, #0
 569 00bc F5D1     		bne	.L72
 132:../application/Src/i2c.c **** 	if (ticks == 0) return -1;
 570              		.loc 1 132 2 is_stmt 1 view .LVU170
 133:../application/Src/i2c.c **** 	ticks = I2C_TIMEOUT;
 571              		.loc 1 133 2 view .LVU171
 572              	.LVL54:
 134:../application/Src/i2c.c **** 	
 135:../application/Src/i2c.c **** 	I2C_GenerateSTART(I2C2, ENABLE);
 573              		.loc 1 135 2 view .LVU172
 574 00be 0121     		movs	r1, #1
 575 00c0 3048     		ldr	r0, .L76
 576 00c2 FFF7FEFF 		bl	I2C_GenerateSTART
 577              	.LVL55:
 136:../application/Src/i2c.c **** 	while((!I2C_CheckEvent(I2C2, I2C_EVENT_MASTER_MODE_SELECT)) && --ticks);
 578              		.loc 1 136 2 view .LVU173
 579              		.loc 1 136 7 is_stmt 0 view .LVU174
 580 00c6 4FF4FA74 		mov	r4, #500
 581              		.loc 1 136 10 view .LVU175
 582 00ca DFF8C0B0 		ldr	fp, .L76+8
 583 00ce DFF8B490 		ldr	r9, .L76
 584              		.loc 1 136 7 view .LVU176
 585 00d2 01E0     		b	.L46
 586              	.LVL56:
 587              	.L73:
 588              		.loc 1 136 62 discriminator 1 view .LVU177
ARM GAS  /tmp/ccb2UCzb.s 			page 42


 589 00d4 013C     		subs	r4, r4, #1
 590 00d6 46D0     		beq	.L38
 591              	.L46:
 592              		.loc 1 136 73 is_stmt 1 discriminator 2 view .LVU178
 593              		.loc 1 136 7 discriminator 2 view .LVU179
 594              		.loc 1 136 10 is_stmt 0 discriminator 2 view .LVU180
 595 00d8 5946     		mov	r1, fp
 596 00da 4846     		mov	r0, r9
 597 00dc FFF7FEFF 		bl	I2C_CheckEvent
 598              	.LVL57:
 599              		.loc 1 136 7 discriminator 2 view .LVU181
 600 00e0 0028     		cmp	r0, #0
 601 00e2 F7D0     		beq	.L73
 137:../application/Src/i2c.c **** 	if (ticks == 0) return -1;
 602              		.loc 1 137 2 is_stmt 1 view .LVU182
 138:../application/Src/i2c.c **** 	ticks = I2C_TIMEOUT;
 603              		.loc 1 138 2 view .LVU183
 604              	.LVL58:
 139:../application/Src/i2c.c **** 	
 140:../application/Src/i2c.c **** 	I2C_Send7bitAddress(I2C2, dev_addr<<1, I2C_Direction_Receiver);
 605              		.loc 1 140 2 view .LVU184
 606 00e4 2946     		mov	r1, r5
 607 00e6 0122     		movs	r2, #1
 608 00e8 2648     		ldr	r0, .L76
 609 00ea FFF7FEFF 		bl	I2C_Send7bitAddress
 610              	.LVL59:
 141:../application/Src/i2c.c **** 	while((!I2C_CheckEvent(I2C2, I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED)) && --ticks);
 611              		.loc 1 141 2 view .LVU185
 612              		.loc 1 141 7 is_stmt 0 view .LVU186
 613 00ee 4FF4FA74 		mov	r4, #500
 614              		.loc 1 141 10 view .LVU187
 615 00f2 DFF8A490 		ldr	r9, .L76+20
 616 00f6 234D     		ldr	r5, .L76
 617              		.loc 1 141 7 view .LVU188
 618 00f8 01E0     		b	.L50
 619              	.LVL60:
 620              	.L47:
 621              		.loc 1 141 73 discriminator 1 view .LVU189
 622 00fa 013C     		subs	r4, r4, #1
 623 00fc 33D0     		beq	.L38
 624              	.L50:
 625              		.loc 1 141 84 is_stmt 1 discriminator 2 view .LVU190
 626              		.loc 1 141 7 discriminator 2 view .LVU191
 627              		.loc 1 141 10 is_stmt 0 discriminator 2 view .LVU192
 628 00fe 4946     		mov	r1, r9
 629 0100 2846     		mov	r0, r5
 630 0102 FFF7FEFF 		bl	I2C_CheckEvent
 631              	.LVL61:
 632              		.loc 1 141 7 discriminator 2 view .LVU193
 633 0106 0028     		cmp	r0, #0
 634 0108 F7D0     		beq	.L47
 635              	.LVL62:
 636              	.LBB27:
 142:../application/Src/i2c.c **** 	if (ticks == 0) return -1;
 143:../application/Src/i2c.c **** 	ticks = I2C_TIMEOUT;
 144:../application/Src/i2c.c **** 	
 145:../application/Src/i2c.c **** 	for (uint8_t i=0; i<length; i++)
ARM GAS  /tmp/ccb2UCzb.s 			page 43


 637              		.loc 1 145 20 is_stmt 1 view .LVU194
 638              		.loc 1 145 2 is_stmt 0 view .LVU195
 639 010a EFB1     		cbz	r7, .L49
 146:../application/Src/i2c.c **** 	{		
 147:../application/Src/i2c.c **** 		while((!I2C_CheckEvent(I2C2, I2C_EVENT_MASTER_BYTE_RECEIVED)) && --ticks);
 640              		.loc 1 147 11 view .LVU196
 641 010c DFF87490 		ldr	r9, .L76
 642 0110 1D4D     		ldr	r5, .L76+4
 148:../application/Src/i2c.c **** 		if (ticks == 0) return -1;
 149:../application/Src/i2c.c **** 		ticks = I2C_TIMEOUT;
 150:../application/Src/i2c.c **** 		
 151:../application/Src/i2c.c **** 		data[i] = I2C2->DR;
 152:../application/Src/i2c.c **** 		
 153:../application/Src/i2c.c **** 		if (nack && i == length - 2) 
 643              		.loc 1 153 27 view .LVU197
 644 0112 A7F1020B 		sub	fp, r7, #2
 645              	.LVL63:
 646              	.L48:
 647              		.loc 1 153 27 view .LVU198
 648              	.LBE27:
 141:../application/Src/i2c.c **** 	if (ticks == 0) return -1;
 649              		.loc 1 141 7 view .LVU199
 650 0116 4FF4FA74 		mov	r4, #500
 651 011a 01E0     		b	.L52
 652              	.LVL64:
 653              	.L74:
 654              	.LBB28:
 147:../application/Src/i2c.c **** 		if (ticks == 0) return -1;
 655              		.loc 1 147 65 discriminator 1 view .LVU200
 656 011c 013C     		subs	r4, r4, #1
 657 011e 22D0     		beq	.L38
 658              	.L52:
 147:../application/Src/i2c.c **** 		if (ticks == 0) return -1;
 659              		.loc 1 147 76 is_stmt 1 discriminator 2 view .LVU201
 147:../application/Src/i2c.c **** 		if (ticks == 0) return -1;
 660              		.loc 1 147 8 discriminator 2 view .LVU202
 147:../application/Src/i2c.c **** 		if (ticks == 0) return -1;
 661              		.loc 1 147 11 is_stmt 0 discriminator 2 view .LVU203
 662 0120 2946     		mov	r1, r5
 663 0122 1848     		ldr	r0, .L76
 664 0124 FFF7FEFF 		bl	I2C_CheckEvent
 665              	.LVL65:
 147:../application/Src/i2c.c **** 		if (ticks == 0) return -1;
 666              		.loc 1 147 8 discriminator 2 view .LVU204
 667 0128 0028     		cmp	r0, #0
 668 012a F7D0     		beq	.L74
 148:../application/Src/i2c.c **** 		if (ticks == 0) return -1;
 669              		.loc 1 148 3 is_stmt 1 view .LVU205
 149:../application/Src/i2c.c **** 		
 670              		.loc 1 149 3 view .LVU206
 671              	.LVL66:
 151:../application/Src/i2c.c **** 		
 672              		.loc 1 151 3 view .LVU207
 151:../application/Src/i2c.c **** 		
 673              		.loc 1 151 17 is_stmt 0 view .LVU208
 674 012c B9F81030 		ldrh	r3, [r9, #16]
 151:../application/Src/i2c.c **** 		
ARM GAS  /tmp/ccb2UCzb.s 			page 44


 675              		.loc 1 151 11 view .LVU209
 676 0130 08F80630 		strb	r3, [r8, r6]
 677              		.loc 1 153 3 is_stmt 1 view .LVU210
 678              		.loc 1 153 6 is_stmt 0 view .LVU211
 679 0134 BAF1000F 		cmp	r10, #0
 680 0138 01D0     		beq	.L53
 681              		.loc 1 153 12 discriminator 1 view .LVU212
 682 013a 5E45     		cmp	r6, fp
 683 013c 17D0     		beq	.L75
 684              	.L53:
 145:../application/Src/i2c.c **** 	{		
 685              		.loc 1 145 30 is_stmt 1 discriminator 2 view .LVU213
 145:../application/Src/i2c.c **** 	{		
 686              		.loc 1 145 31 is_stmt 0 discriminator 2 view .LVU214
 687 013e 0136     		adds	r6, r6, #1
 688              	.LVL67:
 145:../application/Src/i2c.c **** 	{		
 689              		.loc 1 145 2 discriminator 2 view .LVU215
 690 0140 F3B2     		uxtb	r3, r6
 691 0142 BB42     		cmp	r3, r7
 145:../application/Src/i2c.c **** 	{		
 692              		.loc 1 145 31 discriminator 2 view .LVU216
 693 0144 1E46     		mov	r6, r3
 694              	.LVL68:
 145:../application/Src/i2c.c **** 	{		
 695              		.loc 1 145 20 is_stmt 1 discriminator 2 view .LVU217
 145:../application/Src/i2c.c **** 	{		
 696              		.loc 1 145 2 is_stmt 0 discriminator 2 view .LVU218
 697 0146 E6D3     		bcc	.L48
 698              	.LVL69:
 699              	.L49:
 145:../application/Src/i2c.c **** 	{		
 700              		.loc 1 145 2 discriminator 2 view .LVU219
 701              	.LBE28:
 154:../application/Src/i2c.c **** 		{
 155:../application/Src/i2c.c **** 			I2C_AcknowledgeConfig(I2C2, DISABLE);
 156:../application/Src/i2c.c **** 			I2C_NACKPositionConfig(I2C2, I2C_NACKPosition_Current);
 157:../application/Src/i2c.c **** 		}
 158:../application/Src/i2c.c **** 	}
 159:../application/Src/i2c.c **** 	
 160:../application/Src/i2c.c **** 	I2C_GenerateSTOP(I2C2, ENABLE);
 702              		.loc 1 160 2 is_stmt 1 view .LVU220
 703 0148 0121     		movs	r1, #1
 704 014a 0E48     		ldr	r0, .L76
 705 014c FFF7FEFF 		bl	I2C_GenerateSTOP
 706              	.LVL70:
 161:../application/Src/i2c.c **** 	while(I2C_GetFlagStatus(I2C2, I2C_FLAG_BUSY) && --ticks);
 707              		.loc 1 161 2 view .LVU221
 708              		.loc 1 161 7 is_stmt 0 view .LVU222
 709 0150 4FF4FA74 		mov	r4, #500
 710              		.loc 1 161 8 view .LVU223
 711 0154 0B4D     		ldr	r5, .L76
 712              	.LVL71:
 713              	.L55:
 714              		.loc 1 161 58 is_stmt 1 discriminator 2 view .LVU224
 715              		.loc 1 161 7 discriminator 2 view .LVU225
 716              		.loc 1 161 8 is_stmt 0 discriminator 2 view .LVU226
ARM GAS  /tmp/ccb2UCzb.s 			page 45


 717 0156 4FF40031 		mov	r1, #131072
 718 015a 2846     		mov	r0, r5
 719 015c FFF7FEFF 		bl	I2C_GetFlagStatus
 720              	.LVL72:
 721              		.loc 1 161 7 discriminator 2 view .LVU227
 722 0160 18B1     		cbz	r0, .L35
 723              		.loc 1 161 47 discriminator 1 view .LVU228
 724 0162 013C     		subs	r4, r4, #1
 725 0164 F7D1     		bne	.L55
 726              	.L38:
 117:../application/Src/i2c.c **** 	ticks = I2C_TIMEOUT;
 727              		.loc 1 117 25 view .LVU229
 728 0166 4FF0FF30 		mov	r0, #-1
 729              	.L35:
 162:../application/Src/i2c.c **** 	if (ticks == 0) return -1;
 163:../application/Src/i2c.c **** 	
 164:../application/Src/i2c.c **** 	return 0;
 165:../application/Src/i2c.c **** }
 730              		.loc 1 165 1 view .LVU230
 731 016a BDE8F88F 		pop	{r3, r4, r5, r6, r7, r8, r9, r10, fp, pc}
 732              	.LVL73:
 733              	.L75:
 734              	.LBB29:
 155:../application/Src/i2c.c **** 			I2C_NACKPositionConfig(I2C2, I2C_NACKPosition_Current);
 735              		.loc 1 155 4 is_stmt 1 view .LVU231
 736 016e 4846     		mov	r0, r9
 737 0170 0021     		movs	r1, #0
 738 0172 FFF7FEFF 		bl	I2C_AcknowledgeConfig
 739              	.LVL74:
 156:../application/Src/i2c.c **** 		}
 740              		.loc 1 156 4 view .LVU232
 741 0176 4FF2FF71 		movw	r1, #63487
 742 017a 4846     		mov	r0, r9
 743 017c FFF7FEFF 		bl	I2C_NACKPositionConfig
 744              	.LVL75:
 745 0180 DDE7     		b	.L53
 746              	.L77:
 747 0182 00BF     		.align	2
 748              	.L76:
 749 0184 00580040 		.word	1073764352
 750 0188 40000300 		.word	196672
 751 018c 01000300 		.word	196609
 752 0190 82000700 		.word	458882
 753 0194 84000700 		.word	458884
 754 0198 02000300 		.word	196610
 755              	.LBE29:
 756              		.cfi_endproc
 757              	.LFE31:
 759              		.section	.text.I2C_WriteNonBlocking,"ax",%progbits
 760              		.align	1
 761              		.p2align 2,,3
 762              		.global	I2C_WriteNonBlocking
 763              		.syntax unified
 764              		.thumb
 765              		.thumb_func
 766              		.fpu softvfp
 768              	I2C_WriteNonBlocking:
ARM GAS  /tmp/ccb2UCzb.s 			page 46


 769              	.LVL76:
 770              	.LFB32:
 166:../application/Src/i2c.c **** 
 167:../application/Src/i2c.c **** /**
 168:../application/Src/i2c.c ****   * @brief Hardware I2C Send Function
 169:../application/Src/i2c.c **** 	* @param dev_addr: slave device 7-bit I2C address
 170:../application/Src/i2c.c **** 	* @param data: data to transmit
 171:../application/Src/i2c.c **** 	* @param length: length of data to transmit
 172:../application/Src/i2c.c ****   * @retval status
 173:../application/Src/i2c.c ****   */
 174:../application/Src/i2c.c **** int I2C_WriteNonBlocking(uint8_t dev_addr, uint8_t * data, uint16_t length)
 175:../application/Src/i2c.c **** {	
 771              		.loc 1 175 1 view -0
 772              		.cfi_startproc
 773              		@ args = 0, pretend = 0, frame = 64
 774              		@ frame_needed = 0, uses_anonymous_args = 0
 176:../application/Src/i2c.c **** 	uint32_t ticks = I2C_TIMEOUT;			// number of flag checks before stop i2c transmition 
 775              		.loc 1 176 2 view .LVU234
 177:../application/Src/i2c.c **** 	
 178:../application/Src/i2c.c **** 	DMA_InitTypeDef DMA_InitStructure;
 776              		.loc 1 178 2 view .LVU235
 179:../application/Src/i2c.c **** 		
 180:../application/Src/i2c.c **** 	DMA_InitStructure.DMA_MemoryBaseAddr = (uint32_t) data;
 777              		.loc 1 180 2 view .LVU236
 175:../application/Src/i2c.c **** 	uint32_t ticks = I2C_TIMEOUT;			// number of flag checks before stop i2c transmition 
 778              		.loc 1 175 1 is_stmt 0 view .LVU237
 779 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 780              	.LCFI5:
 781              		.cfi_def_cfa_offset 20
 782              		.cfi_offset 4, -20
 783              		.cfi_offset 5, -16
 784              		.cfi_offset 6, -12
 785              		.cfi_offset 7, -8
 786              		.cfi_offset 14, -4
 181:../application/Src/i2c.c **** 	DMA_InitStructure.DMA_BufferSize = length;
 182:../application/Src/i2c.c **** 	DMA_InitStructure.DMA_PeripheralBaseAddr = (uint32_t) &I2C2->DR;
 183:../application/Src/i2c.c **** 	DMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralDST;
 184:../application/Src/i2c.c **** 	DMA_InitStructure.DMA_M2M = DMA_M2M_Disable;
 787              		.loc 1 184 28 view .LVU238
 788 0002 0023     		movs	r3, #0
 185:../application/Src/i2c.c **** 	DMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
 186:../application/Src/i2c.c **** 	DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
 187:../application/Src/i2c.c **** 	DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
 789              		.loc 1 187 34 view .LVU239
 790 0004 8025     		movs	r5, #128
 188:../application/Src/i2c.c **** 	DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 189:../application/Src/i2c.c **** 	DMA_InitStructure.DMA_Mode = DMA_Mode_Normal;
 190:../application/Src/i2c.c **** 	DMA_InitStructure.DMA_Priority = DMA_Priority_Medium;
 791              		.loc 1 190 33 view .LVU240
 792 0006 4FF48054 		mov	r4, #4096
 183:../application/Src/i2c.c **** 	DMA_InitStructure.DMA_M2M = DMA_M2M_Disable;
 793              		.loc 1 183 28 view .LVU241
 794 000a 1026     		movs	r6, #16
 175:../application/Src/i2c.c **** 	uint32_t ticks = I2C_TIMEOUT;			// number of flag checks before stop i2c transmition 
 795              		.loc 1 175 1 view .LVU242
 796 000c 91B0     		sub	sp, sp, #68
 797              	.LCFI6:
ARM GAS  /tmp/ccb2UCzb.s 			page 47


 798              		.cfi_def_cfa_offset 88
 181:../application/Src/i2c.c **** 	DMA_InitStructure.DMA_PeripheralBaseAddr = (uint32_t) &I2C2->DR;
 799              		.loc 1 181 35 view .LVU243
 800 000e 0892     		str	r2, [sp, #32]
 182:../application/Src/i2c.c **** 	DMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralDST;
 801              		.loc 1 182 43 view .LVU244
 802 0010 484A     		ldr	r2, .L100
 803              	.LVL77:
 180:../application/Src/i2c.c **** 	DMA_InitStructure.DMA_BufferSize = length;
 804              		.loc 1 180 39 view .LVU245
 805 0012 0691     		str	r1, [sp, #24]
 181:../application/Src/i2c.c **** 	DMA_InitStructure.DMA_PeripheralBaseAddr = (uint32_t) &I2C2->DR;
 806              		.loc 1 181 2 is_stmt 1 view .LVU246
 182:../application/Src/i2c.c **** 	DMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralDST;
 807              		.loc 1 182 2 view .LVU247
 175:../application/Src/i2c.c **** 	uint32_t ticks = I2C_TIMEOUT;			// number of flag checks before stop i2c transmition 
 808              		.loc 1 175 1 is_stmt 0 view .LVU248
 809 0014 0746     		mov	r7, r0
 191:../application/Src/i2c.c **** 	DMA_Init(DMA1_Channel4, &DMA_InitStructure);
 810              		.loc 1 191 2 view .LVU249
 811 0016 05A9     		add	r1, sp, #20
 812              	.LVL78:
 813              		.loc 1 191 2 view .LVU250
 814 0018 4748     		ldr	r0, .L100+4
 815              	.LVL79:
 186:../application/Src/i2c.c **** 	DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
 816              		.loc 1 186 43 view .LVU251
 817 001a CDE90B33 		strd	r3, r3, [sp, #44]
 184:../application/Src/i2c.c **** 	DMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
 818              		.loc 1 184 28 view .LVU252
 819 001e 0F93     		str	r3, [sp, #60]
 188:../application/Src/i2c.c **** 	DMA_InitStructure.DMA_Mode = DMA_Mode_Normal;
 820              		.loc 1 188 38 view .LVU253
 821 0020 0993     		str	r3, [sp, #36]
 189:../application/Src/i2c.c **** 	DMA_InitStructure.DMA_Priority = DMA_Priority_Medium;
 822              		.loc 1 189 29 view .LVU254
 823 0022 0D93     		str	r3, [sp, #52]
 187:../application/Src/i2c.c **** 	DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 824              		.loc 1 187 34 view .LVU255
 825 0024 0A95     		str	r5, [sp, #40]
 190:../application/Src/i2c.c **** 	DMA_Init(DMA1_Channel4, &DMA_InitStructure);
 826              		.loc 1 190 33 view .LVU256
 827 0026 0E94     		str	r4, [sp, #56]
 182:../application/Src/i2c.c **** 	DMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralDST;
 828              		.loc 1 182 43 view .LVU257
 829 0028 0592     		str	r2, [sp, #20]
 183:../application/Src/i2c.c **** 	DMA_InitStructure.DMA_M2M = DMA_M2M_Disable;
 830              		.loc 1 183 2 is_stmt 1 view .LVU258
 184:../application/Src/i2c.c **** 	DMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
 831              		.loc 1 184 2 view .LVU259
 185:../application/Src/i2c.c **** 	DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
 832              		.loc 1 185 2 view .LVU260
 186:../application/Src/i2c.c **** 	DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
 833              		.loc 1 186 2 view .LVU261
 187:../application/Src/i2c.c **** 	DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 834              		.loc 1 187 2 view .LVU262
 188:../application/Src/i2c.c **** 	DMA_InitStructure.DMA_Mode = DMA_Mode_Normal;
ARM GAS  /tmp/ccb2UCzb.s 			page 48


 835              		.loc 1 188 2 view .LVU263
 189:../application/Src/i2c.c **** 	DMA_InitStructure.DMA_Priority = DMA_Priority_Medium;
 836              		.loc 1 189 2 view .LVU264
 190:../application/Src/i2c.c **** 	DMA_Init(DMA1_Channel4, &DMA_InitStructure);
 837              		.loc 1 190 2 view .LVU265
 838              		.loc 1 191 2 view .LVU266
 183:../application/Src/i2c.c **** 	DMA_InitStructure.DMA_M2M = DMA_M2M_Disable;
 839              		.loc 1 183 28 is_stmt 0 view .LVU267
 840 002a 0796     		str	r6, [sp, #28]
 841              		.loc 1 191 2 view .LVU268
 842 002c FFF7FEFF 		bl	DMA_Init
 843              	.LVL80:
 192:../application/Src/i2c.c **** 	
 193:../application/Src/i2c.c **** 	DMA_ITConfig(DMA1_Channel4, DMA_IT_TC, ENABLE);
 844              		.loc 1 193 2 is_stmt 1 view .LVU269
 845 0030 0122     		movs	r2, #1
 846 0032 0221     		movs	r1, #2
 847 0034 4048     		ldr	r0, .L100+4
 848 0036 FFF7FEFF 		bl	DMA_ITConfig
 849              	.LVL81:
 194:../application/Src/i2c.c **** 	NVIC_SetPriority(DMA1_Channel4_IRQn, 2);
 850              		.loc 1 194 2 view .LVU270
 851              	.LBB40:
 852              	.LBI40:
1586:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 853              		.loc 2 1586 22 view .LVU271
 854              	.LBB41:
1588:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****     SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set 
 855              		.loc 2 1588 3 view .LVU272
 856              		.loc 2 1591 5 view .LVU273
 857              		.loc 2 1591 32 is_stmt 0 view .LVU274
 858 003a 2021     		movs	r1, #32
 859              	.LBE41:
 860              	.LBE40:
 861              	.LBB44:
 862              	.LBB45:
1504:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
 863              		.loc 2 1504 39 view .LVU275
 864 003c 4FF48042 		mov	r2, #16384
 865              	.LBE45:
 866              	.LBE44:
 867              	.LBB49:
 868              	.LBB42:
 869              		.loc 2 1591 32 view .LVU276
 870 0040 3E4B     		ldr	r3, .L100+8
 871              	.LBE42:
 872              	.LBE49:
 873              	.LBB50:
 874              	.LBB46:
1505:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 875              		.loc 2 1505 1 view .LVU277
 876 0042 4FF4FA74 		mov	r4, #500
 877              	.LBE46:
 878              	.LBE50:
 879              	.LBB51:
 880              	.LBB43:
 881              		.loc 2 1591 32 view .LVU278
ARM GAS  /tmp/ccb2UCzb.s 			page 49


 882 0046 83F80E13 		strb	r1, [r3, #782]
 883              	.LVL82:
 884              		.loc 2 1591 32 view .LVU279
 885              	.LBE43:
 886              	.LBE51:
 195:../application/Src/i2c.c **** 	NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 887              		.loc 1 195 2 is_stmt 1 view .LVU280
 888              	.LBB52:
 889              	.LBI44:
1502:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 890              		.loc 2 1502 22 view .LVU281
 891              	.LBB47:
1504:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
 892              		.loc 2 1504 3 view .LVU282
 893              	.LBE47:
 894              	.LBE52:
 196:../application/Src/i2c.c **** 	
 197:../application/Src/i2c.c **** 	// wait a bit if I2C is busy
 198:../application/Src/i2c.c **** 	while(I2C_GetFlagStatus(I2C2, I2C_FLAG_BUSY) && --ticks);
 895              		.loc 1 198 8 is_stmt 0 view .LVU283
 896 004a 3D4D     		ldr	r5, .L100+12
 897              	.LBB53:
 898              	.LBB48:
1504:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
 899              		.loc 2 1504 39 view .LVU284
 900 004c 1A60     		str	r2, [r3]
1505:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 901              		.loc 2 1505 1 view .LVU285
 902 004e 01E0     		b	.L80
 903              	.LVL83:
 904              	.L97:
1505:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 905              		.loc 2 1505 1 view .LVU286
 906              	.LBE48:
 907              	.LBE53:
 908              		.loc 1 198 47 discriminator 1 view .LVU287
 909 0050 013C     		subs	r4, r4, #1
 910 0052 36D0     		beq	.L96
 911              	.L80:
 912              		.loc 1 198 58 is_stmt 1 discriminator 2 view .LVU288
 913              		.loc 1 198 7 discriminator 2 view .LVU289
 914              		.loc 1 198 8 is_stmt 0 discriminator 2 view .LVU290
 915 0054 4FF40031 		mov	r1, #131072
 916 0058 3948     		ldr	r0, .L100+12
 917 005a FFF7FEFF 		bl	I2C_GetFlagStatus
 918              	.LVL84:
 919              		.loc 1 198 7 discriminator 2 view .LVU291
 920 005e 0028     		cmp	r0, #0
 921 0060 F6D1     		bne	.L97
 922              	.L79:
 199:../application/Src/i2c.c **** 	if (ticks == 0) 
 200:../application/Src/i2c.c **** 	{
 201:../application/Src/i2c.c **** 		I2C2->CR1 |= I2C_CR1_SWRST;
 202:../application/Src/i2c.c **** 		I2C2->CR1 &= ~I2C_CR1_SWRST;
 203:../application/Src/i2c.c **** 		I2C_Start();
 204:../application/Src/i2c.c **** 		//return -1;
 205:../application/Src/i2c.c **** 	}
ARM GAS  /tmp/ccb2UCzb.s 			page 50


 206:../application/Src/i2c.c **** 	ticks = I2C_TIMEOUT;
 923              		.loc 1 206 2 is_stmt 1 view .LVU292
 924              	.LVL85:
 207:../application/Src/i2c.c **** 	
 208:../application/Src/i2c.c **** 	// Start DMA
 209:../application/Src/i2c.c **** 	DMA_Cmd(DMA1_Channel4, ENABLE);
 925              		.loc 1 209 2 view .LVU293
 926 0062 0121     		movs	r1, #1
 927 0064 3448     		ldr	r0, .L100+4
 928 0066 FFF7FEFF 		bl	DMA_Cmd
 929              	.LVL86:
 210:../application/Src/i2c.c ****   I2C_DMACmd(I2C2, ENABLE);
 930              		.loc 1 210 3 view .LVU294
 931 006a 0121     		movs	r1, #1
 932 006c 3448     		ldr	r0, .L100+12
 933 006e FFF7FEFF 		bl	I2C_DMACmd
 934              	.LVL87:
 211:../application/Src/i2c.c **** 	
 212:../application/Src/i2c.c **** 	// Generate start signal
 213:../application/Src/i2c.c **** 	I2C_GenerateSTART(I2C2, ENABLE);
 935              		.loc 1 213 2 view .LVU295
 936 0072 0121     		movs	r1, #1
 937 0074 3248     		ldr	r0, .L100+12
 938 0076 FFF7FEFF 		bl	I2C_GenerateSTART
 939              	.LVL88:
 214:../application/Src/i2c.c **** 	while(!I2C_CheckEvent(I2C2, I2C_EVENT_MASTER_MODE_SELECT) && --ticks);
 940              		.loc 1 214 2 view .LVU296
 941              		.loc 1 214 7 is_stmt 0 view .LVU297
 942 007a 4FF4FA74 		mov	r4, #500
 943              		.loc 1 214 9 view .LVU298
 944 007e 314E     		ldr	r6, .L100+16
 945 0080 2F4D     		ldr	r5, .L100+12
 946              		.loc 1 214 7 view .LVU299
 947 0082 01E0     		b	.L83
 948              	.LVL89:
 949              	.L98:
 950              		.loc 1 214 60 discriminator 1 view .LVU300
 951 0084 013C     		subs	r4, r4, #1
 952 0086 50D0     		beq	.L86
 953              	.L83:
 954              		.loc 1 214 71 is_stmt 1 discriminator 2 view .LVU301
 955              		.loc 1 214 7 discriminator 2 view .LVU302
 956              		.loc 1 214 9 is_stmt 0 discriminator 2 view .LVU303
 957 0088 3146     		mov	r1, r6
 958 008a 2846     		mov	r0, r5
 959 008c FFF7FEFF 		bl	I2C_CheckEvent
 960              	.LVL90:
 961              		.loc 1 214 7 discriminator 2 view .LVU304
 962 0090 0028     		cmp	r0, #0
 963 0092 F7D0     		beq	.L98
 215:../application/Src/i2c.c **** 	if (ticks == 0) return -1;
 964              		.loc 1 215 2 is_stmt 1 view .LVU305
 216:../application/Src/i2c.c **** 	ticks = I2C_TIMEOUT;
 965              		.loc 1 216 2 view .LVU306
 966              	.LVL91:
 217:../application/Src/i2c.c **** 	
 218:../application/Src/i2c.c **** 	I2C_Send7bitAddress(I2C2, dev_addr<<1, I2C_Direction_Transmitter);
ARM GAS  /tmp/ccb2UCzb.s 			page 51


 967              		.loc 1 218 2 view .LVU307
 968 0094 7900     		lsls	r1, r7, #1
 969 0096 0022     		movs	r2, #0
 970 0098 2948     		ldr	r0, .L100+12
 971 009a 01F0FE01 		and	r1, r1, #254
 972 009e FFF7FEFF 		bl	I2C_Send7bitAddress
 973              	.LVL92:
 219:../application/Src/i2c.c **** 	while(!I2C_CheckEvent(I2C2, I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED) && --ticks);
 974              		.loc 1 219 2 view .LVU308
 975              		.loc 1 219 7 is_stmt 0 view .LVU309
 976 00a2 4FF4FA74 		mov	r4, #500
 977              		.loc 1 219 9 view .LVU310
 978 00a6 284E     		ldr	r6, .L100+20
 979 00a8 254D     		ldr	r5, .L100+12
 980              		.loc 1 219 7 view .LVU311
 981 00aa 01E0     		b	.L85
 982              	.LVL93:
 983              	.L99:
 984              		.loc 1 219 74 discriminator 1 view .LVU312
 985 00ac 013C     		subs	r4, r4, #1
 986 00ae 3CD0     		beq	.L86
 987              	.L85:
 988              		.loc 1 219 85 is_stmt 1 discriminator 2 view .LVU313
 989              		.loc 1 219 7 discriminator 2 view .LVU314
 990              		.loc 1 219 9 is_stmt 0 discriminator 2 view .LVU315
 991 00b0 3146     		mov	r1, r6
 992 00b2 2846     		mov	r0, r5
 993 00b4 FFF7FEFF 		bl	I2C_CheckEvent
 994              	.LVL94:
 995              		.loc 1 219 7 discriminator 2 view .LVU316
 996 00b8 0028     		cmp	r0, #0
 997 00ba F7D0     		beq	.L99
 220:../application/Src/i2c.c **** 	if (ticks == 0) return -1;
 221:../application/Src/i2c.c **** 	ticks = I2C_TIMEOUT;
 222:../application/Src/i2c.c **** 	
 223:../application/Src/i2c.c **** 	return 0;
 998              		.loc 1 223 9 view .LVU317
 999 00bc 0020     		movs	r0, #0
 224:../application/Src/i2c.c **** }
 1000              		.loc 1 224 1 view .LVU318
 1001 00be 11B0     		add	sp, sp, #68
 1002              	.LCFI7:
 1003              		.cfi_remember_state
 1004              		.cfi_def_cfa_offset 20
 1005              		@ sp needed
 1006 00c0 F0BD     		pop	{r4, r5, r6, r7, pc}
 1007              	.L96:
 1008              	.LCFI8:
 1009              		.cfi_restore_state
 1010              	.LVL95:
 199:../application/Src/i2c.c **** 	{
 1011              		.loc 1 199 2 is_stmt 1 view .LVU319
 201:../application/Src/i2c.c **** 		I2C2->CR1 &= ~I2C_CR1_SWRST;
 1012              		.loc 1 201 3 view .LVU320
 201:../application/Src/i2c.c **** 		I2C2->CR1 &= ~I2C_CR1_SWRST;
 1013              		.loc 1 201 13 is_stmt 0 view .LVU321
 1014 00c2 2B88     		ldrh	r3, [r5]
ARM GAS  /tmp/ccb2UCzb.s 			page 52


 1015              	.LBB54:
 1016              	.LBB55:
  34:../application/Src/i2c.c **** 	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_DMA1, ENABLE);	
 1017              		.loc 1 34 2 view .LVU322
 1018 00c4 0121     		movs	r1, #1
 1019              	.LBE55:
 1020              	.LBE54:
 201:../application/Src/i2c.c **** 		I2C2->CR1 &= ~I2C_CR1_SWRST;
 1021              		.loc 1 201 13 view .LVU323
 1022 00c6 6FEA4343 		mvn	r3, r3, lsl #17
 1023 00ca 6FEA5343 		mvn	r3, r3, lsr #17
 1024 00ce 9BB2     		uxth	r3, r3
 1025 00d0 2B80     		strh	r3, [r5]	@ movhi
 202:../application/Src/i2c.c **** 		I2C_Start();
 1026              		.loc 1 202 3 is_stmt 1 view .LVU324
 202:../application/Src/i2c.c **** 		I2C_Start();
 1027              		.loc 1 202 13 is_stmt 0 view .LVU325
 1028 00d2 2B88     		ldrh	r3, [r5]
 1029              	.LBB66:
 1030              	.LBB64:
  34:../application/Src/i2c.c **** 	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_DMA1, ENABLE);	
 1031              		.loc 1 34 2 view .LVU326
 1032 00d4 4FF48000 		mov	r0, #4194304
 1033              	.LBE64:
 1034              	.LBE66:
 202:../application/Src/i2c.c **** 		I2C_Start();
 1035              		.loc 1 202 13 view .LVU327
 1036 00d8 C3F30E03 		ubfx	r3, r3, #0, #15
 1037 00dc 2B80     		strh	r3, [r5]	@ movhi
 203:../application/Src/i2c.c **** 		//return -1;
 1038              		.loc 1 203 3 is_stmt 1 view .LVU328
 1039              	.LBB67:
 1040              	.LBI54:
  32:../application/Src/i2c.c **** {
 1041              		.loc 1 32 6 view .LVU329
 1042              	.LBB65:
  34:../application/Src/i2c.c **** 	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_DMA1, ENABLE);	
 1043              		.loc 1 34 2 view .LVU330
 1044 00de FFF7FEFF 		bl	RCC_APB1PeriphClockCmd
 1045              	.LVL96:
  35:../application/Src/i2c.c **** 
 1046              		.loc 1 35 2 view .LVU331
 1047 00e2 0121     		movs	r1, #1
 1048 00e4 0846     		mov	r0, r1
 1049 00e6 FFF7FEFF 		bl	RCC_AHBPeriphClockCmd
 1050              	.LVL97:
  37:../application/Src/i2c.c **** 	
 1051              		.loc 1 37 2 view .LVU332
  39:../application/Src/i2c.c **** 	I2C_InitStructure.I2C_AcknowledgedAddress = I2C_AcknowledgedAddress_7bit;
 1052              		.loc 1 39 2 view .LVU333
  40:../application/Src/i2c.c **** 	I2C_InitStructure.I2C_ClockSpeed = 400000;
 1053              		.loc 1 40 2 view .LVU334
  40:../application/Src/i2c.c **** 	I2C_InitStructure.I2C_ClockSpeed = 400000;
 1054              		.loc 1 40 44 is_stmt 0 view .LVU335
 1055 00ea 4FF48040 		mov	r0, #16384
  43:../application/Src/i2c.c **** 	I2C_InitStructure.I2C_OwnAddress1 = 0x07;	
 1056              		.loc 1 43 29 view .LVU336
ARM GAS  /tmp/ccb2UCzb.s 			page 53


 1057 00ee 4FF08044 		mov	r4, #1073741824
 1058 00f2 164B     		ldr	r3, .L100+24
  41:../application/Src/i2c.c **** 	I2C_InitStructure.I2C_DutyCycle = I2C_DutyCycle_16_9;
 1059              		.loc 1 41 35 view .LVU337
 1060 00f4 164A     		ldr	r2, .L100+28
  45:../application/Src/i2c.c **** 	I2C_Cmd(I2C2,ENABLE);
 1061              		.loc 1 45 2 view .LVU338
 1062 00f6 01A9     		add	r1, sp, #4
  40:../application/Src/i2c.c **** 	I2C_InitStructure.I2C_ClockSpeed = 400000;
 1063              		.loc 1 40 44 view .LVU339
 1064 00f8 ADF81000 		strh	r0, [sp, #16]	@ movhi
  41:../application/Src/i2c.c **** 	I2C_InitStructure.I2C_DutyCycle = I2C_DutyCycle_16_9;
 1065              		.loc 1 41 2 is_stmt 1 view .LVU340
  45:../application/Src/i2c.c **** 	I2C_Cmd(I2C2,ENABLE);
 1066              		.loc 1 45 2 is_stmt 0 view .LVU341
 1067 00fc 1048     		ldr	r0, .L100+12
  43:../application/Src/i2c.c **** 	I2C_InitStructure.I2C_OwnAddress1 = 0x07;	
 1068              		.loc 1 43 29 view .LVU342
 1069 00fe 0393     		str	r3, [sp, #12]
  41:../application/Src/i2c.c **** 	I2C_InitStructure.I2C_DutyCycle = I2C_DutyCycle_16_9;
 1070              		.loc 1 41 35 view .LVU343
 1071 0100 CDE90124 		strd	r2, r4, [sp, #4]
  42:../application/Src/i2c.c **** 	I2C_InitStructure.I2C_Mode = I2C_Mode_I2C;
 1072              		.loc 1 42 2 is_stmt 1 view .LVU344
  43:../application/Src/i2c.c **** 	I2C_InitStructure.I2C_OwnAddress1 = 0x07;	
 1073              		.loc 1 43 2 view .LVU345
  44:../application/Src/i2c.c **** 	I2C_Init(I2C2,&I2C_InitStructure);
 1074              		.loc 1 44 2 view .LVU346
  45:../application/Src/i2c.c **** 	I2C_Cmd(I2C2,ENABLE);
 1075              		.loc 1 45 2 view .LVU347
 1076 0104 FFF7FEFF 		bl	I2C_Init
 1077              	.LVL98:
  46:../application/Src/i2c.c **** 	
 1078              		.loc 1 46 2 view .LVU348
 1079 0108 0121     		movs	r1, #1
 1080 010a 0D48     		ldr	r0, .L100+12
 1081 010c FFF7FEFF 		bl	I2C_Cmd
 1082              	.LVL99:
  48:../application/Src/i2c.c **** 	NVIC_EnableIRQ (I2C2_ER_IRQn);
 1083              		.loc 1 48 2 view .LVU349
 1084 0110 0122     		movs	r2, #1
 1085 0112 4FF48071 		mov	r1, #256
 1086 0116 0A48     		ldr	r0, .L100+12
 1087 0118 FFF7FEFF 		bl	I2C_ITConfig
 1088              	.LVL100:
  49:../application/Src/i2c.c **** 	NVIC_SetPriority(I2C2_ER_IRQn,2);
 1089              		.loc 1 49 2 view .LVU350
 1090              	.LBB56:
 1091              	.LBI56:
1502:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 1092              		.loc 2 1502 22 view .LVU351
 1093              	.LBB57:
1504:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
 1094              		.loc 2 1504 3 view .LVU352
1504:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
 1095              		.loc 2 1504 39 is_stmt 0 view .LVU353
 1096 011c 0421     		movs	r1, #4
ARM GAS  /tmp/ccb2UCzb.s 			page 54


 1097              	.LBE57:
 1098              	.LBE56:
 1099              	.LBB59:
 1100              	.LBB60:
 1101              		.loc 2 1591 32 view .LVU354
 1102 011e 2022     		movs	r2, #32
 1103              	.LBE60:
 1104              	.LBE59:
 1105              	.LBB62:
 1106              	.LBB58:
1504:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
 1107              		.loc 2 1504 39 view .LVU355
 1108 0120 064B     		ldr	r3, .L100+8
 1109 0122 5960     		str	r1, [r3, #4]
 1110              	.LVL101:
1504:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
 1111              		.loc 2 1504 39 view .LVU356
 1112              	.LBE58:
 1113              	.LBE62:
  50:../application/Src/i2c.c **** }
 1114              		.loc 1 50 2 is_stmt 1 view .LVU357
 1115              	.LBB63:
 1116              	.LBI59:
1586:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 1117              		.loc 2 1586 22 view .LVU358
 1118              	.LBB61:
1588:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****     SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set 
 1119              		.loc 2 1588 3 view .LVU359
 1120              		.loc 2 1591 5 view .LVU360
 1121              		.loc 2 1591 32 is_stmt 0 view .LVU361
 1122 0124 83F82223 		strb	r2, [r3, #802]
 1123              	.LVL102:
 1124              		.loc 2 1591 32 view .LVU362
 1125              	.LBE61:
 1126              	.LBE63:
  51:../application/Src/i2c.c **** 
 1127              		.loc 1 51 1 view .LVU363
 1128 0128 9BE7     		b	.L79
 1129              	.LVL103:
 1130              	.L86:
  51:../application/Src/i2c.c **** 
 1131              		.loc 1 51 1 view .LVU364
 1132              	.LBE65:
 1133              	.LBE67:
 215:../application/Src/i2c.c **** 	ticks = I2C_TIMEOUT;
 1134              		.loc 1 215 25 view .LVU365
 1135 012a 4FF0FF30 		mov	r0, #-1
 1136              		.loc 1 224 1 view .LVU366
 1137 012e 11B0     		add	sp, sp, #68
 1138              	.LCFI9:
 1139              		.cfi_def_cfa_offset 20
 1140              		@ sp needed
 1141 0130 F0BD     		pop	{r4, r5, r6, r7, pc}
 1142              	.L101:
 1143 0132 00BF     		.align	2
 1144              	.L100:
 1145 0134 10580040 		.word	1073764368
ARM GAS  /tmp/ccb2UCzb.s 			page 55


 1146 0138 44000240 		.word	1073872964
 1147 013c 00E100E0 		.word	-536813312
 1148 0140 00580040 		.word	1073764352
 1149 0144 01000300 		.word	196609
 1150 0148 82000700 		.word	458882
 1151 014c 07000004 		.word	67108871
 1152 0150 801A0600 		.word	400000
 1153              		.cfi_endproc
 1154              	.LFE32:
 1156              		.section	.text.I2C_ReadNonBlocking,"ax",%progbits
 1157              		.align	1
 1158              		.p2align 2,,3
 1159              		.global	I2C_ReadNonBlocking
 1160              		.syntax unified
 1161              		.thumb
 1162              		.thumb_func
 1163              		.fpu softvfp
 1165              	I2C_ReadNonBlocking:
 1166              	.LVL104:
 1167              	.LFB33:
 225:../application/Src/i2c.c **** 
 226:../application/Src/i2c.c **** /**
 227:../application/Src/i2c.c ****   * @brief Hardware I2C Receive Function
 228:../application/Src/i2c.c **** 	* @param dev_addr: slave device 7-bit I2C address
 229:../application/Src/i2c.c **** 	* @param reg_addr: address of internal register
 230:../application/Src/i2c.c **** 	* @param data: buffer for storing received data
 231:../application/Src/i2c.c **** 	* @param length: length of data to receive
 232:../application/Src/i2c.c **** 	* @param stop: generate STOP signal before read cycle
 233:../application/Src/i2c.c **** 	* @param stop: do not generate ACK after last read byte
 234:../application/Src/i2c.c ****   * @retval None
 235:../application/Src/i2c.c ****   */
 236:../application/Src/i2c.c **** int I2C_ReadNonBlocking(uint8_t dev_addr, uint8_t reg_addr, uint8_t * data, uint16_t length, uint8_
 237:../application/Src/i2c.c **** {
 1168              		.loc 1 237 1 is_stmt 1 view -0
 1169              		.cfi_startproc
 1170              		@ args = 4, pretend = 0, frame = 64
 1171              		@ frame_needed = 0, uses_anonymous_args = 0
 238:../application/Src/i2c.c **** 	uint32_t ticks = I2C_TIMEOUT;			// number of flag checks before stop i2c transmition 
 1172              		.loc 1 238 2 view .LVU368
 239:../application/Src/i2c.c **** 
 240:../application/Src/i2c.c **** 	// disable DMA
 241:../application/Src/i2c.c **** 	I2C_DMACmd(I2C2, DISABLE);
 1173              		.loc 1 241 2 view .LVU369
 237:../application/Src/i2c.c **** 	uint32_t ticks = I2C_TIMEOUT;			// number of flag checks before stop i2c transmition 
 1174              		.loc 1 237 1 is_stmt 0 view .LVU370
 1175 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
 1176              	.LCFI10:
 1177              		.cfi_def_cfa_offset 28
 1178              		.cfi_offset 4, -28
 1179              		.cfi_offset 5, -24
 1180              		.cfi_offset 6, -20
 1181              		.cfi_offset 7, -16
 1182              		.cfi_offset 8, -12
 1183              		.cfi_offset 9, -8
 1184              		.cfi_offset 14, -4
 1185 0004 0646     		mov	r6, r0
 1186 0006 91B0     		sub	sp, sp, #68
ARM GAS  /tmp/ccb2UCzb.s 			page 56


 1187              	.LCFI11:
 1188              		.cfi_def_cfa_offset 96
 1189              		.loc 1 241 2 view .LVU371
 1190 0008 8348     		ldr	r0, .L147
 1191              	.LVL105:
 237:../application/Src/i2c.c **** 	uint32_t ticks = I2C_TIMEOUT;			// number of flag checks before stop i2c transmition 
 1192              		.loc 1 237 1 view .LVU372
 1193 000a 0D46     		mov	r5, r1
 1194              		.loc 1 241 2 view .LVU373
 1195 000c 0021     		movs	r1, #0
 1196              	.LVL106:
 237:../application/Src/i2c.c **** 	uint32_t ticks = I2C_TIMEOUT;			// number of flag checks before stop i2c transmition 
 1197              		.loc 1 237 1 view .LVU374
 1198 000e 9146     		mov	r9, r2
 1199 0010 9846     		mov	r8, r3
 1200 0012 9DF86070 		ldrb	r7, [sp, #96]	@ zero_extendqisi2
 1201              		.loc 1 241 2 view .LVU375
 1202 0016 FFF7FEFF 		bl	I2C_DMACmd
 1203              	.LVL107:
 242:../application/Src/i2c.c **** 	DMA_Cmd(DMA1_Channel5, DISABLE);
 1204              		.loc 1 242 2 is_stmt 1 view .LVU376
 1205 001a 0021     		movs	r1, #0
 1206 001c 7F48     		ldr	r0, .L147+4
 1207 001e FFF7FEFF 		bl	DMA_Cmd
 1208              	.LVL108:
 243:../application/Src/i2c.c **** 	while (DMA1_Channel5->CCR & (1<<0));
 1209              		.loc 1 243 2 view .LVU377
 1210              		.loc 1 243 22 is_stmt 0 view .LVU378
 1211 0022 7E49     		ldr	r1, .L147+4
 1212              	.L103:
 1213              		.loc 1 243 37 is_stmt 1 discriminator 1 view .LVU379
 1214              		.loc 1 243 8 discriminator 1 view .LVU380
 1215              		.loc 1 243 22 is_stmt 0 discriminator 1 view .LVU381
 1216 0024 0C68     		ldr	r4, [r1]
 1217              		.loc 1 243 8 discriminator 1 view .LVU382
 1218 0026 14F00104 		ands	r4, r4, #1
 1219 002a FBD1     		bne	.L103
 244:../application/Src/i2c.c **** 	// clear flags
 245:../application/Src/i2c.c **** 	DMA_ClearFlag(DMA1_FLAG_GL5|DMA1_FLAG_HT5|DMA1_FLAG_TC5|DMA1_FLAG_TE5);	
 1220              		.loc 1 245 2 is_stmt 1 view .LVU383
 1221 002c 4FF47020 		mov	r0, #983040
 1222 0030 FFF7FEFF 		bl	DMA_ClearFlag
 1223              	.LVL109:
 246:../application/Src/i2c.c **** 	
 247:../application/Src/i2c.c **** 	DMA_InitTypeDef DMA_InitStructure;
 1224              		.loc 1 247 2 view .LVU384
 248:../application/Src/i2c.c **** 	DMA_InitStructure.DMA_MemoryBaseAddr = (uint32_t) data;
 1225              		.loc 1 248 2 view .LVU385
 249:../application/Src/i2c.c **** 	DMA_InitStructure.DMA_BufferSize = length;
 250:../application/Src/i2c.c **** 	DMA_InitStructure.DMA_PeripheralBaseAddr = (uint32_t) &I2C2->DR;
 251:../application/Src/i2c.c **** 	DMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralSRC;
 252:../application/Src/i2c.c **** 	DMA_InitStructure.DMA_M2M = DMA_M2M_Disable;
 253:../application/Src/i2c.c **** 	DMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
 254:../application/Src/i2c.c **** 	DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
 255:../application/Src/i2c.c **** 	DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
 1226              		.loc 1 255 34 is_stmt 0 view .LVU386
 1227 0034 4FF0800C 		mov	ip, #128
ARM GAS  /tmp/ccb2UCzb.s 			page 57


 256:../application/Src/i2c.c **** 	DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 257:../application/Src/i2c.c **** 	DMA_InitStructure.DMA_Mode = DMA_Mode_Normal;
 258:../application/Src/i2c.c **** 	DMA_InitStructure.DMA_Priority = DMA_Priority_Medium;
 1228              		.loc 1 258 33 view .LVU387
 1229 0038 4FF48052 		mov	r2, #4096
 250:../application/Src/i2c.c **** 	DMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralSRC;
 1230              		.loc 1 250 43 view .LVU388
 1231 003c 784B     		ldr	r3, .L147+8
 259:../application/Src/i2c.c **** 	DMA_Init(DMA1_Channel5, &DMA_InitStructure);
 1232              		.loc 1 259 2 view .LVU389
 1233 003e 7748     		ldr	r0, .L147+4
 1234 0040 05A9     		add	r1, sp, #20
 250:../application/Src/i2c.c **** 	DMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralSRC;
 1235              		.loc 1 250 43 view .LVU390
 1236 0042 0593     		str	r3, [sp, #20]
 254:../application/Src/i2c.c **** 	DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
 1237              		.loc 1 254 43 view .LVU391
 1238 0044 CDE90B44 		strd	r4, r4, [sp, #44]
 249:../application/Src/i2c.c **** 	DMA_InitStructure.DMA_PeripheralBaseAddr = (uint32_t) &I2C2->DR;
 1239              		.loc 1 249 35 view .LVU392
 1240 0048 CDF82080 		str	r8, [sp, #32]
 251:../application/Src/i2c.c **** 	DMA_InitStructure.DMA_M2M = DMA_M2M_Disable;
 1241              		.loc 1 251 28 view .LVU393
 1242 004c 0794     		str	r4, [sp, #28]
 252:../application/Src/i2c.c **** 	DMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
 1243              		.loc 1 252 28 view .LVU394
 1244 004e 0F94     		str	r4, [sp, #60]
 256:../application/Src/i2c.c **** 	DMA_InitStructure.DMA_Mode = DMA_Mode_Normal;
 1245              		.loc 1 256 38 view .LVU395
 1246 0050 0994     		str	r4, [sp, #36]
 257:../application/Src/i2c.c **** 	DMA_InitStructure.DMA_Priority = DMA_Priority_Medium;
 1247              		.loc 1 257 29 view .LVU396
 1248 0052 0D94     		str	r4, [sp, #52]
 255:../application/Src/i2c.c **** 	DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 1249              		.loc 1 255 34 view .LVU397
 1250 0054 CDF828C0 		str	ip, [sp, #40]
 258:../application/Src/i2c.c **** 	DMA_Init(DMA1_Channel5, &DMA_InitStructure);
 1251              		.loc 1 258 33 view .LVU398
 1252 0058 0E92     		str	r2, [sp, #56]
 248:../application/Src/i2c.c **** 	DMA_InitStructure.DMA_BufferSize = length;
 1253              		.loc 1 248 39 view .LVU399
 1254 005a CDF81890 		str	r9, [sp, #24]
 249:../application/Src/i2c.c **** 	DMA_InitStructure.DMA_PeripheralBaseAddr = (uint32_t) &I2C2->DR;
 1255              		.loc 1 249 2 is_stmt 1 view .LVU400
 250:../application/Src/i2c.c **** 	DMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralSRC;
 1256              		.loc 1 250 2 view .LVU401
 251:../application/Src/i2c.c **** 	DMA_InitStructure.DMA_M2M = DMA_M2M_Disable;
 1257              		.loc 1 251 2 view .LVU402
 252:../application/Src/i2c.c **** 	DMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
 1258              		.loc 1 252 2 view .LVU403
 253:../application/Src/i2c.c **** 	DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
 1259              		.loc 1 253 2 view .LVU404
 254:../application/Src/i2c.c **** 	DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
 1260              		.loc 1 254 2 view .LVU405
 255:../application/Src/i2c.c **** 	DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 1261              		.loc 1 255 2 view .LVU406
 256:../application/Src/i2c.c **** 	DMA_InitStructure.DMA_Mode = DMA_Mode_Normal;
ARM GAS  /tmp/ccb2UCzb.s 			page 58


 1262              		.loc 1 256 2 view .LVU407
 257:../application/Src/i2c.c **** 	DMA_InitStructure.DMA_Priority = DMA_Priority_Medium;
 1263              		.loc 1 257 2 view .LVU408
 258:../application/Src/i2c.c **** 	DMA_Init(DMA1_Channel5, &DMA_InitStructure);
 1264              		.loc 1 258 2 view .LVU409
 1265              		.loc 1 259 2 view .LVU410
 1266 005e FFF7FEFF 		bl	DMA_Init
 1267              	.LVL110:
 260:../application/Src/i2c.c **** 	
 261:../application/Src/i2c.c **** 	DMA_ITConfig(DMA1_Channel5, DMA_IT_TC, ENABLE);
 1268              		.loc 1 261 2 view .LVU411
 1269 0062 0122     		movs	r2, #1
 1270 0064 0221     		movs	r1, #2
 1271 0066 6D48     		ldr	r0, .L147+4
 1272 0068 FFF7FEFF 		bl	DMA_ITConfig
 1273              	.LVL111:
 262:../application/Src/i2c.c **** 	NVIC_SetPriority(DMA1_Channel5_IRQn, 2);
 1274              		.loc 1 262 2 view .LVU412
 1275              	.LBB78:
 1276              	.LBI78:
1586:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 1277              		.loc 2 1586 22 view .LVU413
 1278              	.LBB79:
1588:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****     SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set 
 1279              		.loc 2 1588 3 view .LVU414
 1280              		.loc 2 1591 5 view .LVU415
 1281              		.loc 2 1591 32 is_stmt 0 view .LVU416
 1282 006c 2021     		movs	r1, #32
 1283              	.LBE79:
 1284              	.LBE78:
 1285              	.LBB82:
 1286              	.LBB83:
1504:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
 1287              		.loc 2 1504 39 view .LVU417
 1288 006e 4FF40042 		mov	r2, #32768
 1289              	.LBE83:
 1290              	.LBE82:
 1291              	.LBB87:
 1292              	.LBB80:
 1293              		.loc 2 1591 32 view .LVU418
 1294 0072 6C4B     		ldr	r3, .L147+12
 1295              	.LBE80:
 1296              	.LBE87:
 1297              	.LBB88:
 1298              	.LBB84:
1505:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 1299              		.loc 2 1505 1 view .LVU419
 1300 0074 4FF4FA74 		mov	r4, #500
 1301              	.LBE84:
 1302              	.LBE88:
 1303              	.LBB89:
 1304              	.LBB81:
 1305              		.loc 2 1591 32 view .LVU420
 1306 0078 83F80F13 		strb	r1, [r3, #783]
 1307              	.LVL112:
 1308              		.loc 2 1591 32 view .LVU421
 1309              	.LBE81:
ARM GAS  /tmp/ccb2UCzb.s 			page 59


 1310              	.LBE89:
 263:../application/Src/i2c.c **** 	NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 1311              		.loc 1 263 2 is_stmt 1 view .LVU422
 1312              	.LBB90:
 1313              	.LBI82:
1502:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 1314              		.loc 2 1502 22 view .LVU423
 1315              	.LBB85:
1504:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
 1316              		.loc 2 1504 3 view .LVU424
 1317              	.LBE85:
 1318              	.LBE90:
 264:../application/Src/i2c.c **** 	
 265:../application/Src/i2c.c **** 	// wait a bit if I2C is busy
 266:../application/Src/i2c.c **** 	while(I2C_GetFlagStatus(I2C2, I2C_FLAG_BUSY) && --ticks);
 1319              		.loc 1 266 8 is_stmt 0 view .LVU425
 1320 007c DFF89881 		ldr	r8, .L147
 1321              	.LBB91:
 1322              	.LBB86:
1504:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
 1323              		.loc 2 1504 39 view .LVU426
 1324 0080 1A60     		str	r2, [r3]
1505:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 1325              		.loc 2 1505 1 view .LVU427
 1326 0082 02E0     		b	.L105
 1327              	.LVL113:
 1328              	.L139:
1505:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 1329              		.loc 2 1505 1 view .LVU428
 1330              	.LBE86:
 1331              	.LBE91:
 1332              		.loc 1 266 47 discriminator 1 view .LVU429
 1333 0084 013C     		subs	r4, r4, #1
 1334 0086 00F08780 		beq	.L138
 1335              	.L105:
 1336              		.loc 1 266 58 is_stmt 1 discriminator 2 view .LVU430
 1337              		.loc 1 266 7 discriminator 2 view .LVU431
 1338              		.loc 1 266 8 is_stmt 0 discriminator 2 view .LVU432
 1339 008a 4FF40031 		mov	r1, #131072
 1340 008e 6248     		ldr	r0, .L147
 1341 0090 FFF7FEFF 		bl	I2C_GetFlagStatus
 1342              	.LVL114:
 1343              		.loc 1 266 7 discriminator 2 view .LVU433
 1344 0094 0028     		cmp	r0, #0
 1345 0096 F5D1     		bne	.L139
 267:../application/Src/i2c.c **** 	if (ticks == 0) 
 268:../application/Src/i2c.c **** 	{
 269:../application/Src/i2c.c **** 		I2C2->CR1 |= I2C_CR1_SWRST;
 270:../application/Src/i2c.c **** 		I2C2->CR1 &= ~I2C_CR1_SWRST;
 271:../application/Src/i2c.c **** 		I2C_Start();
 272:../application/Src/i2c.c **** 		//return -1;
 273:../application/Src/i2c.c **** 	}
 274:../application/Src/i2c.c **** 	ticks = I2C_TIMEOUT;
 1346              		.loc 1 274 2 is_stmt 1 view .LVU434
 1347              	.LVL115:
 275:../application/Src/i2c.c **** 
 276:../application/Src/i2c.c ****   // Enable DMA NACK automatic generation
ARM GAS  /tmp/ccb2UCzb.s 			page 60


 277:../application/Src/i2c.c **** 	if (nack)	I2C_DMALastTransferCmd(I2C2, ENABLE);
 1348              		.loc 1 277 2 view .LVU435
 1349              		.loc 1 277 5 is_stmt 0 view .LVU436
 1350 0098 002F     		cmp	r7, #0
 1351 009a 40F0B880 		bne	.L140
 1352              	.L107:
 278:../application/Src/i2c.c ****  
 279:../application/Src/i2c.c **** 	I2C_GenerateSTART(I2C2, ENABLE);
 1353              		.loc 1 279 2 is_stmt 1 view .LVU437
 1354 009e 0121     		movs	r1, #1
 1355 00a0 5D48     		ldr	r0, .L147
 1356 00a2 FFF7FEFF 		bl	I2C_GenerateSTART
 1357              	.LVL116:
 280:../application/Src/i2c.c **** 	while(!I2C_CheckEvent(I2C2, I2C_EVENT_MASTER_MODE_SELECT) && --ticks);			// EV5
 1358              		.loc 1 280 2 view .LVU438
 1359              		.loc 1 280 7 is_stmt 0 view .LVU439
 1360 00a6 4FF4FA74 		mov	r4, #500
 1361              		.loc 1 280 9 view .LVU440
 1362 00aa DFF88081 		ldr	r8, .L147+20
 1363 00ae 5A4F     		ldr	r7, .L147
 1364              		.loc 1 280 7 view .LVU441
 1365 00b0 01E0     		b	.L109
 1366              	.LVL117:
 1367              	.L141:
 1368              		.loc 1 280 60 discriminator 1 view .LVU442
 1369 00b2 013C     		subs	r4, r4, #1
 1370 00b4 6BD0     		beq	.L113
 1371              	.L109:
 1372              		.loc 1 280 71 is_stmt 1 discriminator 2 view .LVU443
 1373              		.loc 1 280 7 discriminator 2 view .LVU444
 1374              		.loc 1 280 9 is_stmt 0 discriminator 2 view .LVU445
 1375 00b6 4146     		mov	r1, r8
 1376 00b8 3846     		mov	r0, r7
 1377 00ba FFF7FEFF 		bl	I2C_CheckEvent
 1378              	.LVL118:
 1379              		.loc 1 280 7 discriminator 2 view .LVU446
 1380 00be 0028     		cmp	r0, #0
 1381 00c0 F7D0     		beq	.L141
 281:../application/Src/i2c.c **** 	if (ticks == 0) return -1;
 1382              		.loc 1 281 2 is_stmt 1 view .LVU447
 282:../application/Src/i2c.c **** 	ticks = I2C_TIMEOUT;
 1383              		.loc 1 282 2 view .LVU448
 1384              	.LVL119:
 283:../application/Src/i2c.c **** 	
 284:../application/Src/i2c.c **** 	I2C_Send7bitAddress(I2C2, dev_addr << 1, I2C_Direction_Transmitter);
 1385              		.loc 1 284 2 view .LVU449
 1386 00c2 7600     		lsls	r6, r6, #1
 1387 00c4 F6B2     		uxtb	r6, r6
 1388 00c6 3146     		mov	r1, r6
 1389 00c8 0022     		movs	r2, #0
 1390 00ca 5348     		ldr	r0, .L147
 1391 00cc FFF7FEFF 		bl	I2C_Send7bitAddress
 1392              	.LVL120:
 285:../application/Src/i2c.c **** 	while(!I2C_CheckEvent(I2C2, I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED) && --ticks);			// EV6
 1393              		.loc 1 285 2 view .LVU450
 282:../application/Src/i2c.c **** 	ticks = I2C_TIMEOUT;
 1394              		.loc 1 282 8 is_stmt 0 view .LVU451
ARM GAS  /tmp/ccb2UCzb.s 			page 61


 1395 00d0 4FF4FA74 		mov	r4, #500
 1396              		.loc 1 285 9 view .LVU452
 1397 00d4 DFF86481 		ldr	r8, .L147+36
 1398 00d8 4F4F     		ldr	r7, .L147
 1399              		.loc 1 285 7 view .LVU453
 1400 00da 01E0     		b	.L112
 1401              	.LVL121:
 1402              	.L142:
 1403              		.loc 1 285 74 discriminator 1 view .LVU454
 1404 00dc 013C     		subs	r4, r4, #1
 1405              	.LVL122:
 1406              		.loc 1 285 74 discriminator 1 view .LVU455
 1407 00de 56D0     		beq	.L113
 1408              	.LVL123:
 1409              	.L112:
 1410              		.loc 1 285 85 is_stmt 1 discriminator 2 view .LVU456
 1411              		.loc 1 285 7 discriminator 2 view .LVU457
 1412              		.loc 1 285 9 is_stmt 0 discriminator 2 view .LVU458
 1413 00e0 4146     		mov	r1, r8
 1414 00e2 3846     		mov	r0, r7
 1415 00e4 FFF7FEFF 		bl	I2C_CheckEvent
 1416              	.LVL124:
 1417              		.loc 1 285 7 discriminator 2 view .LVU459
 1418 00e8 0028     		cmp	r0, #0
 1419 00ea F7D0     		beq	.L142
 286:../application/Src/i2c.c **** 	if (ticks == 0) return -1;
 1420              		.loc 1 286 2 is_stmt 1 view .LVU460
 287:../application/Src/i2c.c **** 	
 288:../application/Src/i2c.c **** 	// Clear EV6 by setting again the PE bit
 289:../application/Src/i2c.c ****   I2C_Cmd(I2C2, ENABLE);
 1421              		.loc 1 289 3 view .LVU461
 1422 00ec 0121     		movs	r1, #1
 1423 00ee 4A48     		ldr	r0, .L147
 1424 00f0 FFF7FEFF 		bl	I2C_Cmd
 1425              	.LVL125:
 290:../application/Src/i2c.c **** 	
 291:../application/Src/i2c.c **** 	I2C_SendData(I2C2, reg_addr);
 1426              		.loc 1 291 2 view .LVU462
 1427 00f4 2946     		mov	r1, r5
 1428 00f6 4848     		ldr	r0, .L147
 1429 00f8 FFF7FEFF 		bl	I2C_SendData
 1430              	.LVL126:
 292:../application/Src/i2c.c **** 	while((!I2C_CheckEvent(I2C2, I2C_EVENT_MASTER_BYTE_TRANSMITTED)) && --ticks);
 1431              		.loc 1 292 2 view .LVU463
 1432              		.loc 1 292 10 is_stmt 0 view .LVU464
 1433 00fc 4A4F     		ldr	r7, .L147+16
 1434 00fe 464D     		ldr	r5, .L147
 1435              		.loc 1 292 7 view .LVU465
 1436 0100 01E0     		b	.L115
 1437              	.L143:
 1438              		.loc 1 292 67 discriminator 1 view .LVU466
 1439 0102 013C     		subs	r4, r4, #1
 1440              	.LVL127:
 1441              		.loc 1 292 67 discriminator 1 view .LVU467
 1442 0104 43D0     		beq	.L113
 1443              	.LVL128:
 1444              	.L115:
ARM GAS  /tmp/ccb2UCzb.s 			page 62


 1445              		.loc 1 292 78 is_stmt 1 discriminator 2 view .LVU468
 1446              		.loc 1 292 7 discriminator 2 view .LVU469
 1447              		.loc 1 292 10 is_stmt 0 discriminator 2 view .LVU470
 1448 0106 3946     		mov	r1, r7
 1449 0108 2846     		mov	r0, r5
 1450 010a FFF7FEFF 		bl	I2C_CheckEvent
 1451              	.LVL129:
 1452              		.loc 1 292 7 discriminator 2 view .LVU471
 1453 010e 0028     		cmp	r0, #0
 1454 0110 F7D0     		beq	.L143
 293:../application/Src/i2c.c **** 	if (ticks == 0) return -1;
 1455              		.loc 1 293 2 is_stmt 1 view .LVU472
 294:../application/Src/i2c.c **** 	ticks = I2C_TIMEOUT;
 1456              		.loc 1 294 2 view .LVU473
 1457              	.LVL130:
 295:../application/Src/i2c.c **** 	
 296:../application/Src/i2c.c **** 	I2C_GenerateSTOP(I2C2, ENABLE);
 1458              		.loc 1 296 2 view .LVU474
 1459 0112 0121     		movs	r1, #1
 1460 0114 4048     		ldr	r0, .L147
 1461 0116 FFF7FEFF 		bl	I2C_GenerateSTOP
 1462              	.LVL131:
 297:../application/Src/i2c.c **** 	while(I2C_GetFlagStatus(I2C2, I2C_FLAG_BUSY) && --ticks);
 1463              		.loc 1 297 2 view .LVU475
 294:../application/Src/i2c.c **** 	ticks = I2C_TIMEOUT;
 1464              		.loc 1 294 8 is_stmt 0 view .LVU476
 1465 011a 4FF4FA74 		mov	r4, #500
 1466              		.loc 1 297 8 view .LVU477
 1467 011e 3E4D     		ldr	r5, .L147
 1468              		.loc 1 297 7 view .LVU478
 1469 0120 01E0     		b	.L117
 1470              	.LVL132:
 1471              	.L144:
 1472              		.loc 1 297 47 discriminator 1 view .LVU479
 1473 0122 013C     		subs	r4, r4, #1
 1474              	.LVL133:
 1475              		.loc 1 297 47 discriminator 1 view .LVU480
 1476 0124 33D0     		beq	.L113
 1477              	.LVL134:
 1478              	.L117:
 1479              		.loc 1 297 58 is_stmt 1 discriminator 2 view .LVU481
 1480              		.loc 1 297 7 discriminator 2 view .LVU482
 1481              		.loc 1 297 8 is_stmt 0 discriminator 2 view .LVU483
 1482 0126 4FF40031 		mov	r1, #131072
 1483 012a 2846     		mov	r0, r5
 1484 012c FFF7FEFF 		bl	I2C_GetFlagStatus
 1485              	.LVL135:
 1486              		.loc 1 297 7 discriminator 2 view .LVU484
 1487 0130 0028     		cmp	r0, #0
 1488 0132 F6D1     		bne	.L144
 298:../application/Src/i2c.c **** 	if (ticks == 0) return -1;
 1489              		.loc 1 298 2 is_stmt 1 view .LVU485
 299:../application/Src/i2c.c **** 	
 300:../application/Src/i2c.c **** 	// Start reading conversion register in non-blocking mode	
 301:../application/Src/i2c.c **** 	I2C_DMACmd(I2C2,ENABLE);
 1490              		.loc 1 301 2 view .LVU486
 1491 0134 0121     		movs	r1, #1
ARM GAS  /tmp/ccb2UCzb.s 			page 63


 1492 0136 3848     		ldr	r0, .L147
 1493 0138 FFF7FEFF 		bl	I2C_DMACmd
 1494              	.LVL136:
 302:../application/Src/i2c.c **** 	DMA_Cmd(DMA1_Channel5,ENABLE);
 1495              		.loc 1 302 2 view .LVU487
 1496 013c 0121     		movs	r1, #1
 1497 013e 3748     		ldr	r0, .L147+4
 1498 0140 FFF7FEFF 		bl	DMA_Cmd
 1499              	.LVL137:
 303:../application/Src/i2c.c **** 	
 304:../application/Src/i2c.c **** 	I2C_GenerateSTART(I2C2, ENABLE);
 1500              		.loc 1 304 2 view .LVU488
 1501 0144 0121     		movs	r1, #1
 1502 0146 3448     		ldr	r0, .L147
 1503 0148 FFF7FEFF 		bl	I2C_GenerateSTART
 1504              	.LVL138:
 305:../application/Src/i2c.c **** 	while((!I2C_CheckEvent(I2C2, I2C_EVENT_MASTER_MODE_SELECT)) && --ticks);
 1505              		.loc 1 305 2 view .LVU489
 1506              		.loc 1 305 10 is_stmt 0 view .LVU490
 1507 014c 374F     		ldr	r7, .L147+20
 1508 014e 324D     		ldr	r5, .L147
 1509              		.loc 1 305 7 view .LVU491
 1510 0150 01E0     		b	.L119
 1511              	.L145:
 1512              		.loc 1 305 62 discriminator 1 view .LVU492
 1513 0152 013C     		subs	r4, r4, #1
 1514              	.LVL139:
 1515              		.loc 1 305 62 discriminator 1 view .LVU493
 1516 0154 1BD0     		beq	.L113
 1517              	.LVL140:
 1518              	.L119:
 1519              		.loc 1 305 73 is_stmt 1 discriminator 2 view .LVU494
 1520              		.loc 1 305 7 discriminator 2 view .LVU495
 1521              		.loc 1 305 10 is_stmt 0 discriminator 2 view .LVU496
 1522 0156 3946     		mov	r1, r7
 1523 0158 2846     		mov	r0, r5
 1524 015a FFF7FEFF 		bl	I2C_CheckEvent
 1525              	.LVL141:
 1526              		.loc 1 305 7 discriminator 2 view .LVU497
 1527 015e 0028     		cmp	r0, #0
 1528 0160 F7D0     		beq	.L145
 306:../application/Src/i2c.c **** 	if (ticks == 0) return -1;
 1529              		.loc 1 306 2 is_stmt 1 view .LVU498
 307:../application/Src/i2c.c **** 	ticks = I2C_TIMEOUT;
 1530              		.loc 1 307 2 view .LVU499
 1531              	.LVL142:
 308:../application/Src/i2c.c **** 	
 309:../application/Src/i2c.c **** 	I2C_Send7bitAddress(I2C2, dev_addr << 1, I2C_Direction_Receiver);
 1532              		.loc 1 309 2 view .LVU500
 1533 0162 3146     		mov	r1, r6
 1534 0164 0122     		movs	r2, #1
 1535 0166 2C48     		ldr	r0, .L147
 1536 0168 FFF7FEFF 		bl	I2C_Send7bitAddress
 1537              	.LVL143:
 310:../application/Src/i2c.c **** 	while((!I2C_CheckEvent(I2C2, I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED)) && --ticks);
 1538              		.loc 1 310 2 view .LVU501
 1539              		.loc 1 310 7 is_stmt 0 view .LVU502
ARM GAS  /tmp/ccb2UCzb.s 			page 64


 1540 016c 4FF4FA74 		mov	r4, #500
 1541              		.loc 1 310 10 view .LVU503
 1542 0170 2F4E     		ldr	r6, .L147+24
 1543 0172 294D     		ldr	r5, .L147
 1544              		.loc 1 310 7 view .LVU504
 1545 0174 01E0     		b	.L120
 1546              	.LVL144:
 1547              	.L146:
 1548              		.loc 1 310 73 discriminator 1 view .LVU505
 1549 0176 013C     		subs	r4, r4, #1
 1550 0178 09D0     		beq	.L113
 1551              	.L120:
 1552              		.loc 1 310 84 is_stmt 1 discriminator 2 view .LVU506
 1553              		.loc 1 310 7 discriminator 2 view .LVU507
 1554              		.loc 1 310 10 is_stmt 0 discriminator 2 view .LVU508
 1555 017a 3146     		mov	r1, r6
 1556 017c 2846     		mov	r0, r5
 1557 017e FFF7FEFF 		bl	I2C_CheckEvent
 1558              	.LVL145:
 1559              		.loc 1 310 7 discriminator 2 view .LVU509
 1560 0182 0028     		cmp	r0, #0
 1561 0184 F7D0     		beq	.L146
 311:../application/Src/i2c.c **** 	if (ticks == 0) return -1;
 312:../application/Src/i2c.c **** 	ticks = I2C_TIMEOUT;
 313:../application/Src/i2c.c **** 	
 314:../application/Src/i2c.c **** 	return 0;
 1562              		.loc 1 314 9 view .LVU510
 1563 0186 0020     		movs	r0, #0
 315:../application/Src/i2c.c **** }
 1564              		.loc 1 315 1 view .LVU511
 1565 0188 11B0     		add	sp, sp, #68
 1566              	.LCFI12:
 1567              		.cfi_remember_state
 1568              		.cfi_def_cfa_offset 28
 1569              		@ sp needed
 1570 018a BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 1571              	.LVL146:
 1572              	.L113:
 1573              	.LCFI13:
 1574              		.cfi_restore_state
 281:../application/Src/i2c.c **** 	ticks = I2C_TIMEOUT;
 1575              		.loc 1 281 25 view .LVU512
 1576 018e 4FF0FF30 		mov	r0, #-1
 1577              		.loc 1 315 1 view .LVU513
 1578 0192 11B0     		add	sp, sp, #68
 1579              	.LCFI14:
 1580              		.cfi_remember_state
 1581              		.cfi_def_cfa_offset 28
 1582              		@ sp needed
 1583 0194 BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 1584              	.LVL147:
 1585              	.L138:
 1586              	.LCFI15:
 1587              		.cfi_restore_state
 267:../application/Src/i2c.c **** 	{
 1588              		.loc 1 267 2 is_stmt 1 view .LVU514
 269:../application/Src/i2c.c **** 		I2C2->CR1 &= ~I2C_CR1_SWRST;
ARM GAS  /tmp/ccb2UCzb.s 			page 65


 1589              		.loc 1 269 3 view .LVU515
 269:../application/Src/i2c.c **** 		I2C2->CR1 &= ~I2C_CR1_SWRST;
 1590              		.loc 1 269 13 is_stmt 0 view .LVU516
 1591 0198 B8F80030 		ldrh	r3, [r8]
 1592              	.LBB92:
 1593              	.LBB93:
  34:../application/Src/i2c.c **** 	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_DMA1, ENABLE);	
 1594              		.loc 1 34 2 view .LVU517
 1595 019c 0121     		movs	r1, #1
 1596              	.LBE93:
 1597              	.LBE92:
 269:../application/Src/i2c.c **** 		I2C2->CR1 &= ~I2C_CR1_SWRST;
 1598              		.loc 1 269 13 view .LVU518
 1599 019e 6FEA4343 		mvn	r3, r3, lsl #17
 1600 01a2 6FEA5343 		mvn	r3, r3, lsr #17
 1601 01a6 9BB2     		uxth	r3, r3
 1602 01a8 A8F80030 		strh	r3, [r8]	@ movhi
 270:../application/Src/i2c.c **** 		I2C_Start();
 1603              		.loc 1 270 3 is_stmt 1 view .LVU519
 270:../application/Src/i2c.c **** 		I2C_Start();
 1604              		.loc 1 270 13 is_stmt 0 view .LVU520
 1605 01ac B8F80030 		ldrh	r3, [r8]
 1606              	.LBB104:
 1607              	.LBB102:
  34:../application/Src/i2c.c **** 	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_DMA1, ENABLE);	
 1608              		.loc 1 34 2 view .LVU521
 1609 01b0 4FF48000 		mov	r0, #4194304
 1610              	.LBE102:
 1611              	.LBE104:
 270:../application/Src/i2c.c **** 		I2C_Start();
 1612              		.loc 1 270 13 view .LVU522
 1613 01b4 C3F30E03 		ubfx	r3, r3, #0, #15
 1614 01b8 A8F80030 		strh	r3, [r8]	@ movhi
 271:../application/Src/i2c.c **** 		//return -1;
 1615              		.loc 1 271 3 is_stmt 1 view .LVU523
 1616              	.LBB105:
 1617              	.LBI92:
  32:../application/Src/i2c.c **** {
 1618              		.loc 1 32 6 view .LVU524
 1619              	.LBB103:
  34:../application/Src/i2c.c **** 	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_DMA1, ENABLE);	
 1620              		.loc 1 34 2 view .LVU525
 1621 01bc FFF7FEFF 		bl	RCC_APB1PeriphClockCmd
 1622              	.LVL148:
  35:../application/Src/i2c.c **** 
 1623              		.loc 1 35 2 view .LVU526
 1624 01c0 0121     		movs	r1, #1
 1625 01c2 0846     		mov	r0, r1
 1626 01c4 FFF7FEFF 		bl	RCC_AHBPeriphClockCmd
 1627              	.LVL149:
  37:../application/Src/i2c.c **** 	
 1628              		.loc 1 37 2 view .LVU527
  39:../application/Src/i2c.c **** 	I2C_InitStructure.I2C_AcknowledgedAddress = I2C_AcknowledgedAddress_7bit;
 1629              		.loc 1 39 2 view .LVU528
  40:../application/Src/i2c.c **** 	I2C_InitStructure.I2C_ClockSpeed = 400000;
 1630              		.loc 1 40 2 view .LVU529
  40:../application/Src/i2c.c **** 	I2C_InitStructure.I2C_ClockSpeed = 400000;
ARM GAS  /tmp/ccb2UCzb.s 			page 66


 1631              		.loc 1 40 44 is_stmt 0 view .LVU530
 1632 01c8 4FF48041 		mov	r1, #16384
  43:../application/Src/i2c.c **** 	I2C_InitStructure.I2C_OwnAddress1 = 0x07;	
 1633              		.loc 1 43 29 view .LVU531
 1634 01cc 4FF08040 		mov	r0, #1073741824
 1635 01d0 184B     		ldr	r3, .L147+28
  41:../application/Src/i2c.c **** 	I2C_InitStructure.I2C_DutyCycle = I2C_DutyCycle_16_9;
 1636              		.loc 1 41 35 view .LVU532
 1637 01d2 194A     		ldr	r2, .L147+32
  40:../application/Src/i2c.c **** 	I2C_InitStructure.I2C_ClockSpeed = 400000;
 1638              		.loc 1 40 44 view .LVU533
 1639 01d4 ADF81010 		strh	r1, [sp, #16]	@ movhi
  41:../application/Src/i2c.c **** 	I2C_InitStructure.I2C_DutyCycle = I2C_DutyCycle_16_9;
 1640              		.loc 1 41 2 is_stmt 1 view .LVU534
  43:../application/Src/i2c.c **** 	I2C_InitStructure.I2C_OwnAddress1 = 0x07;	
 1641              		.loc 1 43 29 is_stmt 0 view .LVU535
 1642 01d8 0290     		str	r0, [sp, #8]
  45:../application/Src/i2c.c **** 	I2C_Cmd(I2C2,ENABLE);
 1643              		.loc 1 45 2 view .LVU536
 1644 01da 01A9     		add	r1, sp, #4
 1645 01dc 00F5B040 		add	r0, r0, #22528
  43:../application/Src/i2c.c **** 	I2C_InitStructure.I2C_OwnAddress1 = 0x07;	
 1646              		.loc 1 43 29 view .LVU537
 1647 01e0 0393     		str	r3, [sp, #12]
  41:../application/Src/i2c.c **** 	I2C_InitStructure.I2C_DutyCycle = I2C_DutyCycle_16_9;
 1648              		.loc 1 41 35 view .LVU538
 1649 01e2 0192     		str	r2, [sp, #4]
  42:../application/Src/i2c.c **** 	I2C_InitStructure.I2C_Mode = I2C_Mode_I2C;
 1650              		.loc 1 42 2 is_stmt 1 view .LVU539
  43:../application/Src/i2c.c **** 	I2C_InitStructure.I2C_OwnAddress1 = 0x07;	
 1651              		.loc 1 43 2 view .LVU540
  44:../application/Src/i2c.c **** 	I2C_Init(I2C2,&I2C_InitStructure);
 1652              		.loc 1 44 2 view .LVU541
  45:../application/Src/i2c.c **** 	I2C_Cmd(I2C2,ENABLE);
 1653              		.loc 1 45 2 view .LVU542
 1654 01e4 FFF7FEFF 		bl	I2C_Init
 1655              	.LVL150:
  46:../application/Src/i2c.c **** 	
 1656              		.loc 1 46 2 view .LVU543
 1657 01e8 0121     		movs	r1, #1
 1658 01ea 0B48     		ldr	r0, .L147
 1659 01ec FFF7FEFF 		bl	I2C_Cmd
 1660              	.LVL151:
  48:../application/Src/i2c.c **** 	NVIC_EnableIRQ (I2C2_ER_IRQn);
 1661              		.loc 1 48 2 view .LVU544
 1662 01f0 0122     		movs	r2, #1
 1663 01f2 4FF48071 		mov	r1, #256
 1664 01f6 0848     		ldr	r0, .L147
 1665 01f8 FFF7FEFF 		bl	I2C_ITConfig
 1666              	.LVL152:
  49:../application/Src/i2c.c **** 	NVIC_SetPriority(I2C2_ER_IRQn,2);
 1667              		.loc 1 49 2 view .LVU545
 1668              	.LBB94:
 1669              	.LBI94:
1502:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 1670              		.loc 2 1502 22 view .LVU546
 1671              	.LBB95:
ARM GAS  /tmp/ccb2UCzb.s 			page 67


1504:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
 1672              		.loc 2 1504 3 view .LVU547
1504:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
 1673              		.loc 2 1504 39 is_stmt 0 view .LVU548
 1674 01fc 0421     		movs	r1, #4
 1675              	.LBE95:
 1676              	.LBE94:
 1677              	.LBB97:
 1678              	.LBB98:
 1679              		.loc 2 1591 32 view .LVU549
 1680 01fe 2022     		movs	r2, #32
 1681              	.LBE98:
 1682              	.LBE97:
 1683              	.LBB100:
 1684              	.LBB96:
1504:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
 1685              		.loc 2 1504 39 view .LVU550
 1686 0200 084B     		ldr	r3, .L147+12
 1687 0202 5960     		str	r1, [r3, #4]
 1688              	.LVL153:
1504:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
 1689              		.loc 2 1504 39 view .LVU551
 1690              	.LBE96:
 1691              	.LBE100:
  50:../application/Src/i2c.c **** }
 1692              		.loc 1 50 2 is_stmt 1 view .LVU552
 1693              	.LBB101:
 1694              	.LBI97:
1586:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 1695              		.loc 2 1586 22 view .LVU553
 1696              	.LBB99:
1588:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****     SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set 
 1697              		.loc 2 1588 3 view .LVU554
 1698              		.loc 2 1591 5 view .LVU555
 1699              		.loc 2 1591 32 is_stmt 0 view .LVU556
 1700 0204 83F82223 		strb	r2, [r3, #802]
 1701              	.LVL154:
 1702              		.loc 2 1591 32 view .LVU557
 1703              	.LBE99:
 1704              	.LBE101:
 1705              	.LBE103:
 1706              	.LBE105:
 274:../application/Src/i2c.c **** 
 1707              		.loc 1 274 2 is_stmt 1 view .LVU558
 277:../application/Src/i2c.c ****  
 1708              		.loc 1 277 2 view .LVU559
 277:../application/Src/i2c.c ****  
 1709              		.loc 1 277 5 is_stmt 0 view .LVU560
 1710 0208 002F     		cmp	r7, #0
 1711 020a 3FF448AF 		beq	.L107
 1712              	.L140:
 277:../application/Src/i2c.c ****  
 1713              		.loc 1 277 12 is_stmt 1 discriminator 1 view .LVU561
 1714 020e 0121     		movs	r1, #1
 1715 0210 0148     		ldr	r0, .L147
 1716 0212 FFF7FEFF 		bl	I2C_DMALastTransferCmd
 1717              	.LVL155:
ARM GAS  /tmp/ccb2UCzb.s 			page 68


 1718 0216 42E7     		b	.L107
 1719              	.L148:
 1720              		.align	2
 1721              	.L147:
 1722 0218 00580040 		.word	1073764352
 1723 021c 58000240 		.word	1073872984
 1724 0220 10580040 		.word	1073764368
 1725 0224 00E100E0 		.word	-536813312
 1726 0228 84000700 		.word	458884
 1727 022c 01000300 		.word	196609
 1728 0230 02000300 		.word	196610
 1729 0234 07000004 		.word	67108871
 1730 0238 801A0600 		.word	400000
 1731 023c 82000700 		.word	458882
 1732              		.cfi_endproc
 1733              	.LFE33:
 1735              		.text
 1736              	.Letext0:
 1737              		.file 3 "../Drivers/CMSIS/CM3/DeviceSupport/ST/STM32F10x/stm32f10x.h"
 1738              		.file 4 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 1739              		.file 5 "../Drivers/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.h"
 1740              		.file 6 "../Drivers/STM32F10x_StdPeriph_Driver/inc/stm32f10x_dma.h"
 1741              		.file 7 "../Drivers/STM32F10x_StdPeriph_Driver/inc/stm32f10x_i2c.h"
 1742              		.file 8 "../Drivers/STM32F10x_StdPeriph_Driver/inc/stm32f10x_rcc.h"
ARM GAS  /tmp/ccb2UCzb.s 			page 69


DEFINED SYMBOLS
                            *ABS*:0000000000000000 i2c.c
     /tmp/ccb2UCzb.s:16     .text.I2C_Start:0000000000000000 $t
     /tmp/ccb2UCzb.s:25     .text.I2C_Start:0000000000000000 I2C_Start
     /tmp/ccb2UCzb.s:144    .text.I2C_Start:000000000000005c $d
     /tmp/ccb2UCzb.s:152    .text.I2C_WriteBlocking:0000000000000000 $t
     /tmp/ccb2UCzb.s:160    .text.I2C_WriteBlocking:0000000000000000 I2C_WriteBlocking
     /tmp/ccb2UCzb.s:382    .text.I2C_WriteBlocking:00000000000000ec $d
     /tmp/ccb2UCzb.s:390    .text.I2C_ReadBlocking:0000000000000000 $t
     /tmp/ccb2UCzb.s:398    .text.I2C_ReadBlocking:0000000000000000 I2C_ReadBlocking
     /tmp/ccb2UCzb.s:749    .text.I2C_ReadBlocking:0000000000000184 $d
     /tmp/ccb2UCzb.s:760    .text.I2C_WriteNonBlocking:0000000000000000 $t
     /tmp/ccb2UCzb.s:768    .text.I2C_WriteNonBlocking:0000000000000000 I2C_WriteNonBlocking
     /tmp/ccb2UCzb.s:1145   .text.I2C_WriteNonBlocking:0000000000000134 $d
     /tmp/ccb2UCzb.s:1157   .text.I2C_ReadNonBlocking:0000000000000000 $t
     /tmp/ccb2UCzb.s:1165   .text.I2C_ReadNonBlocking:0000000000000000 I2C_ReadNonBlocking
     /tmp/ccb2UCzb.s:1722   .text.I2C_ReadNonBlocking:0000000000000218 $d

UNDEFINED SYMBOLS
RCC_APB1PeriphClockCmd
RCC_AHBPeriphClockCmd
I2C_Init
I2C_Cmd
I2C_ITConfig
I2C_DMACmd
I2C_AcknowledgeConfig
I2C_GenerateSTART
I2C_CheckEvent
I2C_Send7bitAddress
I2C_SendData
I2C_GenerateSTOP
I2C_GetFlagStatus
I2C_NACKPositionConfig
DMA_Init
DMA_ITConfig
DMA_Cmd
DMA_ClearFlag
I2C_DMALastTransferCmd
