$date
	Tue Apr 25 18:06:55 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_sbox $end
$var wire 8 ! out_Subed_tb [7:0] $end
$var parameter 32 " period $end
$var reg 8 # in_toSub_tb [7:0] $end
$scope module ob1 $end
$var wire 8 $ in_toSub [7:0] $end
$var wire 8 % out_Subed [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1010 "
$end
#0
$dumpvars
b111101 %
b10001011 $
b10001011 #
b111101 !
$end
#10
b110 !
b110 %
b10100101 #
b10100101 $
#20
b11111 !
b11111 %
b11001011 #
b11001011 $
#30
b101100 !
b101100 %
b1000010 #
b1000010 $
#40
b11011011 !
b11011011 %
b10011111 #
b10011111 $
#50
b11001010 !
b11001010 %
b10000 #
b10000 $
#60
b1000111 !
b1000111 %
b10110 #
b10110 $
#70
b10001011 !
b10001011 %
b11001110 #
b11001110 $
#80
b1101 !
b1101 %
b11110011 #
b11110011 $
#90
