$date
	Fri Apr 18 12:49:54 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test_conv $end
$var wire 64 ! y_out [63:0] $end
$var reg 32 " h_in [31:0] $end
$var reg 32 # x_in [31:0] $end
$scope module uut $end
$var wire 32 $ h_in [31:0] $end
$var wire 32 % x_in [31:0] $end
$var reg 64 & y_out [63:0] $end
$var integer 32 ' i [31:0] $end
$var integer 32 ( j [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1000 (
b10000 '
b0 &
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#10000
b100100011010001010110011110000111011001010100001100100001 !
b100100011010001010110011110000111011001010100001100100001 &
b1000 (
b10000 '
b11111111111111111111111111111111 "
b11111111111111111111111111111111 $
b11111111111111111111111111111111 #
b11111111111111111111111111111111 %
#20000
b100001111100011001000101100011001000010101000110110001111000 !
b100001111100011001000101100011001000010101000110110001111000 &
b1000 (
b10000 '
b10000111011001010100001100100001 "
b10000111011001010100001100100001 $
b10010001101000101011001111000 #
b10010001101000101011001111000 %
#30000
b100100011010001010110011110000000000000000000000000000000 !
b100100011010001010110011110000000000000000000000000000000 &
b1000 (
b10000 '
b10010001101000101011001111000 "
b10010001101000101011001111000 $
b10000000000000000000000000000 #
b10000000000000000000000000000 %
#40000
b1000 (
b10000 '
b10000000000000000000000000000 "
b10000000000000000000000000000 $
b10010001101000101011001111000 #
b10010001101000101011001111000 %
#50000
