#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Mon Jun 13 20:07:09 2016
# Process ID: 8972
# Log file: C:/Users/pc/Desktop/lab45/lab4_2/vivado.log
# Journal file: C:/Users/pc/Desktop/lab45/lab4_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/pc/Desktop/lab45/lab4_2/lab4_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 713.801 ; gain = 143.520
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1157-1
Top: lab4_2
WARNING: [Synth 8-2611] redeclaration of ansi port NEXT_ZERO is not allowed [C:/Users/pc/Desktop/lab45/lab4_2/lab4_2.srcs/sources_1/new/lab4_2.v:29]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:01:00 ; elapsed = 00:10:32 . Memory (MB): peak = 749.734 ; gain = 574.957
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'lab4_2' [C:/Users/pc/Desktop/lab45/lab4_2/lab4_2.srcs/sources_1/new/lab4_2.v:23]
	Parameter WIDTH0 bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Register' [C:/Users/pc/Desktop/lab45/lab4_2/lab4_2.srcs/sources_1/new/Register.v:23]
	Parameter WIDTH bound to: 16 - type: integer 
WARNING: [Synth 8-567] referenced signal 'd' should be on the sensitivity list [C:/Users/pc/Desktop/lab45/lab4_2/lab4_2.srcs/sources_1/new/Register.v:28]
INFO: [Synth 8-256] done synthesizing module 'Register' (1#1) [C:/Users/pc/Desktop/lab45/lab4_2/lab4_2.srcs/sources_1/new/Register.v:23]
INFO: [Synth 8-638] synthesizing module 'adder' [C:/Users/pc/Desktop/lab45/lab4_2/lab4_2.srcs/sources_1/new/adder.v:23]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder' (2#1) [C:/Users/pc/Desktop/lab45/lab4_2/lab4_2.srcs/sources_1/new/adder.v:23]
INFO: [Synth 8-638] synthesizing module 'MUX21' [C:/Users/pc/Desktop/lab45/lab4_2/lab4_2.srcs/sources_1/new/MUX21.v:23]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUX21' (3#1) [C:/Users/pc/Desktop/lab45/lab4_2/lab4_2.srcs/sources_1/new/MUX21.v:23]
INFO: [Synth 8-638] synthesizing module 'comparator' [C:/Users/pc/Desktop/lab45/lab4_2/lab4_2.srcs/sources_1/new/comparator.v:23]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'comparator' (4#1) [C:/Users/pc/Desktop/lab45/lab4_2/lab4_2.srcs/sources_1/new/comparator.v:23]
INFO: [Synth 8-638] synthesizing module 'rom' [C:/Users/pc/Desktop/lab45/lab4_2/lab4_2.srcs/sources_1/new/rom.v:23]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'C:\Users\pc\Desktop\lab45\lab4_2\lab4_2.srcs\sources_1\new\ROM_data.txt' is read successfully [C:/Users/pc/Desktop/lab45/lab4_2/lab4_2.srcs/sources_1/new/rom.v:29]
INFO: [Synth 8-256] done synthesizing module 'rom' (5#1) [C:/Users/pc/Desktop/lab45/lab4_2/lab4_2.srcs/sources_1/new/rom.v:23]
INFO: [Synth 8-256] done synthesizing module 'lab4_2' (6#1) [C:/Users/pc/Desktop/lab45/lab4_2/lab4_2.srcs/sources_1/new/lab4_2.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:01 ; elapsed = 00:10:32 . Memory (MB): peak = 773.914 ; gain = 599.137
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:01 ; elapsed = 00:10:32 . Memory (MB): peak = 773.914 ; gain = 599.137
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:01:26 ; elapsed = 00:10:50 . Memory (MB): peak = 1264.504 ; gain = 1089.727
17 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 1264.504 ; gain = 521.168
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jun 13 20:44:01 2016...
