TMS320C2000 Assembler PC v22.6.0 Tue Dec 20 15:55:13 2022

Copyright (c) 1996-2018 Texas Instruments Incorporated
clllc_clatasks.asm                                                   PAGE    1

       1              ;***************************************************************
       2              ;* TMS320x280xx Control Law Accelerator G3 C/C++ Codegen                               PC v22.6.0.LTS *
       3              ;* Date/Time created: Tue Dec 20 15:55:13 2022                 *
       4              ;***************************************************************
       5                      .compiler_opts --abi=eabi --cla_support=cla2 --diag_wrap=off --float_support=fpu64 --hll_source=on --
       6              
       7              $C$DW$CU        .dwtag  DW_TAG_compile_unit
       8                      .dwattr $C$DW$CU, DW_AT_name("../clllc/clllc_clatasks.cla")
       9                      .dwattr $C$DW$CU, DW_AT_producer("TI TMS320x280xx Control Law Accelerator G3 C/C++ Codegen PC v22.6.0
      10                      .dwattr $C$DW$CU, DW_AT_TI_version(0x01)
      11                      .dwattr $C$DW$CU, DW_AT_comp_dir("C:\Users\gerar\workspace_v12\7.4kW_OBC_F28003x\RELEASE")
      12              $C$DW$1 .dwtag  DW_TAG_variable
      13                      .dwattr $C$DW$1, DW_AT_name("CLLLC_ModulationMode")
      14                      .dwattr $C$DW$1, DW_AT_linkage_name("CLLLC_ModulationMode")
      15                      .dwattr $C$DW$1, DW_AT_type(*$C$DW$T$35)
      16                      .dwattr $C$DW$1, DW_AT_declaration
      17                      .dwattr $C$DW$1, DW_AT_external
      18                      .dwattr $C$DW$1, DW_AT_decl_file("..\clllc\clllc.h")
      19                      .dwattr $C$DW$1, DW_AT_decl_line(0x118)
      20                      .dwattr $C$DW$1, DW_AT_decl_column(0x27)
      21              
      22              $C$DW$2 .dwtag  DW_TAG_variable
      23                      .dwattr $C$DW$2, DW_AT_name("CLLLC_gv")
      24                      .dwattr $C$DW$2, DW_AT_linkage_name("CLLLC_gv")
      25                      .dwattr $C$DW$2, DW_AT_type(*$C$DW$T$33)
      26                      .dwattr $C$DW$2, DW_AT_declaration
      27                      .dwattr $C$DW$2, DW_AT_external
      28                      .dwattr $C$DW$2, DW_AT_decl_file("..\clllc\clllc.h")
      29                      .dwattr $C$DW$2, DW_AT_decl_line(0x134)
      30                      .dwattr $C$DW$2, DW_AT_decl_column(0x11)
      31              
      32              $C$DW$3 .dwtag  DW_TAG_variable
      33                      .dwattr $C$DW$3, DW_AT_name("CLLLC_gvOut")
      34                      .dwattr $C$DW$3, DW_AT_linkage_name("CLLLC_gvOut")
      35                      .dwattr $C$DW$3, DW_AT_type(*$C$DW$T$19)
      36                      .dwattr $C$DW$3, DW_AT_declaration
      37                      .dwattr $C$DW$3, DW_AT_external
      38                      .dwattr $C$DW$3, DW_AT_decl_file("..\clllc\clllc.h")
      39                      .dwattr $C$DW$3, DW_AT_decl_line(0x135)
      40                      .dwattr $C$DW$3, DW_AT_decl_column(0x12)
      41              
      42              $C$DW$4 .dwtag  DW_TAG_variable
      43                      .dwattr $C$DW$4, DW_AT_name("CLLLC_gvError")
      44                      .dwattr $C$DW$4, DW_AT_linkage_name("CLLLC_gvError")
      45                      .dwattr $C$DW$4, DW_AT_type(*$C$DW$T$19)
      46                      .dwattr $C$DW$4, DW_AT_declaration
      47                      .dwattr $C$DW$4, DW_AT_external
      48                      .dwattr $C$DW$4, DW_AT_decl_file("..\clllc\clllc.h")
      49                      .dwattr $C$DW$4, DW_AT_decl_line(0x136)
      50                      .dwattr $C$DW$4, DW_AT_decl_column(0x12)
      51              
      52              $C$DW$5 .dwtag  DW_TAG_variable
      53                      .dwattr $C$DW$5, DW_AT_name("CLLLC_gvPartialComputedValue")
      54                      .dwattr $C$DW$5, DW_AT_linkage_name("CLLLC_gvPartialComputedValue")
      55                      .dwattr $C$DW$5, DW_AT_type(*$C$DW$T$19)
TMS320C2000 Assembler PC v22.6.0 Tue Dec 20 15:55:13 2022

Copyright (c) 1996-2018 Texas Instruments Incorporated
clllc_clatasks.asm                                                   PAGE    2

      56                      .dwattr $C$DW$5, DW_AT_declaration
      57                      .dwattr $C$DW$5, DW_AT_external
      58                      .dwattr $C$DW$5, DW_AT_decl_file("..\clllc\clllc.h")
      59                      .dwattr $C$DW$5, DW_AT_decl_line(0x137)
      60                      .dwattr $C$DW$5, DW_AT_decl_column(0x12)
      61              
      62              $C$DW$6 .dwtag  DW_TAG_variable
      63                      .dwattr $C$DW$6, DW_AT_name("CLLLC_closeGvLoop")
      64                      .dwattr $C$DW$6, DW_AT_linkage_name("CLLLC_closeGvLoop")
      65                      .dwattr $C$DW$6, DW_AT_type(*$C$DW$T$23)
      66                      .dwattr $C$DW$6, DW_AT_declaration
      67                      .dwattr $C$DW$6, DW_AT_external
      68                      .dwattr $C$DW$6, DW_AT_decl_file("..\clllc\clllc.h")
      69                      .dwattr $C$DW$6, DW_AT_decl_line(0x13d)
      70                      .dwattr $C$DW$6, DW_AT_decl_column(0x10)
      71              
      72              $C$DW$7 .dwtag  DW_TAG_variable
      73                      .dwattr $C$DW$7, DW_AT_name("CLLLC_clearTrip")
      74                      .dwattr $C$DW$7, DW_AT_linkage_name("CLLLC_clearTrip")
      75                      .dwattr $C$DW$7, DW_AT_type(*$C$DW$T$23)
      76                      .dwattr $C$DW$7, DW_AT_declaration
      77                      .dwattr $C$DW$7, DW_AT_external
      78                      .dwattr $C$DW$7, DW_AT_decl_file("..\clllc\clllc.h")
      79                      .dwattr $C$DW$7, DW_AT_decl_line(0x13e)
      80                      .dwattr $C$DW$7, DW_AT_decl_column(0x10)
      81              
      82              $C$DW$8 .dwtag  DW_TAG_variable
      83                      .dwattr $C$DW$8, DW_AT_name("CLLLC_pwmFrequency_Hz")
      84                      .dwattr $C$DW$8, DW_AT_linkage_name("CLLLC_pwmFrequency_Hz")
      85                      .dwattr $C$DW$8, DW_AT_type(*$C$DW$T$19)
      86                      .dwattr $C$DW$8, DW_AT_declaration
      87                      .dwattr $C$DW$8, DW_AT_external
      88                      .dwattr $C$DW$8, DW_AT_decl_file("..\clllc\clllc.h")
      89                      .dwattr $C$DW$8, DW_AT_decl_line(0x140)
      90                      .dwattr $C$DW$8, DW_AT_decl_column(0x12)
      91              
      92              $C$DW$9 .dwtag  DW_TAG_variable
      93                      .dwattr $C$DW$9, DW_AT_name("CLLLC_pwmFrequencyPrev_Hz")
      94                      .dwattr $C$DW$9, DW_AT_linkage_name("CLLLC_pwmFrequencyPrev_Hz")
      95                      .dwattr $C$DW$9, DW_AT_type(*$C$DW$T$19)
      96                      .dwattr $C$DW$9, DW_AT_declaration
      97                      .dwattr $C$DW$9, DW_AT_external
      98                      .dwattr $C$DW$9, DW_AT_decl_file("..\clllc\clllc.h")
      99                      .dwattr $C$DW$9, DW_AT_decl_line(0x141)
     100                      .dwattr $C$DW$9, DW_AT_decl_column(0x12)
     101              
     102              $C$DW$10        .dwtag  DW_TAG_variable
     103                      .dwattr $C$DW$10, DW_AT_name("CLLLC_pwmPeriodRef_pu")
     104                      .dwattr $C$DW$10, DW_AT_linkage_name("CLLLC_pwmPeriodRef_pu")
     105                      .dwattr $C$DW$10, DW_AT_type(*$C$DW$T$19)
     106                      .dwattr $C$DW$10, DW_AT_declaration
     107                      .dwattr $C$DW$10, DW_AT_external
     108                      .dwattr $C$DW$10, DW_AT_decl_file("..\clllc\clllc.h")
     109                      .dwattr $C$DW$10, DW_AT_decl_line(0x143)
     110                      .dwattr $C$DW$10, DW_AT_decl_column(0x12)
TMS320C2000 Assembler PC v22.6.0 Tue Dec 20 15:55:13 2022

Copyright (c) 1996-2018 Texas Instruments Incorporated
clllc_clatasks.asm                                                   PAGE    3

     111              
     112              $C$DW$11        .dwtag  DW_TAG_variable
     113                      .dwattr $C$DW$11, DW_AT_name("CLLLC_pwmPeriod_pu")
     114                      .dwattr $C$DW$11, DW_AT_linkage_name("CLLLC_pwmPeriod_pu")
     115                      .dwattr $C$DW$11, DW_AT_type(*$C$DW$T$19)
     116                      .dwattr $C$DW$11, DW_AT_declaration
     117                      .dwattr $C$DW$11, DW_AT_external
     118                      .dwattr $C$DW$11, DW_AT_decl_file("..\clllc\clllc.h")
     119                      .dwattr $C$DW$11, DW_AT_decl_line(0x144)
     120                      .dwattr $C$DW$11, DW_AT_decl_column(0x12)
     121              
     122              $C$DW$12        .dwtag  DW_TAG_variable
     123                      .dwattr $C$DW$12, DW_AT_name("CLLLC_pwmPeriodMin_pu")
     124                      .dwattr $C$DW$12, DW_AT_linkage_name("CLLLC_pwmPeriodMin_pu")
     125                      .dwattr $C$DW$12, DW_AT_type(*$C$DW$T$19)
     126                      .dwattr $C$DW$12, DW_AT_declaration
     127                      .dwattr $C$DW$12, DW_AT_external
     128                      .dwattr $C$DW$12, DW_AT_decl_file("..\clllc\clllc.h")
     129                      .dwattr $C$DW$12, DW_AT_decl_line(0x146)
     130                      .dwattr $C$DW$12, DW_AT_decl_column(0x12)
     131              
     132              $C$DW$13        .dwtag  DW_TAG_variable
     133                      .dwattr $C$DW$13, DW_AT_name("CLLLC_pwmPeriodMax_ticks")
     134                      .dwattr $C$DW$13, DW_AT_linkage_name("CLLLC_pwmPeriodMax_ticks")
     135                      .dwattr $C$DW$13, DW_AT_type(*$C$DW$T$19)
     136                      .dwattr $C$DW$13, DW_AT_declaration
     137                      .dwattr $C$DW$13, DW_AT_external
     138                      .dwattr $C$DW$13, DW_AT_decl_file("..\clllc\clllc.h")
     139                      .dwattr $C$DW$13, DW_AT_decl_line(0x148)
     140                      .dwattr $C$DW$13, DW_AT_decl_column(0x12)
     141              
     142              $C$DW$14        .dwtag  DW_TAG_variable
     143                      .dwattr $C$DW$14, DW_AT_name("CLLLC_pwmPeriod_ticks")
     144                      .dwattr $C$DW$14, DW_AT_linkage_name("CLLLC_pwmPeriod_ticks")
     145                      .dwattr $C$DW$14, DW_AT_type(*$C$DW$T$39)
     146                      .dwattr $C$DW$14, DW_AT_declaration
     147                      .dwattr $C$DW$14, DW_AT_external
     148                      .dwattr $C$DW$14, DW_AT_decl_file("..\clllc\clllc.h")
     149                      .dwattr $C$DW$14, DW_AT_decl_line(0x149)
     150                      .dwattr $C$DW$14, DW_AT_decl_column(0x11)
     151              
     152              $C$DW$15        .dwtag  DW_TAG_variable
     153                      .dwattr $C$DW$15, DW_AT_name("CLLLC_iPrimSensed_pu")
     154                      .dwattr $C$DW$15, DW_AT_linkage_name("CLLLC_iPrimSensed_pu")
     155                      .dwattr $C$DW$15, DW_AT_type(*$C$DW$T$19)
     156                      .dwattr $C$DW$15, DW_AT_declaration
     157                      .dwattr $C$DW$15, DW_AT_external
     158                      .dwattr $C$DW$15, DW_AT_decl_file("..\clllc\clllc.h")
     159                      .dwattr $C$DW$15, DW_AT_decl_line(0x14f)
     160                      .dwattr $C$DW$15, DW_AT_decl_column(0x12)
     161              
     162              $C$DW$16        .dwtag  DW_TAG_variable
     163                      .dwattr $C$DW$16, DW_AT_name("CLLLC_iPrimSensedOffset_pu")
     164                      .dwattr $C$DW$16, DW_AT_linkage_name("CLLLC_iPrimSensedOffset_pu")
     165                      .dwattr $C$DW$16, DW_AT_type(*$C$DW$T$19)
TMS320C2000 Assembler PC v22.6.0 Tue Dec 20 15:55:13 2022

Copyright (c) 1996-2018 Texas Instruments Incorporated
clllc_clatasks.asm                                                   PAGE    4

     166                      .dwattr $C$DW$16, DW_AT_declaration
     167                      .dwattr $C$DW$16, DW_AT_external
     168                      .dwattr $C$DW$16, DW_AT_decl_file("..\clllc\clllc.h")
     169                      .dwattr $C$DW$16, DW_AT_decl_line(0x150)
     170                      .dwattr $C$DW$16, DW_AT_decl_column(0x12)
     171              
     172              $C$DW$17        .dwtag  DW_TAG_variable
     173                      .dwattr $C$DW$17, DW_AT_name("CLLLC_iPrimSensedCalIntercept_pu")
     174                      .dwattr $C$DW$17, DW_AT_linkage_name("CLLLC_iPrimSensedCalIntercept_pu")
     175                      .dwattr $C$DW$17, DW_AT_type(*$C$DW$T$19)
     176                      .dwattr $C$DW$17, DW_AT_declaration
     177                      .dwattr $C$DW$17, DW_AT_external
     178                      .dwattr $C$DW$17, DW_AT_decl_file("..\clllc\clllc.h")
     179                      .dwattr $C$DW$17, DW_AT_decl_line(0x151)
     180                      .dwattr $C$DW$17, DW_AT_decl_column(0x12)
     181              
     182              $C$DW$18        .dwtag  DW_TAG_variable
     183                      .dwattr $C$DW$18, DW_AT_name("CLLLC_iPrimSensedCalXvariable_pu")
     184                      .dwattr $C$DW$18, DW_AT_linkage_name("CLLLC_iPrimSensedCalXvariable_pu")
     185                      .dwattr $C$DW$18, DW_AT_type(*$C$DW$T$19)
     186                      .dwattr $C$DW$18, DW_AT_declaration
     187                      .dwattr $C$DW$18, DW_AT_external
     188                      .dwattr $C$DW$18, DW_AT_decl_file("..\clllc\clllc.h")
     189                      .dwattr $C$DW$18, DW_AT_decl_line(0x152)
     190                      .dwattr $C$DW$18, DW_AT_decl_column(0x12)
     191              
     192              $C$DW$19        .dwtag  DW_TAG_variable
     193                      .dwattr $C$DW$19, DW_AT_name("CLLLC_vPrimSensed_pu")
     194                      .dwattr $C$DW$19, DW_AT_linkage_name("CLLLC_vPrimSensed_pu")
     195                      .dwattr $C$DW$19, DW_AT_type(*$C$DW$T$19)
     196                      .dwattr $C$DW$19, DW_AT_declaration
     197                      .dwattr $C$DW$19, DW_AT_external
     198                      .dwattr $C$DW$19, DW_AT_decl_file("..\clllc\clllc.h")
     199                      .dwattr $C$DW$19, DW_AT_decl_line(0x15d)
     200                      .dwattr $C$DW$19, DW_AT_decl_column(0x12)
     201              
     202              $C$DW$20        .dwtag  DW_TAG_variable
     203                      .dwattr $C$DW$20, DW_AT_name("CLLLC_vPrimSensedOffset_pu")
     204                      .dwattr $C$DW$20, DW_AT_linkage_name("CLLLC_vPrimSensedOffset_pu")
     205                      .dwattr $C$DW$20, DW_AT_type(*$C$DW$T$19)
     206                      .dwattr $C$DW$20, DW_AT_declaration
     207                      .dwattr $C$DW$20, DW_AT_external
     208                      .dwattr $C$DW$20, DW_AT_decl_file("..\clllc\clllc.h")
     209                      .dwattr $C$DW$20, DW_AT_decl_line(0x15e)
     210                      .dwattr $C$DW$20, DW_AT_decl_column(0x12)
     211              
     212              $C$DW$21        .dwtag  DW_TAG_variable
     213                      .dwattr $C$DW$21, DW_AT_name("CLLLC_pwmDutyPrimRef_pu")
     214                      .dwattr $C$DW$21, DW_AT_linkage_name("CLLLC_pwmDutyPrimRef_pu")
     215                      .dwattr $C$DW$21, DW_AT_type(*$C$DW$T$19)
     216                      .dwattr $C$DW$21, DW_AT_declaration
     217                      .dwattr $C$DW$21, DW_AT_external
     218                      .dwattr $C$DW$21, DW_AT_decl_file("..\clllc\clllc.h")
     219                      .dwattr $C$DW$21, DW_AT_decl_line(0x165)
     220                      .dwattr $C$DW$21, DW_AT_decl_column(0x12)
TMS320C2000 Assembler PC v22.6.0 Tue Dec 20 15:55:13 2022

Copyright (c) 1996-2018 Texas Instruments Incorporated
clllc_clatasks.asm                                                   PAGE    5

     221              
     222              $C$DW$22        .dwtag  DW_TAG_variable
     223                      .dwattr $C$DW$22, DW_AT_name("CLLLC_pwmDutyPrim_pu")
     224                      .dwattr $C$DW$22, DW_AT_linkage_name("CLLLC_pwmDutyPrim_pu")
     225                      .dwattr $C$DW$22, DW_AT_type(*$C$DW$T$19)
     226                      .dwattr $C$DW$22, DW_AT_declaration
     227                      .dwattr $C$DW$22, DW_AT_external
     228                      .dwattr $C$DW$22, DW_AT_decl_file("..\clllc\clllc.h")
     229                      .dwattr $C$DW$22, DW_AT_decl_line(0x166)
     230                      .dwattr $C$DW$22, DW_AT_decl_column(0x12)
     231              
     232              $C$DW$23        .dwtag  DW_TAG_variable
     233                      .dwattr $C$DW$23, DW_AT_name("CLLLC_pwmDutyAPrim_ticks")
     234                      .dwattr $C$DW$23, DW_AT_linkage_name("CLLLC_pwmDutyAPrim_ticks")
     235                      .dwattr $C$DW$23, DW_AT_type(*$C$DW$T$39)
     236                      .dwattr $C$DW$23, DW_AT_declaration
     237                      .dwattr $C$DW$23, DW_AT_external
     238                      .dwattr $C$DW$23, DW_AT_decl_file("..\clllc\clllc.h")
     239                      .dwattr $C$DW$23, DW_AT_decl_line(0x167)
     240                      .dwattr $C$DW$23, DW_AT_decl_column(0x11)
     241              
     242              $C$DW$24        .dwtag  DW_TAG_variable
     243                      .dwattr $C$DW$24, DW_AT_name("CLLLC_pwmDutyBPrim_ticks")
     244                      .dwattr $C$DW$24, DW_AT_linkage_name("CLLLC_pwmDutyBPrim_ticks")
     245                      .dwattr $C$DW$24, DW_AT_type(*$C$DW$T$39)
     246                      .dwattr $C$DW$24, DW_AT_declaration
     247                      .dwattr $C$DW$24, DW_AT_external
     248                      .dwattr $C$DW$24, DW_AT_decl_file("..\clllc\clllc.h")
     249                      .dwattr $C$DW$24, DW_AT_decl_line(0x168)
     250                      .dwattr $C$DW$24, DW_AT_decl_column(0x11)
     251              
     252              $C$DW$25        .dwtag  DW_TAG_variable
     253                      .dwattr $C$DW$25, DW_AT_name("CLLLC_iSecSensed_pu")
     254                      .dwattr $C$DW$25, DW_AT_linkage_name("CLLLC_iSecSensed_pu")
     255                      .dwattr $C$DW$25, DW_AT_type(*$C$DW$T$19)
     256                      .dwattr $C$DW$25, DW_AT_declaration
     257                      .dwattr $C$DW$25, DW_AT_external
     258                      .dwattr $C$DW$25, DW_AT_decl_file("..\clllc\clllc.h")
     259                      .dwattr $C$DW$25, DW_AT_decl_line(0x176)
     260                      .dwattr $C$DW$25, DW_AT_decl_column(0x12)
     261              
     262              $C$DW$26        .dwtag  DW_TAG_variable
     263                      .dwattr $C$DW$26, DW_AT_name("CLLLC_iSecSensedOffset_pu")
     264                      .dwattr $C$DW$26, DW_AT_linkage_name("CLLLC_iSecSensedOffset_pu")
     265                      .dwattr $C$DW$26, DW_AT_type(*$C$DW$T$19)
     266                      .dwattr $C$DW$26, DW_AT_declaration
     267                      .dwattr $C$DW$26, DW_AT_external
     268                      .dwattr $C$DW$26, DW_AT_decl_file("..\clllc\clllc.h")
     269                      .dwattr $C$DW$26, DW_AT_decl_line(0x177)
     270                      .dwattr $C$DW$26, DW_AT_decl_column(0x12)
     271              
     272              $C$DW$27        .dwtag  DW_TAG_variable
     273                      .dwattr $C$DW$27, DW_AT_name("CLLLC_iSecSensedCalIntercept_pu")
     274                      .dwattr $C$DW$27, DW_AT_linkage_name("CLLLC_iSecSensedCalIntercept_pu")
     275                      .dwattr $C$DW$27, DW_AT_type(*$C$DW$T$19)
TMS320C2000 Assembler PC v22.6.0 Tue Dec 20 15:55:13 2022

Copyright (c) 1996-2018 Texas Instruments Incorporated
clllc_clatasks.asm                                                   PAGE    6

     276                      .dwattr $C$DW$27, DW_AT_declaration
     277                      .dwattr $C$DW$27, DW_AT_external
     278                      .dwattr $C$DW$27, DW_AT_decl_file("..\clllc\clllc.h")
     279                      .dwattr $C$DW$27, DW_AT_decl_line(0x178)
     280                      .dwattr $C$DW$27, DW_AT_decl_column(0x12)
     281              
     282              $C$DW$28        .dwtag  DW_TAG_variable
     283                      .dwattr $C$DW$28, DW_AT_name("CLLLC_iSecSensedCalXvariable_pu")
     284                      .dwattr $C$DW$28, DW_AT_linkage_name("CLLLC_iSecSensedCalXvariable_pu")
     285                      .dwattr $C$DW$28, DW_AT_type(*$C$DW$T$19)
     286                      .dwattr $C$DW$28, DW_AT_declaration
     287                      .dwattr $C$DW$28, DW_AT_external
     288                      .dwattr $C$DW$28, DW_AT_decl_file("..\clllc\clllc.h")
     289                      .dwattr $C$DW$28, DW_AT_decl_line(0x179)
     290                      .dwattr $C$DW$28, DW_AT_decl_column(0x12)
     291              
     292              $C$DW$29        .dwtag  DW_TAG_variable
     293                      .dwattr $C$DW$29, DW_AT_name("CLLLC_vSecSensed_pu")
     294                      .dwattr $C$DW$29, DW_AT_linkage_name("CLLLC_vSecSensed_pu")
     295                      .dwattr $C$DW$29, DW_AT_type(*$C$DW$T$19)
     296                      .dwattr $C$DW$29, DW_AT_declaration
     297                      .dwattr $C$DW$29, DW_AT_external
     298                      .dwattr $C$DW$29, DW_AT_decl_file("..\clllc\clllc.h")
     299                      .dwattr $C$DW$29, DW_AT_decl_line(0x181)
     300                      .dwattr $C$DW$29, DW_AT_decl_column(0x12)
     301              
     302              $C$DW$30        .dwtag  DW_TAG_variable
     303                      .dwattr $C$DW$30, DW_AT_name("CLLLC_vSecSensedOffset_pu")
     304                      .dwattr $C$DW$30, DW_AT_linkage_name("CLLLC_vSecSensedOffset_pu")
     305                      .dwattr $C$DW$30, DW_AT_type(*$C$DW$T$19)
     306                      .dwattr $C$DW$30, DW_AT_declaration
     307                      .dwattr $C$DW$30, DW_AT_external
     308                      .dwattr $C$DW$30, DW_AT_decl_file("..\clllc\clllc.h")
     309                      .dwattr $C$DW$30, DW_AT_decl_line(0x182)
     310                      .dwattr $C$DW$30, DW_AT_decl_column(0x12)
     311              
     312              $C$DW$31        .dwtag  DW_TAG_variable
     313                      .dwattr $C$DW$31, DW_AT_name("CLLLC_vSecRefSlewed_pu")
     314                      .dwattr $C$DW$31, DW_AT_linkage_name("CLLLC_vSecRefSlewed_pu")
     315                      .dwattr $C$DW$31, DW_AT_type(*$C$DW$T$19)
     316                      .dwattr $C$DW$31, DW_AT_declaration
     317                      .dwattr $C$DW$31, DW_AT_external
     318                      .dwattr $C$DW$31, DW_AT_decl_file("..\clllc\clllc.h")
     319                      .dwattr $C$DW$31, DW_AT_decl_line(0x186)
     320                      .dwattr $C$DW$31, DW_AT_decl_column(0x12)
     321              
     322              $C$DW$32        .dwtag  DW_TAG_variable
     323                      .dwattr $C$DW$32, DW_AT_name("CLLLC_pwmDutySec_pu")
     324                      .dwattr $C$DW$32, DW_AT_linkage_name("CLLLC_pwmDutySec_pu")
     325                      .dwattr $C$DW$32, DW_AT_type(*$C$DW$T$19)
     326                      .dwattr $C$DW$32, DW_AT_declaration
     327                      .dwattr $C$DW$32, DW_AT_external
     328                      .dwattr $C$DW$32, DW_AT_decl_file("..\clllc\clllc.h")
     329                      .dwattr $C$DW$32, DW_AT_decl_line(0x18a)
     330                      .dwattr $C$DW$32, DW_AT_decl_column(0x12)
TMS320C2000 Assembler PC v22.6.0 Tue Dec 20 15:55:13 2022

Copyright (c) 1996-2018 Texas Instruments Incorporated
clllc_clatasks.asm                                                   PAGE    7

     331              
     332              $C$DW$33        .dwtag  DW_TAG_variable
     333                      .dwattr $C$DW$33, DW_AT_name("CLLLC_pwmDutyASec_ticks")
     334                      .dwattr $C$DW$33, DW_AT_linkage_name("CLLLC_pwmDutyASec_ticks")
     335                      .dwattr $C$DW$33, DW_AT_type(*$C$DW$T$39)
     336                      .dwattr $C$DW$33, DW_AT_declaration
     337                      .dwattr $C$DW$33, DW_AT_external
     338                      .dwattr $C$DW$33, DW_AT_decl_file("..\clllc\clllc.h")
     339                      .dwattr $C$DW$33, DW_AT_decl_line(0x18b)
     340                      .dwattr $C$DW$33, DW_AT_decl_column(0x11)
     341              
     342              $C$DW$34        .dwtag  DW_TAG_variable
     343                      .dwattr $C$DW$34, DW_AT_name("CLLLC_pwmDutyBSec_ticks")
     344                      .dwattr $C$DW$34, DW_AT_linkage_name("CLLLC_pwmDutyBSec_ticks")
     345                      .dwattr $C$DW$34, DW_AT_type(*$C$DW$T$39)
     346                      .dwattr $C$DW$34, DW_AT_declaration
     347                      .dwattr $C$DW$34, DW_AT_external
     348                      .dwattr $C$DW$34, DW_AT_decl_file("..\clllc\clllc.h")
     349                      .dwattr $C$DW$34, DW_AT_decl_line(0x18c)
     350                      .dwattr $C$DW$34, DW_AT_decl_column(0x11)
     351              
     352              $C$DW$35        .dwtag  DW_TAG_variable
     353                      .dwattr $C$DW$35, DW_AT_name("CLLLC_pwmDutySecAdjust_pu")
     354                      .dwattr $C$DW$35, DW_AT_linkage_name("CLLLC_pwmDutySecAdjust_pu")
     355                      .dwattr $C$DW$35, DW_AT_type(*$C$DW$T$19)
     356                      .dwattr $C$DW$35, DW_AT_declaration
     357                      .dwattr $C$DW$35, DW_AT_external
     358                      .dwattr $C$DW$35, DW_AT_decl_file("..\clllc\clllc.h")
     359                      .dwattr $C$DW$35, DW_AT_decl_line(0x18d)
     360                      .dwattr $C$DW$35, DW_AT_decl_column(0x12)
     361              
     362              $C$DW$36        .dwtag  DW_TAG_variable
     363                      .dwattr $C$DW$36, DW_AT_name("CLLLC_pwmPhaseShiftPrimSecRef_ns")
     364                      .dwattr $C$DW$36, DW_AT_linkage_name("CLLLC_pwmPhaseShiftPrimSecRef_ns")
     365                      .dwattr $C$DW$36, DW_AT_type(*$C$DW$T$19)
     366                      .dwattr $C$DW$36, DW_AT_declaration
     367                      .dwattr $C$DW$36, DW_AT_external
     368                      .dwattr $C$DW$36, DW_AT_decl_file("..\clllc\clllc.h")
     369                      .dwattr $C$DW$36, DW_AT_decl_line(0x195)
     370                      .dwattr $C$DW$36, DW_AT_decl_column(0x12)
     371              
     372              $C$DW$37        .dwtag  DW_TAG_variable
     373                      .dwattr $C$DW$37, DW_AT_name("CLLLC_pwmPhaseShiftPrimSec_ns")
     374                      .dwattr $C$DW$37, DW_AT_linkage_name("CLLLC_pwmPhaseShiftPrimSec_ns")
     375                      .dwattr $C$DW$37, DW_AT_type(*$C$DW$T$19)
     376                      .dwattr $C$DW$37, DW_AT_declaration
     377                      .dwattr $C$DW$37, DW_AT_external
     378                      .dwattr $C$DW$37, DW_AT_decl_file("..\clllc\clllc.h")
     379                      .dwattr $C$DW$37, DW_AT_decl_line(0x196)
     380                      .dwattr $C$DW$37, DW_AT_decl_column(0x12)
     381              
     382              $C$DW$38        .dwtag  DW_TAG_variable
     383                      .dwattr $C$DW$38, DW_AT_name("CLLLC_pwmPhaseShiftPrimSec_ticks")
     384                      .dwattr $C$DW$38, DW_AT_linkage_name("CLLLC_pwmPhaseShiftPrimSec_ticks")
     385                      .dwattr $C$DW$38, DW_AT_type(*$C$DW$T$23)
TMS320C2000 Assembler PC v22.6.0 Tue Dec 20 15:55:13 2022

Copyright (c) 1996-2018 Texas Instruments Incorporated
clllc_clatasks.asm                                                   PAGE    8

     386                      .dwattr $C$DW$38, DW_AT_declaration
     387                      .dwattr $C$DW$38, DW_AT_external
     388                      .dwattr $C$DW$38, DW_AT_decl_file("..\clllc\clllc.h")
     389                      .dwattr $C$DW$38, DW_AT_decl_line(0x197)
     390                      .dwattr $C$DW$38, DW_AT_decl_column(0x10)
     391              
     392              $C$DW$39        .dwtag  DW_TAG_variable
     393                      .dwattr $C$DW$39, DW_AT_name("CLLLC_pwmPhaseShiftPrimSec_countDirection")
     394                      .dwattr $C$DW$39, DW_AT_linkage_name("CLLLC_pwmPhaseShiftPrimSec_countDirection")
     395                      .dwattr $C$DW$39, DW_AT_type(*$C$DW$T$52)
     396                      .dwattr $C$DW$39, DW_AT_declaration
     397                      .dwattr $C$DW$39, DW_AT_external
     398                      .dwattr $C$DW$39, DW_AT_decl_file("..\clllc\clllc.h")
     399                      .dwattr $C$DW$39, DW_AT_decl_line(0x198)
     400                      .dwattr $C$DW$39, DW_AT_decl_column(0x10)
     401              
     402              $C$DW$40        .dwtag  DW_TAG_variable
     403                      .dwattr $C$DW$40, DW_AT_name("CLLLC_pwmPhaseShiftPrimLegsRef_pu")
     404                      .dwattr $C$DW$40, DW_AT_linkage_name("CLLLC_pwmPhaseShiftPrimLegsRef_pu")
     405                      .dwattr $C$DW$40, DW_AT_type(*$C$DW$T$19)
     406                      .dwattr $C$DW$40, DW_AT_declaration
     407                      .dwattr $C$DW$40, DW_AT_external
     408                      .dwattr $C$DW$40, DW_AT_decl_file("..\clllc\clllc.h")
     409                      .dwattr $C$DW$40, DW_AT_decl_line(0x19a)
     410                      .dwattr $C$DW$40, DW_AT_decl_column(0x12)
     411              
     412              $C$DW$41        .dwtag  DW_TAG_variable
     413                      .dwattr $C$DW$41, DW_AT_name("CLLLC_pwmPhaseShiftPrimLegs_pu")
     414                      .dwattr $C$DW$41, DW_AT_linkage_name("CLLLC_pwmPhaseShiftPrimLegs_pu")
     415                      .dwattr $C$DW$41, DW_AT_type(*$C$DW$T$19)
     416                      .dwattr $C$DW$41, DW_AT_declaration
     417                      .dwattr $C$DW$41, DW_AT_external
     418                      .dwattr $C$DW$41, DW_AT_decl_file("..\clllc\clllc.h")
     419                      .dwattr $C$DW$41, DW_AT_decl_line(0x19b)
     420                      .dwattr $C$DW$41, DW_AT_decl_column(0x12)
     421              
     422              $C$DW$42        .dwtag  DW_TAG_variable
     423                      .dwattr $C$DW$42, DW_AT_name("CLLLC_pwmPhaseShiftPrimLegs_ns")
     424                      .dwattr $C$DW$42, DW_AT_linkage_name("CLLLC_pwmPhaseShiftPrimLegs_ns")
     425                      .dwattr $C$DW$42, DW_AT_type(*$C$DW$T$19)
     426                      .dwattr $C$DW$42, DW_AT_declaration
     427                      .dwattr $C$DW$42, DW_AT_external
     428                      .dwattr $C$DW$42, DW_AT_decl_file("..\clllc\clllc.h")
     429                      .dwattr $C$DW$42, DW_AT_decl_line(0x19c)
     430                      .dwattr $C$DW$42, DW_AT_decl_column(0x12)
     431              
     432              $C$DW$43        .dwtag  DW_TAG_variable
     433                      .dwattr $C$DW$43, DW_AT_name("CLLLC_pwmPhaseShiftPrimLegs_ticks")
     434                      .dwattr $C$DW$43, DW_AT_linkage_name("CLLLC_pwmPhaseShiftPrimLegs_ticks")
     435                      .dwattr $C$DW$43, DW_AT_type(*$C$DW$T$23)
     436                      .dwattr $C$DW$43, DW_AT_declaration
     437                      .dwattr $C$DW$43, DW_AT_external
     438                      .dwattr $C$DW$43, DW_AT_decl_file("..\clllc\clllc.h")
     439                      .dwattr $C$DW$43, DW_AT_decl_line(0x19d)
     440                      .dwattr $C$DW$43, DW_AT_decl_column(0x10)
TMS320C2000 Assembler PC v22.6.0 Tue Dec 20 15:55:13 2022

Copyright (c) 1996-2018 Texas Instruments Incorporated
clllc_clatasks.asm                                                   PAGE    9

     441              
     442              $C$DW$44        .dwtag  DW_TAG_variable
     443                      .dwattr $C$DW$44, DW_AT_name("CLLLC_pwmPhaseShiftPrimLegs_HiResticks")
     444                      .dwattr $C$DW$44, DW_AT_linkage_name("CLLLC_pwmPhaseShiftPrimLegs_HiResticks")
     445                      .dwattr $C$DW$44, DW_AT_type(*$C$DW$T$41)
     446                      .dwattr $C$DW$44, DW_AT_declaration
     447                      .dwattr $C$DW$44, DW_AT_external
     448                      .dwattr $C$DW$44, DW_AT_decl_file("..\clllc\clllc.h")
     449                      .dwattr $C$DW$44, DW_AT_decl_line(0x19e)
     450                      .dwattr $C$DW$44, DW_AT_decl_column(0x11)
     451              
     452              $C$DW$45        .dwtag  DW_TAG_variable
     453                      .dwattr $C$DW$45, DW_AT_name("CLLLC_pwmPhaseShiftPrimLegs_countDirection")
     454                      .dwattr $C$DW$45, DW_AT_linkage_name("CLLLC_pwmPhaseShiftPrimLegs_countDirection")
     455                      .dwattr $C$DW$45, DW_AT_type(*$C$DW$T$52)
     456                      .dwattr $C$DW$45, DW_AT_declaration
     457                      .dwattr $C$DW$45, DW_AT_external
     458                      .dwattr $C$DW$45, DW_AT_decl_file("..\clllc\clllc.h")
     459                      .dwattr $C$DW$45, DW_AT_decl_line(0x19f)
     460                      .dwattr $C$DW$45, DW_AT_decl_column(0x10)
     461              
     462              $C$DW$46        .dwtag  DW_TAG_variable
     463                      .dwattr $C$DW$46, DW_AT_name("CLLLC_modeChangeFlag")
     464                      .dwattr $C$DW$46, DW_AT_linkage_name("CLLLC_modeChangeFlag")
     465                      .dwattr $C$DW$46, DW_AT_type(*$C$DW$T$41)
     466                      .dwattr $C$DW$46, DW_AT_declaration
     467                      .dwattr $C$DW$46, DW_AT_external
     468                      .dwattr $C$DW$46, DW_AT_decl_file("..\clllc\clllc.h")
     469                      .dwattr $C$DW$46, DW_AT_decl_line(0x1a6)
     470                      .dwattr $C$DW$46, DW_AT_decl_column(0x11)
     471              
     472              $C$DW$47        .dwtag  DW_TAG_variable
     473                      .dwattr $C$DW$47, DW_AT_name("CLLLC_tripFlag")
     474                      .dwattr $C$DW$47, DW_AT_linkage_name("CLLLC_tripFlag")
     475                      .dwattr $C$DW$47, DW_AT_type(*$C$DW$T$36)
     476                      .dwattr $C$DW$47, DW_AT_declaration
     477                      .dwattr $C$DW$47, DW_AT_external
     478                      .dwattr $C$DW$47, DW_AT_decl_file("..\clllc\clllc.h")
     479                      .dwattr $C$DW$47, DW_AT_decl_line(0x1a8)
     480                      .dwattr $C$DW$47, DW_AT_decl_column(0x20)
     481              
     482              $C$DW$48        .dwtag  DW_TAG_variable
     483                      .dwattr $C$DW$48, DW_AT_name("CLLLC_pwmISRTrig_ticks")
     484                      .dwattr $C$DW$48, DW_AT_linkage_name("CLLLC_pwmISRTrig_ticks")
     485                      .dwattr $C$DW$48, DW_AT_type(*$C$DW$T$41)
     486                      .dwattr $C$DW$48, DW_AT_declaration
     487                      .dwattr $C$DW$48, DW_AT_external
     488                      .dwattr $C$DW$48, DW_AT_decl_file("..\clllc\clllc.h")
     489                      .dwattr $C$DW$48, DW_AT_decl_line(0x1aa)
     490                      .dwattr $C$DW$48, DW_AT_decl_column(0x11)
     491              
     492              ;       C:\ti\ccs1210\ccs\tools\compiler\ti-cgt-c2000_22.6.0.LTS\bin\optcla.exe C:\\Users\\gerar\\AppData\\Lo
     493              ;       C:\ti\ccs1210\ccs\tools\compiler\ti-cgt-c2000_22.6.0.LTS\bin\aciacla.exe -@C:\\Users\\gerar\\AppData\
     494 00000000               .sect   "Cla1Prog:Cla1Task7"
     495                      .align   2
TMS320C2000 Assembler PC v22.6.0 Tue Dec 20 15:55:13 2022

Copyright (c) 1996-2018 Texas Instruments Incorporated
clllc_clatasks.asm                                                   PAGE   10

     496                      .clink
     497 00000000       __claCla1Task7_sp       .usect  ".scratchpad:Cla1Prog:Cla1Task7",2,0,1
     498                      .global Cla1Task7
     499              
     500              $C$DW$49        .dwtag  DW_TAG_subprogram
     501                      .dwattr $C$DW$49, DW_AT_name("Cla1Task7")
     502                      .dwattr $C$DW$49, DW_AT_low_pc(Cla1Task7)
     503                      .dwattr $C$DW$49, DW_AT_high_pc(0x00)
     504                      .dwattr $C$DW$49, DW_AT_linkage_name("Cla1Task7")
     505                      .dwattr $C$DW$49, DW_AT_external
     506                      .dwattr $C$DW$49, DW_AT_decl_file("../clllc/clllc_clatasks.cla")
     507                      .dwattr $C$DW$49, DW_AT_decl_line(0x68)
     508                      .dwattr $C$DW$49, DW_AT_decl_column(0x22)
     509                      .dwattr $C$DW$49, DW_AT_TI_interrupt
     510                      .dwattr $C$DW$49, DW_AT_TI_max_frame_size(-2)
     511                      .dwpsn  file "../clllc/clllc_clatasks.cla",line 105,column 1,is_stmt,address Cla1Task7,isa 0
     512              
     513                      .dwfde $C$DW$CIE, Cla1Task7
     514              
     515              ;***************************************************************
     516              ;* FNAME: Cla1Task7                     FR SIZE:   2           *
     517              ;*                                                             *
     518              ;* FUNCTION ENVIRONMENT                                        *
     519              ;*                                                             *
     520              ;* FUNCTION PROPERTIES                                         *
     521              ;*                            2 Auto,  2 SOE     *
     522              ;***************************************************************
     523              
     524 00000000       Cla1Task7:
     525 00000000 0000!         MMOV32    @__claCla1Task7_sp+0,MSTF ; [CPU_FPU] 
         00000001 7740 
     526 00000002 0000          MNOP      ; [CPU_FPU] 
         00000003 7FA0 
     527 00000004 0000          MNOP      ; [CPU_FPU] 
         00000005 7FA0 
     528 00000006 FF00          MSETFLG   #255,#0               ; [CPU_FPU] 
         00000007 79C0 
     529 00000008 0000!         MMOV32    MSTF,@__claCla1Task7_sp+0 ; [CPU_FPU] 
         00000009 7700 
     530 0000000a 0000          MNOP      ; [CPU_FPU] 
         0000000b 7FA0 
     531 0000000c 0000          MNOP      ; [CPU_FPU] 
         0000000d 7FA0 
     532 0000000e 0000          MNOP      ; [CPU_FPU] 
         0000000f 7FA0 
     533              $C$DW$50        .dwtag  DW_TAG_TI_branch
     534                      .dwattr $C$DW$50, DW_AT_low_pc(0x00)
     535                      .dwattr $C$DW$50, DW_AT_TI_return
     536              
     537 00000010 0000          MSTOP     ; [CPU_FPU] 
         00000011 7F80 
     538                      ; ireturn occurs ; [] 
     539                      .dwattr $C$DW$49, DW_AT_TI_end_file("../clllc/clllc_clatasks.cla")
     540                      .dwattr $C$DW$49, DW_AT_TI_end_line(0x6b)
     541                      .dwattr $C$DW$49, DW_AT_TI_end_column(0x01)
TMS320C2000 Assembler PC v22.6.0 Tue Dec 20 15:55:13 2022

Copyright (c) 1996-2018 Texas Instruments Incorporated
clllc_clatasks.asm                                                   PAGE   11

     542                      .dwendentry
     543                      .dwendtag $C$DW$49
     544              
     545 00000000               .sect   "Cla1Prog:Cla1Task6"
     546                      .align   2
     547                      .clink
     548 00000000       __claCla1Task6_sp       .usect  ".scratchpad:Cla1Prog:Cla1Task6",2,0,1
     549                      .global Cla1Task6
     550              
     551              $C$DW$51        .dwtag  DW_TAG_subprogram
     552                      .dwattr $C$DW$51, DW_AT_name("Cla1Task6")
     553                      .dwattr $C$DW$51, DW_AT_low_pc(Cla1Task6)
     554                      .dwattr $C$DW$51, DW_AT_high_pc(0x00)
     555                      .dwattr $C$DW$51, DW_AT_linkage_name("Cla1Task6")
     556                      .dwattr $C$DW$51, DW_AT_external
     557                      .dwattr $C$DW$51, DW_AT_decl_file("../clllc/clllc_clatasks.cla")
     558                      .dwattr $C$DW$51, DW_AT_decl_line(0x60)
     559                      .dwattr $C$DW$51, DW_AT_decl_column(0x22)
     560                      .dwattr $C$DW$51, DW_AT_TI_interrupt
     561                      .dwattr $C$DW$51, DW_AT_TI_max_frame_size(-2)
     562                      .dwpsn  file "../clllc/clllc_clatasks.cla",line 97,column 1,is_stmt,address Cla1Task6,isa 0
     563              
     564                      .dwfde $C$DW$CIE, Cla1Task6
     565              
     566              ;***************************************************************
     567              ;* FNAME: Cla1Task6                     FR SIZE:   2           *
     568              ;*                                                             *
     569              ;* FUNCTION ENVIRONMENT                                        *
     570              ;*                                                             *
     571              ;* FUNCTION PROPERTIES                                         *
     572              ;*                            2 Auto,  2 SOE     *
     573              ;***************************************************************
     574              
     575 00000000       Cla1Task6:
     576 00000000 0000!         MMOV32    @__claCla1Task6_sp+0,MSTF ; [CPU_FPU] 
         00000001 7740 
     577 00000002 0000          MNOP      ; [CPU_FPU] 
         00000003 7FA0 
     578 00000004 0000          MNOP      ; [CPU_FPU] 
         00000005 7FA0 
     579 00000006 FF00          MSETFLG   #255,#0               ; [CPU_FPU] 
         00000007 79C0 
     580 00000008 0000!         MMOV32    MSTF,@__claCla1Task6_sp+0 ; [CPU_FPU] 
         00000009 7700 
     581 0000000a 0000          MNOP      ; [CPU_FPU] 
         0000000b 7FA0 
     582 0000000c 0000          MNOP      ; [CPU_FPU] 
         0000000d 7FA0 
     583 0000000e 0000          MNOP      ; [CPU_FPU] 
         0000000f 7FA0 
     584              $C$DW$52        .dwtag  DW_TAG_TI_branch
     585                      .dwattr $C$DW$52, DW_AT_low_pc(0x00)
     586                      .dwattr $C$DW$52, DW_AT_TI_return
     587              
     588 00000010 0000          MSTOP     ; [CPU_FPU] 
TMS320C2000 Assembler PC v22.6.0 Tue Dec 20 15:55:13 2022

Copyright (c) 1996-2018 Texas Instruments Incorporated
clllc_clatasks.asm                                                   PAGE   12

         00000011 7F80 
     589                      ; ireturn occurs ; [] 
     590                      .dwattr $C$DW$51, DW_AT_TI_end_file("../clllc/clllc_clatasks.cla")
     591                      .dwattr $C$DW$51, DW_AT_TI_end_line(0x63)
     592                      .dwattr $C$DW$51, DW_AT_TI_end_column(0x01)
     593                      .dwendentry
     594                      .dwendtag $C$DW$51
     595              
     596 00000000               .sect   "Cla1Prog:Cla1Task5"
     597                      .align   2
     598                      .clink
     599 00000000       __claCla1Task5_sp       .usect  ".scratchpad:Cla1Prog:Cla1Task5",2,0,1
     600                      .global Cla1Task5
     601              
     602              $C$DW$53        .dwtag  DW_TAG_subprogram
     603                      .dwattr $C$DW$53, DW_AT_name("Cla1Task5")
     604                      .dwattr $C$DW$53, DW_AT_low_pc(Cla1Task5)
     605                      .dwattr $C$DW$53, DW_AT_high_pc(0x00)
     606                      .dwattr $C$DW$53, DW_AT_linkage_name("Cla1Task5")
     607                      .dwattr $C$DW$53, DW_AT_external
     608                      .dwattr $C$DW$53, DW_AT_decl_file("../clllc/clllc_clatasks.cla")
     609                      .dwattr $C$DW$53, DW_AT_decl_line(0x58)
     610                      .dwattr $C$DW$53, DW_AT_decl_column(0x22)
     611                      .dwattr $C$DW$53, DW_AT_TI_interrupt
     612                      .dwattr $C$DW$53, DW_AT_TI_max_frame_size(-2)
     613                      .dwpsn  file "../clllc/clllc_clatasks.cla",line 89,column 1,is_stmt,address Cla1Task5,isa 0
     614              
     615                      .dwfde $C$DW$CIE, Cla1Task5
     616              
     617              ;***************************************************************
     618              ;* FNAME: Cla1Task5                     FR SIZE:   2           *
     619              ;*                                                             *
     620              ;* FUNCTION ENVIRONMENT                                        *
     621              ;*                                                             *
     622              ;* FUNCTION PROPERTIES                                         *
     623              ;*                            2 Auto,  2 SOE     *
     624              ;***************************************************************
     625              
     626 00000000       Cla1Task5:
     627 00000000 0000!         MMOV32    @__claCla1Task5_sp+0,MSTF ; [CPU_FPU] 
         00000001 7740 
     628 00000002 0000          MNOP      ; [CPU_FPU] 
         00000003 7FA0 
     629 00000004 0000          MNOP      ; [CPU_FPU] 
         00000005 7FA0 
     630 00000006 FF00          MSETFLG   #255,#0               ; [CPU_FPU] 
         00000007 79C0 
     631 00000008 0000!         MMOV32    MSTF,@__claCla1Task5_sp+0 ; [CPU_FPU] 
         00000009 7700 
     632 0000000a 0000          MNOP      ; [CPU_FPU] 
         0000000b 7FA0 
     633 0000000c 0000          MNOP      ; [CPU_FPU] 
         0000000d 7FA0 
     634 0000000e 0000          MNOP      ; [CPU_FPU] 
         0000000f 7FA0 
TMS320C2000 Assembler PC v22.6.0 Tue Dec 20 15:55:13 2022

Copyright (c) 1996-2018 Texas Instruments Incorporated
clllc_clatasks.asm                                                   PAGE   13

     635              $C$DW$54        .dwtag  DW_TAG_TI_branch
     636                      .dwattr $C$DW$54, DW_AT_low_pc(0x00)
     637                      .dwattr $C$DW$54, DW_AT_TI_return
     638              
     639 00000010 0000          MSTOP     ; [CPU_FPU] 
         00000011 7F80 
     640                      ; ireturn occurs ; [] 
     641                      .dwattr $C$DW$53, DW_AT_TI_end_file("../clllc/clllc_clatasks.cla")
     642                      .dwattr $C$DW$53, DW_AT_TI_end_line(0x5b)
     643                      .dwattr $C$DW$53, DW_AT_TI_end_column(0x01)
     644                      .dwendentry
     645                      .dwendtag $C$DW$53
     646              
     647 00000000               .sect   "Cla1Prog:Cla1Task4"
     648                      .align   2
     649                      .clink
     650 00000000       __claCla1Task4_sp       .usect  ".scratchpad:Cla1Prog:Cla1Task4",2,0,1
     651                      .global Cla1Task4
     652              
     653              $C$DW$55        .dwtag  DW_TAG_subprogram
     654                      .dwattr $C$DW$55, DW_AT_name("Cla1Task4")
     655                      .dwattr $C$DW$55, DW_AT_low_pc(Cla1Task4)
     656                      .dwattr $C$DW$55, DW_AT_high_pc(0x00)
     657                      .dwattr $C$DW$55, DW_AT_linkage_name("Cla1Task4")
     658                      .dwattr $C$DW$55, DW_AT_external
     659                      .dwattr $C$DW$55, DW_AT_decl_file("../clllc/clllc_clatasks.cla")
     660                      .dwattr $C$DW$55, DW_AT_decl_line(0x50)
     661                      .dwattr $C$DW$55, DW_AT_decl_column(0x22)
     662                      .dwattr $C$DW$55, DW_AT_TI_interrupt
     663                      .dwattr $C$DW$55, DW_AT_TI_max_frame_size(-2)
     664                      .dwpsn  file "../clllc/clllc_clatasks.cla",line 81,column 1,is_stmt,address Cla1Task4,isa 0
     665              
     666                      .dwfde $C$DW$CIE, Cla1Task4
     667              
     668              ;***************************************************************
     669              ;* FNAME: Cla1Task4                     FR SIZE:   2           *
     670              ;*                                                             *
     671              ;* FUNCTION ENVIRONMENT                                        *
     672              ;*                                                             *
     673              ;* FUNCTION PROPERTIES                                         *
     674              ;*                            2 Auto,  2 SOE     *
     675              ;***************************************************************
     676              
     677 00000000       Cla1Task4:
     678 00000000 0000!         MMOV32    @__claCla1Task4_sp+0,MSTF ; [CPU_FPU] 
         00000001 7740 
     679 00000002 0000          MNOP      ; [CPU_FPU] 
         00000003 7FA0 
     680 00000004 0000          MNOP      ; [CPU_FPU] 
         00000005 7FA0 
     681 00000006 FF00          MSETFLG   #255,#0               ; [CPU_FPU] 
         00000007 79C0 
     682 00000008 0000!         MMOV32    MSTF,@__claCla1Task4_sp+0 ; [CPU_FPU] 
         00000009 7700 
     683 0000000a 0000          MNOP      ; [CPU_FPU] 
TMS320C2000 Assembler PC v22.6.0 Tue Dec 20 15:55:13 2022

Copyright (c) 1996-2018 Texas Instruments Incorporated
clllc_clatasks.asm                                                   PAGE   14

         0000000b 7FA0 
     684 0000000c 0000          MNOP      ; [CPU_FPU] 
         0000000d 7FA0 
     685 0000000e 0000          MNOP      ; [CPU_FPU] 
         0000000f 7FA0 
     686              $C$DW$56        .dwtag  DW_TAG_TI_branch
     687                      .dwattr $C$DW$56, DW_AT_low_pc(0x00)
     688                      .dwattr $C$DW$56, DW_AT_TI_return
     689              
     690 00000010 0000          MSTOP     ; [CPU_FPU] 
         00000011 7F80 
     691                      ; ireturn occurs ; [] 
     692                      .dwattr $C$DW$55, DW_AT_TI_end_file("../clllc/clllc_clatasks.cla")
     693                      .dwattr $C$DW$55, DW_AT_TI_end_line(0x53)
     694                      .dwattr $C$DW$55, DW_AT_TI_end_column(0x01)
     695                      .dwendentry
     696                      .dwendtag $C$DW$55
     697              
     698 00000000               .sect   "Cla1Prog:Cla1Task3"
     699                      .align   2
     700                      .clink
     701 00000000       __claCla1Task3_sp       .usect  ".scratchpad:Cla1Prog:Cla1Task3",2,0,1
     702                      .global Cla1Task3
     703              
     704              $C$DW$57        .dwtag  DW_TAG_subprogram
     705                      .dwattr $C$DW$57, DW_AT_name("Cla1Task3")
     706                      .dwattr $C$DW$57, DW_AT_low_pc(Cla1Task3)
     707                      .dwattr $C$DW$57, DW_AT_high_pc(0x00)
     708                      .dwattr $C$DW$57, DW_AT_linkage_name("Cla1Task3")
     709                      .dwattr $C$DW$57, DW_AT_external
     710                      .dwattr $C$DW$57, DW_AT_decl_file("../clllc/clllc_clatasks.cla")
     711                      .dwattr $C$DW$57, DW_AT_decl_line(0x48)
     712                      .dwattr $C$DW$57, DW_AT_decl_column(0x22)
     713                      .dwattr $C$DW$57, DW_AT_TI_interrupt
     714                      .dwattr $C$DW$57, DW_AT_TI_max_frame_size(-2)
     715                      .dwpsn  file "../clllc/clllc_clatasks.cla",line 73,column 1,is_stmt,address Cla1Task3,isa 0
     716              
     717                      .dwfde $C$DW$CIE, Cla1Task3
     718              
     719              ;***************************************************************
     720              ;* FNAME: Cla1Task3                     FR SIZE:   2           *
     721              ;*                                                             *
     722              ;* FUNCTION ENVIRONMENT                                        *
     723              ;*                                                             *
     724              ;* FUNCTION PROPERTIES                                         *
     725              ;*                            2 Auto,  2 SOE     *
     726              ;***************************************************************
     727              
     728 00000000       Cla1Task3:
     729 00000000 0000!         MMOV32    @__claCla1Task3_sp+0,MSTF ; [CPU_FPU] 
         00000001 7740 
     730 00000002 0000          MNOP      ; [CPU_FPU] 
         00000003 7FA0 
     731 00000004 0000          MNOP      ; [CPU_FPU] 
         00000005 7FA0 
TMS320C2000 Assembler PC v22.6.0 Tue Dec 20 15:55:13 2022

Copyright (c) 1996-2018 Texas Instruments Incorporated
clllc_clatasks.asm                                                   PAGE   15

     732 00000006 FF00          MSETFLG   #255,#0               ; [CPU_FPU] 
         00000007 79C0 
     733 00000008 0000!         MMOV32    MSTF,@__claCla1Task3_sp+0 ; [CPU_FPU] 
         00000009 7700 
     734 0000000a 0000          MNOP      ; [CPU_FPU] 
         0000000b 7FA0 
     735 0000000c 0000          MNOP      ; [CPU_FPU] 
         0000000d 7FA0 
     736 0000000e 0000          MNOP      ; [CPU_FPU] 
         0000000f 7FA0 
     737              $C$DW$58        .dwtag  DW_TAG_TI_branch
     738                      .dwattr $C$DW$58, DW_AT_low_pc(0x00)
     739                      .dwattr $C$DW$58, DW_AT_TI_return
     740              
     741 00000010 0000          MSTOP     ; [CPU_FPU] 
         00000011 7F80 
     742                      ; ireturn occurs ; [] 
     743                      .dwattr $C$DW$57, DW_AT_TI_end_file("../clllc/clllc_clatasks.cla")
     744                      .dwattr $C$DW$57, DW_AT_TI_end_line(0x4b)
     745                      .dwattr $C$DW$57, DW_AT_TI_end_column(0x01)
     746                      .dwendentry
     747                      .dwendtag $C$DW$57
     748              
     749 00000000               .sect   "Cla1Prog:Cla1Task2"
     750                      .align   2
     751                      .clink
     752 00000000       __claCla1Task2_sp       .usect  ".scratchpad:Cla1Prog:Cla1Task2",2,0,1
     753                      .global Cla1Task2
     754              
     755              $C$DW$59        .dwtag  DW_TAG_subprogram
     756                      .dwattr $C$DW$59, DW_AT_name("Cla1Task2")
     757                      .dwattr $C$DW$59, DW_AT_low_pc(Cla1Task2)
     758                      .dwattr $C$DW$59, DW_AT_high_pc(0x00)
     759                      .dwattr $C$DW$59, DW_AT_linkage_name("Cla1Task2")
     760                      .dwattr $C$DW$59, DW_AT_external
     761                      .dwattr $C$DW$59, DW_AT_decl_file("../clllc/clllc_clatasks.cla")
     762                      .dwattr $C$DW$59, DW_AT_decl_line(0x40)
     763                      .dwattr $C$DW$59, DW_AT_decl_column(0x22)
     764                      .dwattr $C$DW$59, DW_AT_TI_interrupt
     765                      .dwattr $C$DW$59, DW_AT_TI_max_frame_size(-2)
     766                      .dwpsn  file "../clllc/clllc_clatasks.cla",line 65,column 1,is_stmt,address Cla1Task2,isa 0
     767              
     768                      .dwfde $C$DW$CIE, Cla1Task2
     769              
     770              ;***************************************************************
     771              ;* FNAME: Cla1Task2                     FR SIZE:   2           *
     772              ;*                                                             *
     773              ;* FUNCTION ENVIRONMENT                                        *
     774              ;*                                                             *
     775              ;* FUNCTION PROPERTIES                                         *
     776              ;*                            2 Auto,  2 SOE     *
     777              ;***************************************************************
     778              
     779 00000000       Cla1Task2:
     780 00000000 0000!         MMOV32    @__claCla1Task2_sp+0,MSTF ; [CPU_FPU] 
TMS320C2000 Assembler PC v22.6.0 Tue Dec 20 15:55:13 2022

Copyright (c) 1996-2018 Texas Instruments Incorporated
clllc_clatasks.asm                                                   PAGE   16

         00000001 7740 
     781 00000002 0000          MNOP      ; [CPU_FPU] 
         00000003 7FA0 
     782 00000004 0000          MNOP      ; [CPU_FPU] 
         00000005 7FA0 
     783 00000006 FF00          MSETFLG   #255,#0               ; [CPU_FPU] 
         00000007 79C0 
     784 00000008 0000!         MMOV32    MSTF,@__claCla1Task2_sp+0 ; [CPU_FPU] 
         00000009 7700 
     785 0000000a 0000          MNOP      ; [CPU_FPU] 
         0000000b 7FA0 
     786 0000000c 0000          MNOP      ; [CPU_FPU] 
         0000000d 7FA0 
     787 0000000e 0000          MNOP      ; [CPU_FPU] 
         0000000f 7FA0 
     788              $C$DW$60        .dwtag  DW_TAG_TI_branch
     789                      .dwattr $C$DW$60, DW_AT_low_pc(0x00)
     790                      .dwattr $C$DW$60, DW_AT_TI_return
     791              
     792 00000010 0000          MSTOP     ; [CPU_FPU] 
         00000011 7F80 
     793                      ; ireturn occurs ; [] 
     794                      .dwattr $C$DW$59, DW_AT_TI_end_file("../clllc/clllc_clatasks.cla")
     795                      .dwattr $C$DW$59, DW_AT_TI_end_line(0x43)
     796                      .dwattr $C$DW$59, DW_AT_TI_end_column(0x01)
     797                      .dwendentry
     798                      .dwendtag $C$DW$59
     799              
     800 00000000               .sect   "Cla1Prog:Cla1Task1"
     801                      .align   2
     802                      .clink
     803 00000000       __claCla1Task1_sp       .usect  ".scratchpad:Cla1Prog:Cla1Task1",20,0,1
     804                      .global Cla1Task1
     805              
     806              $C$DW$61        .dwtag  DW_TAG_subprogram
     807                      .dwattr $C$DW$61, DW_AT_name("Cla1Task1")
     808                      .dwattr $C$DW$61, DW_AT_low_pc(Cla1Task1)
     809                      .dwattr $C$DW$61, DW_AT_high_pc(0x00)
     810                      .dwattr $C$DW$61, DW_AT_linkage_name("Cla1Task1")
     811                      .dwattr $C$DW$61, DW_AT_external
     812                      .dwattr $C$DW$61, DW_AT_decl_file("../clllc/clllc_clatasks.cla")
     813                      .dwattr $C$DW$61, DW_AT_decl_line(0x17)
     814                      .dwattr $C$DW$61, DW_AT_decl_column(0x22)
     815                      .dwattr $C$DW$61, DW_AT_TI_interrupt
     816                      .dwattr $C$DW$61, DW_AT_TI_max_frame_size(-20)
     817                      .dwpsn  file "../clllc/clllc_clatasks.cla",line 24,column 1,is_stmt,address Cla1Task1,isa 0
     818              
     819                      .dwfde $C$DW$CIE, Cla1Task1
     820              
     821              ;***************************************************************
     822              ;* FNAME: Cla1Task1                     FR SIZE:  20           *
     823              ;*                                                             *
     824              ;* FUNCTION ENVIRONMENT                                        *
     825              ;*                                                             *
     826              ;* FUNCTION PROPERTIES                                         *
TMS320C2000 Assembler PC v22.6.0 Tue Dec 20 15:55:13 2022

Copyright (c) 1996-2018 Texas Instruments Incorporated
clllc_clatasks.asm                                                   PAGE   17

     827              ;*                           20 Auto, 10 SOE     *
     828              ;***************************************************************
     829              
     830              Cla1Task1:
     831              ;* MR2   assigned to $O$K1
     832              $C$DW$62        .dwtag  DW_TAG_variable
     833                      .dwattr $C$DW$62, DW_AT_name("dutyAPrim_ticks")
     834                      .dwattr $C$DW$62, DW_AT_type(*$C$DW$T$39)
     835                      .dwattr $C$DW$62, DW_AT_location[DW_OP_addr __claCla1Task1_sp+0]
     836              
     837              $C$DW$63        .dwtag  DW_TAG_variable
     838                      .dwattr $C$DW$63, DW_AT_name("dutyASec_ticks")
     839                      .dwattr $C$DW$63, DW_AT_type(*$C$DW$T$39)
     840                      .dwattr $C$DW$63, DW_AT_location[DW_OP_addr __claCla1Task1_sp+2]
     841              
     842              $C$DW$64        .dwtag  DW_TAG_variable
     843                      .dwattr $C$DW$64, DW_AT_name("dutyBSec_ticks")
     844                      .dwattr $C$DW$64, DW_AT_type(*$C$DW$T$39)
     845                      .dwattr $C$DW$64, DW_AT_location[DW_OP_addr __claCla1Task1_sp+4]
     846              
     847              ;* MR1   assigned to phaseShiftPrimSec_ticks
     848              $C$DW$65        .dwtag  DW_TAG_variable
     849                      .dwattr $C$DW$65, DW_AT_name("phaseShiftPrimSec_ticks")
     850                      .dwattr $C$DW$65, DW_AT_type(*$C$DW$T$39)
     851                      .dwattr $C$DW$65, DW_AT_location[DW_OP_reg3]
     852              
     853              $C$DW$66        .dwtag  DW_TAG_variable
     854                      .dwattr $C$DW$66, DW_AT_name("phaseShiftPrimLegs_HiResticks")
     855                      .dwattr $C$DW$66, DW_AT_type(*$C$DW$T$39)
     856                      .dwattr $C$DW$66, DW_AT_location[DW_OP_addr __claCla1Task1_sp+6]
     857              
     858              $C$DW$67        .dwtag  DW_TAG_variable
     859                      .dwattr $C$DW$67, DW_AT_name("phaseShiftPrimLegs_direction")
     860                      .dwattr $C$DW$67, DW_AT_type(*$C$DW$T$41)
     861                      .dwattr $C$DW$67, DW_AT_location[DW_OP_addr __claCla1Task1_sp+8]
     862              
     863              ;* MR0   assigned to phaseShiftSecLegs_direction
     864              $C$DW$68        .dwtag  DW_TAG_variable
     865                      .dwattr $C$DW$68, DW_AT_name("phaseShiftSecLegs_direction")
     866                      .dwattr $C$DW$68, DW_AT_type(*$C$DW$T$41)
     867                      .dwattr $C$DW$68, DW_AT_location[DW_OP_reg2]
     868              
     869 00000000 000A!         MMOV32    @__claCla1Task1_sp+10,MR0 ; [CPU_FPU] 
         00000001 74C0 
     870 00000002 000C!         MMOV32    @__claCla1Task1_sp+12,MR1 ; [CPU_FPU] 
         00000003 74D0 
     871 00000004 000E!         MMOV32    @__claCla1Task1_sp+14,MR2 ; [CPU_FPU] 
         00000005 74E0 
     872 00000006 0010!         MMOV32    @__claCla1Task1_sp+16,MR3 ; [CPU_FPU] 
         00000007 74F0 
     873 00000008 0012!         MMOV32    @__claCla1Task1_sp+18,MSTF ; [CPU_FPU] 
         00000009 7740 
     874 0000000a FF00          MSETFLG   #255,#0               ; [CPU_FPU] 
         0000000b 79C0 
     875                      .dwpsn  file "..\clllc\clllc_hal.h",line 339,column 1,is_stmt,isa 0
TMS320C2000 Assembler PC v22.6.0 Tue Dec 20 15:55:13 2022

Copyright (c) 1996-2018 Texas Instruments Incorporated
clllc_clatasks.asm                                                   PAGE   18

     876 0000000c 0000!         MMOV32    MR0,@CLLLC_pwmDutyAPrim_ticks ; [CPU_FPU] |339| 
         0000000d 73C0 
     877                      .dwpsn  file "..\clllc\clllc_hal.h",line 408,column 5,is_stmt,isa 0
     878 0000000e 0000          MMOVIZ    MR2,#0                ; [CPU_FPU] |408| 
         0000000f 7842 
     879                      .dwpsn  file "..\clllc\clllc_hal.h",line 339,column 1,is_stmt,isa 0
     880 00000010 0000!         MMOV32    @__claCla1Task1_sp+0,MR0 ; [CPU_FPU] |339| 
         00000011 74C0 
     881                      .dwpsn  file "..\clllc\clllc_hal.h",line 340,column 5,is_stmt,isa 0
     882 00000012 0000!         MMOV32    MR3,@CLLLC_pwmPeriod_ticks ; [CPU_FPU] |340| 
         00000013 73F0 
     883                      .dwpsn  file "..\clllc\clllc_hal.h",line 408,column 5,is_stmt,isa 0
     884 00000014 0100          MMOVXI    MR2,#256              ; [CPU_FPU] |408| 
         00000015 7882 
     885                      .dwpsn  file "..\clllc\clllc_hal.h",line 339,column 1,is_stmt,isa 0
     886 00000016 0000!         MMOV32    MR0,@CLLLC_pwmDutyASec_ticks ; [CPU_FPU] |339| 
         00000017 73C0 
     887                      .dwpsn  file "..\clllc\clllc_hal.h",line 408,column 5,is_stmt,isa 0
     888 00000018 7F0A          MMOV32    @0x7f0a,MR2           ; [CPU_FPU] |408| 
         00000019 74E0 
     889                      .dwpsn  file "..\clllc\clllc_hal.h",line 339,column 1,is_stmt,isa 0
     890 0000001a 0002!         MMOV32    @__claCla1Task1_sp+2,MR0 ; [CPU_FPU] |339| 
         0000001b 74C0 
     891 0000001c 0000!         MMOV32    MR1,@CLLLC_pwmPhaseShiftPrimSec_ticks ; [CPU_FPU] |339| 
         0000001d 73D0 
     892                      .dwpsn  file "..\clllc\clllc_hal.h",line 340,column 5,is_stmt,isa 0
     893 0000001e 4062          MMOV32    @0x4062,MR3           ; [CPU_FPU] |340| 
         0000001f 74F0 
     894                      .dwpsn  file "..\clllc\clllc_hal.h",line 339,column 1,is_stmt,isa 0
     895 00000020 0000!         MMOV32    MR0,@CLLLC_pwmDutyBSec_ticks ; [CPU_FPU] |339| 
         00000021 73C0 
     896 00000022 0004!         MMOV32    @__claCla1Task1_sp+4,MR0 ; [CPU_FPU] |339| 
         00000023 74C0 
     897                      .dwpsn  file "..\clllc\clllc_hal.h",line 340,column 5,is_stmt,isa 0
     898 00000024 0000!         MMOV32    MR3,@__claCla1Task1_sp+0 ; [CPU_FPU] |340| 
         00000025 73F0 
     899                      .dwpsn  file "..\clllc\clllc_hal.h",line 339,column 1,is_stmt,isa 0
     900 00000026 0000!         MMOV32    MR0,@CLLLC_pwmPhaseShiftPrimLegs_ticks ; [CPU_FPU] |339| 
         00000027 73C0 
     901 00000028 0006!         MMOV32    @__claCla1Task1_sp+6,MR0 ; [CPU_FPU] |339| 
         00000029 74C0 
     902                      .dwpsn  file "..\clllc\clllc_hal.h",line 341,column 5,is_stmt,isa 0
     903 0000002a 406A          MMOV32    @0x406a,MR3           ; [CPU_FPU] |341| 
         0000002b 74F0 
     904                      .dwpsn  file "..\clllc\clllc_hal.h",line 339,column 1,is_stmt,isa 0
     905 0000002c 0000!         MMOVZ16   MR0,@CLLLC_pwmPhaseShiftPrimLegs_countDirection ; [CPU_FPU] |339| 
         0000002d 7580 
     906 0000002e 0008!         MMOV16    @__claCla1Task1_sp+8,MR0 ; [CPU_FPU] |339| 
         0000002f 75C0 
     907                      .dwpsn  file "..\clllc\clllc_hal.h",line 341,column 5,is_stmt,isa 0
     908 00000030 0002!         MMOV32    MR3,@__claCla1Task1_sp+2 ; [CPU_FPU] |341| 
         00000031 73F0 
     909                      .dwpsn  file "..\clllc\clllc_hal.h",line 343,column 5,is_stmt,isa 0
     910 00000032 426A          MMOV32    @0x426a,MR3           ; [CPU_FPU] |343| 
         00000033 74F0 
TMS320C2000 Assembler PC v22.6.0 Tue Dec 20 15:55:13 2022

Copyright (c) 1996-2018 Texas Instruments Incorporated
clllc_clatasks.asm                                                   PAGE   19

     911                      .dwpsn  file "..\clllc\clllc_hal.h",line 339,column 1,is_stmt,isa 0
     912 00000034 0000!         MMOVZ16   MR0,@CLLLC_pwmPhaseShiftPrimSec_countDirection ; [CPU_FPU] |339| 
         00000035 7580 
     913                      .dwpsn  file "..\clllc\clllc_hal.h",line 343,column 5,is_stmt,isa 0
     914 00000036 0004!         MMOV32    MR3,@__claCla1Task1_sp+4 ; [CPU_FPU] |343| 
         00000037 73F0 
     915                      .dwpsn  file "..\clllc\clllc_hal.h",line 344,column 5,is_stmt,isa 0
     916 00000038 426C          MMOV32    @0x426c,MR3           ; [CPU_FPU] |344| 
         00000039 74F0 
     917                      .dwpsn  file "C:/Users/gerar/workspace_v12/7.4kW_OBC_F28003x/device/driverlib/epwm.h",line 1681,colum
     918 0000003a 0008!         MMOV32    MR3,@__claCla1Task1_sp+8 ; [CPU_FPU] |1681| 
         0000003b 73F0 
     919                      .dwpsn  file "..\clllc\clllc_hal.h",line 346,column 5,is_stmt,isa 0
     920 0000003c 4260          MMOV32    @0x4260,MR1           ; [CPU_FPU] |346| 
         0000003d 74D0 
     921                      .dwpsn  file "C:/Users/gerar/workspace_v12/7.4kW_OBC_F28003x/device/driverlib/epwm.h",line 1681,colum
     922 0000003e 003F          MLSL32    MR3,#16               ; [CPU_FPU] |1681| 
         0000003f 7BC0 
     923 00000040 003F          MLSR32    MR3,#16               ; [CPU_FPU] |1681| 
         00000041 7B80 
     924                      .dwpsn  file "..\clllc\clllc_hal.h",line 347,column 5,is_stmt,isa 0
     925 00000042 4360          MMOV32    @0x4360,MR1           ; [CPU_FPU] |347| 
         00000043 74D0 
     926 00000044 0006!         MMOV32    MR1,@__claCla1Task1_sp+6 ; [CPU_FPU] |347| 
         00000045 73D0 
     927                      .dwpsn  file "..\clllc\clllc_hal.h",line 350,column 5,is_stmt,isa 0
     928 00000046 4160          MMOV32    @0x4160,MR1           ; [CPU_FPU] |350| 
         00000047 74D0 
     929                      .dwpsn  file "C:/Users/gerar/workspace_v12/7.4kW_OBC_F28003x/device/driverlib/epwm.h",line 1681,colum
     930 00000048 0000          MMOVIZ    MR1,#0                ; [CPU_FPU] |1681| 
         00000049 7841 
     931 0000004a 0001          MMOVXI    MR1,#1                ; [CPU_FPU] |1681| 
         0000004b 7881 
     932 0000004c 000D          MCMP32    MR1,MR3               ; [CPU_FPU] |1681| 
         0000004d 7F20 
     933 0000004e 0000          MNOP      ; [CPU_FPU] 
         0000004f 7FA0 
     934 00000050 0000          MNOP      ; [CPU_FPU] 
         00000051 7FA0 
     935 00000052 0000          MNOP      ; [CPU_FPU] 
         00000053 7FA0 
     936 00000054 0010          MBCNDD    $C$L1,EQ              ; [CPU_FPU] |1681| 
         00000055 7981 
     937 00000056 0000          MNOP      ; [CPU_FPU] 
         00000057 7FA0 
     938 00000058 0000          MNOP      ; [CPU_FPU] 
         00000059 7FA0 
     939 0000005a 0000          MNOP      ; [CPU_FPU] 
         0000005b 7FA0 
     940                      ; branchcc occurs ; [] |1681| 
     941 0000005c 000E          MBCNDD    $C$L2,UNC             ; [CPU_FPU] |1681| 
         0000005d 798E 
     942                      .dwpsn  file "C:/Users/gerar/workspace_v12/7.4kW_OBC_F28003x/device/driverlib/epwm.h",line 1693,colum
     943 0000005e 4100          MMOVZ16   MR1,@0x4100           ; [CPU_FPU] |1693| 
         0000005f 7590 
TMS320C2000 Assembler PC v22.6.0 Tue Dec 20 15:55:13 2022

Copyright (c) 1996-2018 Texas Instruments Incorporated
clllc_clatasks.asm                                                   PAGE   20

     944 00000060 DFFF          MMOVXI    MR3,#57343            ; [CPU_FPU] |1693| 
         00000061 7883 
     945 00000062 001D          MAND32    MR1,MR3,MR1           ; [CPU_FPU] |1693| 
         00000063 7C60 
     946                      .dwpsn  file "C:/Users/gerar/workspace_v12/7.4kW_OBC_F28003x/device/driverlib/epwm.h",line 1681,colum
     947                      ; branch occurs ; [] |1681| 
     948 00000064       $C$L1:    
     949                      .dwpsn  file "C:/Users/gerar/workspace_v12/7.4kW_OBC_F28003x/device/driverlib/epwm.h",line 1686,colum
     950 00000064 4100          MMOVZ16   MR1,@0x4100           ; [CPU_FPU] |1686| 
         00000065 7590 
     951 00000066 2000          MMOVXI    MR3,#8192             ; [CPU_FPU] |1686| 
         00000067 7883 
     952 00000068 001D          MOR32     MR1,MR3,MR1           ; [CPU_FPU] |1686| 
         00000069 7C80 
     953 0000006a       $C$L2:    
     954 0000006a 4100          MMOV16    @0x4100,MR1           ; [CPU_FPU] |1686| 
         0000006b 75D0 
     955                      .dwpsn  file "C:/Users/gerar/workspace_v12/7.4kW_OBC_F28003x/device/driverlib/epwm.h",line 1681,colum
     956 0000006c 0000          MMOVIZ    MR3,#0                ; [CPU_FPU] |1681| 
         0000006d 7843 
     957 0000006e 00F1          MMOV32    MR1,MR0               ; [CPU_FPU] |1681| 
         0000006f 7AC0 
     958 00000070 0001          MMOVXI    MR3,#1                ; [CPU_FPU] |1681| 
         00000071 7883 
     959 00000072 003D          MLSL32    MR1,#16               ; [CPU_FPU] |1681| 
         00000073 7BC0 
     960 00000074 003D          MLSR32    MR1,#16               ; [CPU_FPU] |1681| 
         00000075 7B80 
     961 00000076 0007          MCMP32    MR3,MR1               ; [CPU_FPU] |1681| 
         00000077 7F20 
     962 00000078 0000          MNOP      ; [CPU_FPU] 
         00000079 7FA0 
     963 0000007a 0000          MNOP      ; [CPU_FPU] 
         0000007b 7FA0 
     964 0000007c 0000          MNOP      ; [CPU_FPU] 
         0000007d 7FA0 
     965 0000007e 0010          MBCNDD    $C$L3,EQ              ; [CPU_FPU] |1681| 
         0000007f 7981 
     966 00000080 0000          MNOP      ; [CPU_FPU] 
         00000081 7FA0 
     967 00000082 0000          MNOP      ; [CPU_FPU] 
         00000083 7FA0 
     968 00000084 0000          MNOP      ; [CPU_FPU] 
         00000085 7FA0 
     969                      ; branchcc occurs ; [] |1681| 
     970 00000086 000E          MBCNDD    $C$L4,UNC             ; [CPU_FPU] |1681| 
         00000087 798E 
     971                      .dwpsn  file "C:/Users/gerar/workspace_v12/7.4kW_OBC_F28003x/device/driverlib/epwm.h",line 1693,colum
     972 00000088 4200          MMOVZ16   MR1,@0x4200           ; [CPU_FPU] |1693| 
         00000089 7590 
     973 0000008a DFFF          MMOVXI    MR3,#57343            ; [CPU_FPU] |1693| 
         0000008b 7883 
     974 0000008c 001D          MAND32    MR1,MR3,MR1           ; [CPU_FPU] |1693| 
         0000008d 7C60 
     975                      .dwpsn  file "C:/Users/gerar/workspace_v12/7.4kW_OBC_F28003x/device/driverlib/epwm.h",line 1681,colum
TMS320C2000 Assembler PC v22.6.0 Tue Dec 20 15:55:13 2022

Copyright (c) 1996-2018 Texas Instruments Incorporated
clllc_clatasks.asm                                                   PAGE   21

     976                      ; branch occurs ; [] |1681| 
     977 0000008e       $C$L3:    
     978                      .dwpsn  file "C:/Users/gerar/workspace_v12/7.4kW_OBC_F28003x/device/driverlib/epwm.h",line 1686,colum
     979 0000008e 4200          MMOVZ16   MR1,@0x4200           ; [CPU_FPU] |1686| 
         0000008f 7590 
     980 00000090 2000          MMOVXI    MR3,#8192             ; [CPU_FPU] |1686| 
         00000091 7883 
     981 00000092 001D          MOR32     MR1,MR3,MR1           ; [CPU_FPU] |1686| 
         00000093 7C80 
     982 00000094       $C$L4:    
     983 00000094 4200          MMOV16    @0x4200,MR1           ; [CPU_FPU] |1686| 
         00000095 75D0 
     984                      .dwpsn  file "C:/Users/gerar/workspace_v12/7.4kW_OBC_F28003x/device/driverlib/epwm.h",line 1681,colum
     985 00000096 003C          MLSL32    MR0,#16               ; [CPU_FPU] |1681| 
         00000097 7BC0 
     986 00000098 0000          MMOVIZ    MR1,#0                ; [CPU_FPU] |1681| 
         00000099 7841 
     987 0000009a 003C          MLSR32    MR0,#16               ; [CPU_FPU] |1681| 
         0000009b 7B80 
     988 0000009c 0001          MMOVXI    MR1,#1                ; [CPU_FPU] |1681| 
         0000009d 7881 
     989 0000009e 0001          MCMP32    MR1,MR0               ; [CPU_FPU] |1681| 
         0000009f 7F20 
     990 000000a0 0000          MNOP      ; [CPU_FPU] 
         000000a1 7FA0 
     991 000000a2 0000          MNOP      ; [CPU_FPU] 
         000000a3 7FA0 
     992 000000a4 0000          MNOP      ; [CPU_FPU] 
         000000a5 7FA0 
     993 000000a6 0010          MBCNDD    $C$L5,EQ              ; [CPU_FPU] |1681| 
         000000a7 7981 
     994 000000a8 0000          MNOP      ; [CPU_FPU] 
         000000a9 7FA0 
     995 000000aa 0000          MNOP      ; [CPU_FPU] 
         000000ab 7FA0 
     996 000000ac 0000          MNOP      ; [CPU_FPU] 
         000000ad 7FA0 
     997                      ; branchcc occurs ; [] |1681| 
     998                      .dwpsn  file "C:/Users/gerar/workspace_v12/7.4kW_OBC_F28003x/device/driverlib/epwm.h",line 1693,colum
     999 000000ae 000E          MBCNDD    $C$L6,UNC             ; [CPU_FPU] |1693| 
         000000af 798E 
    1000 000000b0 4300          MMOVZ16   MR0,@0x4300           ; [CPU_FPU] |1693| 
         000000b1 7580 
    1001 000000b2 DFFF          MMOVXI    MR1,#57343            ; [CPU_FPU] |1693| 
         000000b3 7881 
    1002 000000b4 0004          MAND32    MR0,MR1,MR0           ; [CPU_FPU] |1693| 
         000000b5 7C60 
    1003                      ; branch occurs ; [] |1693| 
    1004 000000b6       $C$L5:    
    1005                      .dwpsn  file "C:/Users/gerar/workspace_v12/7.4kW_OBC_F28003x/device/driverlib/epwm.h",line 1686,colum
    1006 000000b6 4300          MMOVZ16   MR0,@0x4300           ; [CPU_FPU] |1686| 
         000000b7 7580 
    1007 000000b8 2000          MMOVXI    MR1,#8192             ; [CPU_FPU] |1686| 
         000000b9 7881 
    1008 000000ba 0004          MOR32     MR0,MR1,MR0           ; [CPU_FPU] |1686| 
TMS320C2000 Assembler PC v22.6.0 Tue Dec 20 15:55:13 2022

Copyright (c) 1996-2018 Texas Instruments Incorporated
clllc_clatasks.asm                                                   PAGE   22

         000000bb 7C80 
    1009 000000bc       $C$L6:    
    1010 000000bc 4300          MMOV16    @0x4300,MR0           ; [CPU_FPU] |1686| 
         000000bd 75C0 
    1011                      .dwpsn  file "..\clllc\clllc.h",line 1143,column 5,is_stmt,isa 0
    1012 000000be FFFF          MMOVXI    MR0,#65535            ; [CPU_FPU] |1143| 
         000000bf 7880 
    1013 000000c0 406F          MMOV16    @0x406f,MR0           ; [CPU_FPU] |1143| 
         000000c1 75C0 
    1014                      .dwpsn  file "..\clllc\clllc.h",line 1150,column 5,is_stmt,isa 0
    1015 000000c2 0001          MMOVXI    MR0,#1                ; [CPU_FPU] |1150| 
         000000c3 7880 
    1016 000000c4 000C!         MMOV32    MR1,@__claCla1Task1_sp+12 ; [CPU_FPU] 
         000000c5 73D0 
    1017 000000c6 0010!         MMOV32    MR3,@__claCla1Task1_sp+16 ; [CPU_FPU] 
         000000c7 73F0 
    1018 000000c8 40AA          MMOV16    @0x40aa,MR0           ; [CPU_FPU] |1150| 
         000000c9 75C0 
    1019                      .dwpsn  file "..\clllc\clllc_hal.h",line 419,column 5,is_stmt,isa 0
    1020 000000ca 7F0C          MMOV32    @0x7f0c,MR2           ; [CPU_FPU] |419| 
         000000cb 74E0 
    1021 000000cc 000A!         MMOV32    MR0,@__claCla1Task1_sp+10 ; [CPU_FPU] 
         000000cd 73C0 
    1022 000000ce 000E!         MMOV32    MR2,@__claCla1Task1_sp+14 ; [CPU_FPU] 
         000000cf 73E0 
    1023 000000d0 0012!         MMOV32    MSTF,@__claCla1Task1_sp+18 ; [CPU_FPU] 
         000000d1 7700 
    1024 000000d2 0000          MNOP      ; [CPU_FPU] 
         000000d3 7FA0 
    1025 000000d4 0000          MNOP      ; [CPU_FPU] 
         000000d5 7FA0 
    1026 000000d6 0000          MNOP      ; [CPU_FPU] 
         000000d7 7FA0 
    1027              $C$DW$69        .dwtag  DW_TAG_TI_branch
    1028                      .dwattr $C$DW$69, DW_AT_low_pc(0x00)
    1029                      .dwattr $C$DW$69, DW_AT_TI_return
    1030              
    1031 000000d8 0000          MSTOP     ; [CPU_FPU] 
         000000d9 7F80 
    1032                      ; ireturn occurs ; [] 
    1033                      .dwattr $C$DW$61, DW_AT_TI_end_file("../clllc/clllc_clatasks.cla")
    1034                      .dwattr $C$DW$61, DW_AT_TI_end_line(0x3b)
    1035                      .dwattr $C$DW$61, DW_AT_TI_end_column(0x01)
    1036                      .dwendentry
    1037                      .dwendtag $C$DW$61
    1038              
    1039 00000000               .sect   "Cla1Prog:Cla1BackgroundTask"
    1040                      .align   2
    1041                      .clink
    1042 00000000       __claCla1BackgroundTask_sp      .usect  ".scratchpad:background:Cla1Prog:Cla1BackgroundTask",40,0,1
    1043                      .global Cla1BackgroundTask
    1044              
    1045              $C$DW$70        .dwtag  DW_TAG_subprogram
    1046                      .dwattr $C$DW$70, DW_AT_name("Cla1BackgroundTask")
    1047                      .dwattr $C$DW$70, DW_AT_low_pc(Cla1BackgroundTask)
TMS320C2000 Assembler PC v22.6.0 Tue Dec 20 15:55:13 2022

Copyright (c) 1996-2018 Texas Instruments Incorporated
clllc_clatasks.asm                                                   PAGE   23

    1048                      .dwattr $C$DW$70, DW_AT_high_pc(0x00)
    1049                      .dwattr $C$DW$70, DW_AT_linkage_name("Cla1BackgroundTask")
    1050                      .dwattr $C$DW$70, DW_AT_external
    1051                      .dwattr $C$DW$70, DW_AT_decl_file("../clllc/clllc_clatasks.cla")
    1052                      .dwattr $C$DW$70, DW_AT_decl_line(0x70)
    1053                      .dwattr $C$DW$70, DW_AT_decl_column(0x30)
    1054                      .dwattr $C$DW$70, DW_AT_TI_max_frame_size(-40)
    1055                      .dwpsn  file "../clllc/clllc_clatasks.cla",line 113,column 1,is_stmt,address Cla1BackgroundTask,isa 0
    1056              
    1057                      .dwfde $C$DW$CIE, Cla1BackgroundTask
    1058              
    1059              ;***************************************************************
    1060              ;* FNAME: Cla1BackgroundTask            FR SIZE:  40           *
    1061              ;*                                                             *
    1062              ;* FUNCTION ENVIRONMENT                                        *
    1063              ;*                                                             *
    1064              ;* FUNCTION PROPERTIES                                         *
    1065              ;*                           40 Auto,  0 SOE     *
    1066              ;***************************************************************
    1067              
    1068              Cla1BackgroundTask:
    1069              ;* MR0   assigned to $O$C26
    1070              ;* MR3   assigned to $O$C27
    1071              ;* MR0   assigned to $O$C28
    1072              ;* MR3   assigned to $O$C29
    1073              ;* MR2   assigned to $O$C30
    1074              ;* MR0   assigned to $O$C31
    1075              ;* MR2   assigned to $O$C32
    1076              ;* MR2   assigned to $O$C34
    1077              ;* MR1   assigned to $O$C35
    1078              ;* MR0   assigned to $O$C36
    1079              ;* MR2   assigned to $O$v22
    1080              ;* MR1   assigned to $O$v22
    1081              ;* MR1   assigned to $O$U106
    1082              ;* MR0   assigned to $O$U353
    1083              ;* MR2   assigned to $O$v19
    1084              ;* MR0   assigned to $O$v18
    1085              ;* MR3   assigned to $O$v16
    1086              ;* MR0   assigned to $O$v10
    1087              ;* MR1   assigned to $O$v7
    1088              ;* MR1   assigned to $O$v6
    1089              ;* MR2   assigned to $O$v4
    1090              ;* MR3   assigned to v9
    1091              $C$DW$71        .dwtag  DW_TAG_variable
    1092                      .dwattr $C$DW$71, DW_AT_name("v9")
    1093                      .dwattr $C$DW$71, DW_AT_type(*$C$DW$T$19)
    1094                      .dwattr $C$DW$71, DW_AT_location[DW_OP_reg5]
    1095              
    1096                      .dwpsn  file "..\clllc\clllc_hal.h",line 430,column 5,is_stmt,isa 0
    1097 00000000 0000          MMOVIZ    MR0,#0                ; [CPU_FPU] |430| 
         00000001 7840 
    1098 00000002 1000          MMOVXI    MR0,#4096             ; [CPU_FPU] |430| 
         00000003 7880 
    1099 00000004 7F0A          MMOV32    @0x7f0a,MR0           ; [CPU_FPU] |430| 
         00000005 74C0 
TMS320C2000 Assembler PC v22.6.0 Tue Dec 20 15:55:13 2022

Copyright (c) 1996-2018 Texas Instruments Incorporated
clllc_clatasks.asm                                                   PAGE   24

    1100 00000006 0000          MNOP      ; [CPU_FPU] 
         00000007 7FA0 
    1101 00000008 0000          MNOP      ; [CPU_FPU] 
         00000009 7FA0 
    1102 0000000a 0002!         MMOV32    @__claCla1BackgroundTask_sp+2,MR0 ; [CPU_FPU] |430| 
         0000000b 74C0 
    1103                      .dwpsn  file "C:/Users/gerar/workspace_v12/7.4kW_OBC_F28003x/device/driverlib/adc.h",line 909,column 
    1104 0000000c 0B0D          MMOVZ16   MR0,@0x0b0d           ; [CPU_FPU] |909| 
         0000000d 7580 
    1105 0000000e 0000!         MMOV16    @__claCla1BackgroundTask_sp+0,MR0 ; [CPU_FPU] |909| 
         0000000f 75C0 
    1106 00000010 0B02          MMOVZ16   MR0,@0x0b02           ; [CPU_FPU] |909| 
         00000011 7580 
    1107 00000012 0004!         MMOV16    @__claCla1BackgroundTask_sp+4,MR0 ; [CPU_FPU] |909| 
         00000013 75C0 
    1108 00000014 0B03          MMOVZ16   MR0,@0x0b03           ; [CPU_FPU] |909| 
         00000015 7580 
    1109 00000016 0006!         MMOV16    @__claCla1BackgroundTask_sp+6,MR0 ; [CPU_FPU] |909| 
         00000017 75C0 
    1110 00000018 0B04          MMOVZ16   MR0,@0x0b04           ; [CPU_FPU] |909| 
         00000019 7580 
    1111 0000001a 0008!         MMOV16    @__claCla1BackgroundTask_sp+8,MR0 ; [CPU_FPU] |909| 
         0000001b 75C0 
    1112 0000001c 0B05          MMOVZ16   MR0,@0x0b05           ; [CPU_FPU] |909| 
         0000001d 7580 
    1113 0000001e 000A!         MMOV16    @__claCla1BackgroundTask_sp+10,MR0 ; [CPU_FPU] |909| 
         0000001f 75C0 
    1114 00000020 0B06          MMOVZ16   MR0,@0x0b06           ; [CPU_FPU] |909| 
         00000021 7580 
    1115 00000022 000C!         MMOV16    @__claCla1BackgroundTask_sp+12,MR0 ; [CPU_FPU] |909| 
         00000023 75C0 
    1116 00000024 0B07          MMOVZ16   MR0,@0x0b07           ; [CPU_FPU] |909| 
         00000025 7580 
    1117 00000026 000E!         MMOV16    @__claCla1BackgroundTask_sp+14,MR0 ; [CPU_FPU] |909| 
         00000027 75C0 
    1118 00000028 0B08          MMOVZ16   MR0,@0x0b08           ; [CPU_FPU] |909| 
         00000029 7580 
    1119 0000002a 0010!         MMOV16    @__claCla1BackgroundTask_sp+16,MR0 ; [CPU_FPU] |909| 
         0000002b 75C0 
    1120 0000002c 0B09          MMOVZ16   MR0,@0x0b09           ; [CPU_FPU] |909| 
         0000002d 7580 
    1121 0000002e 0012!         MMOV16    @__claCla1BackgroundTask_sp+18,MR0 ; [CPU_FPU] |909| 
         0000002f 75C0 
    1122 00000030 0B0A          MMOVZ16   MR0,@0x0b0a           ; [CPU_FPU] |909| 
         00000031 7580 
    1123 00000032 0014!         MMOV16    @__claCla1BackgroundTask_sp+20,MR0 ; [CPU_FPU] |909| 
         00000033 75C0 
    1124 00000034 0B0B          MMOVZ16   MR0,@0x0b0b           ; [CPU_FPU] |909| 
         00000035 7580 
    1125 00000036 0016!         MMOV16    @__claCla1BackgroundTask_sp+22,MR0 ; [CPU_FPU] |909| 
         00000037 75C0 
    1126 00000038 0B0C          MMOVZ16   MR0,@0x0b0c           ; [CPU_FPU] |909| 
         00000039 7580 
    1127 0000003a 0018!         MMOV16    @__claCla1BackgroundTask_sp+24,MR0 ; [CPU_FPU] |909| 
         0000003b 75C0 
TMS320C2000 Assembler PC v22.6.0 Tue Dec 20 15:55:13 2022

Copyright (c) 1996-2018 Texas Instruments Incorporated
clllc_clatasks.asm                                                   PAGE   25

    1128 0000003c 0B22          MMOVZ16   MR0,@0x0b22           ; [CPU_FPU] |909| 
         0000003d 7580 
    1129                      .dwpsn  file "..\clllc\clllc.h",line 498,column 5,is_stmt,isa 0
    1130 0000003e 003C          MLSL32    MR0,#16               ; [CPU_FPU] |498| 
         0000003f 7BC0 
    1131 00000040 003C          MLSR32    MR0,#16               ; [CPU_FPU] |498| 
         00000041 7B80 
    1132                      .dwpsn  file "C:/Users/gerar/workspace_v12/7.4kW_OBC_F28003x/device/driverlib/adc.h",line 909,column 
    1133 00000042 0B23          MMOVZ16   MR1,@0x0b23           ; [CPU_FPU] |909| 
         00000043 7590 
    1134                      .dwpsn  file "..\clllc\clllc.h",line 498,column 5,is_stmt,isa 0
    1135 00000044 003D          MLSL32    MR1,#16               ; [CPU_FPU] |498| 
         00000045 7BC0 
    1136 00000046 003D          MLSR32    MR1,#16               ; [CPU_FPU] |498| 
         00000047 7B80 
    1137 00000048 0004          MADD32    MR0,MR1,MR0           ; [CPU_FPU] |498| 
         00000049 7CC0 
    1138 0000004a 0000          MI32TOF32 MR0,MR0               ; [CPU_FPU] |498| 
         0000004b 7D80 
    1139 0000004c 3F00          MMPYF32   MR0,MR0,#16128        ; [CPU_FPU] |498| 
         0000004d 7780 
    1140 0000004e 3980          MMPYF32   MR1,MR0,#14720        ; [CPU_FPU] |498| 
         0000004f 7781 
    1141 00000050 0000!         MMOV32    MR0,@CLLLC_vPrimSensedOffset_pu ; [CPU_FPU] |498| 
         00000051 73C0 
    1142 00000052 0004          MSUBF32   MR0,MR1,MR0           ; [CPU_FPU] |498| 
         00000053 7C40 
    1143 00000054 0000!         MMOV32    @CLLLC_vPrimSensed_pu,MR0 ; [CPU_FPU] |498| 
         00000055 74C0 
    1144                      .dwpsn  file "C:/Users/gerar/workspace_v12/7.4kW_OBC_F28003x/device/driverlib/adc.h",line 909,column 
    1145 00000056 0B42          MMOVZ16   MR0,@0x0b42           ; [CPU_FPU] |909| 
         00000057 7580 
    1146                      .dwpsn  file "..\clllc\clllc.h",line 503,column 5,is_stmt,isa 0
    1147 00000058 003C          MLSL32    MR0,#16               ; [CPU_FPU] |503| 
         00000059 7BC0 
    1148 0000005a 003C          MLSR32    MR0,#16               ; [CPU_FPU] |503| 
         0000005b 7B80 
    1149                      .dwpsn  file "C:/Users/gerar/workspace_v12/7.4kW_OBC_F28003x/device/driverlib/adc.h",line 909,column 
    1150 0000005c 0B43          MMOVZ16   MR1,@0x0b43           ; [CPU_FPU] |909| 
         0000005d 7590 
    1151 0000005e 0B44          MMOVZ16   MR2,@0x0b44           ; [CPU_FPU] |909| 
         0000005f 75A0 
    1152 00000060 001A!         MMOV16    @__claCla1BackgroundTask_sp+26,MR2 ; [CPU_FPU] |909| 
         00000061 75E0 
    1153                      .dwpsn  file "..\clllc\clllc.h",line 503,column 5,is_stmt,isa 0
    1154 00000062 003D          MLSL32    MR1,#16               ; [CPU_FPU] |503| 
         00000063 7BC0 
    1155 00000064 003D          MLSR32    MR1,#16               ; [CPU_FPU] |503| 
         00000065 7B80 
    1156 00000066 0004          MADD32    MR0,MR1,MR0           ; [CPU_FPU] |503| 
         00000067 7CC0 
    1157 00000068 001A!         MMOV32    MR1,@__claCla1BackgroundTask_sp+26 ; [CPU_FPU] |503| 
         00000069 73D0 
    1158                      .dwpsn  file "C:/Users/gerar/workspace_v12/7.4kW_OBC_F28003x/device/driverlib/adc.h",line 909,column 
    1159 0000006a 0B45          MMOVZ16   MR2,@0x0b45           ; [CPU_FPU] |909| 
TMS320C2000 Assembler PC v22.6.0 Tue Dec 20 15:55:13 2022

Copyright (c) 1996-2018 Texas Instruments Incorporated
clllc_clatasks.asm                                                   PAGE   26

         0000006b 75A0 
    1160 0000006c 001C!         MMOV16    @__claCla1BackgroundTask_sp+28,MR2 ; [CPU_FPU] |909| 
         0000006d 75E0 
    1161                      .dwpsn  file "..\clllc\clllc.h",line 503,column 5,is_stmt,isa 0
    1162 0000006e 003D          MLSL32    MR1,#16               ; [CPU_FPU] |503| 
         0000006f 7BC0 
    1163 00000070 003D          MLSR32    MR1,#16               ; [CPU_FPU] |503| 
         00000071 7B80 
    1164 00000072 0004          MADD32    MR0,MR1,MR0           ; [CPU_FPU] |503| 
         00000073 7CC0 
    1165 00000074 001C!         MMOV32    MR1,@__claCla1BackgroundTask_sp+28 ; [CPU_FPU] |503| 
         00000075 73D0 
    1166                      .dwpsn  file "C:/Users/gerar/workspace_v12/7.4kW_OBC_F28003x/device/driverlib/adc.h",line 909,column 
    1167 00000076 0B46          MMOVZ16   MR2,@0x0b46           ; [CPU_FPU] |909| 
         00000077 75A0 
    1168 00000078 001E!         MMOV16    @__claCla1BackgroundTask_sp+30,MR2 ; [CPU_FPU] |909| 
         00000079 75E0 
    1169                      .dwpsn  file "..\clllc\clllc.h",line 503,column 5,is_stmt,isa 0
    1170 0000007a 003D          MLSL32    MR1,#16               ; [CPU_FPU] |503| 
         0000007b 7BC0 
    1171 0000007c 003D          MLSR32    MR1,#16               ; [CPU_FPU] |503| 
         0000007d 7B80 
    1172 0000007e 0004          MADD32    MR0,MR1,MR0           ; [CPU_FPU] |503| 
         0000007f 7CC0 
    1173 00000080 001E!         MMOV32    MR1,@__claCla1BackgroundTask_sp+30 ; [CPU_FPU] |503| 
         00000081 73D0 
    1174                      .dwpsn  file "C:/Users/gerar/workspace_v12/7.4kW_OBC_F28003x/device/driverlib/adc.h",line 909,column 
    1175 00000082 0B47          MMOVZ16   MR2,@0x0b47           ; [CPU_FPU] |909| 
         00000083 75A0 
    1176 00000084 0020!         MMOV16    @__claCla1BackgroundTask_sp+32,MR2 ; [CPU_FPU] |909| 
         00000085 75E0 
    1177                      .dwpsn  file "..\clllc\clllc.h",line 503,column 5,is_stmt,isa 0
    1178 00000086 003D          MLSL32    MR1,#16               ; [CPU_FPU] |503| 
         00000087 7BC0 
    1179 00000088 003D          MLSR32    MR1,#16               ; [CPU_FPU] |503| 
         00000089 7B80 
    1180 0000008a 0004          MADD32    MR0,MR1,MR0           ; [CPU_FPU] |503| 
         0000008b 7CC0 
    1181 0000008c 0020!         MMOV32    MR1,@__claCla1BackgroundTask_sp+32 ; [CPU_FPU] |503| 
         0000008d 73D0 
    1182                      .dwpsn  file "C:/Users/gerar/workspace_v12/7.4kW_OBC_F28003x/device/driverlib/adc.h",line 909,column 
    1183 0000008e 0B48          MMOVZ16   MR2,@0x0b48           ; [CPU_FPU] |909| 
         0000008f 75A0 
    1184 00000090 0022!         MMOV16    @__claCla1BackgroundTask_sp+34,MR2 ; [CPU_FPU] |909| 
         00000091 75E0 
    1185                      .dwpsn  file "..\clllc\clllc.h",line 503,column 5,is_stmt,isa 0
    1186 00000092 003D          MLSL32    MR1,#16               ; [CPU_FPU] |503| 
         00000093 7BC0 
    1187 00000094 003D          MLSR32    MR1,#16               ; [CPU_FPU] |503| 
         00000095 7B80 
    1188 00000096 0004          MADD32    MR0,MR1,MR0           ; [CPU_FPU] |503| 
         00000097 7CC0 
    1189 00000098 0022!         MMOV32    MR1,@__claCla1BackgroundTask_sp+34 ; [CPU_FPU] |503| 
         00000099 73D0 
    1190                      .dwpsn  file "C:/Users/gerar/workspace_v12/7.4kW_OBC_F28003x/device/driverlib/adc.h",line 909,column 
TMS320C2000 Assembler PC v22.6.0 Tue Dec 20 15:55:13 2022

Copyright (c) 1996-2018 Texas Instruments Incorporated
clllc_clatasks.asm                                                   PAGE   27

    1191 0000009a 0B49          MMOVZ16   MR2,@0x0b49           ; [CPU_FPU] |909| 
         0000009b 75A0 
    1192 0000009c 0024!         MMOV16    @__claCla1BackgroundTask_sp+36,MR2 ; [CPU_FPU] |909| 
         0000009d 75E0 
    1193                      .dwpsn  file "..\clllc\clllc.h",line 503,column 5,is_stmt,isa 0
    1194 0000009e 003D          MLSL32    MR1,#16               ; [CPU_FPU] |503| 
         0000009f 7BC0 
    1195 000000a0 003D          MLSR32    MR1,#16               ; [CPU_FPU] |503| 
         000000a1 7B80 
    1196 000000a2 0004          MADD32    MR0,MR1,MR0           ; [CPU_FPU] |503| 
         000000a3 7CC0 
    1197 000000a4 0024!         MMOV32    MR1,@__claCla1BackgroundTask_sp+36 ; [CPU_FPU] |503| 
         000000a5 73D0 
    1198                      .dwpsn  file "C:/Users/gerar/workspace_v12/7.4kW_OBC_F28003x/device/driverlib/adc.h",line 909,column 
    1199 000000a6 0B4A          MMOVZ16   MR2,@0x0b4a           ; [CPU_FPU] |909| 
         000000a7 75A0 
    1200 000000a8 0026!         MMOV16    @__claCla1BackgroundTask_sp+38,MR2 ; [CPU_FPU] |909| 
         000000a9 75E0 
    1201                      .dwpsn  file "..\clllc\clllc.h",line 503,column 5,is_stmt,isa 0
    1202 000000aa 003D          MLSL32    MR1,#16               ; [CPU_FPU] |503| 
         000000ab 7BC0 
    1203 000000ac 003D          MLSR32    MR1,#16               ; [CPU_FPU] |503| 
         000000ad 7B80 
    1204 000000ae 0004          MADD32    MR0,MR1,MR0           ; [CPU_FPU] |503| 
         000000af 7CC0 
    1205 000000b0 0026!         MMOV32    MR1,@__claCla1BackgroundTask_sp+38 ; [CPU_FPU] |503| 
         000000b1 73D0 
    1206 000000b2 003D          MLSL32    MR1,#16               ; [CPU_FPU] |503| 
         000000b3 7BC0 
    1207 000000b4 003D          MLSR32    MR1,#16               ; [CPU_FPU] |503| 
         000000b5 7B80 
    1208 000000b6 0004          MADD32    MR0,MR1,MR0           ; [CPU_FPU] |503| 
         000000b7 7CC0 
    1209 000000b8 3DBA          MMOVIZ    MR1,#15802            ; [CPU_FPU] |503| 
         000000b9 7841 
    1210 000000ba 2E7F          MMOVXI    MR1,#11903            ; [CPU_FPU] |503| 
         000000bb 7881 
    1211                      .dwpsn  file "C:/Users/gerar/workspace_v12/7.4kW_OBC_F28003x/device/driverlib/adc.h",line 909,column 
    1212 000000bc 0B4B          MMOVZ16   MR3,@0x0b4b           ; [CPU_FPU] |909| 
         000000bd 75B0 
    1213                      .dwpsn  file "..\clllc\clllc.h",line 503,column 5,is_stmt,isa 0
    1214 000000be 003F          MLSL32    MR3,#16               ; [CPU_FPU] |503| 
         000000bf 7BC0 
    1215 000000c0 003F          MLSR32    MR3,#16               ; [CPU_FPU] |503| 
         000000c1 7B80 
    1216 000000c2 000C          MADD32    MR0,MR3,MR0           ; [CPU_FPU] |503| 
         000000c3 7CC0 
    1217                      .dwpsn  file "C:/Users/gerar/workspace_v12/7.4kW_OBC_F28003x/device/driverlib/adc.h",line 909,column 
    1218 000000c4 0B4C          MMOVZ16   MR2,@0x0b4c           ; [CPU_FPU] |909| 
         000000c5 75A0 
    1219                      .dwpsn  file "..\clllc\clllc.h",line 503,column 5,is_stmt,isa 0
    1220 000000c6 003E          MLSL32    MR2,#16               ; [CPU_FPU] |503| 
         000000c7 7BC0 
    1221 000000c8 003E          MLSR32    MR2,#16               ; [CPU_FPU] |503| 
         000000c9 7B80 
TMS320C2000 Assembler PC v22.6.0 Tue Dec 20 15:55:13 2022

Copyright (c) 1996-2018 Texas Instruments Incorporated
clllc_clatasks.asm                                                   PAGE   28

    1222 000000ca 0008          MADD32    MR0,MR2,MR0           ; [CPU_FPU] |503| 
         000000cb 7CC0 
    1223 000000cc 0000          MI32TOF32 MR0,MR0               ; [CPU_FPU] |503| 
         000000cd 7D80 
    1224              
    1225 000000ce 0006!         MMPYF32   MR0,MR1,MR0           ; [CPU_FPU] |503| 
         000000cf 0120 
    1226              ||      MMOV32    MR2,@__claCla1BackgroundTask_sp+6 ; [CPU_FPU] |510| 
    1227              
    1228                      .dwpsn  file "..\clllc\clllc.h",line 510,column 5,is_stmt,isa 0
    1229 000000d0 003E          MLSL32    MR2,#16               ; [CPU_FPU] |510| 
         000000d1 7BC0 
    1230                      .dwpsn  file "..\clllc\clllc.h",line 503,column 5,is_stmt,isa 0
    1231 000000d2 3980          MMPYF32   MR1,MR0,#14720        ; [CPU_FPU] |503| 
         000000d3 7781 
    1232 000000d4 0000!         MMOV32    MR0,@CLLLC_vSecSensedOffset_pu ; [CPU_FPU] |503| 
         000000d5 73C0 
    1233                      .dwpsn  file "..\clllc\clllc.h",line 510,column 5,is_stmt,isa 0
    1234 000000d6 003E          MLSR32    MR2,#16               ; [CPU_FPU] |510| 
         000000d7 7B80 
    1235                      .dwpsn  file "..\clllc\clllc.h",line 503,column 5,is_stmt,isa 0
    1236 000000d8 0004          MSUBF32   MR0,MR1,MR0           ; [CPU_FPU] |503| 
         000000d9 7C40 
    1237 000000da 3F89          MMOVIZ    MR1,#16265            ; [CPU_FPU] |503| 
         000000db 7841 
    1238 000000dc 5903          MMOVXI    MR1,#22787            ; [CPU_FPU] |503| 
         000000dd 7881 
    1239              
    1240                      MMOV32    MR0,@__claCla1BackgroundTask_sp+4 ; [CPU_FPU] |503| 
    1241 000000de 0004! ||      MMPYF32   MR1,MR1,MR0           ; [CPU_FPU] |503| 
         000000df 0140 
    1242              
    1243                      .dwpsn  file "..\clllc\clllc.h",line 510,column 5,is_stmt,isa 0
    1244 000000e0 003C          MLSL32    MR0,#16               ; [CPU_FPU] |510| 
         000000e1 7BC0 
    1245 000000e2 003C          MLSR32    MR0,#16               ; [CPU_FPU] |510| 
         000000e3 7B80 
    1246 000000e4 0008          MADD32    MR0,MR2,MR0           ; [CPU_FPU] |510| 
         000000e5 7CC0 
    1247 000000e6 0008!         MMOV32    MR2,@__claCla1BackgroundTask_sp+8 ; [CPU_FPU] |510| 
         000000e7 73E0 
    1248 000000e8 003E          MLSL32    MR2,#16               ; [CPU_FPU] |510| 
         000000e9 7BC0 
    1249 000000ea 003E          MLSR32    MR2,#16               ; [CPU_FPU] |510| 
         000000eb 7B80 
    1250 000000ec 0008          MADD32    MR0,MR2,MR0           ; [CPU_FPU] |510| 
         000000ed 7CC0 
    1251 000000ee 000A!         MMOV32    MR2,@__claCla1BackgroundTask_sp+10 ; [CPU_FPU] |510| 
         000000ef 73E0 
    1252 000000f0 003E          MLSL32    MR2,#16               ; [CPU_FPU] |510| 
         000000f1 7BC0 
    1253 000000f2 003E          MLSR32    MR2,#16               ; [CPU_FPU] |510| 
         000000f3 7B80 
    1254 000000f4 0008          MADD32    MR0,MR2,MR0           ; [CPU_FPU] |510| 
         000000f5 7CC0 
TMS320C2000 Assembler PC v22.6.0 Tue Dec 20 15:55:13 2022

Copyright (c) 1996-2018 Texas Instruments Incorporated
clllc_clatasks.asm                                                   PAGE   29

    1255 000000f6 000C!         MMOV32    MR2,@__claCla1BackgroundTask_sp+12 ; [CPU_FPU] |510| 
         000000f7 73E0 
    1256 000000f8 003E          MLSL32    MR2,#16               ; [CPU_FPU] |510| 
         000000f9 7BC0 
    1257 000000fa 003E          MLSR32    MR2,#16               ; [CPU_FPU] |510| 
         000000fb 7B80 
    1258 000000fc 0008          MADD32    MR0,MR2,MR0           ; [CPU_FPU] |510| 
         000000fd 7CC0 
    1259 000000fe 000E!         MMOV32    MR2,@__claCla1BackgroundTask_sp+14 ; [CPU_FPU] |510| 
         000000ff 73E0 
    1260 00000100 003E          MLSL32    MR2,#16               ; [CPU_FPU] |510| 
         00000101 7BC0 
    1261 00000102 003E          MLSR32    MR2,#16               ; [CPU_FPU] |510| 
         00000103 7B80 
    1262 00000104 0008          MADD32    MR0,MR2,MR0           ; [CPU_FPU] |510| 
         00000105 7CC0 
    1263 00000106 0010!         MMOV32    MR2,@__claCla1BackgroundTask_sp+16 ; [CPU_FPU] |510| 
         00000107 73E0 
    1264 00000108 003E          MLSL32    MR2,#16               ; [CPU_FPU] |510| 
         00000109 7BC0 
    1265 0000010a 003E          MLSR32    MR2,#16               ; [CPU_FPU] |510| 
         0000010b 7B80 
    1266 0000010c 0008          MADD32    MR0,MR2,MR0           ; [CPU_FPU] |510| 
         0000010d 7CC0 
    1267 0000010e 0012!         MMOV32    MR2,@__claCla1BackgroundTask_sp+18 ; [CPU_FPU] |510| 
         0000010f 73E0 
    1268 00000110 003E          MLSL32    MR2,#16               ; [CPU_FPU] |510| 
         00000111 7BC0 
    1269 00000112 003E          MLSR32    MR2,#16               ; [CPU_FPU] |510| 
         00000113 7B80 
    1270 00000114 0008          MADD32    MR0,MR2,MR0           ; [CPU_FPU] |510| 
         00000115 7CC0 
    1271 00000116 0014!         MMOV32    MR2,@__claCla1BackgroundTask_sp+20 ; [CPU_FPU] |510| 
         00000117 73E0 
    1272 00000118 003E          MLSL32    MR2,#16               ; [CPU_FPU] |510| 
         00000119 7BC0 
    1273 0000011a 003E          MLSR32    MR2,#16               ; [CPU_FPU] |510| 
         0000011b 7B80 
    1274 0000011c 0008          MADD32    MR0,MR2,MR0           ; [CPU_FPU] |510| 
         0000011d 7CC0 
    1275 0000011e 0016!         MMOV32    MR2,@__claCla1BackgroundTask_sp+22 ; [CPU_FPU] |510| 
         0000011f 73E0 
    1276 00000120 003E          MLSL32    MR2,#16               ; [CPU_FPU] |510| 
         00000121 7BC0 
    1277 00000122 003E          MLSR32    MR2,#16               ; [CPU_FPU] |510| 
         00000123 7B80 
    1278 00000124 0008          MADD32    MR0,MR2,MR0           ; [CPU_FPU] |510| 
         00000125 7CC0 
    1279 00000126 0018!         MMOV32    MR2,@__claCla1BackgroundTask_sp+24 ; [CPU_FPU] |510| 
         00000127 73E0 
    1280 00000128 003E          MLSL32    MR2,#16               ; [CPU_FPU] |510| 
         00000129 7BC0 
    1281 0000012a 003E          MLSR32    MR2,#16               ; [CPU_FPU] |510| 
         0000012b 7B80 
    1282 0000012c 0008          MADD32    MR0,MR2,MR0           ; [CPU_FPU] |510| 
TMS320C2000 Assembler PC v22.6.0 Tue Dec 20 15:55:13 2022

Copyright (c) 1996-2018 Texas Instruments Incorporated
clllc_clatasks.asm                                                   PAGE   30

         0000012d 7CC0 
    1283 0000012e 3DBA          MMOVIZ    MR2,#15802            ; [CPU_FPU] |510| 
         0000012f 7842 
    1284 00000130 0000          MI32TOF32 MR0,MR0               ; [CPU_FPU] |510| 
         00000131 7D80 
    1285 00000132 2E7F          MMOVXI    MR2,#11903            ; [CPU_FPU] |510| 
         00000133 7882 
    1286 00000134 0008          MMPYF32   MR0,MR2,MR0           ; [CPU_FPU] |510| 
         00000135 7C00 
    1287 00000136 3980          MMPYF32   MR2,MR0,#14720        ; [CPU_FPU] |510| 
         00000137 7782 
    1288 00000138 0000!         MMOV32    MR0,@CLLLC_iSecSensedOffset_pu ; [CPU_FPU] |510| 
         00000139 73C0 
    1289 0000013a 0008          MSUBF32   MR0,MR2,MR0           ; [CPU_FPU] |510| 
         0000013b 7C40 
    1290              
    1291 0000013c 0000!         MADDF32   MR0,MR0,MR0           ; [CPU_FPU] |510| 
         0000013d 1020 
    1292              ||      MMOV32    MR2,@CLLLC_iSecSensedCalXvariable_pu ; [CPU_FPU] |510| 
    1293              
    1294                      MMOV32    MR2,@CLLLC_iSecSensedCalIntercept_pu ; [CPU_FPU] |510| 
    1295 0000013e 0000! ||      MMPYF32   MR0,MR2,MR0           ; [CPU_FPU] |510| 
         0000013f 0220 
    1296              
    1297 00000140 0020          MADDF32   MR0,MR0,MR2           ; [CPU_FPU] |510| 
         00000141 7C20 
    1298 00000142 0000!         MMOV32    @CLLLC_iSecSensed_pu,MR0 ; [CPU_FPU] |510| 
         00000143 74C0 
    1299                      .dwpsn  file "..\clllc\clllc.h",line 513,column 5,is_stmt,isa 0
    1300 00000144 0000!         MMOV32    MR0,@CLLLC_iPrimSensedOffset_pu ; [CPU_FPU] |513| 
         00000145 73C0 
    1301 00000146 0000!         MMOV32    MR2,@__claCla1BackgroundTask_sp+0 ; [CPU_FPU] |513| 
         00000147 73E0 
    1302 00000148 000A          MUI16TOF32 MR2,MR2              ; [CPU_FPU] |513| 
         00000149 7EE0 
    1303 0000014a 3980          MMPYF32   MR2,MR2,#14720        ; [CPU_FPU] |513| 
         0000014b 778A 
    1304              
    1305                      MMOV32    MR2,@CLLLC_iPrimSensedCalXvariable_pu ; [CPU_FPU] |513| 
    1306 0000014c 0000! ||      MSUBF32   MR0,MR2,MR0           ; [CPU_FPU] |513| 
         0000014d 2220 
    1307              
    1308 0000014e C000          MMPYF32   MR0,MR0,#49152        ; [CPU_FPU] |513| 
         0000014f 7780 
    1309              
    1310                      MMOV32    MR2,@CLLLC_iPrimSensedCalIntercept_pu ; [CPU_FPU] |513| 
    1311 00000150 0000! ||      MMPYF32   MR0,MR2,MR0           ; [CPU_FPU] |513| 
         00000151 0220 
    1312              
    1313 00000152 0020          MADDF32   MR0,MR0,MR2           ; [CPU_FPU] |513| 
         00000153 7C20 
    1314 00000154 0000!         MMOV32    @CLLLC_iPrimSensed_pu,MR0 ; [CPU_FPU] |513| 
         00000155 74C0 
    1315                      .dwpsn  file "..\clllc\clllc.h",line 1203,column 5,is_stmt,isa 0
    1316 00000156 0000!         MMOV32    MR2,@CLLLC_clearTrip  ; [CPU_FPU] |1203| 
TMS320C2000 Assembler PC v22.6.0 Tue Dec 20 15:55:13 2022

Copyright (c) 1996-2018 Texas Instruments Incorporated
clllc_clatasks.asm                                                   PAGE   31

         00000157 73E0 
    1317 00000158 0000          MMOVIZ    MR0,#0                ; [CPU_FPU] |1203| 
         00000159 7840 
    1318 0000015a 0001          MMOVXI    MR0,#1                ; [CPU_FPU] |1203| 
         0000015b 7880 
    1319 0000015c 0008          MCMP32    MR0,MR2               ; [CPU_FPU] |1203| 
         0000015d 7F20 
    1320 0000015e 0000          MNOP      ; [CPU_FPU] 
         0000015f 7FA0 
    1321 00000160 0000          MNOP      ; [CPU_FPU] 
         00000161 7FA0 
    1322 00000162 0000          MNOP      ; [CPU_FPU] 
         00000163 7FA0 
    1323 00000164 0040          MBCNDD    $C$L7,NEQ             ; [CPU_FPU] |1203| 
         00000165 7980 
    1324                      .dwpsn  file "..\clllc\clllc.h",line 503,column 5,is_stmt,isa 0
    1325 00000166 0000!         MMOV32    @CLLLC_vSecSensed_pu,MR1 ; [CPU_FPU] |503| 
         00000167 74D0 
    1326 00000168 0000          MNOP      ; [CPU_FPU] 
         00000169 7FA0 
    1327 0000016a 0000          MNOP      ; [CPU_FPU] 
         0000016b 7FA0 
    1328                      .dwpsn  file "..\clllc\clllc.h",line 1203,column 5,is_stmt,isa 0
    1329                      ; branchcc occurs ; [] |1203| 
    1330                      .dwpsn  file "C:/Users/gerar/workspace_v12/7.4kW_OBC_F28003x/device/driverlib/epwm.h",line 4740,colum
    1331 0000016c 0000          MEALLOW   ; [CPU_FPU] |4740| 
         0000016d 7F90 
    1332                      .dwpsn  file "C:/Users/gerar/workspace_v12/7.4kW_OBC_F28003x/device/driverlib/epwm.h",line 4741,colum
    1333 0000016e 4097          MMOVZ16   MR0,@0x4097           ; [CPU_FPU] |4741| 
         0000016f 7580 
    1334 00000170 000E          MMOVXI    MR2,#14               ; [CPU_FPU] |4741| 
         00000171 7882 
    1335 00000172 0008          MOR32     MR0,MR2,MR0           ; [CPU_FPU] |4741| 
         00000173 7C80 
    1336 00000174 4097          MMOV16    @0x4097,MR0           ; [CPU_FPU] |4741| 
         00000175 75C0 
    1337 00000176 0000          MNOP      ; [CPU_FPU] 
         00000177 7FA0 
    1338                      .dwpsn  file "C:/Users/gerar/workspace_v12/7.4kW_OBC_F28003x/device/driverlib/epwm.h",line 4742,colum
    1339 00000178 0000          MEDIS     ; [CPU_FPU] |4742| 
         00000179 7FB0 
    1340                      .dwpsn  file "C:/Users/gerar/workspace_v12/7.4kW_OBC_F28003x/device/driverlib/epwm.h",line 4740,colum
    1341 0000017a 0000          MEALLOW   ; [CPU_FPU] |4740| 
         0000017b 7F90 
    1342                      .dwpsn  file "C:/Users/gerar/workspace_v12/7.4kW_OBC_F28003x/device/driverlib/epwm.h",line 4741,colum
    1343 0000017c 4197          MMOVZ16   MR0,@0x4197           ; [CPU_FPU] |4741| 
         0000017d 7580 
    1344 0000017e 0008          MOR32     MR0,MR2,MR0           ; [CPU_FPU] |4741| 
         0000017f 7C80 
    1345 00000180 4197          MMOV16    @0x4197,MR0           ; [CPU_FPU] |4741| 
         00000181 75C0 
    1346 00000182 0000          MNOP      ; [CPU_FPU] 
         00000183 7FA0 
    1347                      .dwpsn  file "C:/Users/gerar/workspace_v12/7.4kW_OBC_F28003x/device/driverlib/epwm.h",line 4742,colum
    1348 00000184 0000          MEDIS     ; [CPU_FPU] |4742| 
TMS320C2000 Assembler PC v22.6.0 Tue Dec 20 15:55:13 2022

Copyright (c) 1996-2018 Texas Instruments Incorporated
clllc_clatasks.asm                                                   PAGE   32

         00000185 7FB0 
    1349                      .dwpsn  file "C:/Users/gerar/workspace_v12/7.4kW_OBC_F28003x/device/driverlib/epwm.h",line 4740,colum
    1350 00000186 0000          MEALLOW   ; [CPU_FPU] |4740| 
         00000187 7F90 
    1351                      .dwpsn  file "C:/Users/gerar/workspace_v12/7.4kW_OBC_F28003x/device/driverlib/epwm.h",line 4741,colum
    1352 00000188 4297          MMOVZ16   MR0,@0x4297           ; [CPU_FPU] |4741| 
         00000189 7580 
    1353 0000018a 0008          MOR32     MR0,MR2,MR0           ; [CPU_FPU] |4741| 
         0000018b 7C80 
    1354 0000018c 4297          MMOV16    @0x4297,MR0           ; [CPU_FPU] |4741| 
         0000018d 75C0 
    1355 0000018e 0000          MNOP      ; [CPU_FPU] 
         0000018f 7FA0 
    1356                      .dwpsn  file "C:/Users/gerar/workspace_v12/7.4kW_OBC_F28003x/device/driverlib/epwm.h",line 4742,colum
    1357 00000190 0000          MEDIS     ; [CPU_FPU] |4742| 
         00000191 7FB0 
    1358                      .dwpsn  file "C:/Users/gerar/workspace_v12/7.4kW_OBC_F28003x/device/driverlib/epwm.h",line 4740,colum
    1359 00000192 0000          MEALLOW   ; [CPU_FPU] |4740| 
         00000193 7F90 
    1360                      .dwpsn  file "C:/Users/gerar/workspace_v12/7.4kW_OBC_F28003x/device/driverlib/epwm.h",line 4741,colum
    1361 00000194 4397          MMOVZ16   MR0,@0x4397           ; [CPU_FPU] |4741| 
         00000195 7580 
    1362 00000196 0008          MOR32     MR0,MR2,MR0           ; [CPU_FPU] |4741| 
         00000197 7C80 
    1363 00000198 4397          MMOV16    @0x4397,MR0           ; [CPU_FPU] |4741| 
         00000199 75C0 
    1364                      .dwpsn  file "C:/Users/gerar/workspace_v12/7.4kW_OBC_F28003x/device/driverlib/epwm.h",line 4742,colum
    1365 0000019a 0000          MEDIS     ; [CPU_FPU] |4742| 
         0000019b 7FB0 
    1366                      .dwpsn  file "..\clllc\clllc.h",line 1227,column 9,is_stmt,isa 0
    1367 0000019c 0000          MMOVIZ    MR0,#0                ; [CPU_FPU] |1227| 
         0000019d 7840 
    1368 0000019e 0000!         MMOV32    @CLLLC_tripFlag,MR0   ; [CPU_FPU] |1227| 
         0000019f 74C0 
    1369                      .dwpsn  file "..\clllc\clllc.h",line 1228,column 9,is_stmt,isa 0
    1370 000001a0 0000          MMOVIZ    MR0,#0                ; [CPU_FPU] |1228| 
         000001a1 7840 
    1371 000001a2 0000!         MMOV32    @CLLLC_clearTrip,MR0  ; [CPU_FPU] |1228| 
         000001a3 74C0 
    1372 000001a4       $C$L7:    
    1373                      .dwpsn  file "..\clllc\clllc.h",line 1238,column 5,is_stmt,isa 0
    1374 000001a4 0000!         MMOV32    MR0,@CLLLC_pwmPhaseShiftPrimLegsRef_pu ; [CPU_FPU] |1238| 
         000001a5 73C0 
    1375 000001a6 0000          MNOP      ; [CPU_FPU] 
         000001a7 7FA0 
    1376 000001a8 0000          MNOP      ; [CPU_FPU] 
         000001a9 7FA0 
    1377 000001aa 0000          MNOP      ; [CPU_FPU] 
         000001ab 7FA0 
    1378 000001ac 0078          MBCNDD    $C$L9,NEQ             ; [CPU_FPU] |1238| 
         000001ad 7980 
    1379 000001ae 0000          MNOP      ; [CPU_FPU] 
         000001af 7FA0 
    1380 000001b0 0000          MNOP      ; [CPU_FPU] 
         000001b1 7FA0 
TMS320C2000 Assembler PC v22.6.0 Tue Dec 20 15:55:13 2022

Copyright (c) 1996-2018 Texas Instruments Incorporated
clllc_clatasks.asm                                                   PAGE   33

    1381 000001b2 0000          MNOP      ; [CPU_FPU] 
         000001b3 7FA0 
    1382                      ; branchcc occurs ; [] |1238| 
    1383                      .dwpsn  file "..\clllc\clllc.h",line 1283,column 9,is_stmt,isa 0
    1384 000001b4 0000          MMOVIZ    MR2,#0                ; [CPU_FPU] |1283| 
         000001b5 7842 
    1385 000001b6 0000!         MMOV32    MR3,@CLLLC_ModulationMode ; [CPU_FPU] |1283| 
         000001b7 73F0 
    1386 000001b8 0001          MMOVXI    MR2,#1                ; [CPU_FPU] |1283| 
         000001b9 7882 
    1387 000001ba 000E          MCMP32    MR2,MR3               ; [CPU_FPU] |1283| 
         000001bb 7F20 
    1388 000001bc 0000          MNOP      ; [CPU_FPU] 
         000001bd 7FA0 
    1389 000001be 0000          MNOP      ; [CPU_FPU] 
         000001bf 7FA0 
    1390 000001c0 0000          MNOP      ; [CPU_FPU] 
         000001c1 7FA0 
    1391 000001c2 004C          MBCNDD    $C$L8,EQ              ; [CPU_FPU] |1283| 
         000001c3 7981 
    1392 000001c4 0000          MNOP      ; [CPU_FPU] 
         000001c5 7FA0 
    1393 000001c6 0000          MNOP      ; [CPU_FPU] 
         000001c7 7FA0 
    1394 000001c8 0000          MNOP      ; [CPU_FPU] 
         000001c9 7FA0 
    1395                      ; branchcc occurs ; [] |1283| 
    1396                      .dwpsn  file "..\clllc\clllc.h",line 1305,column 12,is_stmt,isa 0
    1397 000001ca 0000          MMOVIZ    MR2,#0                ; [CPU_FPU] |1305| 
         000001cb 7842 
    1398 000001cc 0000!         MMOV32    @CLLLC_ModulationMode,MR2 ; [CPU_FPU] |1305| 
         000001cd 74E0 
    1399                      .dwpsn  file "..\clllc\clllc.h",line 1318,column 12,is_stmt,isa 0
    1400 000001ce 0000          MEALLOW   ; [CPU_FPU] |1318| 
         000001cf 7F90 
    1401                      .dwpsn  file "..\clllc\clllc.h",line 1320,column 12,is_stmt,isa 0
    1402 000001d0 FFFB          MMOVXI    MR3,#65531            ; [CPU_FPU] |1320| 
         000001d1 7883 
    1403 000001d2 4020          MMOVZ16   MR2,@0x4020           ; [CPU_FPU] |1320| 
         000001d3 75A0 
    1404 000001d4 002E          MAND32    MR2,MR3,MR2           ; [CPU_FPU] |1320| 
         000001d5 7C60 
    1405 000001d6 4020          MMOV16    @0x4020,MR2           ; [CPU_FPU] |1320| 
         000001d7 75E0 
    1406 000001d8 0000          MNOP      ; [CPU_FPU] 
         000001d9 7FA0 
    1407 000001da 0000          MNOP      ; [CPU_FPU] 
         000001db 7FA0 
    1408 000001dc 0000          MNOP      ; [CPU_FPU] 
         000001dd 7FA0 
    1409                      .dwpsn  file "..\clllc\clllc.h",line 1323,column 12,is_stmt,isa 0
    1410 000001de 4120          MMOVZ16   MR2,@0x4120           ; [CPU_FPU] |1323| 
         000001df 75A0 
    1411 000001e0 002E          MAND32    MR2,MR3,MR2           ; [CPU_FPU] |1323| 
         000001e1 7C60 
TMS320C2000 Assembler PC v22.6.0 Tue Dec 20 15:55:13 2022

Copyright (c) 1996-2018 Texas Instruments Incorporated
clllc_clatasks.asm                                                   PAGE   34

    1412 000001e2 4120          MMOV16    @0x4120,MR2           ; [CPU_FPU] |1323| 
         000001e3 75E0 
    1413 000001e4 0000          MNOP      ; [CPU_FPU] 
         000001e5 7FA0 
    1414 000001e6 0000          MNOP      ; [CPU_FPU] 
         000001e7 7FA0 
    1415 000001e8 0000          MNOP      ; [CPU_FPU] 
         000001e9 7FA0 
    1416                      .dwpsn  file "..\clllc\clllc.h",line 1326,column 12,is_stmt,isa 0
    1417 000001ea 4220          MMOVZ16   MR2,@0x4220           ; [CPU_FPU] |1326| 
         000001eb 75A0 
    1418 000001ec 002E          MAND32    MR2,MR3,MR2           ; [CPU_FPU] |1326| 
         000001ed 7C60 
    1419 000001ee 4220          MMOV16    @0x4220,MR2           ; [CPU_FPU] |1326| 
         000001ef 75E0 
    1420 000001f0 0000          MNOP      ; [CPU_FPU] 
         000001f1 7FA0 
    1421 000001f2 0000          MNOP      ; [CPU_FPU] 
         000001f3 7FA0 
    1422 000001f4 0000          MNOP      ; [CPU_FPU] 
         000001f5 7FA0 
    1423                      .dwpsn  file "..\clllc\clllc.h",line 1329,column 12,is_stmt,isa 0
    1424 000001f6 4320          MMOVZ16   MR2,@0x4320           ; [CPU_FPU] |1329| 
         000001f7 75A0 
    1425 000001f8 002E          MAND32    MR2,MR3,MR2           ; [CPU_FPU] |1329| 
         000001f9 7C60 
    1426 000001fa 4320          MMOV16    @0x4320,MR2           ; [CPU_FPU] |1329| 
         000001fb 75E0 
    1427 000001fc 0000          MNOP      ; [CPU_FPU] 
         000001fd 7FA0 
    1428 000001fe 0000          MNOP      ; [CPU_FPU] 
         000001ff 7FA0 
    1429                      .dwpsn  file "..\clllc\clllc.h",line 1333,column 12,is_stmt,isa 0
    1430 00000200 0000          MEDIS     ; [CPU_FPU] |1333| 
         00000201 7FB0 
    1431                      .dwpsn  file "C:/Users/gerar/workspace_v12/7.4kW_OBC_F28003x/device/driverlib/epwm.h",line 2027,colum
    1432 00000202 4100          MMOVZ16   MR2,@0x4100           ; [CPU_FPU] |2027| 
         00000203 75A0 
    1433 00000204 002E          MAND32    MR2,MR3,MR2           ; [CPU_FPU] |2027| 
         00000205 7C60 
    1434                      .dwpsn  file "..\clllc\clllc.h",line 1339,column 12,is_stmt,isa 0
    1435 00000206 0060          MBCNDD    $C$L10,UNC            ; [CPU_FPU] |1339| 
         00000207 798E 
    1436                      .dwpsn  file "C:/Users/gerar/workspace_v12/7.4kW_OBC_F28003x/device/driverlib/epwm.h",line 2027,colum
    1437 00000208 4100          MMOV16    @0x4100,MR2           ; [CPU_FPU] |2027| 
         00000209 75E0 
    1438 0000020a 0000          MNOP      ; [CPU_FPU] 
         0000020b 7FA0 
    1439                      .dwpsn  file "..\clllc\clllc.h",line 1339,column 12,is_stmt,isa 0
    1440 0000020c 0000!         MMOV32    MR2,@CLLLC_ModulationMode ; [CPU_FPU] |1339| 
         0000020d 73E0 
    1441                      ; branch occurs ; [] |1339| 
    1442 0000020e       $C$L8:    
    1443                      .dwpsn  file "..\clllc\clllc.h",line 1288,column 12,is_stmt,isa 0
    1444 0000020e 0000          MEALLOW   ; [CPU_FPU] |1288| 
TMS320C2000 Assembler PC v22.6.0 Tue Dec 20 15:55:13 2022

Copyright (c) 1996-2018 Texas Instruments Incorporated
clllc_clatasks.asm                                                   PAGE   35

         0000020f 7F90 
    1445                      .dwpsn  file "..\clllc\clllc.h",line 1289,column 12,is_stmt,isa 0
    1446 00000210 402E          MMOVZ16   MR2,@0x402e           ; [CPU_FPU] |1289| 
         00000211 75A0 
    1447 00000212 412E          MMOV16    @0x412e,MR2           ; [CPU_FPU] |1289| 
         00000213 75E0 
    1448                      .dwpsn  file "..\clllc\clllc.h",line 1290,column 12,is_stmt,isa 0
    1449 00000214 0000          MEDIS     ; [CPU_FPU] |1290| 
         00000215 7FB0 
    1450                      .dwpsn  file "..\clllc\clllc.h",line 1296,column 12,is_stmt,isa 0
    1451 00000216 0000          MMOVIZ    MR2,#0                ; [CPU_FPU] |1296| 
         00000217 7842 
    1452 00000218 0000!         MMOV32    @CLLLC_ModulationMode,MR2 ; [CPU_FPU] |1296| 
         00000219 74E0 
    1453                      .dwpsn  file "..\clllc\clllc.h",line 1298,column 12,is_stmt,isa 0
    1454 0000021a 0001          MMOVXI    MR2,#1                ; [CPU_FPU] |1298| 
         0000021b 7882 
    1455 0000021c 004A          MBCNDD    $C$L10,UNC            ; [CPU_FPU] 
         0000021d 798E 
    1456 0000021e 0000!         MMOV16    @CLLLC_modeChangeFlag,MR2 ; [CPU_FPU] |1298| 
         0000021f 75E0 
    1457 00000220 0000          MNOP      ; [CPU_FPU] 
         00000221 7FA0 
    1458                      .dwpsn  file "..\clllc\clllc.h",line 1296,column 12,is_stmt,isa 0
    1459 00000222 0000          MMOVIZ    MR2,#0                ; [CPU_FPU] |1296| 
         00000223 7842 
    1460                      ; branch occurs ; [] 
    1461 00000224       $C$L9:    
    1462                      .dwpsn  file "..\clllc\clllc.h",line 1252,column 9,is_stmt,isa 0
    1463 00000224 4020          MMOVZ16   MR2,@0x4020           ; [CPU_FPU] |1252| 
         00000225 75A0 
    1464 00000226 0004          MMOVXI    MR3,#4                ; [CPU_FPU] |1252| 
         00000227 7883 
    1465 00000228 002E          MOR32     MR2,MR3,MR2           ; [CPU_FPU] |1252| 
         00000229 7C80 
    1466 0000022a 4020          MMOV16    @0x4020,MR2           ; [CPU_FPU] |1252| 
         0000022b 75E0 
    1467 0000022c 0000          MNOP      ; [CPU_FPU] 
         0000022d 7FA0 
    1468 0000022e 0000          MNOP      ; [CPU_FPU] 
         0000022f 7FA0 
    1469 00000230 0000          MNOP      ; [CPU_FPU] 
         00000231 7FA0 
    1470                      .dwpsn  file "..\clllc\clllc.h",line 1255,column 9,is_stmt,isa 0
    1471 00000232 4120          MMOVZ16   MR2,@0x4120           ; [CPU_FPU] |1255| 
         00000233 75A0 
    1472 00000234 002E          MOR32     MR2,MR3,MR2           ; [CPU_FPU] |1255| 
         00000235 7C80 
    1473 00000236 4120          MMOV16    @0x4120,MR2           ; [CPU_FPU] |1255| 
         00000237 75E0 
    1474 00000238 0000          MNOP      ; [CPU_FPU] 
         00000239 7FA0 
    1475 0000023a 0000          MNOP      ; [CPU_FPU] 
         0000023b 7FA0 
    1476 0000023c 0000          MNOP      ; [CPU_FPU] 
TMS320C2000 Assembler PC v22.6.0 Tue Dec 20 15:55:13 2022

Copyright (c) 1996-2018 Texas Instruments Incorporated
clllc_clatasks.asm                                                   PAGE   36

         0000023d 7FA0 
    1477                      .dwpsn  file "..\clllc\clllc.h",line 1258,column 9,is_stmt,isa 0
    1478 0000023e 4220          MMOVZ16   MR2,@0x4220           ; [CPU_FPU] |1258| 
         0000023f 75A0 
    1479 00000240 002E          MOR32     MR2,MR3,MR2           ; [CPU_FPU] |1258| 
         00000241 7C80 
    1480 00000242 4220          MMOV16    @0x4220,MR2           ; [CPU_FPU] |1258| 
         00000243 75E0 
    1481 00000244 0000          MNOP      ; [CPU_FPU] 
         00000245 7FA0 
    1482 00000246 0000          MNOP      ; [CPU_FPU] 
         00000247 7FA0 
    1483 00000248 0000          MNOP      ; [CPU_FPU] 
         00000249 7FA0 
    1484                      .dwpsn  file "..\clllc\clllc.h",line 1261,column 9,is_stmt,isa 0
    1485 0000024a 4320          MMOVZ16   MR2,@0x4320           ; [CPU_FPU] |1261| 
         0000024b 75A0 
    1486 0000024c 002E          MOR32     MR2,MR3,MR2           ; [CPU_FPU] |1261| 
         0000024d 7C80 
    1487 0000024e 4320          MMOV16    @0x4320,MR2           ; [CPU_FPU] |1261| 
         0000024f 75E0 
    1488 00000250 0000          MNOP      ; [CPU_FPU] 
         00000251 7FA0 
    1489 00000252 0000          MNOP      ; [CPU_FPU] 
         00000253 7FA0 
    1490 00000254 0000          MNOP      ; [CPU_FPU] 
         00000255 7FA0 
    1491                      .dwpsn  file "C:/Users/gerar/workspace_v12/7.4kW_OBC_F28003x/device/driverlib/epwm.h",line 2002,colum
    1492 00000256 4100          MMOVZ16   MR2,@0x4100           ; [CPU_FPU] |2002| 
         00000257 75A0 
    1493 00000258 002E          MOR32     MR2,MR3,MR2           ; [CPU_FPU] |2002| 
         00000259 7C80 
    1494 0000025a 4100          MMOV16    @0x4100,MR2           ; [CPU_FPU] |2002| 
         0000025b 75E0 
    1495                      .dwpsn  file "..\clllc\clllc.h",line 1270,column 7,is_stmt,isa 0
    1496 0000025c 0000          MMOVIZ    MR2,#0                ; [CPU_FPU] |1270| 
         0000025d 7842 
    1497 0000025e 0001          MMOVXI    MR2,#1                ; [CPU_FPU] |1270| 
         0000025f 7882 
    1498 00000260 0000!         MMOV32    @CLLLC_ModulationMode,MR2 ; [CPU_FPU] |1270| 
         00000261 74E0 
    1499 00000262 0000          MMOVIZ    MR2,#0                ; [CPU_FPU] |1270| 
         00000263 7842 
    1500 00000264 0001          MMOVXI    MR2,#1                ; [CPU_FPU] |1270| 
         00000265 7882 
    1501 00000266       $C$L10:    
    1502 00000266 0004!         MMOV32    @__claCla1BackgroundTask_sp+4,MR2 ; [CPU_FPU] |1270| 
         00000267 74E0 
    1503                      .dwpsn  file "..\clllc\clllc.h",line 1397,column 5,is_stmt,isa 0
    1504 00000268 0000          MMOVIZ    MR2,#0                ; [CPU_FPU] |1397| 
         00000269 7842 
    1505 0000026a 0000!         MMOV32    MR3,@CLLLC_closeGvLoop ; [CPU_FPU] |1397| 
         0000026b 73F0 
    1506 0000026c 0001          MMOVXI    MR2,#1                ; [CPU_FPU] |1397| 
         0000026d 7882 
TMS320C2000 Assembler PC v22.6.0 Tue Dec 20 15:55:13 2022

Copyright (c) 1996-2018 Texas Instruments Incorporated
clllc_clatasks.asm                                                   PAGE   37

    1507 0000026e 000E          MCMP32    MR2,MR3               ; [CPU_FPU] |1397| 
         0000026f 7F20 
    1508 00000270 0000          MNOP      ; [CPU_FPU] 
         00000271 7FA0 
    1509 00000272 0000          MNOP      ; [CPU_FPU] 
         00000273 7FA0 
    1510 00000274 0000          MNOP      ; [CPU_FPU] 
         00000275 7FA0 
    1511 00000276 0062          MBCNDD    $C$L14,EQ             ; [CPU_FPU] |1397| 
         00000277 7981 
    1512 00000278 0000          MNOP      ; [CPU_FPU] 
         00000279 7FA0 
    1513 0000027a 0000          MNOP      ; [CPU_FPU] 
         0000027b 7FA0 
    1514 0000027c 0000          MNOP      ; [CPU_FPU] 
         0000027d 7FA0 
    1515                      ; branchcc occurs ; [] |1397| 
    1516                      .dwpsn  file "..\clllc\clllc.h",line 1449,column 9,is_stmt,isa 0
    1517 0000027e 0000!         MMOV32    MR2,@CLLLC_pwmPeriod_pu ; [CPU_FPU] |1449| 
         0000027f 73E0 
    1518                      .dwpsn  file "..\clllc\clllc.h",line 1454,column 9,is_stmt,isa 0
    1519 00000280 0000!         MMOV32    MR3,@CLLLC_vSecRefSlewed_pu ; [CPU_FPU] |1454| 
         00000281 73F0 
    1520                      .dwpsn  file "..\clllc\clllc.h",line 1449,column 9,is_stmt,isa 0
    1521 00000282 0018!         MMOV32    @CLLLC_gv+24,MR2      ; [CPU_FPU] |1449| 
         00000283 74E0 
    1522                      .dwpsn  file "..\clllc\clllc.h",line 1450,column 9,is_stmt,isa 0
    1523 00000284 001A!         MMOV32    @CLLLC_gv+26,MR2      ; [CPU_FPU] |1450| 
         00000285 74E0 
    1524                      .dwpsn  file "..\clllc\clllc.h",line 1451,column 9,is_stmt,isa 0
    1525 00000286 001C!         MMOV32    @CLLLC_gv+28,MR2      ; [CPU_FPU] |1451| 
         00000287 74E0 
    1526                      .dwpsn  file "..\clllc\clllc.h",line 1452,column 9,is_stmt,isa 0
    1527 00000288 001E!         MMOV32    @CLLLC_gv+30,MR2      ; [CPU_FPU] |1452| 
         00000289 74E0 
    1528                      .dwpsn  file "..\clllc\clllc.h",line 1454,column 9,is_stmt,isa 0
    1529              
    1530                      MMOV32    @CLLLC_gvPartialComputedValue,MR2 ; [CPU_FPU] |1460| 
    1531 0000028a 0000! ||      MSUBF32   MR1,MR3,MR1           ; [CPU_FPU] |1454| 
         0000028b 6760 
    1532              
    1533 0000028c 0000!         MMOV32    @CLLLC_gvError,MR1    ; [CPU_FPU] |1454| 
         0000028d 74D0 
    1534                      .dwpsn  file "..\clllc\clllc.h",line 1455,column 9,is_stmt,isa 0
    1535 0000028e 0010!         MMOV32    @CLLLC_gv+16,MR1      ; [CPU_FPU] |1455| 
         0000028f 74D0 
    1536                      .dwpsn  file "..\clllc\clllc.h",line 1456,column 9,is_stmt,isa 0
    1537 00000290 0012!         MMOV32    @CLLLC_gv+18,MR1      ; [CPU_FPU] |1456| 
         00000291 74D0 
    1538                      .dwpsn  file "..\clllc\clllc.h",line 1457,column 9,is_stmt,isa 0
    1539 00000292 0014!         MMOV32    @CLLLC_gv+20,MR1      ; [CPU_FPU] |1457| 
         00000293 74D0 
    1540                      .dwpsn  file "..\clllc\clllc.h",line 1458,column 9,is_stmt,isa 0
    1541 00000294 0016!         MMOV32    @CLLLC_gv+22,MR1      ; [CPU_FPU] |1458| 
         00000295 74D0 
TMS320C2000 Assembler PC v22.6.0 Tue Dec 20 15:55:13 2022

Copyright (c) 1996-2018 Texas Instruments Incorporated
clllc_clatasks.asm                                                   PAGE   38

    1542                      .dwpsn  file "..\clllc\clllc.h",line 1463,column 9,is_stmt,isa 0
    1543 00000296 0000!         MMOV32    MR2,@CLLLC_pwmPeriodRef_pu ; [CPU_FPU] |1463| 
         00000297 73E0 
    1544                      .dwpsn  file "..\clllc\clllc.h",line 1466,column 9,is_stmt,isa 0
    1545 00000298 0000!         MMOV32    MR1,@CLLLC_pwmPeriodMin_pu ; [CPU_FPU] |1466| 
         00000299 73D0 
    1546 0000029a 0006          MCMPF32   MR2,MR1               ; [CPU_FPU] |1466| 
         0000029b 7D00 
    1547 0000029c 0000          MNOP      ; [CPU_FPU] 
         0000029d 7FA0 
    1548 0000029e 0000          MNOP      ; [CPU_FPU] 
         0000029f 7FA0 
    1549 000002a0 0000          MNOP      ; [CPU_FPU] 
         000002a1 7FA0 
    1550 000002a2 002E          MBCNDD    $C$L13,LT             ; [CPU_FPU] |1466| 
         000002a3 7984 
    1551 000002a4 0000          MNOP      ; [CPU_FPU] 
         000002a5 7FA0 
    1552 000002a6 0000          MNOP      ; [CPU_FPU] 
         000002a7 7FA0 
    1553 000002a8 0000          MNOP      ; [CPU_FPU] 
         000002a9 7FA0 
    1554                      ; branchcc occurs ; [] |1466| 
    1555                      .dwpsn  file "..\clllc\clllc.h",line 1470,column 14,is_stmt,isa 0
    1556 000002aa 3F80          MCMPF32   MR2,#16256            ; [CPU_FPU] |1470| 
         000002ab 78C2 
    1557 000002ac 0000          MNOP      ; [CPU_FPU] 
         000002ad 7FA0 
    1558 000002ae 0000          MNOP      ; [CPU_FPU] 
         000002af 7FA0 
    1559 000002b0 0000          MNOP      ; [CPU_FPU] 
         000002b1 7FA0 
    1560 000002b2 0010          MBCNDD    $C$L11,GT             ; [CPU_FPU] |1470| 
         000002b3 7982 
    1561 000002b4 0000          MNOP      ; [CPU_FPU] 
         000002b5 7FA0 
    1562 000002b6 0000          MNOP      ; [CPU_FPU] 
         000002b7 7FA0 
    1563 000002b8 0000          MNOP      ; [CPU_FPU] 
         000002b9 7FA0 
    1564                      ; branchcc occurs ; [] |1470| 
    1565 000002ba 000E          MBCNDD    $C$L12,UNC            ; [CPU_FPU] 
         000002bb 798E 
    1566 000002bc 0000!         MMOV32    @CLLLC_pwmPeriod_pu,MR2 ; [CPU_FPU] 
         000002bd 74E0 
    1567 000002be 0000          MNOP      ; [CPU_FPU] 
         000002bf 7FA0 
    1568 000002c0 0000          MNOP      ; [CPU_FPU] 
         000002c1 7FA0 
    1569                      ; branch occurs ; [] 
    1570 000002c2       $C$L11:    
    1571                      .dwpsn  file "..\clllc\clllc.h",line 1472,column 13,is_stmt,isa 0
    1572 000002c2 3F80          MMOVIZ    MR1,#16256            ; [CPU_FPU] |1472| 
         000002c3 7841 
    1573 000002c4 3F80          MMOVIZ    MR2,#16256            ; [CPU_FPU] |1472| 
TMS320C2000 Assembler PC v22.6.0 Tue Dec 20 15:55:13 2022

Copyright (c) 1996-2018 Texas Instruments Incorporated
clllc_clatasks.asm                                                   PAGE   39

         000002c5 7842 
    1574 000002c6 0000!         MMOV32    @CLLLC_pwmPeriod_pu,MR1 ; [CPU_FPU] |1472| 
         000002c7 74D0 
    1575 000002c8       $C$L12:    
    1576 000002c8 00D4          MBCNDD    $C$L22,UNC            ; [CPU_FPU] |1472| 
         000002c9 798E 
    1577 000002ca 0000          MNOP      ; [CPU_FPU] 
         000002cb 7FA0 
    1578 000002cc 0000          MNOP      ; [CPU_FPU] 
         000002cd 7FA0 
    1579 000002ce 0000!         MMOV32    MR1,@CLLLC_gvOut      ; [CPU_FPU] |1472| 
         000002cf 73D0 
    1580                      ; branch occurs ; [] |1472| 
    1581 000002d0       $C$L13:    
    1582 000002d0 00CA          MBCNDD    $C$L21,UNC            ; [CPU_FPU] 
         000002d1 798E 
    1583 000002d2 0000          MNOP      ; [CPU_FPU] 
         000002d3 7FA0 
    1584                      .dwpsn  file "..\clllc\clllc.h",line 1468,column 13,is_stmt,isa 0
    1585 000002d4 00F6          MMOV32    MR2,MR1               ; [CPU_FPU] |1468| 
         000002d5 7AC0 
    1586 000002d6 0000!         MMOV32    MR1,@CLLLC_gvOut      ; [CPU_FPU] 
         000002d7 73D0 
    1587                      ; branch occurs ; [] 
    1588 000002d8       $C$L14:    
    1589                      .dwpsn  file "..\clllc\clllc.h",line 1404,column 13,is_stmt,isa 0
    1590 000002d8 0000!         MMOV32    MR0,@CLLLC_vSecRefSlewed_pu ; [CPU_FPU] |1404| 
         000002d9 73C0 
    1591 000002da 0010          MSUBF32   MR0,MR0,MR1           ; [CPU_FPU] |1404| 
         000002db 7C40 
    1592 000002dc 0008!         MMOV32    @__claCla1BackgroundTask_sp+8,MR0 ; [CPU_FPU] |1404| 
         000002dd 74C0 
    1593 000002de 0000          MNOP      ; [CPU_FPU] 
         000002df 7FA0 
    1594 000002e0 0000!         MMOV32    @CLLLC_gvError,MR0    ; [CPU_FPU] |1404| 
         000002e1 74C0 
    1595                      .dwpsn  file "..\clllc\clllc.h",line 100,column 5,is_stmt,isa 0
    1596 000002e2 0000!         MMOV32    MR0,@CLLLC_gv         ; [CPU_FPU] |100| 
         000002e3 73C0 
    1597 000002e4 0008!         MMOV32    MR1,@__claCla1BackgroundTask_sp+8 ; [CPU_FPU] |100| 
         000002e5 73D0 
    1598              
    1599                      MMOV32    MR1,@CLLLC_gvPartialComputedValue ; [CPU_FPU] |100| 
    1600 000002e6 0000! ||      MMPYF32   MR0,MR1,MR0           ; [CPU_FPU] |100| 
         000002e7 0110 
    1601              
    1602 000002e8 0005          MADDF32   MR1,MR1,MR0           ; [CPU_FPU] |100| 
         000002e9 7C20 
    1603                      .dwpsn  file "..\clllc\clllc.h",line 1411,column 9,is_stmt,isa 0
    1604 000002ea 3F7A          MMOVIZ    MR0,#16250            ; [CPU_FPU] |1411| 
         000002eb 7840 
    1605 000002ec E148          MMOVXI    MR0,#57672            ; [CPU_FPU] |1411| 
         000002ed 7880 
    1606 000002ee 0001          MCMPF32   MR1,MR0               ; [CPU_FPU] |1411| 
         000002ef 7D00 
TMS320C2000 Assembler PC v22.6.0 Tue Dec 20 15:55:13 2022

Copyright (c) 1996-2018 Texas Instruments Incorporated
clllc_clatasks.asm                                                   PAGE   40

    1607 000002f0 0000          MNOP      ; [CPU_FPU] 
         000002f1 7FA0 
    1608 000002f2 0000          MNOP      ; [CPU_FPU] 
         000002f3 7FA0 
    1609 000002f4 0000          MNOP      ; [CPU_FPU] 
         000002f5 7FA0 
    1610 000002f6 0024          MBCNDD    $C$L15,GT             ; [CPU_FPU] |1411| 
         000002f7 7982 
    1611                      .dwpsn  file "..\clllc\clllc.h",line 100,column 5,is_stmt,isa 0
    1612 000002f8 0018!         MMOV32    @CLLLC_gv+24,MR1      ; [CPU_FPU] |100| 
         000002f9 74D0 
    1613 000002fa 0000          MNOP      ; [CPU_FPU] 
         000002fb 7FA0 
    1614 000002fc 0000          MNOP      ; [CPU_FPU] 
         000002fd 7FA0 
    1615                      .dwpsn  file "..\clllc\clllc.h",line 1411,column 9,is_stmt,isa 0
    1616                      ; branchcc occurs ; [] |1411| 
    1617                      .dwpsn  file "..\clllc\clllc.h",line 1415,column 9,is_stmt,isa 0
    1618 000002fe BDCC          MMOVIZ    MR0,#48588            ; [CPU_FPU] |1415| 
         000002ff 7840 
    1619 00000300 CCCD          MMOVXI    MR0,#52429            ; [CPU_FPU] |1415| 
         00000301 7880 
    1620 00000302 0001          MCMPF32   MR1,MR0               ; [CPU_FPU] |1415| 
         00000303 7D00 
    1621 00000304 0000          MNOP      ; [CPU_FPU] 
         00000305 7FA0 
    1622 00000306 0000          MNOP      ; [CPU_FPU] 
         00000307 7FA0 
    1623 00000308 0000          MNOP      ; [CPU_FPU] 
         00000309 7FA0 
    1624 0000030a 0014          MBCNDD    $C$L16,GEQ            ; [CPU_FPU] |1415| 
         0000030b 7983 
    1625 0000030c 0000          MNOP      ; [CPU_FPU] 
         0000030d 7FA0 
    1626 0000030e 0000          MNOP      ; [CPU_FPU] 
         0000030f 7FA0 
    1627 00000310 0000          MNOP      ; [CPU_FPU] 
         00000311 7FA0 
    1628                      ; branchcc occurs ; [] |1415| 
    1629                      .dwpsn  file "..\clllc\clllc.h",line 1417,column 13,is_stmt,isa 0
    1630 00000312 000C          MBCNDD    $C$L16,UNC            ; [CPU_FPU] |1417| 
         00000313 798E 
    1631 00000314 0000          MNOP      ; [CPU_FPU] 
         00000315 7FA0 
    1632 00000316 BDCC          MMOVIZ    MR1,#48588            ; [CPU_FPU] |1417| 
         00000317 7841 
    1633 00000318 CCCD          MMOVXI    MR1,#52429            ; [CPU_FPU] |1417| 
         00000319 7881 
    1634                      ; branch occurs ; [] |1417| 
    1635 0000031a       $C$L15:    
    1636                      .dwpsn  file "..\clllc\clllc.h",line 1413,column 13,is_stmt,isa 0
    1637 0000031a 3F7A          MMOVIZ    MR1,#16250            ; [CPU_FPU] |1413| 
         0000031b 7841 
    1638 0000031c E148          MMOVXI    MR1,#57672            ; [CPU_FPU] |1413| 
         0000031d 7881 
TMS320C2000 Assembler PC v22.6.0 Tue Dec 20 15:55:13 2022

Copyright (c) 1996-2018 Texas Instruments Incorporated
clllc_clatasks.asm                                                   PAGE   41

    1639 0000031e       $C$L16:    
    1640                      .dwpsn  file "..\clllc\clllc.h",line 122,column 5,is_stmt,isa 0
    1641 0000031e 001A!         MMOV32    MR0,@CLLLC_gv+26      ; [CPU_FPU] |122| 
         0000031f 73C0 
    1642 00000320 0006!         MMOV32    @__claCla1BackgroundTask_sp+6,MR0 ; [CPU_FPU] |122| 
         00000321 74C0 
    1643 00000322 0012!         MMOV32    MR0,@CLLLC_gv+18      ; [CPU_FPU] |122| 
         00000323 73C0 
    1644 00000324 0000!         MMOV32    @__claCla1BackgroundTask_sp+0,MR0 ; [CPU_FPU] |122| 
         00000325 74C0 
    1645 00000326 0002!         MMOV32    MR3,@CLLLC_gv+2       ; [CPU_FPU] |122| 
         00000327 73F0 
    1646 00000328 0004!         MMOV32    MR2,@CLLLC_gv+4       ; [CPU_FPU] |122| 
         00000329 73E0 
    1647 0000032a 0008!         MMOV32    MR0,@__claCla1BackgroundTask_sp+8 ; [CPU_FPU] |122| 
         0000032b 73C0 
    1648              
    1649                      MMOV32    MR0,@__claCla1BackgroundTask_sp+0 ; [CPU_FPU] |122| 
    1650 0000032c 0000! ||      MMPYF32   MR3,MR0,MR3           ; [CPU_FPU] |122| 
         0000032d 0CC0 
    1651              
    1652                      MMOV32    MR2,@CLLLC_gv+6       ; [CPU_FPU] |122| 
    1653 0000032e 0006! ||      MMPYF32   MR0,MR0,MR2           ; [CPU_FPU] |122| 
         0000032f 0820 
    1654              
    1655                      MMOV32    MR0,@CLLLC_gv+20      ; [CPU_FPU] |122| 
    1656 00000330 0014! ||      MADDF32   MR3,MR3,MR0           ; [CPU_FPU] |122| 
         00000331 13C0 
    1657              
    1658 00000332 0008          MMPYF32   MR0,MR2,MR0           ; [CPU_FPU] |122| 
         00000333 7C00 
    1659              
    1660                      MMOV32    MR3,@CLLLC_gv+10      ; [CPU_FPU] |122| 
    1661 00000334 000A! ||      MADDF32   MR0,MR0,MR3           ; [CPU_FPU] |122| 
         00000335 1C30 
    1662              
    1663 00000336 0006!         MMPYF32   MR3,MR1,MR3           ; [CPU_FPU] |122| 
         00000337 0DE0 
    1664              ||      MMOV32    MR2,@__claCla1BackgroundTask_sp+6 ; [CPU_FPU] |122| 
    1665              
    1666                      MMOV32    MR3,@CLLLC_gv+12      ; [CPU_FPU] |122| 
    1667 00000338 000C! ||      MSUBF32   MR0,MR0,MR3           ; [CPU_FPU] |122| 
         00000339 2C30 
    1668              
    1669 0000033a 003B          MMPYF32   MR3,MR2,MR3           ; [CPU_FPU] |122| 
         0000033b 7C00 
    1670              
    1671                      MMOV32    MR3,@CLLLC_gv+28      ; [CPU_FPU] |122| 
    1672 0000033c 001C! ||      MSUBF32   MR2,MR0,MR3           ; [CPU_FPU] |122| 
         0000033d 2CB0 
    1673              
    1674 0000033e 000E!         MMOV32    MR0,@CLLLC_gv+14      ; [CPU_FPU] |122| 
         0000033f 73C0 
    1675              
    1676                      MMOV32    MR0,@__claCla1BackgroundTask_sp+0 ; [CPU_FPU] |122| 
TMS320C2000 Assembler PC v22.6.0 Tue Dec 20 15:55:13 2022

Copyright (c) 1996-2018 Texas Instruments Incorporated
clllc_clatasks.asm                                                   PAGE   42

    1677 00000340 0000! ||      MMPYF32   MR3,MR0,MR3           ; [CPU_FPU] |122| 
         00000341 0CC0 
    1678              
    1679                      .dwpsn  file "..\clllc\clllc.h",line 124,column 5,is_stmt,isa 0
    1680 00000342 0014!         MMOV32    @CLLLC_gv+20,MR0      ; [CPU_FPU] |124| 
         00000343 74C0 
    1681                      .dwpsn  file "..\clllc\clllc.h",line 122,column 5,is_stmt,isa 0
    1682              
    1683                      MMOV32    MR2,@CLLLC_pwmPeriodMin_pu ; [CPU_FPU] |1424| 
    1684 00000344 0000! ||      MSUBF32   MR3,MR2,MR3           ; [CPU_FPU] |122| 
         00000345 2EE0 
    1685              
    1686                      .dwpsn  file "..\clllc\clllc.h",line 124,column 5,is_stmt,isa 0
    1687 00000346 0008!         MMOV32    MR0,@__claCla1BackgroundTask_sp+8 ; [CPU_FPU] |124| 
         00000347 73C0 
    1688                      .dwpsn  file "..\clllc\clllc.h",line 125,column 5,is_stmt,isa 0
    1689 00000348 0012!         MMOV32    @CLLLC_gv+18,MR0      ; [CPU_FPU] |125| 
         00000349 74C0 
    1690 0000034a 0006!         MMOV32    MR0,@__claCla1BackgroundTask_sp+6 ; [CPU_FPU] |125| 
         0000034b 73C0 
    1691                      .dwpsn  file "..\clllc\clllc.h",line 1424,column 9,is_stmt,isa 0
    1692 0000034c 0009          MCMPF32   MR1,MR2               ; [CPU_FPU] |1424| 
         0000034d 7D00 
    1693 0000034e 0000          MNOP      ; [CPU_FPU] 
         0000034f 7FA0 
    1694                      .dwpsn  file "..\clllc\clllc.h",line 127,column 5,is_stmt,isa 0
    1695 00000350 001A!         MMOV32    @CLLLC_gv+26,MR1      ; [CPU_FPU] |127| 
         00000351 74D0 
    1696                      .dwpsn  file "..\clllc\clllc.h",line 129,column 5,is_stmt,isa 0
    1697 00000352 0000!         MMOV32    @CLLLC_gvPartialComputedValue,MR3 ; [CPU_FPU] |129| 
         00000353 74F0 
    1698                      .dwpsn  file "..\clllc\clllc.h",line 1424,column 9,is_stmt,isa 0
    1699 00000354 003A          MBCNDD    $C$L19,GEQ            ; [CPU_FPU] |1424| 
         00000355 7983 
    1700                      .dwpsn  file "..\clllc\clllc.h",line 126,column 5,is_stmt,isa 0
    1701 00000356 001C!         MMOV32    @CLLLC_gv+28,MR0      ; [CPU_FPU] |126| 
         00000357 74C0 
    1702 00000358 0000          MNOP      ; [CPU_FPU] 
         00000359 7FA0 
    1703 0000035a 0000          MNOP      ; [CPU_FPU] 
         0000035b 7FA0 
    1704                      .dwpsn  file "..\clllc\clllc.h",line 1424,column 9,is_stmt,isa 0
    1705                      ; branchcc occurs ; [] |1424| 
    1706                      .dwpsn  file "..\clllc\clllc.h",line 1429,column 13,is_stmt,isa 0
    1707 0000035c 0018          MSUBF32   MR0,MR2,MR1           ; [CPU_FPU] |1429| 
         0000035d 7C40 
    1708                      .dwpsn  file "..\clllc\clllc.h",line 1430,column 13,is_stmt,isa 0
    1709 0000035e 3ECC          MMOVIZ    MR1,#16076            ; [CPU_FPU] |1430| 
         0000035f 7841 
    1710                      .dwpsn  file "..\clllc\clllc.h",line 1429,column 13,is_stmt,isa 0
    1711 00000360 3FA0          MMPYF32   MR0,MR0,#16288        ; [CPU_FPU] |1429| 
         00000361 7780 
    1712                      .dwpsn  file "..\clllc\clllc.h",line 1430,column 13,is_stmt,isa 0
    1713 00000362 CCCD          MMOVXI    MR1,#52429            ; [CPU_FPU] |1430| 
         00000363 7881 
TMS320C2000 Assembler PC v22.6.0 Tue Dec 20 15:55:13 2022

Copyright (c) 1996-2018 Texas Instruments Incorporated
clllc_clatasks.asm                                                   PAGE   43

    1714 00000364 0004          MCMPF32   MR0,MR1               ; [CPU_FPU] |1430| 
         00000365 7D00 
    1715 00000366 0000          MNOP      ; [CPU_FPU] 
         00000367 7FA0 
    1716 00000368 0000          MNOP      ; [CPU_FPU] 
         00000369 7FA0 
    1717 0000036a 0000          MNOP      ; [CPU_FPU] 
         0000036b 7FA0 
    1718 0000036c 0010          MBCNDD    $C$L17,GT             ; [CPU_FPU] |1430| 
         0000036d 7982 
    1719 0000036e 0000          MNOP      ; [CPU_FPU] 
         0000036f 7FA0 
    1720 00000370 0000          MNOP      ; [CPU_FPU] 
         00000371 7FA0 
    1721 00000372 0000          MNOP      ; [CPU_FPU] 
         00000373 7FA0 
    1722                      ; branchcc occurs ; [] |1430| 
    1723 00000374 0012          MBCNDD    $C$L18,UNC            ; [CPU_FPU] 
         00000375 798E 
    1724 00000376 0000!         MMOV32    @CLLLC_pwmPhaseShiftPrimLegsRef_pu,MR0 ; [CPU_FPU] 
         00000377 74C0 
    1725 00000378 0000          MNOP      ; [CPU_FPU] 
         00000379 7FA0 
    1726 0000037a 0000          MNOP      ; [CPU_FPU] 
         0000037b 7FA0 
    1727                      ; branch occurs ; [] 
    1728 0000037c       $C$L17:    
    1729                      .dwpsn  file "..\clllc\clllc.h",line 1432,column 17,is_stmt,isa 0
    1730 0000037c 3ECC          MMOVIZ    MR0,#16076            ; [CPU_FPU] |1432| 
         0000037d 7840 
    1731 0000037e CCCD          MMOVXI    MR0,#52429            ; [CPU_FPU] |1432| 
         0000037f 7880 
    1732 00000380 0000!         MMOV32    @CLLLC_pwmPhaseShiftPrimLegsRef_pu,MR0 ; [CPU_FPU] |1432| 
         00000381 74C0 
    1733 00000382 3ECC          MMOVIZ    MR0,#16076            ; [CPU_FPU] |1432| 
         00000383 7840 
    1734 00000384 CCCD          MMOVXI    MR0,#52429            ; [CPU_FPU] |1432| 
         00000385 7880 
    1735 00000386       $C$L18:    
    1736 00000386 000E          MBCNDD    $C$L20,UNC            ; [CPU_FPU] 
         00000387 798E 
    1737 00000388 0000          MNOP      ; [CPU_FPU] 
         00000389 7FA0 
    1738 0000038a 0000          MNOP      ; [CPU_FPU] 
         0000038b 7FA0 
    1739                      .dwpsn  file "..\clllc\clllc.h",line 1438,column 13,is_stmt,isa 0
    1740 0000038c 00F9          MMOV32    MR1,MR2               ; [CPU_FPU] |1438| 
         0000038d 7AC0 
    1741                      ; branch occurs ; [] 
    1742 0000038e       $C$L19:    
    1743                      .dwpsn  file "..\clllc\clllc.h",line 1442,column 13,is_stmt,isa 0
    1744 0000038e 0000          MMOVIZ    MR0,#0                ; [CPU_FPU] |1442| 
         0000038f 7840 
    1745 00000390 0000!         MMOV32    @CLLLC_pwmPhaseShiftPrimLegsRef_pu,MR0 ; [CPU_FPU] |1442| 
         00000391 74C0 
TMS320C2000 Assembler PC v22.6.0 Tue Dec 20 15:55:13 2022

Copyright (c) 1996-2018 Texas Instruments Incorporated
clllc_clatasks.asm                                                   PAGE   44

    1746 00000392 0000          MMOVIZ    MR0,#0                ; [CPU_FPU] |1442| 
         00000393 7840 
    1747 00000394       $C$L20:    
    1748 00000394 0000!         MMOV32    @CLLLC_gvOut,MR1      ; [CPU_FPU] 
         00000395 74D0 
    1749 00000396 0000          MNOP      ; [CPU_FPU] 
         00000397 7FA0 
    1750                      .dwpsn  file "..\clllc\clllc.h",line 1445,column 9,is_stmt,isa 0
    1751 00000398 00F6          MMOV32    MR2,MR1               ; [CPU_FPU] |1445| 
         00000399 7AC0 
    1752 0000039a       $C$L21:    
    1753 0000039a 0000!         MMOV32    @CLLLC_pwmPeriod_pu,MR2 ; [CPU_FPU] |1445| 
         0000039b 74E0 
    1754 0000039c       $C$L22:    
    1755                      .dwpsn  file "..\clllc\clllc_hal.h",line 662,column 5,is_stmt,isa 0
    1756 0000039c 4580          MMPYF32   MR1,MR1,#17792        ; [CPU_FPU] |662| 
         0000039d 7785 
    1757                      .dwpsn  file "..\clllc\clllc.h",line 695,column 5,is_stmt,isa 0
    1758 0000039e 4CE4          MMOVIZ    MR3,#19684            ; [CPU_FPU] |695| 
         0000039f 7843 
    1759                      .dwpsn  file "..\clllc\clllc_hal.h",line 662,column 5,is_stmt,isa 0
    1760 000003a0 0005          MF32TOI32 MR1,MR1               ; [CPU_FPU] |662| 
         000003a1 7D60 
    1761                      .dwpsn  file "..\clllc\clllc.h",line 695,column 5,is_stmt,isa 0
    1762 000003a2 E1C0          MMOVXI    MR3,#57792            ; [CPU_FPU] |695| 
         000003a3 7883 
    1763                      .dwpsn  file "..\clllc\clllc_hal.h",line 662,column 5,is_stmt,isa 0
    1764 000003a4 5C13          MMOV16    @0x5c13,MR1           ; [CPU_FPU] |662| 
         000003a5 75D0 
    1765                      .dwpsn  file "..\clllc\clllc.h",line 695,column 5,is_stmt,isa 0
    1766 000003a6 0000!         MMOV32    @__claCla1BackgroundTask_sp+0,MR3 ; [CPU_FPU] |695| 
         000003a7 74F0 
    1767 000003a8 0000!         MMOV32    MR1,@CLLLC_pwmPeriodMax_ticks ; [CPU_FPU] |695| 
         000003a9 73D0 
    1768              
    1769 000003aa 0006!         MMPYF32   MR1,MR2,MR1           ; [CPU_FPU] |695| 
         000003ab 4650 
    1770              ||      MMOV32    @__claCla1BackgroundTask_sp+6,MR1 ; [CPU_FPU] |695| 
    1771              
    1772 000003ac 0008!         MMOV32    @__claCla1BackgroundTask_sp+8,MR1 ; [CPU_FPU] |695| 
         000003ad 74D0 
    1773 000003ae 0007          MEINVF32  MR3,MR1               ; [CPU_FPU] |695| 
         000003af 7F00 
    1774 000003b0 0035          MMPYF32   MR1,MR1,MR3           ; [CPU_FPU] |695| 
         000003b1 7C00 
    1775 000003b2 4000          MSUBF32   MR1,#16384,MR1        ; [CPU_FPU] |695| 
         000003b3 7805 
    1776              
    1777                      MMOV32    MR1,@__claCla1BackgroundTask_sp+8 ; [CPU_FPU] |695| 
    1778 000003b4 0008! ||      MMPYF32   MR3,MR1,MR3           ; [CPU_FPU] |695| 
         000003b5 0DD0 
    1779              
    1780 000003b6 001D          MMPYF32   MR1,MR3,MR1           ; [CPU_FPU] |695| 
         000003b7 7C00 
    1781 000003b8 4000          MSUBF32   MR1,#16384,MR1        ; [CPU_FPU] |695| 
TMS320C2000 Assembler PC v22.6.0 Tue Dec 20 15:55:13 2022

Copyright (c) 1996-2018 Texas Instruments Incorporated
clllc_clatasks.asm                                                   PAGE   45

         000003b9 7805 
    1782              
    1783                      MMOV32    MR1,@__claCla1BackgroundTask_sp+0 ; [CPU_FPU] |695| 
    1784 000003ba 0000! ||      MMPYF32   MR3,MR1,MR3           ; [CPU_FPU] |695| 
         000003bb 0DD0 
    1785              
    1786 000003bc 001D          MMPYF32   MR1,MR3,MR1           ; [CPU_FPU] |695| 
         000003bd 7C00 
    1787 000003be 000C!         MMOV32    @__claCla1BackgroundTask_sp+12,MR1 ; [CPU_FPU] |695| 
         000003bf 74D0 
    1788 000003c0 0000!         MMOV32    @CLLLC_pwmFrequency_Hz,MR1 ; [CPU_FPU] |695| 
         000003c1 74D0 
    1789                      .dwpsn  file "..\clllc\clllc.h",line 699,column 5,is_stmt,isa 0
    1790 000003c2 0000!         MMOV32    MR3,@CLLLC_pwmDutyPrimRef_pu ; [CPU_FPU] |699| 
         000003c3 73F0 
    1791 000003c4 0000!         MMOV32    @CLLLC_pwmDutyPrim_pu,MR3 ; [CPU_FPU] |699| 
         000003c5 74F0 
    1792                      .dwpsn  file "..\clllc\clllc.h",line 711,column 5,is_stmt,isa 0
    1793 000003c6 3089          MMOVIZ    MR1,#12425            ; [CPU_FPU] |711| 
         000003c7 7841 
    1794                      .dwpsn  file "..\clllc\clllc.h",line 699,column 5,is_stmt,isa 0
    1795 000003c8 0000!         MMOV32    @__claCla1BackgroundTask_sp+0,MR3 ; [CPU_FPU] |699| 
         000003c9 74F0 
    1796                      .dwpsn  file "..\clllc\clllc.h",line 700,column 5,is_stmt,isa 0
    1797 000003ca 0000!         MMOV32    MR3,@CLLLC_pwmPhaseShiftPrimSecRef_ns ; [CPU_FPU] |700| 
         000003cb 73F0 
    1798                      .dwpsn  file "..\clllc\clllc.h",line 711,column 5,is_stmt,isa 0
    1799 000003cc 705F          MMOVXI    MR1,#28767            ; [CPU_FPU] |711| 
         000003cd 7881 
    1800                      .dwpsn  file "..\clllc\clllc.h",line 700,column 5,is_stmt,isa 0
    1801 000003ce 000E!         MMOV32    @__claCla1BackgroundTask_sp+14,MR3 ; [CPU_FPU] |700| 
         000003cf 74F0 
    1802 000003d0 0000!         MMOV32    @CLLLC_pwmPhaseShiftPrimSec_ns,MR3 ; [CPU_FPU] |700| 
         000003d1 74F0 
    1803                      .dwpsn  file "..\clllc\clllc.h",line 701,column 5,is_stmt,isa 0
    1804 000003d2 00F3          MMOV32    MR3,MR0               ; [CPU_FPU] |701| 
         000003d3 7AC0 
    1805 000003d4 0000!         MMOV32    @CLLLC_pwmPhaseShiftPrimLegs_pu,MR3 ; [CPU_FPU] |701| 
         000003d5 74F0 
    1806                      .dwpsn  file "..\clllc\clllc.h",line 711,column 5,is_stmt,isa 0
    1807 000003d6 000E!         MMOV32    MR3,@__claCla1BackgroundTask_sp+14 ; [CPU_FPU] |711| 
         000003d7 73F0 
    1808              
    1809                      MMOV32    MR1,@__claCla1BackgroundTask_sp+12 ; [CPU_FPU] |711| 
    1810 000003d8 000C! ||      MMPYF32   MR3,MR1,MR3           ; [CPU_FPU] |711| 
         000003d9 0DD0 
    1811              
    1812 000003da 0037          MMPYF32   MR3,MR1,MR3           ; [CPU_FPU] |711| 
         000003db 7C00 
    1813 000003dc 0008!         MMOV32    @__claCla1BackgroundTask_sp+8,MR3 ; [CPU_FPU] |711| 
         000003dd 74F0 
    1814 000003de 0000!         MMOV32    MR1,@CLLLC_pwmDutySecAdjust_pu ; [CPU_FPU] |711| 
         000003df 73D0 
    1815 000003e0 3EE6          MMOVIZ    MR3,#16102            ; [CPU_FPU] |711| 
         000003e1 7843 
TMS320C2000 Assembler PC v22.6.0 Tue Dec 20 15:55:13 2022

Copyright (c) 1996-2018 Texas Instruments Incorporated
clllc_clatasks.asm                                                   PAGE   46

    1816 000003e2 6666          MMOVXI    MR3,#26214            ; [CPU_FPU] |711| 
         000003e3 7883 
    1817              
    1818                      MMOV32    MR1,@__claCla1BackgroundTask_sp+8 ; [CPU_FPU] |711| 
    1819 000003e4 0008! ||      MADDF32   MR3,MR3,MR1           ; [CPU_FPU] |711| 
         000003e5 17D0 
    1820              
    1821 000003e6 001F          MSUBF32   MR3,MR3,MR1           ; [CPU_FPU] |711| 
         000003e7 7C40 
    1822 000003e8 00F1          MMOV32    MR1,MR0               ; [CPU_FPU] |711| 
         000003e9 7AC0 
    1823 000003ea 001F          MSUBF32   MR3,MR3,MR1           ; [CPU_FPU] |711| 
         000003eb 7C40 
    1824                      .dwpsn  file "..\clllc\clllc.h",line 714,column 5,is_stmt,isa 0
    1825 000003ec 0000          MCMPF32   MR3,#0.0              ; [CPU_FPU] |714| 
         000003ed 78C3 
    1826 000003ee 0000          MNOP      ; [CPU_FPU] 
         000003ef 7FA0 
    1827 000003f0 0000          MNOP      ; [CPU_FPU] 
         000003f1 7FA0 
    1828                      .dwpsn  file "..\clllc\clllc.h",line 701,column 5,is_stmt,isa 0
    1829 000003f2 000A!         MMOV32    @__claCla1BackgroundTask_sp+10,MR0 ; [CPU_FPU] |701| 
         000003f3 74C0 
    1830                      .dwpsn  file "..\clllc\clllc.h",line 714,column 5,is_stmt,isa 0
    1831 000003f4 0010          MBCNDD    $C$L23,LT             ; [CPU_FPU] |714| 
         000003f5 7984 
    1832                      .dwpsn  file "..\clllc\clllc.h",line 711,column 5,is_stmt,isa 0
    1833 000003f6 0008!         MMOV32    @__claCla1BackgroundTask_sp+8,MR3 ; [CPU_FPU] |711| 
         000003f7 74F0 
    1834 000003f8 0000          MNOP      ; [CPU_FPU] 
         000003f9 7FA0 
    1835 000003fa 0000          MNOP      ; [CPU_FPU] 
         000003fb 7FA0 
    1836                      .dwpsn  file "..\clllc\clllc.h",line 714,column 5,is_stmt,isa 0
    1837                      ; branchcc occurs ; [] |714| 
    1838 000003fc 0010          MBCNDD    $C$L24,UNC            ; [CPU_FPU] 
         000003fd 798E 
    1839 000003fe 0000!         MMOV32    @CLLLC_pwmDutySec_pu,MR3 ; [CPU_FPU] 
         000003ff 74F0 
    1840 00000400 0000          MNOP      ; [CPU_FPU] 
         00000401 7FA0 
    1841 00000402 0000          MNOP      ; [CPU_FPU] 
         00000403 7FA0 
    1842                      ; branch occurs ; [] 
    1843 00000404       $C$L23:    
    1844                      .dwpsn  file "..\clllc\clllc.h",line 716,column 9,is_stmt,isa 0
    1845 00000404 0000          MMOVIZ    MR3,#0                ; [CPU_FPU] |716| 
         00000405 7843 
    1846 00000406 0000!         MMOV32    @CLLLC_pwmDutySec_pu,MR3 ; [CPU_FPU] |716| 
         00000407 74F0 
    1847 00000408 0000          MMOVIZ    MR3,#0                ; [CPU_FPU] |716| 
         00000409 7843 
    1848 0000040a 0008!         MMOV32    @__claCla1BackgroundTask_sp+8,MR3 ; [CPU_FPU] |716| 
         0000040b 74F0 
    1849 0000040c       $C$L24:    
TMS320C2000 Assembler PC v22.6.0 Tue Dec 20 15:55:13 2022

Copyright (c) 1996-2018 Texas Instruments Incorporated
clllc_clatasks.asm                                                   PAGE   47

    1850 0000040c 0006!         MMOV32    MR3,@__claCla1BackgroundTask_sp+6 ; [CPU_FPU] 
         0000040d 73F0 
    1851                      .dwpsn  file "..\clllc\clllc.h",line 731,column 5,is_stmt,isa 0
    1852 0000040e FFFF          MMOVIZ    MR1,#65535            ; [CPU_FPU] |731| 
         0000040f 7841 
    1853 00000410 002E          MMPYF32   MR2,MR3,MR2           ; [CPU_FPU] |731| 
         00000411 7C00 
    1854 00000412 4780          MMPYF32   MR2,MR2,#18304        ; [CPU_FPU] |731| 
         00000413 778A 
    1855 00000414 FF00          MMOVXI    MR1,#65280            ; [CPU_FPU] |731| 
         00000415 7881 
    1856 00000416 000A          MF32TOUI32 MR2,MR2              ; [CPU_FPU] |731| 
         00000417 7DA0 
    1857 00000418 00FB          MMOV32    MR3,MR2               ; [CPU_FPU] |731| 
         00000419 7AC0 
    1858 0000041a 0003          MLSR32    MR3,#1                ; [CPU_FPU] |731| 
         0000041b 7B80 
    1859                      .dwpsn  file "..\clllc\clllc.h",line 734,column 9,is_stmt,isa 0
    1860 0000041c 0042          MLSR32    MR2,#17               ; [CPU_FPU] |734| 
         0000041d 7B80 
    1861                      .dwpsn  file "..\clllc\clllc.h",line 731,column 5,is_stmt,isa 0
    1862 0000041e 0037          MAND32    MR3,MR1,MR3           ; [CPU_FPU] |731| 
         0000041f 7C60 
    1863 00000420 0006!         MMOV32    @__claCla1BackgroundTask_sp+6,MR3 ; [CPU_FPU] |731| 
         00000421 74F0 
    1864                      .dwpsn  file "..\clllc\clllc.h",line 734,column 9,is_stmt,isa 0
    1865 00000422 0014          MMOVXI    MR3,#20               ; [CPU_FPU] |734| 
         00000423 7883 
    1866 00000424 003A          MSUB32    MR2,MR2,MR3           ; [CPU_FPU] |734| 
         00000425 7CE0 
    1867                      .dwpsn  file "..\clllc\clllc.h",line 740,column 5,is_stmt,isa 0
    1868 00000426 0000          MCMPF32   MR0,#0.0              ; [CPU_FPU] |740| 
         00000427 78C0 
    1869 00000428 0000          MNOP      ; [CPU_FPU] 
         00000429 7FA0 
    1870 0000042a 0000          MNOP      ; [CPU_FPU] 
         0000042b 7FA0 
    1871 0000042c 0000          MNOP      ; [CPU_FPU] 
         0000042d 7FA0 
    1872 0000042e 0086          MBCNDD    $C$L26,EQ             ; [CPU_FPU] |740| 
         0000042f 7981 
    1873                      .dwpsn  file "..\clllc\clllc.h",line 734,column 9,is_stmt,isa 0
    1874 00000430 0000!         MMOV16    @CLLLC_pwmISRTrig_ticks,MR2 ; [CPU_FPU] |734| 
         00000431 75E0 
    1875 00000432 0000          MNOP      ; [CPU_FPU] 
         00000433 7FA0 
    1876 00000434 0000          MNOP      ; [CPU_FPU] 
         00000435 7FA0 
    1877                      .dwpsn  file "..\clllc\clllc.h",line 740,column 5,is_stmt,isa 0
    1878                      ; branchcc occurs ; [] |740| 
    1879                      .dwpsn  file "..\clllc\clllc.h",line 751,column 9,is_stmt,isa 0
    1880 00000436 000C!         MMOV32    MR0,@__claCla1BackgroundTask_sp+12 ; [CPU_FPU] |751| 
         00000437 73C0 
    1881 00000438 0001          MEINVF32  MR1,MR0               ; [CPU_FPU] |751| 
         00000439 7F00 
TMS320C2000 Assembler PC v22.6.0 Tue Dec 20 15:55:13 2022

Copyright (c) 1996-2018 Texas Instruments Incorporated
clllc_clatasks.asm                                                   PAGE   48

    1882 0000043a 3F80          MMOVIZ    MR2,#16256            ; [CPU_FPU] |751| 
         0000043b 7842 
    1883 0000043c 0013          MMPYF32   MR3,MR0,MR1           ; [CPU_FPU] |751| 
         0000043d 7C00 
    1884 0000043e 4000          MSUBF32   MR3,#16384,MR3        ; [CPU_FPU] |751| 
         0000043f 780F 
    1885 00000440 001D          MMPYF32   MR1,MR3,MR1           ; [CPU_FPU] |751| 
         00000441 7C00 
    1886 00000442 0007          MMPYF32   MR3,MR1,MR0           ; [CPU_FPU] |751| 
         00000443 7C00 
    1887 00000444 4000          MSUBF32   MR3,#16384,MR3        ; [CPU_FPU] |751| 
         00000445 780F 
    1888 00000446 001D          MMPYF32   MR1,MR3,MR1           ; [CPU_FPU] |751| 
         00000447 7C00 
    1889              
    1890 00000448 000A!         MMPYF32   MR3,MR1,MR2           ; [CPU_FPU] |751| 
         00000449 09C0 
    1891              ||      MMOV32    MR0,@__claCla1BackgroundTask_sp+10 ; [CPU_FPU] |751| 
    1892              
    1893 0000044a 4E6E          MMOVIZ    MR2,#20078            ; [CPU_FPU] |751| 
         0000044b 7842 
    1894 0000044c 0030          MMPYF32   MR0,MR0,MR3           ; [CPU_FPU] |751| 
         0000044d 7C00 
    1895 0000044e 6B28          MMOVXI    MR2,#27432            ; [CPU_FPU] |751| 
         0000044f 7882 
    1896 00000450 0008          MMPYF32   MR0,MR2,MR0           ; [CPU_FPU] |751| 
         00000451 7C00 
    1897                      .dwpsn  file "..\clllc\clllc.h",line 758,column 9,is_stmt,isa 0
    1898 00000452 4CE4          MMOVIZ    MR2,#19684            ; [CPU_FPU] |758| 
         00000453 7842 
    1899 00000454 E1C0          MMOVXI    MR2,#57792            ; [CPU_FPU] |758| 
         00000455 7882 
    1900                      .dwpsn  file "..\clllc\clllc.h",line 751,column 9,is_stmt,isa 0
    1901              
    1902 00000456 0000!         MMPYF32   MR0,MR2,MR0           ; [CPU_FPU] |758| 
         00000457 4200 
    1903              ||      MMOV32    @CLLLC_pwmPhaseShiftPrimLegs_ns,MR0 ; [CPU_FPU] |751| 
    1904              
    1905                      .dwpsn  file "..\clllc\clllc.h",line 758,column 9,is_stmt,isa 0
    1906 00000458 3089          MMOVIZ    MR2,#12425            ; [CPU_FPU] |758| 
         00000459 7842 
    1907 0000045a 705F          MMOVXI    MR2,#28767            ; [CPU_FPU] |758| 
         0000045b 7882 
    1908 0000045c 0008          MMPYF32   MR0,MR2,MR0           ; [CPU_FPU] |758| 
         0000045d 7C00 
    1909 0000045e 4780          MMPYF32   MR0,MR0,#18304        ; [CPU_FPU] |758| 
         0000045f 7780 
    1910 00000460 0002          MF32TOI32 MR2,MR0               ; [CPU_FPU] |758| 
         00000461 7D60 
    1911 00000462 0002          MMOVIZ    MR0,#2                ; [CPU_FPU] |758| 
         00000463 7840 
    1912 00000464 000B          MSUB32    MR3,MR2,MR0           ; [CPU_FPU] |758| 
         00000465 7CE0 
    1913 00000466 0000          MMOVIZ    MR0,#0                ; [CPU_FPU] |758| 
         00000467 7840 
TMS320C2000 Assembler PC v22.6.0 Tue Dec 20 15:55:13 2022

Copyright (c) 1996-2018 Texas Instruments Incorporated
clllc_clatasks.asm                                                   PAGE   49

    1914 00000468 000C          MCMP32    MR0,MR3               ; [CPU_FPU] |758| 
         00000469 7F20 
    1915 0000046a 0000          MNOP      ; [CPU_FPU] 
         0000046b 7FA0 
    1916 0000046c 0000          MNOP      ; [CPU_FPU] 
         0000046d 7FA0 
    1917 0000046e 0000          MNOP      ; [CPU_FPU] 
         0000046f 7FA0 
    1918 00000470 003C          MBCNDD    $C$L25,LEQ            ; [CPU_FPU] |758| 
         00000471 7985 
    1919 00000472 0000          MNOP      ; [CPU_FPU] 
         00000473 7FA0 
    1920 00000474 0000          MNOP      ; [CPU_FPU] 
         00000475 7FA0 
    1921 00000476 0000          MNOP      ; [CPU_FPU] 
         00000477 7FA0 
    1922                      ; branchcc occurs ; [] |758| 
    1923                      .dwpsn  file "..\clllc\clllc.h",line 779,column 11,is_stmt,isa 0
    1924 00000478 0001          MMOVXI    MR0,#1                ; [CPU_FPU] |779| 
         00000479 7880 
    1925 0000047a 0000!         MMOV16    @CLLLC_pwmPhaseShiftPrimLegs_countDirection,MR0 ; [CPU_FPU] |779| 
         0000047b 75C0 
    1926                      .dwpsn  file "..\clllc\clllc.h",line 782,column 11,is_stmt,isa 0
    1927 0000047c 00FF          MMOVXI    MR1,#255              ; [CPU_FPU] |782| 
         0000047d 7881 
    1928 0000047e 0000          MMOVIZ    MR0,#0                ; [CPU_FPU] |782| 
         0000047f 7840 
    1929 00000480 0033          MSUB32    MR3,MR0,MR3           ; [CPU_FPU] |782| 
         00000481 7CE0 
    1930 00000482 00FC          MMOV32    MR0,MR3               ; [CPU_FPU] |782| 
         00000483 7AC0 
    1931 00000484 001C          MLSR32    MR0,#8                ; [CPU_FPU] |782| 
         00000485 7B80 
    1932 00000486 0004          MSUB32    MR0,MR1,MR0           ; [CPU_FPU] |782| 
         00000487 7CE0 
    1933 00000488 0000!         MMOV16    @CLLLC_pwmPhaseShiftPrimLegs_HiResticks,MR0 ; [CPU_FPU] |782| 
         00000489 75C0 
    1934                      .dwpsn  file "..\clllc\clllc.h",line 785,column 11,is_stmt,isa 0
    1935 0000048a 0000          MMOVIZ    MR0,#0                ; [CPU_FPU] |785| 
         0000048b 7840 
    1936 0000048c 0020          MSUB32    MR0,MR0,MR2           ; [CPU_FPU] |785| 
         0000048d 7CE0 
    1937 0000048e FFFF          MMOVIZ    MR2,#65535            ; [CPU_FPU] |785| 
         0000048f 7842 
    1938 00000490 003C          MLSL32    MR0,#16               ; [CPU_FPU] |785| 
         00000491 7BC0 
    1939 00000492 FF00          MMOVXI    MR2,#65280            ; [CPU_FPU] |785| 
         00000493 7882 
    1940 00000494 003C          MLSR32    MR0,#16               ; [CPU_FPU] |785| 
         00000495 7B80 
    1941 00000496 0008          MAND32    MR0,MR2,MR0           ; [CPU_FPU] |785| 
         00000497 7C60 
    1942 00000498 FFFF          MMOVIZ    MR2,#65535            ; [CPU_FPU] |785| 
         00000499 7842 
    1943 0000049a 003A          MAND32    MR2,MR2,MR3           ; [CPU_FPU] |785| 
TMS320C2000 Assembler PC v22.6.0 Tue Dec 20 15:55:13 2022

Copyright (c) 1996-2018 Texas Instruments Incorporated
clllc_clatasks.asm                                                   PAGE   50

         0000049b 7C60 
    1944 0000049c 0008          MSUB32    MR0,MR2,MR0           ; [CPU_FPU] |785| 
         0000049d 7CE0 
    1945 0000049e 0001          MMOVIZ    MR2,#1                ; [CPU_FPU] |785| 
         0000049f 7842 
    1946 000004a0 FF00          MMOVXI    MR2,#65280            ; [CPU_FPU] |785| 
         000004a1 7882 
    1947 000004a2 000B          MADD32    MR3,MR2,MR0           ; [CPU_FPU] |785| 
         000004a3 7CC0 
    1948 000004a4 001A          MBCNDD    $C$L28,UNC            ; [CPU_FPU] |785| 
         000004a5 798E 
    1949 000004a6 0000!         MMOV32    @CLLLC_pwmPhaseShiftPrimLegs_ticks,MR3 ; [CPU_FPU] |785| 
         000004a7 74F0 
    1950 000004a8 0000          MNOP      ; [CPU_FPU] 
         000004a9 7FA0 
    1951 000004aa 0000          MNOP      ; [CPU_FPU] 
         000004ab 7FA0 
    1952                      ; branch occurs ; [] |785| 
    1953 000004ac       $C$L25:    
    1954 000004ac 0010          MBCNDD    $C$L27,UNC            ; [CPU_FPU] 
         000004ad 798E 
    1955 000004ae 0000!         MMOV32    @CLLLC_pwmPhaseShiftPrimLegs_ticks,MR3 ; [CPU_FPU] 
         000004af 74F0 
    1956 000004b0 0000          MNOP      ; [CPU_FPU] 
         000004b1 7FA0 
    1957                      .dwpsn  file "..\clllc\clllc.h",line 771,column 11,is_stmt,isa 0
    1958 000004b2 0000          MMOVIZ    MR0,#0                ; [CPU_FPU] |771| 
         000004b3 7840 
    1959                      ; branch occurs ; [] 
    1960 000004b4       $C$L26:    
    1961                      .dwpsn  file "..\clllc\clllc.h",line 742,column 9,is_stmt,isa 0
    1962 000004b4 0002          MMOVIZ    MR0,#2                ; [CPU_FPU] |742| 
         000004b5 7840 
    1963 000004b6 0000!         MMOV32    @CLLLC_pwmPhaseShiftPrimLegs_ticks,MR0 ; [CPU_FPU] |742| 
         000004b7 74C0 
    1964 000004b8 0002          MMOVIZ    MR3,#2                ; [CPU_FPU] |742| 
         000004b9 7843 
    1965                      .dwpsn  file "..\clllc\clllc.h",line 743,column 9,is_stmt,isa 0
    1966 000004ba 0001          MMOVXI    MR0,#1                ; [CPU_FPU] |743| 
         000004bb 7880 
    1967 000004bc       $C$L27:    
    1968 000004bc 0000!         MMOV16    @CLLLC_pwmPhaseShiftPrimLegs_countDirection,MR0 ; [CPU_FPU] |743| 
         000004bd 75C0 
    1969 000004be       $C$L28:    
    1970                      .dwpsn  file "..\clllc\clllc.h",line 796,column 5,is_stmt,isa 0
    1971 000004be 4CE4          MMOVIZ    MR2,#19684            ; [CPU_FPU] |796| 
         000004bf 7842 
    1972 000004c0 000E!         MMOV32    MR0,@__claCla1BackgroundTask_sp+14 ; [CPU_FPU] |796| 
         000004c1 73C0 
    1973 000004c2 E1C0          MMOVXI    MR2,#57792            ; [CPU_FPU] |796| 
         000004c3 7882 
    1974 000004c4 0008          MMPYF32   MR0,MR2,MR0           ; [CPU_FPU] |796| 
         000004c5 7C00 
    1975 000004c6 3089          MMOVIZ    MR2,#12425            ; [CPU_FPU] |796| 
         000004c7 7842 
TMS320C2000 Assembler PC v22.6.0 Tue Dec 20 15:55:13 2022

Copyright (c) 1996-2018 Texas Instruments Incorporated
clllc_clatasks.asm                                                   PAGE   51

    1976 000004c8 705F          MMOVXI    MR2,#28767            ; [CPU_FPU] |796| 
         000004c9 7882 
    1977 000004ca 0008          MMPYF32   MR0,MR2,MR0           ; [CPU_FPU] |796| 
         000004cb 7C00 
    1978 000004cc 4780          MMPYF32   MR0,MR0,#18304        ; [CPU_FPU] |796| 
         000004cd 7780 
    1979 000004ce 0002          MF32TOI32 MR2,MR0               ; [CPU_FPU] |796| 
         000004cf 7D60 
    1980 000004d0 0006!         MMOV32    MR0,@__claCla1BackgroundTask_sp+6 ; [CPU_FPU] |796| 
         000004d1 73C0 
    1981 000004d2 0000          MLSR32    MR0,#1                ; [CPU_FPU] |796| 
         000004d3 7B80 
    1982 000004d4 0020          MSUB32    MR0,MR0,MR2           ; [CPU_FPU] |796| 
         000004d5 7CE0 
    1983 000004d6 0002          MMOVIZ    MR2,#2                ; [CPU_FPU] |796| 
         000004d7 7842 
    1984 000004d8 0030          MSUB32    MR0,MR0,MR3           ; [CPU_FPU] |796| 
         000004d9 7CE0 
    1985 000004da 0008          MADD32    MR0,MR2,MR0           ; [CPU_FPU] |796| 
         000004db 7CC0 
    1986 000004dc 0000          MMOVIZ    MR2,#0                ; [CPU_FPU] |796| 
         000004dd 7842 
    1987 000004de 0002          MCMP32    MR2,MR0               ; [CPU_FPU] |796| 
         000004df 7F20 
    1988 000004e0 0000          MNOP      ; [CPU_FPU] 
         000004e1 7FA0 
    1989 000004e2 0000          MNOP      ; [CPU_FPU] 
         000004e3 7FA0 
    1990 000004e4 0000          MNOP      ; [CPU_FPU] 
         000004e5 7FA0 
    1991 000004e6 0012          MBCNDD    $C$L29,LEQ            ; [CPU_FPU] |796| 
         000004e7 7985 
    1992 000004e8 0000          MNOP      ; [CPU_FPU] 
         000004e9 7FA0 
    1993 000004ea 0000          MNOP      ; [CPU_FPU] 
         000004eb 7FA0 
    1994 000004ec 0000          MNOP      ; [CPU_FPU] 
         000004ed 7FA0 
    1995                      ; branchcc occurs ; [] |796| 
    1996                      .dwpsn  file "..\clllc\clllc.h",line 812,column 9,is_stmt,isa 0
    1997 000004ee 0000          MMOVIZ    MR2,#0                ; [CPU_FPU] |812| 
         000004ef 7842 
    1998                      .dwpsn  file "..\clllc\clllc.h",line 813,column 9,is_stmt,isa 0
    1999 000004f0 000C          MBCNDD    $C$L30,UNC            ; [CPU_FPU] |813| 
         000004f1 798E 
    2000                      .dwpsn  file "..\clllc\clllc.h",line 812,column 9,is_stmt,isa 0
    2001 000004f2 0000!         MMOV16    @CLLLC_pwmPhaseShiftPrimSec_countDirection,MR2 ; [CPU_FPU] |812| 
         000004f3 75E0 
    2002                      .dwpsn  file "..\clllc\clllc.h",line 813,column 9,is_stmt,isa 0
    2003 000004f4 0000          MMOVIZ    MR2,#0                ; [CPU_FPU] |813| 
         000004f5 7842 
    2004 000004f6 0008          MSUB32    MR0,MR2,MR0           ; [CPU_FPU] |813| 
         000004f7 7CE0 
    2005                      ; branch occurs ; [] |813| 
    2006 000004f8       $C$L29:    
TMS320C2000 Assembler PC v22.6.0 Tue Dec 20 15:55:13 2022

Copyright (c) 1996-2018 Texas Instruments Incorporated
clllc_clatasks.asm                                                   PAGE   52

    2007                      .dwpsn  file "..\clllc\clllc.h",line 808,column 9,is_stmt,isa 0
    2008 000004f8 0001          MMOVXI    MR2,#1                ; [CPU_FPU] |808| 
         000004f9 7882 
    2009 000004fa 0000!         MMOV16    @CLLLC_pwmPhaseShiftPrimSec_countDirection,MR2 ; [CPU_FPU] |808| 
         000004fb 75E0 
    2010 000004fc       $C$L30:    
    2011                      .dwpsn  file "..\clllc\clllc.h",line 819,column 5,is_stmt,isa 0
    2012 000004fc FFFF          MMOVIZ    MR2,#65535            ; [CPU_FPU] |819| 
         000004fd 7842 
    2013 000004fe 0008          MAND32    MR0,MR2,MR0           ; [CPU_FPU] |819| 
         000004ff 7C60 
    2014                      .dwpsn  file "..\clllc\clllc.h",line 834,column 5,is_stmt,isa 0
    2015 00000500 0000          MMOVIZ    MR1,#0                ; [CPU_FPU] |834| 
         00000501 7841 
    2016                      .dwpsn  file "..\clllc\clllc.h",line 819,column 5,is_stmt,isa 0
    2017 00000502 0000!         MMOV32    @CLLLC_pwmPhaseShiftPrimSec_ticks,MR0 ; [CPU_FPU] |819| 
         00000503 74C0 
    2018 00000504 0000!         MMOV32    MR0,@__claCla1BackgroundTask_sp+0 ; [CPU_FPU] |819| 
         00000505 73C0 
    2019                      .dwpsn  file "..\clllc\clllc.h",line 834,column 5,is_stmt,isa 0
    2020 00000506 FF00          MMOVXI    MR1,#65280            ; [CPU_FPU] |834| 
         00000507 7881 
    2021                      .dwpsn  file "..\clllc\clllc.h",line 827,column 5,is_stmt,isa 0
    2022 00000508 0000          MABSF32   MR0,MR0               ; [CPU_FPU] |827| 
         00000509 7E20 
    2023 0000050a 3F80          MSUBF32   MR3,#16256,MR0        ; [CPU_FPU] |827| 
         0000050b 7803 
    2024 0000050c 0006!         MMOV32    MR0,@__claCla1BackgroundTask_sp+6 ; [CPU_FPU] |827| 
         0000050d 73C0 
    2025 0000050e 0000          MUI32TOF32 MR0,MR0              ; [CPU_FPU] |827| 
         0000050f 7DC0 
    2026 00000510 000E          MMPYF32   MR2,MR3,MR0           ; [CPU_FPU] |827| 
         00000511 7C00 
    2027                      .dwpsn  file "..\clllc\clllc.h",line 834,column 5,is_stmt,isa 0
    2028 00000512 000F          MMPYF32   MR3,MR3,MR0           ; [CPU_FPU] |834| 
         00000513 7C00 
    2029 00000514 000F          MF32TOUI32 MR3,MR3              ; [CPU_FPU] |834| 
         00000515 7DA0 
    2030 00000516 0035          MAND32    MR1,MR1,MR3           ; [CPU_FPU] |834| 
         00000517 7C60 
    2031 00000518 0000          MMOVIZ    MR3,#0                ; [CPU_FPU] |834| 
         00000519 7843 
    2032 0000051a 0007          MCMP32    MR3,MR1               ; [CPU_FPU] |834| 
         0000051b 7F20 
    2033 0000051c 0000          MNOP      ; [CPU_FPU] 
         0000051d 7FA0 
    2034 0000051e 0000          MNOP      ; [CPU_FPU] 
         0000051f 7FA0 
    2035 00000520 0000          MNOP      ; [CPU_FPU] 
         00000521 7FA0 
    2036 00000522 000E          MBCNDD    $C$L31,NEQ            ; [CPU_FPU] |834| 
         00000523 7980 
    2037 00000524 0000          MNOP      ; [CPU_FPU] 
         00000525 7FA0 
    2038 00000526 0000          MNOP      ; [CPU_FPU] 
TMS320C2000 Assembler PC v22.6.0 Tue Dec 20 15:55:13 2022

Copyright (c) 1996-2018 Texas Instruments Incorporated
clllc_clatasks.asm                                                   PAGE   53

         00000527 7FA0 
    2039                      .dwpsn  file "..\clllc\clllc.h",line 827,column 5,is_stmt,isa 0
    2040 00000528 000A          MF32TOUI32 MR2,MR2              ; [CPU_FPU] |827| 
         00000529 7DA0 
    2041                      .dwpsn  file "..\clllc\clllc.h",line 834,column 5,is_stmt,isa 0
    2042                      ; branchcc occurs ; [] |834| 
    2043                      .dwpsn  file "..\clllc\clllc.h",line 836,column 9,is_stmt,isa 0
    2044 0000052a 0000          MMOVIZ    MR3,#0                ; [CPU_FPU] |836| 
         0000052b 7843 
    2045 0000052c 0100          MMOVXI    MR3,#256              ; [CPU_FPU] |836| 
         0000052d 7883 
    2046 0000052e 002E          MOR32     MR2,MR3,MR2           ; [CPU_FPU] |836| 
         0000052f 7C80 
    2047 00000530       $C$L31:    
    2048 00000530 0000!         MMOV32    @CLLLC_pwmDutyAPrim_ticks,MR2 ; [CPU_FPU] 
         00000531 74E0 
    2049 00000532 0008!         MMOV32    MR2,@__claCla1BackgroundTask_sp+8 ; [CPU_FPU] 
         00000533 73E0 
    2050                      .dwpsn  file "..\clllc\clllc.h",line 867,column 5,is_stmt,isa 0
    2051 00000534 000A          MABSF32   MR2,MR2               ; [CPU_FPU] |867| 
         00000535 7E20 
    2052 00000536 0020          MMPYF32   MR0,MR0,MR2           ; [CPU_FPU] |867| 
         00000537 7C00 
    2053 00000538 0000          MF32TOUI32 MR0,MR0              ; [CPU_FPU] |867| 
         00000539 7DA0 
    2054 0000053a 0006!         MMOV32    MR2,@__claCla1BackgroundTask_sp+6 ; [CPU_FPU] |867| 
         0000053b 73E0 
    2055 0000053c 0000          MLSL32    MR0,#1                ; [CPU_FPU] |867| 
         0000053d 7BC0 
    2056 0000053e 0000!         MMOV32    @CLLLC_pwmDutyBSec_ticks,MR0 ; [CPU_FPU] |867| 
         0000053f 74C0 
    2057                      .dwpsn  file "..\clllc\clllc.h",line 874,column 5,is_stmt,isa 0
    2058 00000540 0008          MSUB32    MR0,MR2,MR0           ; [CPU_FPU] |874| 
         00000541 7CE0 
    2059 00000542 0000!         MMOV32    @CLLLC_pwmDutyASec_ticks,MR0 ; [CPU_FPU] |874| 
         00000543 74C0 
    2060                      .dwpsn  file "..\clllc\clllc.h",line 877,column 5,is_stmt,isa 0
    2061 00000544 0004!         MMOV32    MR2,@__claCla1BackgroundTask_sp+4 ; [CPU_FPU] |877| 
         00000545 73E0 
    2062 00000546 0000          MMOVIZ    MR0,#0                ; [CPU_FPU] |877| 
         00000547 7840 
    2063 00000548 0001          MMOVXI    MR0,#1                ; [CPU_FPU] |877| 
         00000549 7880 
    2064 0000054a 0008          MCMP32    MR0,MR2               ; [CPU_FPU] |877| 
         0000054b 7F20 
    2065 0000054c 0000          MNOP      ; [CPU_FPU] 
         0000054d 7FA0 
    2066 0000054e 0000          MNOP      ; [CPU_FPU] 
         0000054f 7FA0 
    2067 00000550 0000          MNOP      ; [CPU_FPU] 
         00000551 7FA0 
    2068 00000552 0010          MBCNDD    $C$L32,EQ             ; [CPU_FPU] |877| 
         00000553 7981 
    2069 00000554 0000          MNOP      ; [CPU_FPU] 
         00000555 7FA0 
TMS320C2000 Assembler PC v22.6.0 Tue Dec 20 15:55:13 2022

Copyright (c) 1996-2018 Texas Instruments Incorporated
clllc_clatasks.asm                                                   PAGE   54

    2070 00000556 0000          MNOP      ; [CPU_FPU] 
         00000557 7FA0 
    2071 00000558 0000          MNOP      ; [CPU_FPU] 
         00000559 7FA0 
    2072                      ; branchcc occurs ; [] |877| 
    2073 0000055a 0010          MBCNDD    $C$L33,UNC            ; [CPU_FPU] 
         0000055b 798E 
    2074 0000055c 0000          MNOP      ; [CPU_FPU] 
         0000055d 7FA0 
    2075 0000055e 0000          MNOP      ; [CPU_FPU] 
         0000055f 7FA0 
    2076 00000560 0006!         MMOV32    MR0,@__claCla1BackgroundTask_sp+6 ; [CPU_FPU] 
         00000561 73C0 
    2077                      ; branch occurs ; [] 
    2078 00000562       $C$L32:    
    2079                      .dwpsn  file "..\clllc\clllc.h",line 882,column 8,is_stmt,isa 0
    2080 00000562 FFFF          MMOVIZ    MR0,#65535            ; [CPU_FPU] |882| 
         00000563 7840 
    2081 00000564 0006!         MMOV32    MR2,@__claCla1BackgroundTask_sp+6 ; [CPU_FPU] |882| 
         00000565 73E0 
    2082 00000566 0020          MAND32    MR0,MR0,MR2           ; [CPU_FPU] |882| 
         00000567 7C60 
    2083 00000568 0006!         MMOV32    @__claCla1BackgroundTask_sp+6,MR0 ; [CPU_FPU] |882| 
         00000569 74C0 
    2084 0000056a       $C$L33:    
    2085 0000056a 0000!         MMOV32    @CLLLC_pwmPeriod_ticks,MR0 ; [CPU_FPU] |882| 
         0000056b 74C0 
    2086                      .dwpsn  file "C:/Users/gerar/workspace_v12/7.4kW_OBC_F28003x/device/driverlib/epwm.h",line 2654,colum
    2087 0000056c 0000!         MMOV32    MR0,@CLLLC_pwmFrequencyPrev_Hz ; [CPU_FPU] |2654| 
         0000056d 73C0 
    2088 0000056e 4CE4          MMOVIZ    MR2,#19684            ; [CPU_FPU] |2654| 
         0000056f 7842 
    2089 00000570 0001          MEINVF32  MR1,MR0               ; [CPU_FPU] |2654| 
         00000571 7F00 
    2090 00000572 0013          MMPYF32   MR3,MR0,MR1           ; [CPU_FPU] |2654| 
         00000573 7C00 
    2091 00000574 E1C0          MMOVXI    MR2,#57792            ; [CPU_FPU] |2654| 
         00000575 7882 
    2092 00000576 4000          MSUBF32   MR3,#16384,MR3        ; [CPU_FPU] |2654| 
         00000577 780F 
    2093 00000578 001D          MMPYF32   MR1,MR3,MR1           ; [CPU_FPU] |2654| 
         00000579 7C00 
    2094 0000057a 0007          MMPYF32   MR3,MR1,MR0           ; [CPU_FPU] |2654| 
         0000057b 7C00 
    2095 0000057c 4000          MSUBF32   MR3,#16384,MR3        ; [CPU_FPU] |2654| 
         0000057d 780F 
    2096 0000057e 001D          MMPYF32   MR1,MR3,MR1           ; [CPU_FPU] |2654| 
         0000057f 7C00 
    2097 00000580 0027          MMPYF32   MR3,MR1,MR2           ; [CPU_FPU] |2654| 
         00000581 7C00 
    2098 00000582 0014          MMOVXI    MR2,#20               ; [CPU_FPU] |2654| 
         00000583 7882 
    2099 00000584 000C          MF32TOUI32 MR0,MR3              ; [CPU_FPU] |2654| 
         00000585 7DA0 
    2100 00000586 0000          MLSR32    MR0,#1                ; [CPU_FPU] |2654| 
TMS320C2000 Assembler PC v22.6.0 Tue Dec 20 15:55:13 2022

Copyright (c) 1996-2018 Texas Instruments Incorporated
clllc_clatasks.asm                                                   PAGE   55

         00000587 7B80 
    2101 00000588 0020          MSUB32    MR0,MR0,MR2           ; [CPU_FPU] |2654| 
         00000589 7CE0 
    2102 0000058a 406F          MMOV16    @0x406f,MR0           ; [CPU_FPU] |2654| 
         0000058b 75C0 
    2103 0000058c 000C!         MMOV32    MR0,@__claCla1BackgroundTask_sp+12 ; [CPU_FPU] |2654| 
         0000058d 73C0 
    2104                      .dwpsn  file "..\clllc\clllc.h",line 1487,column 5,is_stmt,isa 0
    2105 0000058e 0000!         MMOV32    @CLLLC_pwmFrequencyPrev_Hz,MR0 ; [CPU_FPU] |1487| 
         0000058f 74C0 
    2106                      .dwpsn  file "C:/Users/gerar/workspace_v12/7.4kW_OBC_F28003x/device/driverlib/ecap.h",line 800,column
    2107 00000590 0040          MMOVXI    MR0,#64               ; [CPU_FPU] |800| 
         00000591 7880 
    2108 00000592 5218          MMOV16    @0x5218,MR0           ; [CPU_FPU] |800| 
         00000593 75C0 
    2109                      .dwpsn  file "C:/Users/gerar/workspace_v12/7.4kW_OBC_F28003x/device/driverlib/ecap.h",line 821,column
    2110 00000594 0001          MMOVXI    MR0,#1                ; [CPU_FPU] |821| 
         00000595 7880 
    2111 00000596 5218          MMOV16    @0x5218,MR0           ; [CPU_FPU] |821| 
         00000597 75C0 
    2112 00000598 0002!         MMOV32    MR0,@__claCla1BackgroundTask_sp+2 ; [CPU_FPU] |821| 
         00000599 73C0 
    2113                      .dwpsn  file "..\clllc\clllc_hal.h",line 441,column 5,is_stmt,isa 0
    2114 0000059a 7F0C          MMOV32    @0x7f0c,MR0           ; [CPU_FPU] |441| 
         0000059b 74C0 
    2115 0000059c 0000          MNOP      ; [CPU_FPU] 
         0000059d 7FA0 
    2116 0000059e 0000          MNOP      ; [CPU_FPU] 
         0000059f 7FA0 
    2117 000005a0 0000          MNOP      ; [CPU_FPU] 
         000005a1 7FA0 
    2118              $C$DW$72        .dwtag  DW_TAG_TI_branch
    2119                      .dwattr $C$DW$72, DW_AT_low_pc(0x00)
    2120                      .dwattr $C$DW$72, DW_AT_TI_return
    2121              
    2122 000005a2 0000          MSTOP     ; [CPU_FPU] 
         000005a3 7F80 
    2123                      ; ireturn occurs ; [] 
    2124                      .dwattr $C$DW$70, DW_AT_TI_end_file("../clllc/clllc_clatasks.cla")
    2125                      .dwattr $C$DW$70, DW_AT_TI_end_line(0x8c)
    2126                      .dwattr $C$DW$70, DW_AT_TI_end_column(0x01)
    2127                      .dwendentry
    2128                      .dwendtag $C$DW$70
    2129              
    2130              ;**************************************************************
    2131              ;* UNDEFINED EXTERNAL REFERENCES                              *
    2132              ;**************************************************************
    2133                      .global CLLLC_ModulationMode
    2134                      .global CLLLC_gv
    2135                      .global CLLLC_gvOut
    2136                      .global CLLLC_gvError
    2137                      .global CLLLC_gvPartialComputedValue
    2138                      .global CLLLC_closeGvLoop
    2139                      .global CLLLC_clearTrip
    2140                      .global CLLLC_pwmFrequency_Hz
TMS320C2000 Assembler PC v22.6.0 Tue Dec 20 15:55:13 2022

Copyright (c) 1996-2018 Texas Instruments Incorporated
clllc_clatasks.asm                                                   PAGE   56

    2141                      .global CLLLC_pwmFrequencyPrev_Hz
    2142                      .global CLLLC_pwmPeriodRef_pu
    2143                      .global CLLLC_pwmPeriod_pu
    2144                      .global CLLLC_pwmPeriodMin_pu
    2145                      .global CLLLC_pwmPeriodMax_ticks
    2146                      .global CLLLC_pwmPeriod_ticks
    2147                      .global CLLLC_iPrimSensed_pu
    2148                      .global CLLLC_iPrimSensedOffset_pu
    2149                      .global CLLLC_iPrimSensedCalIntercept_pu
    2150                      .global CLLLC_iPrimSensedCalXvariable_pu
    2151                      .global CLLLC_vPrimSensed_pu
    2152                      .global CLLLC_vPrimSensedOffset_pu
    2153                      .global CLLLC_pwmDutyPrimRef_pu
    2154                      .global CLLLC_pwmDutyPrim_pu
    2155                      .global CLLLC_pwmDutyAPrim_ticks
    2156                      .global CLLLC_iSecSensed_pu
    2157                      .global CLLLC_iSecSensedOffset_pu
    2158                      .global CLLLC_iSecSensedCalIntercept_pu
    2159                      .global CLLLC_iSecSensedCalXvariable_pu
    2160                      .global CLLLC_vSecSensed_pu
    2161                      .global CLLLC_vSecSensedOffset_pu
    2162                      .global CLLLC_vSecRefSlewed_pu
    2163                      .global CLLLC_pwmDutySec_pu
    2164                      .global CLLLC_pwmDutyASec_ticks
    2165                      .global CLLLC_pwmDutyBSec_ticks
    2166                      .global CLLLC_pwmDutySecAdjust_pu
    2167                      .global CLLLC_pwmPhaseShiftPrimSecRef_ns
    2168                      .global CLLLC_pwmPhaseShiftPrimSec_ns
    2169                      .global CLLLC_pwmPhaseShiftPrimSec_ticks
    2170                      .global CLLLC_pwmPhaseShiftPrimSec_countDirection
    2171                      .global CLLLC_pwmPhaseShiftPrimLegsRef_pu
    2172                      .global CLLLC_pwmPhaseShiftPrimLegs_pu
    2173                      .global CLLLC_pwmPhaseShiftPrimLegs_ns
    2174                      .global CLLLC_pwmPhaseShiftPrimLegs_ticks
    2175                      .global CLLLC_pwmPhaseShiftPrimLegs_HiResticks
    2176                      .global CLLLC_pwmPhaseShiftPrimLegs_countDirection
    2177                      .global CLLLC_modeChangeFlag
    2178                      .global CLLLC_tripFlag
    2179                      .global CLLLC_pwmISRTrig_ticks
    2180                      .dwattr $C$DW$CU, DW_AT_language(DW_LANG_C)
    2181              
    2182              ;***************************************************************
    2183              ;* DWARF CIE ENTRIES                                           *
    2184              ;***************************************************************
    2185              
    2186              $C$DW$CIE       .dwcie 7
    2187                      .dwcfi  cfa_register, 10
    2188                      .dwcfi  cfa_offset, 0
    2189                      .dwcfi  same_value, 5
    2190                      .dwendentry
    2191                      .dwendtag $C$DW$CU
    2192              
    2193              
    2194              ;***************************************************************
    2195              ;* TYPE INFORMATION                                            *
TMS320C2000 Assembler PC v22.6.0 Tue Dec 20 15:55:13 2022

Copyright (c) 1996-2018 Texas Instruments Incorporated
clllc_clatasks.asm                                                   PAGE   57

    2196              ;***************************************************************
    2197              
    2198              $C$DW$TU$21     .dwtag  DW_TAG_type_unit
    2199                      .dwmtype  $C$DW$T$21
    2200              
    2201              $C$DW$T$21      .dwtag  DW_TAG_enumeration_type
    2202                      .dwattr $C$DW$T$21, DW_AT_byte_size(0x02)
    2203              $C$DW$73        .dwtag  DW_TAG_enumerator
    2204                      .dwattr $C$DW$73, DW_AT_name("freqMode")
    2205                      .dwattr $C$DW$73, DW_AT_const_value(0x00)
    2206                      .dwattr $C$DW$73, DW_AT_decl_file("..\clllc\clllc.h")
    2207                      .dwattr $C$DW$73, DW_AT_decl_line(0x112)
    2208                      .dwattr $C$DW$73, DW_AT_decl_column(0x09)
    2209              
    2210              $C$DW$74        .dwtag  DW_TAG_enumerator
    2211                      .dwattr $C$DW$74, DW_AT_name("phaseMode")
    2212                      .dwattr $C$DW$74, DW_AT_const_value(0x01)
    2213                      .dwattr $C$DW$74, DW_AT_decl_file("..\clllc\clllc.h")
    2214                      .dwattr $C$DW$74, DW_AT_decl_line(0x113)
    2215                      .dwattr $C$DW$74, DW_AT_decl_column(0x09)
    2216              
    2217                      .dwattr $C$DW$T$21, DW_AT_decl_file("..\clllc\clllc.h")
    2218                      .dwattr $C$DW$T$21, DW_AT_decl_line(0x111)
    2219                      .dwattr $C$DW$T$21, DW_AT_decl_column(0x05)
    2220                      .dwendtag $C$DW$T$21
    2221              
    2222                      .dwendtag $C$DW$TU$21
    2223              
    2224              
    2225              $C$DW$TU$25     .dwtag  DW_TAG_type_unit
    2226                      .dwmtype  $C$DW$T$25
    2227              
    2228              $C$DW$T$25      .dwtag  DW_TAG_enumeration_type
    2229                      .dwattr $C$DW$T$25, DW_AT_byte_size(0x02)
    2230              $C$DW$75        .dwtag  DW_TAG_enumerator
    2231                      .dwattr $C$DW$75, DW_AT_name("noTrip")
    2232                      .dwattr $C$DW$75, DW_AT_const_value(0x00)
    2233                      .dwattr $C$DW$75, DW_AT_decl_file("..\clllc\clllc.h")
    2234                      .dwattr $C$DW$75, DW_AT_decl_line(0xdc)
    2235                      .dwattr $C$DW$75, DW_AT_decl_column(0x09)
    2236              
    2237              $C$DW$76        .dwtag  DW_TAG_enumerator
    2238                      .dwattr $C$DW$76, DW_AT_name("primOverCurrentTrip")
    2239                      .dwattr $C$DW$76, DW_AT_const_value(0x01)
    2240                      .dwattr $C$DW$76, DW_AT_decl_file("..\clllc\clllc.h")
    2241                      .dwattr $C$DW$76, DW_AT_decl_line(0xdd)
    2242                      .dwattr $C$DW$76, DW_AT_decl_column(0x09)
    2243              
    2244              $C$DW$77        .dwtag  DW_TAG_enumerator
    2245                      .dwattr $C$DW$77, DW_AT_name("secOverCurrentTrip")
    2246                      .dwattr $C$DW$77, DW_AT_const_value(0x02)
    2247                      .dwattr $C$DW$77, DW_AT_decl_file("..\clllc\clllc.h")
    2248                      .dwattr $C$DW$77, DW_AT_decl_line(0xde)
    2249                      .dwattr $C$DW$77, DW_AT_decl_column(0x09)
    2250              
TMS320C2000 Assembler PC v22.6.0 Tue Dec 20 15:55:13 2022

Copyright (c) 1996-2018 Texas Instruments Incorporated
clllc_clatasks.asm                                                   PAGE   58

    2251              $C$DW$78        .dwtag  DW_TAG_enumerator
    2252                      .dwattr $C$DW$78, DW_AT_name("primOverVoltageTrip")
    2253                      .dwattr $C$DW$78, DW_AT_const_value(0x03)
    2254                      .dwattr $C$DW$78, DW_AT_decl_file("..\clllc\clllc.h")
    2255                      .dwattr $C$DW$78, DW_AT_decl_line(0xdf)
    2256                      .dwattr $C$DW$78, DW_AT_decl_column(0x09)
    2257              
    2258              $C$DW$79        .dwtag  DW_TAG_enumerator
    2259                      .dwattr $C$DW$79, DW_AT_name("secOverVoltageTrip")
    2260                      .dwattr $C$DW$79, DW_AT_const_value(0x04)
    2261                      .dwattr $C$DW$79, DW_AT_decl_file("..\clllc\clllc.h")
    2262                      .dwattr $C$DW$79, DW_AT_decl_line(0xe0)
    2263                      .dwattr $C$DW$79, DW_AT_decl_column(0x09)
    2264              
    2265              $C$DW$80        .dwtag  DW_TAG_enumerator
    2266                      .dwattr $C$DW$80, DW_AT_name("primTankOverCurrentTrip")
    2267                      .dwattr $C$DW$80, DW_AT_const_value(0x05)
    2268                      .dwattr $C$DW$80, DW_AT_decl_file("..\clllc\clllc.h")
    2269                      .dwattr $C$DW$80, DW_AT_decl_line(0xe1)
    2270                      .dwattr $C$DW$80, DW_AT_decl_column(0x09)
    2271              
    2272              $C$DW$81        .dwtag  DW_TAG_enumerator
    2273                      .dwattr $C$DW$81, DW_AT_name("ganFaultTrip")
    2274                      .dwattr $C$DW$81, DW_AT_const_value(0x06)
    2275                      .dwattr $C$DW$81, DW_AT_decl_file("..\clllc\clllc.h")
    2276                      .dwattr $C$DW$81, DW_AT_decl_line(0xe2)
    2277                      .dwattr $C$DW$81, DW_AT_decl_column(0x09)
    2278              
    2279                      .dwattr $C$DW$T$25, DW_AT_decl_file("..\clllc\clllc.h")
    2280                      .dwattr $C$DW$T$25, DW_AT_decl_line(0xdb)
    2281                      .dwattr $C$DW$T$25, DW_AT_decl_column(0x05)
    2282                      .dwendtag $C$DW$T$25
    2283              
    2284                      .dwendtag $C$DW$TU$25
    2285              
    2286              
    2287              $C$DW$TU$27     .dwtag  DW_TAG_type_unit
    2288                      .dwmtype  $C$DW$T$27
    2289              
    2290              $C$DW$T$27      .dwtag  DW_TAG_enumeration_type
    2291                      .dwattr $C$DW$T$27, DW_AT_byte_size(0x02)
    2292              $C$DW$82        .dwtag  DW_TAG_enumerator
    2293                      .dwattr $C$DW$82, DW_AT_name("ADC_SOC_NUMBER0")
    2294                      .dwattr $C$DW$82, DW_AT_const_value(0x00)
    2295                      .dwattr $C$DW$82, DW_AT_decl_file("C:/Users/gerar/workspace_v12/7.4kW_OBC_F28003x/device/driverlib/ad
    2296                      .dwattr $C$DW$82, DW_AT_decl_line(0x109)
    2297                      .dwattr $C$DW$82, DW_AT_decl_column(0x05)
    2298              
    2299              $C$DW$83        .dwtag  DW_TAG_enumerator
    2300                      .dwattr $C$DW$83, DW_AT_name("ADC_SOC_NUMBER1")
    2301                      .dwattr $C$DW$83, DW_AT_const_value(0x01)
    2302                      .dwattr $C$DW$83, DW_AT_decl_file("C:/Users/gerar/workspace_v12/7.4kW_OBC_F28003x/device/driverlib/ad
    2303                      .dwattr $C$DW$83, DW_AT_decl_line(0x10a)
    2304                      .dwattr $C$DW$83, DW_AT_decl_column(0x05)
    2305              
TMS320C2000 Assembler PC v22.6.0 Tue Dec 20 15:55:13 2022

Copyright (c) 1996-2018 Texas Instruments Incorporated
clllc_clatasks.asm                                                   PAGE   59

    2306              $C$DW$84        .dwtag  DW_TAG_enumerator
    2307                      .dwattr $C$DW$84, DW_AT_name("ADC_SOC_NUMBER2")
    2308                      .dwattr $C$DW$84, DW_AT_const_value(0x02)
    2309                      .dwattr $C$DW$84, DW_AT_decl_file("C:/Users/gerar/workspace_v12/7.4kW_OBC_F28003x/device/driverlib/ad
    2310                      .dwattr $C$DW$84, DW_AT_decl_line(0x10b)
    2311                      .dwattr $C$DW$84, DW_AT_decl_column(0x05)
    2312              
    2313              $C$DW$85        .dwtag  DW_TAG_enumerator
    2314                      .dwattr $C$DW$85, DW_AT_name("ADC_SOC_NUMBER3")
    2315                      .dwattr $C$DW$85, DW_AT_const_value(0x03)
    2316                      .dwattr $C$DW$85, DW_AT_decl_file("C:/Users/gerar/workspace_v12/7.4kW_OBC_F28003x/device/driverlib/ad
    2317                      .dwattr $C$DW$85, DW_AT_decl_line(0x10c)
    2318                      .dwattr $C$DW$85, DW_AT_decl_column(0x05)
    2319              
    2320              $C$DW$86        .dwtag  DW_TAG_enumerator
    2321                      .dwattr $C$DW$86, DW_AT_name("ADC_SOC_NUMBER4")
    2322                      .dwattr $C$DW$86, DW_AT_const_value(0x04)
    2323                      .dwattr $C$DW$86, DW_AT_decl_file("C:/Users/gerar/workspace_v12/7.4kW_OBC_F28003x/device/driverlib/ad
    2324                      .dwattr $C$DW$86, DW_AT_decl_line(0x10d)
    2325                      .dwattr $C$DW$86, DW_AT_decl_column(0x05)
    2326              
    2327              $C$DW$87        .dwtag  DW_TAG_enumerator
    2328                      .dwattr $C$DW$87, DW_AT_name("ADC_SOC_NUMBER5")
    2329                      .dwattr $C$DW$87, DW_AT_const_value(0x05)
    2330                      .dwattr $C$DW$87, DW_AT_decl_file("C:/Users/gerar/workspace_v12/7.4kW_OBC_F28003x/device/driverlib/ad
    2331                      .dwattr $C$DW$87, DW_AT_decl_line(0x10e)
    2332                      .dwattr $C$DW$87, DW_AT_decl_column(0x05)
    2333              
    2334              $C$DW$88        .dwtag  DW_TAG_enumerator
    2335                      .dwattr $C$DW$88, DW_AT_name("ADC_SOC_NUMBER6")
    2336                      .dwattr $C$DW$88, DW_AT_const_value(0x06)
    2337                      .dwattr $C$DW$88, DW_AT_decl_file("C:/Users/gerar/workspace_v12/7.4kW_OBC_F28003x/device/driverlib/ad
    2338                      .dwattr $C$DW$88, DW_AT_decl_line(0x10f)
    2339                      .dwattr $C$DW$88, DW_AT_decl_column(0x05)
    2340              
    2341              $C$DW$89        .dwtag  DW_TAG_enumerator
    2342                      .dwattr $C$DW$89, DW_AT_name("ADC_SOC_NUMBER7")
    2343                      .dwattr $C$DW$89, DW_AT_const_value(0x07)
    2344                      .dwattr $C$DW$89, DW_AT_decl_file("C:/Users/gerar/workspace_v12/7.4kW_OBC_F28003x/device/driverlib/ad
    2345                      .dwattr $C$DW$89, DW_AT_decl_line(0x110)
    2346                      .dwattr $C$DW$89, DW_AT_decl_column(0x05)
    2347              
    2348              $C$DW$90        .dwtag  DW_TAG_enumerator
    2349                      .dwattr $C$DW$90, DW_AT_name("ADC_SOC_NUMBER8")
    2350                      .dwattr $C$DW$90, DW_AT_const_value(0x08)
    2351                      .dwattr $C$DW$90, DW_AT_decl_file("C:/Users/gerar/workspace_v12/7.4kW_OBC_F28003x/device/driverlib/ad
    2352                      .dwattr $C$DW$90, DW_AT_decl_line(0x111)
    2353                      .dwattr $C$DW$90, DW_AT_decl_column(0x05)
    2354              
    2355              $C$DW$91        .dwtag  DW_TAG_enumerator
    2356                      .dwattr $C$DW$91, DW_AT_name("ADC_SOC_NUMBER9")
    2357                      .dwattr $C$DW$91, DW_AT_const_value(0x09)
    2358                      .dwattr $C$DW$91, DW_AT_decl_file("C:/Users/gerar/workspace_v12/7.4kW_OBC_F28003x/device/driverlib/ad
    2359                      .dwattr $C$DW$91, DW_AT_decl_line(0x112)
    2360                      .dwattr $C$DW$91, DW_AT_decl_column(0x05)
TMS320C2000 Assembler PC v22.6.0 Tue Dec 20 15:55:13 2022

Copyright (c) 1996-2018 Texas Instruments Incorporated
clllc_clatasks.asm                                                   PAGE   60

    2361              
    2362              $C$DW$92        .dwtag  DW_TAG_enumerator
    2363                      .dwattr $C$DW$92, DW_AT_name("ADC_SOC_NUMBER10")
    2364                      .dwattr $C$DW$92, DW_AT_const_value(0x0a)
    2365                      .dwattr $C$DW$92, DW_AT_decl_file("C:/Users/gerar/workspace_v12/7.4kW_OBC_F28003x/device/driverlib/ad
    2366                      .dwattr $C$DW$92, DW_AT_decl_line(0x113)
    2367                      .dwattr $C$DW$92, DW_AT_decl_column(0x05)
    2368              
    2369              $C$DW$93        .dwtag  DW_TAG_enumerator
    2370                      .dwattr $C$DW$93, DW_AT_name("ADC_SOC_NUMBER11")
    2371                      .dwattr $C$DW$93, DW_AT_const_value(0x0b)
    2372                      .dwattr $C$DW$93, DW_AT_decl_file("C:/Users/gerar/workspace_v12/7.4kW_OBC_F28003x/device/driverlib/ad
    2373                      .dwattr $C$DW$93, DW_AT_decl_line(0x114)
    2374                      .dwattr $C$DW$93, DW_AT_decl_column(0x05)
    2375              
    2376              $C$DW$94        .dwtag  DW_TAG_enumerator
    2377                      .dwattr $C$DW$94, DW_AT_name("ADC_SOC_NUMBER12")
    2378                      .dwattr $C$DW$94, DW_AT_const_value(0x0c)
    2379                      .dwattr $C$DW$94, DW_AT_decl_file("C:/Users/gerar/workspace_v12/7.4kW_OBC_F28003x/device/driverlib/ad
    2380                      .dwattr $C$DW$94, DW_AT_decl_line(0x115)
    2381                      .dwattr $C$DW$94, DW_AT_decl_column(0x05)
    2382              
    2383              $C$DW$95        .dwtag  DW_TAG_enumerator
    2384                      .dwattr $C$DW$95, DW_AT_name("ADC_SOC_NUMBER13")
    2385                      .dwattr $C$DW$95, DW_AT_const_value(0x0d)
    2386                      .dwattr $C$DW$95, DW_AT_decl_file("C:/Users/gerar/workspace_v12/7.4kW_OBC_F28003x/device/driverlib/ad
    2387                      .dwattr $C$DW$95, DW_AT_decl_line(0x116)
    2388                      .dwattr $C$DW$95, DW_AT_decl_column(0x05)
    2389              
    2390              $C$DW$96        .dwtag  DW_TAG_enumerator
    2391                      .dwattr $C$DW$96, DW_AT_name("ADC_SOC_NUMBER14")
    2392                      .dwattr $C$DW$96, DW_AT_const_value(0x0e)
    2393                      .dwattr $C$DW$96, DW_AT_decl_file("C:/Users/gerar/workspace_v12/7.4kW_OBC_F28003x/device/driverlib/ad
    2394                      .dwattr $C$DW$96, DW_AT_decl_line(0x117)
    2395                      .dwattr $C$DW$96, DW_AT_decl_column(0x05)
    2396              
    2397              $C$DW$97        .dwtag  DW_TAG_enumerator
    2398                      .dwattr $C$DW$97, DW_AT_name("ADC_SOC_NUMBER15")
    2399                      .dwattr $C$DW$97, DW_AT_const_value(0x0f)
    2400                      .dwattr $C$DW$97, DW_AT_decl_file("C:/Users/gerar/workspace_v12/7.4kW_OBC_F28003x/device/driverlib/ad
    2401                      .dwattr $C$DW$97, DW_AT_decl_line(0x118)
    2402                      .dwattr $C$DW$97, DW_AT_decl_column(0x05)
    2403              
    2404                      .dwattr $C$DW$T$27, DW_AT_decl_file("C:/Users/gerar/workspace_v12/7.4kW_OBC_F28003x/device/driverlib/
    2405                      .dwattr $C$DW$T$27, DW_AT_decl_line(0x108)
    2406                      .dwattr $C$DW$T$27, DW_AT_decl_column(0x01)
    2407                      .dwendtag $C$DW$T$27
    2408              
    2409                      .dwendtag $C$DW$TU$27
    2410              
    2411              
    2412              $C$DW$TU$28     .dwtag  DW_TAG_type_unit
    2413                      .dwmtype  $C$DW$T$28
    2414              $C$DW$T$28      .dwtag  DW_TAG_typedef
    2415                      .dwattr $C$DW$T$28, DW_AT_name("ADC_SOCNumber")
TMS320C2000 Assembler PC v22.6.0 Tue Dec 20 15:55:13 2022

Copyright (c) 1996-2018 Texas Instruments Incorporated
clllc_clatasks.asm                                                   PAGE   61

    2416                      .dwattr $C$DW$T$28, DW_AT_type(*$C$DW$T$27)
    2417                      .dwattr $C$DW$T$28, DW_AT_decl_file("C:/Users/gerar/workspace_v12/7.4kW_OBC_F28003x/device/driverlib/
    2418                      .dwattr $C$DW$T$28, DW_AT_decl_line(0x119)
    2419                      .dwattr $C$DW$T$28, DW_AT_decl_column(0x03)
    2420              
    2421                      .dwendtag $C$DW$TU$28
    2422              
    2423              
    2424              $C$DW$TU$29     .dwtag  DW_TAG_type_unit
    2425                      .dwmtype  $C$DW$T$29
    2426              
    2427              $C$DW$T$29      .dwtag  DW_TAG_enumeration_type
    2428                      .dwattr $C$DW$T$29, DW_AT_byte_size(0x02)
    2429              $C$DW$98        .dwtag  DW_TAG_enumerator
    2430                      .dwattr $C$DW$98, DW_AT_name("EPWM_COUNT_MODE_DOWN_AFTER_SYNC")
    2431                      .dwattr $C$DW$98, DW_AT_const_value(0x00)
    2432                      .dwattr $C$DW$98, DW_AT_decl_file("C:/Users/gerar/workspace_v12/7.4kW_OBC_F28003x/device/driverlib/ep
    2433                      .dwattr $C$DW$98, DW_AT_decl_line(0x8c)
    2434                      .dwattr $C$DW$98, DW_AT_decl_column(0x04)
    2435              
    2436              $C$DW$99        .dwtag  DW_TAG_enumerator
    2437                      .dwattr $C$DW$99, DW_AT_name("EPWM_COUNT_MODE_UP_AFTER_SYNC")
    2438                      .dwattr $C$DW$99, DW_AT_const_value(0x01)
    2439                      .dwattr $C$DW$99, DW_AT_decl_file("C:/Users/gerar/workspace_v12/7.4kW_OBC_F28003x/device/driverlib/ep
    2440                      .dwattr $C$DW$99, DW_AT_decl_line(0x8d)
    2441                      .dwattr $C$DW$99, DW_AT_decl_column(0x04)
    2442              
    2443                      .dwattr $C$DW$T$29, DW_AT_decl_file("C:/Users/gerar/workspace_v12/7.4kW_OBC_F28003x/device/driverlib/
    2444                      .dwattr $C$DW$T$29, DW_AT_decl_line(0x8b)
    2445                      .dwattr $C$DW$T$29, DW_AT_decl_column(0x01)
    2446                      .dwendtag $C$DW$T$29
    2447              
    2448                      .dwendtag $C$DW$TU$29
    2449              
    2450              
    2451              $C$DW$TU$30     .dwtag  DW_TAG_type_unit
    2452                      .dwmtype  $C$DW$T$30
    2453              $C$DW$T$30      .dwtag  DW_TAG_typedef
    2454                      .dwattr $C$DW$T$30, DW_AT_name("EPWM_SyncCountMode")
    2455                      .dwattr $C$DW$T$30, DW_AT_type(*$C$DW$T$29)
    2456                      .dwattr $C$DW$T$30, DW_AT_decl_file("C:/Users/gerar/workspace_v12/7.4kW_OBC_F28003x/device/driverlib/
    2457                      .dwattr $C$DW$T$30, DW_AT_decl_line(0x8e)
    2458                      .dwattr $C$DW$T$30, DW_AT_decl_column(0x03)
    2459              
    2460                      .dwendtag $C$DW$TU$30
    2461              
    2462              
    2463              $C$DW$TU$31     .dwtag  DW_TAG_type_unit
    2464                      .dwmtype  $C$DW$T$31
    2465              
    2466              $C$DW$T$31      .dwtag  DW_TAG_enumeration_type
    2467                      .dwattr $C$DW$T$31, DW_AT_byte_size(0x02)
    2468              $C$DW$100       .dwtag  DW_TAG_enumerator
    2469                      .dwattr $C$DW$100, DW_AT_name("EPWM_COUNTER_COMPARE_A")
    2470                      .dwattr $C$DW$100, DW_AT_const_value(0x00)
TMS320C2000 Assembler PC v22.6.0 Tue Dec 20 15:55:13 2022

Copyright (c) 1996-2018 Texas Instruments Incorporated
clllc_clatasks.asm                                                   PAGE   62

    2471                      .dwattr $C$DW$100, DW_AT_decl_file("C:/Users/gerar/workspace_v12/7.4kW_OBC_F28003x/device/driverlib/e
    2472                      .dwattr $C$DW$100, DW_AT_decl_line(0x151)
    2473                      .dwattr $C$DW$100, DW_AT_decl_column(0x05)
    2474              
    2475              $C$DW$101       .dwtag  DW_TAG_enumerator
    2476                      .dwattr $C$DW$101, DW_AT_name("EPWM_COUNTER_COMPARE_B")
    2477                      .dwattr $C$DW$101, DW_AT_const_value(0x02)
    2478                      .dwattr $C$DW$101, DW_AT_decl_file("C:/Users/gerar/workspace_v12/7.4kW_OBC_F28003x/device/driverlib/e
    2479                      .dwattr $C$DW$101, DW_AT_decl_line(0x152)
    2480                      .dwattr $C$DW$101, DW_AT_decl_column(0x05)
    2481              
    2482              $C$DW$102       .dwtag  DW_TAG_enumerator
    2483                      .dwattr $C$DW$102, DW_AT_name("EPWM_COUNTER_COMPARE_C")
    2484                      .dwattr $C$DW$102, DW_AT_const_value(0x05)
    2485                      .dwattr $C$DW$102, DW_AT_decl_file("C:/Users/gerar/workspace_v12/7.4kW_OBC_F28003x/device/driverlib/e
    2486                      .dwattr $C$DW$102, DW_AT_decl_line(0x153)
    2487                      .dwattr $C$DW$102, DW_AT_decl_column(0x05)
    2488              
    2489              $C$DW$103       .dwtag  DW_TAG_enumerator
    2490                      .dwattr $C$DW$103, DW_AT_name("EPWM_COUNTER_COMPARE_D")
    2491                      .dwattr $C$DW$103, DW_AT_const_value(0x07)
    2492                      .dwattr $C$DW$103, DW_AT_decl_file("C:/Users/gerar/workspace_v12/7.4kW_OBC_F28003x/device/driverlib/e
    2493                      .dwattr $C$DW$103, DW_AT_decl_line(0x154)
    2494                      .dwattr $C$DW$103, DW_AT_decl_column(0x05)
    2495              
    2496                      .dwattr $C$DW$T$31, DW_AT_decl_file("C:/Users/gerar/workspace_v12/7.4kW_OBC_F28003x/device/driverlib/
    2497                      .dwattr $C$DW$T$31, DW_AT_decl_line(0x150)
    2498                      .dwattr $C$DW$T$31, DW_AT_decl_column(0x01)
    2499                      .dwendtag $C$DW$T$31
    2500              
    2501                      .dwendtag $C$DW$TU$31
    2502              
    2503              
    2504              $C$DW$TU$32     .dwtag  DW_TAG_type_unit
    2505                      .dwmtype  $C$DW$T$32
    2506              $C$DW$T$32      .dwtag  DW_TAG_typedef
    2507                      .dwattr $C$DW$T$32, DW_AT_name("EPWM_CounterCompareModule")
    2508                      .dwattr $C$DW$T$32, DW_AT_type(*$C$DW$T$31)
    2509                      .dwattr $C$DW$T$32, DW_AT_decl_file("C:/Users/gerar/workspace_v12/7.4kW_OBC_F28003x/device/driverlib/
    2510                      .dwattr $C$DW$T$32, DW_AT_decl_line(0x155)
    2511                      .dwattr $C$DW$T$32, DW_AT_decl_column(0x03)
    2512              
    2513                      .dwendtag $C$DW$TU$32
    2514              
    2515              
    2516              $C$DW$TU$20     .dwtag  DW_TAG_type_unit
    2517                      .dwmtype  $C$DW$T$20
    2518              
    2519              $C$DW$T$20      .dwtag  DW_TAG_structure_type
    2520                      .dwattr $C$DW$T$20, DW_AT_byte_size(0x20)
    2521              $C$DW$104       .dwtag  DW_TAG_member
    2522                      .dwattr $C$DW$104, DW_AT_type(*$C$DW$T$19)
    2523                      .dwattr $C$DW$104, DW_AT_name("b0")
    2524                      .dwattr $C$DW$104, DW_AT_accessibility(DW_ACCESS_public)
    2525                      .dwattr $C$DW$104, DW_AT_decl_file("C:/Users/gerar/workspace_v12/7.4kW_OBC_F28003x/libraries/DCL/DCLC
TMS320C2000 Assembler PC v22.6.0 Tue Dec 20 15:55:13 2022

Copyright (c) 1996-2018 Texas Instruments Incorporated
clllc_clatasks.asm                                                   PAGE   63

    2526                      .dwattr $C$DW$104, DW_AT_decl_line(0xc7)
    2527                      .dwattr $C$DW$104, DW_AT_decl_column(0x0f)
    2528              
    2529              $C$DW$105       .dwtag  DW_TAG_member
    2530                      .dwattr $C$DW$105, DW_AT_type(*$C$DW$T$19)
    2531                      .dwattr $C$DW$105, DW_AT_name("b1")
    2532                      .dwattr $C$DW$105, DW_AT_data_member_location[DW_OP_plus_uconst 0x2]
    2533                      .dwattr $C$DW$105, DW_AT_accessibility(DW_ACCESS_public)
    2534                      .dwattr $C$DW$105, DW_AT_decl_file("C:/Users/gerar/workspace_v12/7.4kW_OBC_F28003x/libraries/DCL/DCLC
    2535                      .dwattr $C$DW$105, DW_AT_decl_line(0xc8)
    2536                      .dwattr $C$DW$105, DW_AT_decl_column(0x0f)
    2537              
    2538              $C$DW$106       .dwtag  DW_TAG_member
    2539                      .dwattr $C$DW$106, DW_AT_type(*$C$DW$T$19)
    2540                      .dwattr $C$DW$106, DW_AT_name("b2")
    2541                      .dwattr $C$DW$106, DW_AT_data_member_location[DW_OP_plus_uconst 0x4]
    2542                      .dwattr $C$DW$106, DW_AT_accessibility(DW_ACCESS_public)
    2543                      .dwattr $C$DW$106, DW_AT_decl_file("C:/Users/gerar/workspace_v12/7.4kW_OBC_F28003x/libraries/DCL/DCLC
    2544                      .dwattr $C$DW$106, DW_AT_decl_line(0xc9)
    2545                      .dwattr $C$DW$106, DW_AT_decl_column(0x0f)
    2546              
    2547              $C$DW$107       .dwtag  DW_TAG_member
    2548                      .dwattr $C$DW$107, DW_AT_type(*$C$DW$T$19)
    2549                      .dwattr $C$DW$107, DW_AT_name("b3")
    2550                      .dwattr $C$DW$107, DW_AT_data_member_location[DW_OP_plus_uconst 0x6]
    2551                      .dwattr $C$DW$107, DW_AT_accessibility(DW_ACCESS_public)
    2552                      .dwattr $C$DW$107, DW_AT_decl_file("C:/Users/gerar/workspace_v12/7.4kW_OBC_F28003x/libraries/DCL/DCLC
    2553                      .dwattr $C$DW$107, DW_AT_decl_line(0xca)
    2554                      .dwattr $C$DW$107, DW_AT_decl_column(0x0f)
    2555              
    2556              $C$DW$108       .dwtag  DW_TAG_member
    2557                      .dwattr $C$DW$108, DW_AT_type(*$C$DW$T$19)
    2558                      .dwattr $C$DW$108, DW_AT_name("a0")
    2559                      .dwattr $C$DW$108, DW_AT_data_member_location[DW_OP_plus_uconst 0x8]
    2560                      .dwattr $C$DW$108, DW_AT_accessibility(DW_ACCESS_public)
    2561                      .dwattr $C$DW$108, DW_AT_decl_file("C:/Users/gerar/workspace_v12/7.4kW_OBC_F28003x/libraries/DCL/DCLC
    2562                      .dwattr $C$DW$108, DW_AT_decl_line(0xcb)
    2563                      .dwattr $C$DW$108, DW_AT_decl_column(0x0f)
    2564              
    2565              $C$DW$109       .dwtag  DW_TAG_member
    2566                      .dwattr $C$DW$109, DW_AT_type(*$C$DW$T$19)
    2567                      .dwattr $C$DW$109, DW_AT_name("a1")
    2568                      .dwattr $C$DW$109, DW_AT_data_member_location[DW_OP_plus_uconst 0xa]
    2569                      .dwattr $C$DW$109, DW_AT_accessibility(DW_ACCESS_public)
    2570                      .dwattr $C$DW$109, DW_AT_decl_file("C:/Users/gerar/workspace_v12/7.4kW_OBC_F28003x/libraries/DCL/DCLC
    2571                      .dwattr $C$DW$109, DW_AT_decl_line(0xcc)
    2572                      .dwattr $C$DW$109, DW_AT_decl_column(0x0f)
    2573              
    2574              $C$DW$110       .dwtag  DW_TAG_member
    2575                      .dwattr $C$DW$110, DW_AT_type(*$C$DW$T$19)
    2576                      .dwattr $C$DW$110, DW_AT_name("a2")
    2577                      .dwattr $C$DW$110, DW_AT_data_member_location[DW_OP_plus_uconst 0xc]
    2578                      .dwattr $C$DW$110, DW_AT_accessibility(DW_ACCESS_public)
    2579                      .dwattr $C$DW$110, DW_AT_decl_file("C:/Users/gerar/workspace_v12/7.4kW_OBC_F28003x/libraries/DCL/DCLC
    2580                      .dwattr $C$DW$110, DW_AT_decl_line(0xcd)
TMS320C2000 Assembler PC v22.6.0 Tue Dec 20 15:55:13 2022

Copyright (c) 1996-2018 Texas Instruments Incorporated
clllc_clatasks.asm                                                   PAGE   64

    2581                      .dwattr $C$DW$110, DW_AT_decl_column(0x0f)
    2582              
    2583              $C$DW$111       .dwtag  DW_TAG_member
    2584                      .dwattr $C$DW$111, DW_AT_type(*$C$DW$T$19)
    2585                      .dwattr $C$DW$111, DW_AT_name("a3")
    2586                      .dwattr $C$DW$111, DW_AT_data_member_location[DW_OP_plus_uconst 0xe]
    2587                      .dwattr $C$DW$111, DW_AT_accessibility(DW_ACCESS_public)
    2588                      .dwattr $C$DW$111, DW_AT_decl_file("C:/Users/gerar/workspace_v12/7.4kW_OBC_F28003x/libraries/DCL/DCLC
    2589                      .dwattr $C$DW$111, DW_AT_decl_line(0xce)
    2590                      .dwattr $C$DW$111, DW_AT_decl_column(0x0f)
    2591              
    2592              $C$DW$112       .dwtag  DW_TAG_member
    2593                      .dwattr $C$DW$112, DW_AT_type(*$C$DW$T$19)
    2594                      .dwattr $C$DW$112, DW_AT_name("d0")
    2595                      .dwattr $C$DW$112, DW_AT_data_member_location[DW_OP_plus_uconst 0x10]
    2596                      .dwattr $C$DW$112, DW_AT_accessibility(DW_ACCESS_public)
    2597                      .dwattr $C$DW$112, DW_AT_decl_file("C:/Users/gerar/workspace_v12/7.4kW_OBC_F28003x/libraries/DCL/DCLC
    2598                      .dwattr $C$DW$112, DW_AT_decl_line(0xd1)
    2599                      .dwattr $C$DW$112, DW_AT_decl_column(0x0f)
    2600              
    2601              $C$DW$113       .dwtag  DW_TAG_member
    2602                      .dwattr $C$DW$113, DW_AT_type(*$C$DW$T$19)
    2603                      .dwattr $C$DW$113, DW_AT_name("d1")
    2604                      .dwattr $C$DW$113, DW_AT_data_member_location[DW_OP_plus_uconst 0x12]
    2605                      .dwattr $C$DW$113, DW_AT_accessibility(DW_ACCESS_public)
    2606                      .dwattr $C$DW$113, DW_AT_decl_file("C:/Users/gerar/workspace_v12/7.4kW_OBC_F28003x/libraries/DCL/DCLC
    2607                      .dwattr $C$DW$113, DW_AT_decl_line(0xd2)
    2608                      .dwattr $C$DW$113, DW_AT_decl_column(0x0f)
    2609              
    2610              $C$DW$114       .dwtag  DW_TAG_member
    2611                      .dwattr $C$DW$114, DW_AT_type(*$C$DW$T$19)
    2612                      .dwattr $C$DW$114, DW_AT_name("d2")
    2613                      .dwattr $C$DW$114, DW_AT_data_member_location[DW_OP_plus_uconst 0x14]
    2614                      .dwattr $C$DW$114, DW_AT_accessibility(DW_ACCESS_public)
    2615                      .dwattr $C$DW$114, DW_AT_decl_file("C:/Users/gerar/workspace_v12/7.4kW_OBC_F28003x/libraries/DCL/DCLC
    2616                      .dwattr $C$DW$114, DW_AT_decl_line(0xd3)
    2617                      .dwattr $C$DW$114, DW_AT_decl_column(0x0f)
    2618              
    2619              $C$DW$115       .dwtag  DW_TAG_member
    2620                      .dwattr $C$DW$115, DW_AT_type(*$C$DW$T$19)
    2621                      .dwattr $C$DW$115, DW_AT_name("d3")
    2622                      .dwattr $C$DW$115, DW_AT_data_member_location[DW_OP_plus_uconst 0x16]
    2623                      .dwattr $C$DW$115, DW_AT_accessibility(DW_ACCESS_public)
    2624                      .dwattr $C$DW$115, DW_AT_decl_file("C:/Users/gerar/workspace_v12/7.4kW_OBC_F28003x/libraries/DCL/DCLC
    2625                      .dwattr $C$DW$115, DW_AT_decl_line(0xd4)
    2626                      .dwattr $C$DW$115, DW_AT_decl_column(0x0f)
    2627              
    2628              $C$DW$116       .dwtag  DW_TAG_member
    2629                      .dwattr $C$DW$116, DW_AT_type(*$C$DW$T$19)
    2630                      .dwattr $C$DW$116, DW_AT_name("d4")
    2631                      .dwattr $C$DW$116, DW_AT_data_member_location[DW_OP_plus_uconst 0x18]
    2632                      .dwattr $C$DW$116, DW_AT_accessibility(DW_ACCESS_public)
    2633                      .dwattr $C$DW$116, DW_AT_decl_file("C:/Users/gerar/workspace_v12/7.4kW_OBC_F28003x/libraries/DCL/DCLC
    2634                      .dwattr $C$DW$116, DW_AT_decl_line(0xd5)
    2635                      .dwattr $C$DW$116, DW_AT_decl_column(0x0f)
TMS320C2000 Assembler PC v22.6.0 Tue Dec 20 15:55:13 2022

Copyright (c) 1996-2018 Texas Instruments Incorporated
clllc_clatasks.asm                                                   PAGE   65

    2636              
    2637              $C$DW$117       .dwtag  DW_TAG_member
    2638                      .dwattr $C$DW$117, DW_AT_type(*$C$DW$T$19)
    2639                      .dwattr $C$DW$117, DW_AT_name("d5")
    2640                      .dwattr $C$DW$117, DW_AT_data_member_location[DW_OP_plus_uconst 0x1a]
    2641                      .dwattr $C$DW$117, DW_AT_accessibility(DW_ACCESS_public)
    2642                      .dwattr $C$DW$117, DW_AT_decl_file("C:/Users/gerar/workspace_v12/7.4kW_OBC_F28003x/libraries/DCL/DCLC
    2643                      .dwattr $C$DW$117, DW_AT_decl_line(0xd6)
    2644                      .dwattr $C$DW$117, DW_AT_decl_column(0x0f)
    2645              
    2646              $C$DW$118       .dwtag  DW_TAG_member
    2647                      .dwattr $C$DW$118, DW_AT_type(*$C$DW$T$19)
    2648                      .dwattr $C$DW$118, DW_AT_name("d6")
    2649                      .dwattr $C$DW$118, DW_AT_data_member_location[DW_OP_plus_uconst 0x1c]
    2650                      .dwattr $C$DW$118, DW_AT_accessibility(DW_ACCESS_public)
    2651                      .dwattr $C$DW$118, DW_AT_decl_file("C:/Users/gerar/workspace_v12/7.4kW_OBC_F28003x/libraries/DCL/DCLC
    2652                      .dwattr $C$DW$118, DW_AT_decl_line(0xd7)
    2653                      .dwattr $C$DW$118, DW_AT_decl_column(0x0f)
    2654              
    2655              $C$DW$119       .dwtag  DW_TAG_member
    2656                      .dwattr $C$DW$119, DW_AT_type(*$C$DW$T$19)
    2657                      .dwattr $C$DW$119, DW_AT_name("d7")
    2658                      .dwattr $C$DW$119, DW_AT_data_member_location[DW_OP_plus_uconst 0x1e]
    2659                      .dwattr $C$DW$119, DW_AT_accessibility(DW_ACCESS_public)
    2660                      .dwattr $C$DW$119, DW_AT_decl_file("C:/Users/gerar/workspace_v12/7.4kW_OBC_F28003x/libraries/DCL/DCLC
    2661                      .dwattr $C$DW$119, DW_AT_decl_line(0xd8)
    2662                      .dwattr $C$DW$119, DW_AT_decl_column(0x0f)
    2663              
    2664                      .dwattr $C$DW$T$20, DW_AT_decl_file("C:/Users/gerar/workspace_v12/7.4kW_OBC_F28003x/libraries/DCL/DCL
    2665                      .dwattr $C$DW$T$20, DW_AT_decl_line(0xc5)
    2666                      .dwattr $C$DW$T$20, DW_AT_decl_column(0x10)
    2667                      .dwendtag $C$DW$T$20
    2668              
    2669                      .dwendtag $C$DW$TU$20
    2670              
    2671              
    2672              $C$DW$TU$33     .dwtag  DW_TAG_type_unit
    2673                      .dwmtype  $C$DW$T$33
    2674              $C$DW$T$33      .dwtag  DW_TAG_typedef
    2675                      .dwattr $C$DW$T$33, DW_AT_name("DCL_DF13_CLA")
    2676                      .dwattr $C$DW$T$33, DW_AT_type(*$C$DW$T$20)
    2677                      .dwattr $C$DW$T$33, DW_AT_decl_file("C:/Users/gerar/workspace_v12/7.4kW_OBC_F28003x/libraries/DCL/DCL
    2678                      .dwattr $C$DW$T$33, DW_AT_decl_line(0xd9)
    2679                      .dwattr $C$DW$T$33, DW_AT_decl_column(0x03)
    2680              
    2681                      .dwendtag $C$DW$TU$33
    2682              
    2683              
    2684              $C$DW$TU$24     .dwtag  DW_TAG_type_unit
    2685                      .dwmtype  $C$DW$T$24
    2686              
    2687              $C$DW$T$24      .dwtag  DW_TAG_union_type
    2688                      .dwattr $C$DW$T$24, DW_AT_byte_size(0x02)
    2689              $C$DW$120       .dwtag  DW_TAG_member
    2690                      .dwattr $C$DW$120, DW_AT_type(*$C$DW$T$21)
TMS320C2000 Assembler PC v22.6.0 Tue Dec 20 15:55:13 2022

Copyright (c) 1996-2018 Texas Instruments Incorporated
clllc_clatasks.asm                                                   PAGE   66

    2691                      .dwattr $C$DW$120, DW_AT_name("CLLLC_ModulationMode_Enum")
    2692                      .dwattr $C$DW$120, DW_AT_accessibility(DW_ACCESS_public)
    2693                      .dwattr $C$DW$120, DW_AT_decl_file("..\clllc\clllc.h")
    2694                      .dwattr $C$DW$120, DW_AT_decl_line(0x114)
    2695                      .dwattr $C$DW$120, DW_AT_decl_column(0x06)
    2696              
    2697              $C$DW$121       .dwtag  DW_TAG_member
    2698                      .dwattr $C$DW$121, DW_AT_type(*$C$DW$T$23)
    2699                      .dwattr $C$DW$121, DW_AT_name("pad")
    2700                      .dwattr $C$DW$121, DW_AT_accessibility(DW_ACCESS_public)
    2701                      .dwattr $C$DW$121, DW_AT_decl_file("..\clllc\clllc.h")
    2702                      .dwattr $C$DW$121, DW_AT_decl_line(0x115)
    2703                      .dwattr $C$DW$121, DW_AT_decl_column(0x0d)
    2704              
    2705                      .dwattr $C$DW$T$24, DW_AT_decl_file("..\clllc\clllc.h")
    2706                      .dwattr $C$DW$T$24, DW_AT_decl_line(0x10f)
    2707                      .dwattr $C$DW$T$24, DW_AT_decl_column(0x0e)
    2708                      .dwendtag $C$DW$T$24
    2709              
    2710                      .dwendtag $C$DW$TU$24
    2711              
    2712              
    2713              $C$DW$TU$35     .dwtag  DW_TAG_type_unit
    2714                      .dwmtype  $C$DW$T$35
    2715              $C$DW$T$35      .dwtag  DW_TAG_typedef
    2716                      .dwattr $C$DW$T$35, DW_AT_name("CLLLC_ModulationMode_EnumType")
    2717                      .dwattr $C$DW$T$35, DW_AT_type(*$C$DW$T$24)
    2718                      .dwattr $C$DW$T$35, DW_AT_decl_file("..\clllc\clllc.h")
    2719                      .dwattr $C$DW$T$35, DW_AT_decl_line(0x116)
    2720                      .dwattr $C$DW$T$35, DW_AT_decl_column(0x02)
    2721              
    2722                      .dwendtag $C$DW$TU$35
    2723              
    2724              
    2725              $C$DW$TU$26     .dwtag  DW_TAG_type_unit
    2726                      .dwmtype  $C$DW$T$26
    2727              
    2728              $C$DW$T$26      .dwtag  DW_TAG_union_type
    2729                      .dwattr $C$DW$T$26, DW_AT_byte_size(0x02)
    2730              $C$DW$122       .dwtag  DW_TAG_member
    2731                      .dwattr $C$DW$122, DW_AT_type(*$C$DW$T$25)
    2732                      .dwattr $C$DW$122, DW_AT_name("CLLLC_TripFlag_Enum")
    2733                      .dwattr $C$DW$122, DW_AT_accessibility(DW_ACCESS_public)
    2734                      .dwattr $C$DW$122, DW_AT_decl_file("..\clllc\clllc.h")
    2735                      .dwattr $C$DW$122, DW_AT_decl_line(0xe3)
    2736                      .dwattr $C$DW$122, DW_AT_decl_column(0x06)
    2737              
    2738              $C$DW$123       .dwtag  DW_TAG_member
    2739                      .dwattr $C$DW$123, DW_AT_type(*$C$DW$T$23)
    2740                      .dwattr $C$DW$123, DW_AT_name("pad")
    2741                      .dwattr $C$DW$123, DW_AT_accessibility(DW_ACCESS_public)
    2742                      .dwattr $C$DW$123, DW_AT_decl_file("..\clllc\clllc.h")
    2743                      .dwattr $C$DW$123, DW_AT_decl_line(0xe4)
    2744                      .dwattr $C$DW$123, DW_AT_decl_column(0x0d)
    2745              
TMS320C2000 Assembler PC v22.6.0 Tue Dec 20 15:55:13 2022

Copyright (c) 1996-2018 Texas Instruments Incorporated
clllc_clatasks.asm                                                   PAGE   67

    2746                      .dwattr $C$DW$T$26, DW_AT_decl_file("..\clllc\clllc.h")
    2747                      .dwattr $C$DW$T$26, DW_AT_decl_line(0xd9)
    2748                      .dwattr $C$DW$T$26, DW_AT_decl_column(0x0e)
    2749                      .dwendtag $C$DW$T$26
    2750              
    2751                      .dwendtag $C$DW$TU$26
    2752              
    2753              
    2754              $C$DW$TU$36     .dwtag  DW_TAG_type_unit
    2755                      .dwmtype  $C$DW$T$36
    2756              $C$DW$T$36      .dwtag  DW_TAG_typedef
    2757                      .dwattr $C$DW$T$36, DW_AT_name("CLLLC_TripFlag_EnumType")
    2758                      .dwattr $C$DW$T$36, DW_AT_type(*$C$DW$T$26)
    2759                      .dwattr $C$DW$T$36, DW_AT_decl_file("..\clllc\clllc.h")
    2760                      .dwattr $C$DW$T$36, DW_AT_decl_line(0xe5)
    2761                      .dwattr $C$DW$T$36, DW_AT_decl_column(0x02)
    2762              
    2763                      .dwendtag $C$DW$TU$36
    2764              
    2765              
    2766              $C$DW$TU$2      .dwtag  DW_TAG_type_unit
    2767                      .dwmtype  $C$DW$T$2
    2768              $C$DW$T$2       .dwtag  DW_TAG_unspecified_type
    2769                      .dwattr $C$DW$T$2, DW_AT_name("void")
    2770              
    2771                      .dwendtag $C$DW$TU$2
    2772              
    2773              
    2774              $C$DW$TU$4      .dwtag  DW_TAG_type_unit
    2775                      .dwmtype  $C$DW$T$4
    2776              $C$DW$T$4       .dwtag  DW_TAG_base_type
    2777                      .dwattr $C$DW$T$4, DW_AT_encoding(DW_ATE_boolean)
    2778                      .dwattr $C$DW$T$4, DW_AT_name("bool")
    2779                      .dwattr $C$DW$T$4, DW_AT_byte_size(0x02)
    2780              
    2781                      .dwendtag $C$DW$TU$4
    2782              
    2783              
    2784              $C$DW$TU$5      .dwtag  DW_TAG_type_unit
    2785                      .dwmtype  $C$DW$T$5
    2786              $C$DW$T$5       .dwtag  DW_TAG_base_type
    2787                      .dwattr $C$DW$T$5, DW_AT_encoding(DW_ATE_signed_char)
    2788                      .dwattr $C$DW$T$5, DW_AT_name("signed char")
    2789                      .dwattr $C$DW$T$5, DW_AT_byte_size(0x01)
    2790              
    2791                      .dwendtag $C$DW$TU$5
    2792              
    2793              
    2794              $C$DW$TU$6      .dwtag  DW_TAG_type_unit
    2795                      .dwmtype  $C$DW$T$6
    2796              $C$DW$T$6       .dwtag  DW_TAG_base_type
    2797                      .dwattr $C$DW$T$6, DW_AT_encoding(DW_ATE_unsigned_char)
    2798                      .dwattr $C$DW$T$6, DW_AT_name("unsigned char")
    2799                      .dwattr $C$DW$T$6, DW_AT_byte_size(0x01)
    2800              
TMS320C2000 Assembler PC v22.6.0 Tue Dec 20 15:55:13 2022

Copyright (c) 1996-2018 Texas Instruments Incorporated
clllc_clatasks.asm                                                   PAGE   68

    2801                      .dwendtag $C$DW$TU$6
    2802              
    2803              
    2804              $C$DW$TU$7      .dwtag  DW_TAG_type_unit
    2805                      .dwmtype  $C$DW$T$7
    2806              $C$DW$T$7       .dwtag  DW_TAG_base_type
    2807                      .dwattr $C$DW$T$7, DW_AT_encoding(DW_ATE_signed_char)
    2808                      .dwattr $C$DW$T$7, DW_AT_name("wchar_t")
    2809                      .dwattr $C$DW$T$7, DW_AT_byte_size(0x01)
    2810              
    2811                      .dwendtag $C$DW$TU$7
    2812              
    2813              
    2814              $C$DW$TU$8      .dwtag  DW_TAG_type_unit
    2815                      .dwmtype  $C$DW$T$8
    2816              $C$DW$T$8       .dwtag  DW_TAG_base_type
    2817                      .dwattr $C$DW$T$8, DW_AT_encoding(DW_ATE_signed)
    2818                      .dwattr $C$DW$T$8, DW_AT_name("short")
    2819                      .dwattr $C$DW$T$8, DW_AT_byte_size(0x01)
    2820              
    2821                      .dwendtag $C$DW$TU$8
    2822              
    2823              
    2824              $C$DW$TU$51     .dwtag  DW_TAG_type_unit
    2825                      .dwmtype  $C$DW$T$51
    2826              $C$DW$T$51      .dwtag  DW_TAG_typedef
    2827                      .dwattr $C$DW$T$51, DW_AT_name("__int16_t")
    2828                      .dwattr $C$DW$T$51, DW_AT_type(*$C$DW$T$8)
    2829                      .dwattr $C$DW$T$51, DW_AT_decl_file("C:/ti/ccs1210/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include
    2830                      .dwattr $C$DW$T$51, DW_AT_decl_line(0x3b)
    2831                      .dwattr $C$DW$T$51, DW_AT_decl_column(0x1d)
    2832              
    2833                      .dwendtag $C$DW$TU$51
    2834              
    2835              
    2836              $C$DW$TU$52     .dwtag  DW_TAG_type_unit
    2837                      .dwmtype  $C$DW$T$52
    2838              $C$DW$T$52      .dwtag  DW_TAG_typedef
    2839                      .dwattr $C$DW$T$52, DW_AT_name("int16_t")
    2840                      .dwattr $C$DW$T$52, DW_AT_type(*$C$DW$T$51)
    2841                      .dwattr $C$DW$T$52, DW_AT_decl_file("C:/ti/ccs1210/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include
    2842                      .dwattr $C$DW$T$52, DW_AT_decl_line(0x2b)
    2843                      .dwattr $C$DW$T$52, DW_AT_decl_column(0x14)
    2844              
    2845                      .dwendtag $C$DW$TU$52
    2846              
    2847              
    2848              $C$DW$TU$9      .dwtag  DW_TAG_type_unit
    2849                      .dwmtype  $C$DW$T$9
    2850              $C$DW$T$9       .dwtag  DW_TAG_base_type
    2851                      .dwattr $C$DW$T$9, DW_AT_encoding(DW_ATE_unsigned)
    2852                      .dwattr $C$DW$T$9, DW_AT_name("unsigned short")
    2853                      .dwattr $C$DW$T$9, DW_AT_byte_size(0x01)
    2854              
    2855                      .dwendtag $C$DW$TU$9
TMS320C2000 Assembler PC v22.6.0 Tue Dec 20 15:55:13 2022

Copyright (c) 1996-2018 Texas Instruments Incorporated
clllc_clatasks.asm                                                   PAGE   69

    2856              
    2857              
    2858              $C$DW$TU$40     .dwtag  DW_TAG_type_unit
    2859                      .dwmtype  $C$DW$T$40
    2860              $C$DW$T$40      .dwtag  DW_TAG_typedef
    2861                      .dwattr $C$DW$T$40, DW_AT_name("__uint16_t")
    2862                      .dwattr $C$DW$T$40, DW_AT_type(*$C$DW$T$9)
    2863                      .dwattr $C$DW$T$40, DW_AT_decl_file("C:/ti/ccs1210/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include
    2864                      .dwattr $C$DW$T$40, DW_AT_decl_line(0x3c)
    2865                      .dwattr $C$DW$T$40, DW_AT_decl_column(0x1c)
    2866              
    2867                      .dwendtag $C$DW$TU$40
    2868              
    2869              
    2870              $C$DW$TU$53     .dwtag  DW_TAG_type_unit
    2871                      .dwmtype  $C$DW$T$53
    2872              $C$DW$T$53      .dwtag  DW_TAG_typedef
    2873                      .dwattr $C$DW$T$53, DW_AT_name("__uintptr_t")
    2874                      .dwattr $C$DW$T$53, DW_AT_type(*$C$DW$T$40)
    2875                      .dwattr $C$DW$T$53, DW_AT_decl_file("C:/ti/ccs1210/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include
    2876                      .dwattr $C$DW$T$53, DW_AT_decl_line(0x76)
    2877                      .dwattr $C$DW$T$53, DW_AT_decl_column(0x14)
    2878              
    2879                      .dwendtag $C$DW$TU$53
    2880              
    2881              
    2882              $C$DW$TU$54     .dwtag  DW_TAG_type_unit
    2883                      .dwmtype  $C$DW$T$54
    2884              $C$DW$T$54      .dwtag  DW_TAG_typedef
    2885                      .dwattr $C$DW$T$54, DW_AT_name("uintptr_t")
    2886                      .dwattr $C$DW$T$54, DW_AT_type(*$C$DW$T$53)
    2887                      .dwattr $C$DW$T$54, DW_AT_decl_file("C:/ti/ccs1210/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include
    2888                      .dwattr $C$DW$T$54, DW_AT_decl_line(0x54)
    2889                      .dwattr $C$DW$T$54, DW_AT_decl_column(0x16)
    2890              
    2891                      .dwendtag $C$DW$TU$54
    2892              
    2893              
    2894              $C$DW$TU$41     .dwtag  DW_TAG_type_unit
    2895                      .dwmtype  $C$DW$T$41
    2896              $C$DW$T$41      .dwtag  DW_TAG_typedef
    2897                      .dwattr $C$DW$T$41, DW_AT_name("uint16_t")
    2898                      .dwattr $C$DW$T$41, DW_AT_type(*$C$DW$T$40)
    2899                      .dwattr $C$DW$T$41, DW_AT_decl_file("C:/ti/ccs1210/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include
    2900                      .dwattr $C$DW$T$41, DW_AT_decl_line(0x41)
    2901                      .dwattr $C$DW$T$41, DW_AT_decl_column(0x15)
    2902              
    2903                      .dwendtag $C$DW$TU$41
    2904              
    2905              
    2906              $C$DW$TU$10     .dwtag  DW_TAG_type_unit
    2907                      .dwmtype  $C$DW$T$10
    2908              $C$DW$T$10      .dwtag  DW_TAG_base_type
    2909                      .dwattr $C$DW$T$10, DW_AT_encoding(DW_ATE_signed)
    2910                      .dwattr $C$DW$T$10, DW_AT_name("int")
TMS320C2000 Assembler PC v22.6.0 Tue Dec 20 15:55:13 2022

Copyright (c) 1996-2018 Texas Instruments Incorporated
clllc_clatasks.asm                                                   PAGE   70

    2911                      .dwattr $C$DW$T$10, DW_AT_byte_size(0x02)
    2912              
    2913                      .dwendtag $C$DW$TU$10
    2914              
    2915              
    2916              $C$DW$TU$22     .dwtag  DW_TAG_type_unit
    2917                      .dwmtype  $C$DW$T$22
    2918              $C$DW$T$22      .dwtag  DW_TAG_typedef
    2919                      .dwattr $C$DW$T$22, DW_AT_name("__int32_t")
    2920                      .dwattr $C$DW$T$22, DW_AT_type(*$C$DW$T$10)
    2921                      .dwattr $C$DW$T$22, DW_AT_decl_file("C:/ti/ccs1210/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include
    2922                      .dwattr $C$DW$T$22, DW_AT_decl_line(0x3d)
    2923                      .dwattr $C$DW$T$22, DW_AT_decl_column(0x1d)
    2924              
    2925                      .dwendtag $C$DW$TU$22
    2926              
    2927              
    2928              $C$DW$TU$23     .dwtag  DW_TAG_type_unit
    2929                      .dwmtype  $C$DW$T$23
    2930              $C$DW$T$23      .dwtag  DW_TAG_typedef
    2931                      .dwattr $C$DW$T$23, DW_AT_name("int32_t")
    2932                      .dwattr $C$DW$T$23, DW_AT_type(*$C$DW$T$22)
    2933                      .dwattr $C$DW$T$23, DW_AT_decl_file("C:/ti/ccs1210/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include
    2934                      .dwattr $C$DW$T$23, DW_AT_decl_line(0x30)
    2935                      .dwattr $C$DW$T$23, DW_AT_decl_column(0x14)
    2936              
    2937                      .dwendtag $C$DW$TU$23
    2938              
    2939              
    2940              $C$DW$TU$11     .dwtag  DW_TAG_type_unit
    2941                      .dwmtype  $C$DW$T$11
    2942              $C$DW$T$11      .dwtag  DW_TAG_base_type
    2943                      .dwattr $C$DW$T$11, DW_AT_encoding(DW_ATE_unsigned)
    2944                      .dwattr $C$DW$T$11, DW_AT_name("unsigned int")
    2945                      .dwattr $C$DW$T$11, DW_AT_byte_size(0x02)
    2946              
    2947                      .dwendtag $C$DW$TU$11
    2948              
    2949              
    2950              $C$DW$TU$38     .dwtag  DW_TAG_type_unit
    2951                      .dwmtype  $C$DW$T$38
    2952              $C$DW$T$38      .dwtag  DW_TAG_typedef
    2953                      .dwattr $C$DW$T$38, DW_AT_name("__uint32_t")
    2954                      .dwattr $C$DW$T$38, DW_AT_type(*$C$DW$T$11)
    2955                      .dwattr $C$DW$T$38, DW_AT_decl_file("C:/ti/ccs1210/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include
    2956                      .dwattr $C$DW$T$38, DW_AT_decl_line(0x3e)
    2957                      .dwattr $C$DW$T$38, DW_AT_decl_column(0x1c)
    2958              
    2959                      .dwendtag $C$DW$TU$38
    2960              
    2961              
    2962              $C$DW$TU$39     .dwtag  DW_TAG_type_unit
    2963                      .dwmtype  $C$DW$T$39
    2964              $C$DW$T$39      .dwtag  DW_TAG_typedef
    2965                      .dwattr $C$DW$T$39, DW_AT_name("uint32_t")
TMS320C2000 Assembler PC v22.6.0 Tue Dec 20 15:55:13 2022

Copyright (c) 1996-2018 Texas Instruments Incorporated
clllc_clatasks.asm                                                   PAGE   71

    2966                      .dwattr $C$DW$T$39, DW_AT_type(*$C$DW$T$38)
    2967                      .dwattr $C$DW$T$39, DW_AT_decl_file("C:/ti/ccs1210/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include
    2968                      .dwattr $C$DW$T$39, DW_AT_decl_line(0x46)
    2969                      .dwattr $C$DW$T$39, DW_AT_decl_column(0x15)
    2970              
    2971                      .dwendtag $C$DW$TU$39
    2972              
    2973              
    2974              $C$DW$TU$12     .dwtag  DW_TAG_type_unit
    2975                      .dwmtype  $C$DW$T$12
    2976              $C$DW$T$12      .dwtag  DW_TAG_base_type
    2977                      .dwattr $C$DW$T$12, DW_AT_encoding(DW_ATE_signed)
    2978                      .dwattr $C$DW$T$12, DW_AT_name("long")
    2979                      .dwattr $C$DW$T$12, DW_AT_byte_size(0x02)
    2980              
    2981                      .dwendtag $C$DW$TU$12
    2982              
    2983              
    2984              $C$DW$TU$13     .dwtag  DW_TAG_type_unit
    2985                      .dwmtype  $C$DW$T$13
    2986              $C$DW$T$13      .dwtag  DW_TAG_base_type
    2987                      .dwattr $C$DW$T$13, DW_AT_encoding(DW_ATE_unsigned)
    2988                      .dwattr $C$DW$T$13, DW_AT_name("unsigned long")
    2989                      .dwattr $C$DW$T$13, DW_AT_byte_size(0x02)
    2990              
    2991                      .dwendtag $C$DW$TU$13
    2992              
    2993              
    2994              $C$DW$TU$14     .dwtag  DW_TAG_type_unit
    2995                      .dwmtype  $C$DW$T$14
    2996              $C$DW$T$14      .dwtag  DW_TAG_base_type
    2997                      .dwattr $C$DW$T$14, DW_AT_encoding(DW_ATE_signed)
    2998                      .dwattr $C$DW$T$14, DW_AT_name("long long")
    2999                      .dwattr $C$DW$T$14, DW_AT_byte_size(0x04)
    3000              
    3001                      .dwendtag $C$DW$TU$14
    3002              
    3003              
    3004              $C$DW$TU$15     .dwtag  DW_TAG_type_unit
    3005                      .dwmtype  $C$DW$T$15
    3006              $C$DW$T$15      .dwtag  DW_TAG_base_type
    3007                      .dwattr $C$DW$T$15, DW_AT_encoding(DW_ATE_unsigned)
    3008                      .dwattr $C$DW$T$15, DW_AT_name("unsigned long long")
    3009                      .dwattr $C$DW$T$15, DW_AT_byte_size(0x04)
    3010              
    3011                      .dwendtag $C$DW$TU$15
    3012              
    3013              
    3014              $C$DW$TU$16     .dwtag  DW_TAG_type_unit
    3015                      .dwmtype  $C$DW$T$16
    3016              $C$DW$T$16      .dwtag  DW_TAG_base_type
    3017                      .dwattr $C$DW$T$16, DW_AT_encoding(DW_ATE_float)
    3018                      .dwattr $C$DW$T$16, DW_AT_name("float")
    3019                      .dwattr $C$DW$T$16, DW_AT_byte_size(0x02)
    3020              
TMS320C2000 Assembler PC v22.6.0 Tue Dec 20 15:55:13 2022

Copyright (c) 1996-2018 Texas Instruments Incorporated
clllc_clatasks.asm                                                   PAGE   72

    3021                      .dwendtag $C$DW$TU$16
    3022              
    3023              
    3024              $C$DW$TU$19     .dwtag  DW_TAG_type_unit
    3025                      .dwmtype  $C$DW$T$19
    3026              $C$DW$T$19      .dwtag  DW_TAG_typedef
    3027                      .dwattr $C$DW$T$19, DW_AT_name("float32_t")
    3028                      .dwattr $C$DW$T$19, DW_AT_type(*$C$DW$T$16)
    3029                      .dwattr $C$DW$T$19, DW_AT_decl_file("C:/Users/gerar/workspace_v12/7.4kW_OBC_F28003x/libraries/CLAmath
    3030                      .dwattr $C$DW$T$19, DW_AT_decl_line(0x2a)
    3031                      .dwattr $C$DW$T$19, DW_AT_decl_column(0x17)
    3032              
    3033                      .dwendtag $C$DW$TU$19
    3034              
    3035              
    3036              $C$DW$TU$17     .dwtag  DW_TAG_type_unit
    3037                      .dwmtype  $C$DW$T$17
    3038              $C$DW$T$17      .dwtag  DW_TAG_base_type
    3039                      .dwattr $C$DW$T$17, DW_AT_encoding(DW_ATE_float)
    3040                      .dwattr $C$DW$T$17, DW_AT_name("double")
    3041                      .dwattr $C$DW$T$17, DW_AT_byte_size(0x04)
    3042              
    3043                      .dwendtag $C$DW$TU$17
    3044              
    3045              
    3046              $C$DW$TU$18     .dwtag  DW_TAG_type_unit
    3047                      .dwmtype  $C$DW$T$18
    3048              $C$DW$T$18      .dwtag  DW_TAG_base_type
    3049                      .dwattr $C$DW$T$18, DW_AT_encoding(DW_ATE_float)
    3050                      .dwattr $C$DW$T$18, DW_AT_name("long double")
    3051                      .dwattr $C$DW$T$18, DW_AT_byte_size(0x04)
    3052              
    3053                      .dwendtag $C$DW$TU$18
    3054              

No Assembly Errors, No Assembly Warnings
