OpenROAD autotuner-v1-2861-g832b18e7 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Placement Analysis
---------------------------------
total displacement      15249.3 u
average displacement        1.0 u
max displacement            9.1 u
original HPWL          203097.9 u
legalized HPWL         213517.9 u
delta HPWL                    5 %

Detailed placement improvement.
Importing netlist into detailed improver.
[INFO DPO-0100] Creating network with 15600 cells, 388 terminals, 15984 edges and 60234 pins.
[INFO DPO-0109] Network stats: inst 15988, edges 15984, pins 60234
[INFO DPO-0110] Number of regions is 1
[INFO DPO-0401] Setting random seed to 1.
[INFO DPO-0402] Setting maximum displacement 5 1 to 14000 2800 units.
[INFO DPO-0320] Collected 799 fixed cells (excluded terminal_NI).
[INFO DPO-0318] Collected 15189 single height cells.
[INFO DPO-0321] Collected 0 wide cells.
[INFO DPO-0322] Image (20140, 22400) - (479940, 481600)
[INFO DPO-0310] Assigned 15189 cells into segments.  Movement in X-direction is 0.000000, movement in Y-direction is 0.000000.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
[INFO DPO-0303] Running algorithm for independent set matching.
[INFO DPO-0300] Set matching objective is wirelength.
[INFO DPO-0301] Pass   1 of matching; objective is 4.293765e+08.
[INFO DPO-0302] End of matching; objective is 4.290231e+08, improvement is 0.08 percent.
[INFO DPO-0303] Running algorithm for global swaps.
[INFO DPO-0306] Pass   1 of global swaps; hpwl is 4.214258e+08.
[INFO DPO-0306] Pass   2 of global swaps; hpwl is 4.193026e+08.
[INFO DPO-0307] End of global swaps; objective is 4.193026e+08, improvement is 2.27 percent.
[INFO DPO-0303] Running algorithm for vertical swaps.
[INFO DPO-0308] Pass   1 of vertical swaps; hpwl is 4.180586e+08.
[INFO DPO-0309] End of vertical swaps; objective is 4.180586e+08, improvement is 0.30 percent.
[INFO DPO-0303] Running algorithm for reordering.
[INFO DPO-0304] Pass   1 of reordering; objective is 4.154813e+08.
[INFO DPO-0305] End of reordering; objective is 4.154813e+08, improvement is 0.62 percent.
[INFO DPO-0303] Running algorithm for random improvement.
[INFO DPO-0324] Random improver is using displacement generator.
[INFO DPO-0325] Random improver is using hpwl objective.
[INFO DPO-0326] Random improver cost string is (a).
[INFO DPO-0332] End of pass, Generator displacement called 303780 times.
[INFO DPO-0335] Generator displacement, Cumulative attempts 303780, swaps 55539, moves 64724 since last reset.
[INFO DPO-0333] End of pass, Objective hpwl, Initial cost 4.128946e+08, Scratch cost 4.069104e+08, Incremental cost 4.069104e+08, Mismatch? N
[INFO DPO-0338] End of pass, Total cost is 4.069104e+08.
[INFO DPO-0327] Pass   1 of random improver; improvement in cost is 1.45 percent.
[INFO DPO-0332] End of pass, Generator displacement called 303780 times.
[INFO DPO-0335] Generator displacement, Cumulative attempts 607560, swaps 108259, moves 128795 since last reset.
[INFO DPO-0333] End of pass, Objective hpwl, Initial cost 4.069104e+08, Scratch cost 4.035793e+08, Incremental cost 4.035793e+08, Mismatch? N
[INFO DPO-0338] End of pass, Total cost is 4.035793e+08.
[INFO DPO-0327] Pass   2 of random improver; improvement in cost is 0.82 percent.
[INFO DPO-0328] End of random improver; improvement is 2.256086 percent.
[INFO DPO-0380] Cell flipping.
[INFO DPO-0382] Changed 7508 cell orientations for row compatibility.
[INFO DPO-0383] Performed 4778 cell flips.
[INFO DPO-0384] End of flipping; objective is 4.027125e+08, improvement is 0.85 percent.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
Detailed Improvement Results
------------------------------------------
Original HPWL           213517.9 u
Final HPWL              199808.1 u
Delta HPWL                  -6.4 %

[INFO DPL-0020] Mirrored 1661 instances
[INFO DPL-0021] HPWL before          199808.1 u
[INFO DPL-0022] HPWL after           199669.0 u
[INFO DPL-0023] HPWL delta               -0.1 %
[INFO FLW-0012] Placement violations .

==========================================================================
detailed place check_setup
--------------------------------------------------------------------------

==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -28.16

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.26

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.26

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: _32893_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _32686_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _32893_/CK (DFF_X1)
     2    5.30    0.02    0.07    0.07 ^ _32893_/QN (DFF_X1)
                                         _00407_ (net)
                  0.02    0.00    0.07 ^ _32129_/A (XNOR2_X1)
     1    1.21    0.01    0.02    0.09 v _32129_/ZN (XNOR2_X1)
                                         _00255_ (net)
                  0.01    0.00    0.09 v _32686_/D (DFF_X1)
                                  0.09   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _32686_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.09   data arrival time
-----------------------------------------------------------------------------
                                  0.09   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: _32762_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _32788_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _32762_/CK (DFF_X2)
    37  130.26    0.14    0.25    0.25 ^ _32762_/Q (DFF_X2)
                                         us02.a[2] (net)
                  0.14    0.00    0.26 ^ max_cap487/A (BUF_X32)
    40  118.52    0.01    0.03    0.29 ^ max_cap487/Z (BUF_X32)
                                         net487 (net)
                  0.02    0.01    0.30 ^ _23054_/A2 (OR2_X4)
    16   45.97    0.03    0.05    0.35 ^ _23054_/ZN (OR2_X4)
                                         _13771_ (net)
                  0.03    0.00    0.35 ^ _23176_/A2 (NOR2_X2)
     4   10.51    0.01    0.02    0.37 v _23176_/ZN (NOR2_X2)
                                         _13893_ (net)
                  0.01    0.00    0.37 v _25275_/B1 (AOI222_X2)
     2    3.76    0.05    0.08    0.45 ^ _25275_/ZN (AOI222_X2)
                                         _00576_ (net)
                  0.05    0.00    0.45 ^ _25278_/A (OAI21_X1)
     1    0.93    0.01    0.02    0.47 v _25278_/ZN (OAI21_X1)
                                         _00579_ (net)
                  0.01    0.00    0.47 v _25284_/A1 (OR4_X1)
     1    1.88    0.02    0.08    0.56 v _25284_/ZN (OR4_X1)
                                         _00585_ (net)
                  0.02    0.00    0.56 v _25285_/A4 (OR4_X2)
     1    6.19    0.02    0.12    0.67 v _25285_/ZN (OR4_X2)
                                         _00586_ (net)
                  0.02    0.00    0.67 v _25290_/A3 (NOR4_X4)
     4   14.61    0.06    0.10    0.77 ^ _25290_/ZN (NOR4_X4)
                                         _00591_ (net)
                  0.06    0.00    0.78 ^ _25291_/B (XNOR2_X2)
     3    7.47    0.02    0.03    0.81 v _25291_/ZN (XNOR2_X2)
                                         _00592_ (net)
                  0.02    0.00    0.81 v _25292_/B (XOR2_X1)
     1    2.38    0.01    0.06    0.87 v _25292_/Z (XOR2_X1)
                                         _00593_ (net)
                  0.01    0.00    0.87 v _25357_/A (XNOR2_X1)
     1    4.89    0.02    0.05    0.92 v _25357_/ZN (XNOR2_X1)
                                         _00658_ (net)
                  0.02    0.00    0.92 v _25358_/A (MUX2_X1)
     1    2.61    0.01    0.06    0.98 v _25358_/Z (MUX2_X1)
                                         _00659_ (net)
                  0.01    0.00    0.98 v _25359_/B (XOR2_X1)
     1    1.31    0.01    0.06    1.04 v _25359_/Z (XOR2_X1)
                                         _00117_ (net)
                  0.01    0.00    1.04 v _32788_/D (DFF_X2)
                                  1.04   data arrival time

                  0.00    0.82    0.82   clock clk (rise edge)
                          0.00    0.82   clock network delay (ideal)
                          0.00    0.82   clock reconvergence pessimism
                                  0.82 ^ _32788_/CK (DFF_X2)
                         -0.04    0.78   library setup time
                                  0.78   data required time
-----------------------------------------------------------------------------
                                  0.78   data required time
                                 -1.04   data arrival time
-----------------------------------------------------------------------------
                                 -0.26   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: _32762_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _32788_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _32762_/CK (DFF_X2)
    37  130.26    0.14    0.25    0.25 ^ _32762_/Q (DFF_X2)
                                         us02.a[2] (net)
                  0.14    0.00    0.26 ^ max_cap487/A (BUF_X32)
    40  118.52    0.01    0.03    0.29 ^ max_cap487/Z (BUF_X32)
                                         net487 (net)
                  0.02    0.01    0.30 ^ _23054_/A2 (OR2_X4)
    16   45.97    0.03    0.05    0.35 ^ _23054_/ZN (OR2_X4)
                                         _13771_ (net)
                  0.03    0.00    0.35 ^ _23176_/A2 (NOR2_X2)
     4   10.51    0.01    0.02    0.37 v _23176_/ZN (NOR2_X2)
                                         _13893_ (net)
                  0.01    0.00    0.37 v _25275_/B1 (AOI222_X2)
     2    3.76    0.05    0.08    0.45 ^ _25275_/ZN (AOI222_X2)
                                         _00576_ (net)
                  0.05    0.00    0.45 ^ _25278_/A (OAI21_X1)
     1    0.93    0.01    0.02    0.47 v _25278_/ZN (OAI21_X1)
                                         _00579_ (net)
                  0.01    0.00    0.47 v _25284_/A1 (OR4_X1)
     1    1.88    0.02    0.08    0.56 v _25284_/ZN (OR4_X1)
                                         _00585_ (net)
                  0.02    0.00    0.56 v _25285_/A4 (OR4_X2)
     1    6.19    0.02    0.12    0.67 v _25285_/ZN (OR4_X2)
                                         _00586_ (net)
                  0.02    0.00    0.67 v _25290_/A3 (NOR4_X4)
     4   14.61    0.06    0.10    0.77 ^ _25290_/ZN (NOR4_X4)
                                         _00591_ (net)
                  0.06    0.00    0.78 ^ _25291_/B (XNOR2_X2)
     3    7.47    0.02    0.03    0.81 v _25291_/ZN (XNOR2_X2)
                                         _00592_ (net)
                  0.02    0.00    0.81 v _25292_/B (XOR2_X1)
     1    2.38    0.01    0.06    0.87 v _25292_/Z (XOR2_X1)
                                         _00593_ (net)
                  0.01    0.00    0.87 v _25357_/A (XNOR2_X1)
     1    4.89    0.02    0.05    0.92 v _25357_/ZN (XNOR2_X1)
                                         _00658_ (net)
                  0.02    0.00    0.92 v _25358_/A (MUX2_X1)
     1    2.61    0.01    0.06    0.98 v _25358_/Z (MUX2_X1)
                                         _00659_ (net)
                  0.01    0.00    0.98 v _25359_/B (XOR2_X1)
     1    1.31    0.01    0.06    1.04 v _25359_/Z (XOR2_X1)
                                         _00117_ (net)
                  0.01    0.00    1.04 v _32788_/D (DFF_X2)
                                  1.04   data arrival time

                  0.00    0.82    0.82   clock clk (rise edge)
                          0.00    0.82   clock network delay (ideal)
                          0.00    0.82   clock reconvergence pessimism
                                  0.82 ^ _32788_/CK (DFF_X2)
                         -0.04    0.78   library setup time
                                  0.78   data required time
-----------------------------------------------------------------------------
                                  0.78   data required time
                                 -1.04   data arrival time
-----------------------------------------------------------------------------
                                 -0.26   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_32794_/Q                             121.15  136.07  -14.91 (VIOLATED)
_32762_/Q                             121.15  130.26   -9.11 (VIOLATED)
_32936_/Q                             121.15  122.16   -1.00 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
0.04648136347532272

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.2341

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-14.912075996398926

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
121.15499877929688

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.1231

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 3

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 219

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
1.0354

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.2584

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-24.956539

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.08e-02   1.01e-02   5.11e-05   2.10e-02   9.7%
Combinational          9.66e-02   9.86e-02   6.07e-04   1.96e-01  90.3%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.07e-01   1.09e-01   6.58e-04   2.17e-01 100.0%
                          49.5%      50.2%       0.3%

==========================================================================
detailed place report_design_area
--------------------------------------------------------------------------
Design area 25777 u^2 49% utilization.

Elapsed time: 0:08.12[h:]min:sec. CPU time: user 8.09 sys 0.02 (99%). Peak memory: 187944KB.
