// Define module
module counter (
    input clk, // Clock input
    input rst, // Reset input
    input en,  // Enable input
    output [7:0] count // 8-bit count output
);

// Declare internal wire for counting
wire [7:0] next_count;

// Assign count to next_count for initial value
assign next_count = count;

// Create always block for counting
always @ (posedge clk) begin
    // Check for reset, if reset, set count to 0
    if (rst) begin
        next_count <= 8'b00000000;
    end
    else begin
        // If enable is high, increment count by 1
        if (en) begin
            next_count <= count + 1;
        end
    end
end

// Assign next_count to count
assign count = next_count;

endmodule