#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000028b1026bc60 .scope module, "stimulus" "stimulus" 2 3;
 .timescale -9 -10;
P_0000028b10327920 .param/l "N" 0 2 6, +C4<00000000000000000000000000000011>;
v0000028b10266ca0_0 .var "data", 2 0;
v0000028b10266d40_0 .var "en", 0 0;
v0000028b10266de0_0 .net "out", 2 0, v0000028b10266c00_0;  1 drivers
S_0000028b1026bdf0 .scope module, "UUT" "tri_st" 2 12, 3 1 0, S_0000028b1026bc60;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 3 "out";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 3 "data";
P_0000028b10327b60 .param/l "N" 0 3 1, +C4<00000000000000000000000000000011>;
v0000028b1026a9b0_0 .net "data", 2 0, v0000028b10266ca0_0;  1 drivers
v0000028b10266b60_0 .net "en", 0 0, v0000028b10266d40_0;  1 drivers
v0000028b10266c00_0 .var "out", 2 0;
E_0000028b10327320 .event anyedge, v0000028b1026a9b0_0, v0000028b10266b60_0;
    .scope S_0000028b1026bdf0;
T_0 ;
    %wait E_0000028b10327320;
    %load/vec4 v0000028b10266b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0000028b1026a9b0_0;
    %store/vec4 v0000028b10266c00_0, 0, 3;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 7, 3;
    %store/vec4 v0000028b10266c00_0, 0, 3;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000028b1026bc60;
T_1 ;
    %delay 0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028b10266d40_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000028b10266ca0_0, 0, 3;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028b10266d40_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028b10266d40_0, 0, 1;
    %delay 50, 0;
    %pushi/real 1073741824, 4069; load=8.00000
    %cvt/vr 64;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 64;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 64;
    %sub;
    %delay 50, 0;
    %load/vec4 v0000028b10266ca0_0;
    %addi 1, 0, 3;
    %store/vec4 v0000028b10266ca0_0, 0, 3;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028b10266d40_0, 0, 1;
    %delay 50, 0;
    %pushi/real 1073741824, 4069; load=8.00000
    %cvt/vr 64;
T_1.2 %dup/vec4;
    %pushi/vec4 0, 0, 64;
    %cmp/s;
    %jmp/1xz T_1.3, 5;
    %jmp/1 T_1.3, 4;
    %pushi/vec4 1, 0, 64;
    %sub;
    %delay 50, 0;
    %load/vec4 v0000028b10266ca0_0;
    %addi 1, 0, 3;
    %store/vec4 v0000028b10266ca0_0, 0, 3;
    %jmp T_1.2;
T_1.3 ;
    %pop/vec4 1;
    %delay 0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028b10266d40_0, 0, 1;
    %delay 50, 0;
    %vpi_call 2 23 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000028b1026bc60;
T_2 ;
    %vpi_call 2 28 "$display", "Symulacja bramki trojstanowej" {0 0 0};
    %vpi_call 2 29 "$monitor", "Czas: %t   Enable: %b Wejscie: %b Wyjscie: %b", $time, v0000028b10266d40_0, v0000028b10266ca0_0, v0000028b10266de0_0 {0 0 0};
    %vpi_call 2 30 "$dumpfile", "tristate.vcd" {0 0 0};
    %vpi_call 2 31 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000028b1026bdf0 {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "1_tri_tb.v";
    "1_tri.v";
