Protel Design System Design Rule Check
PCB File : C:\Users\Main\Desktop\Projects\Snowflake\Misc_Lab64Snowflake\Lab64_Snowflake\Main_New.PcbDoc
Date     : 12/18/2018
Time     : 2:11:51 PM

Processing Rule : Clearance Constraint (Gap=5mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=3.75mil) (Max=60mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Direct Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Minimum Annular Ring (Minimum=3mil) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=11.811mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (5.306mil < 10mil) Between Pad C13-1(2686.982mil,367.559mil) on Bottom Layer And Pad R8-2(2682.652mil,415.313mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.306mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.306mil < 10mil) Between Pad C13-2(2742.1mil,367.559mil) on Bottom Layer And Pad R8-1(2741.707mil,415.313mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.306mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.619mil < 10mil) Between Pad C5-1(2555.119mil,2974.701mil) on Bottom Layer And Pad X1-1(2494.01mil,2945.495mil) on Bottom Layer [Bottom Solder] Mask Sliver [8.619mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.619mil < 10mil) Between Pad C5-2(2516.145mil,3013.675mil) on Bottom Layer And Pad X1-1(2494.01mil,2945.495mil) on Bottom Layer [Bottom Solder] Mask Sliver [8.619mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.458mil < 10mil) Between Pad D10_L15-1(2758.154mil,651.91mil) on Top Layer And Pad J8-SHIELD(2829.713mil,718.074mil) on Multi-Layer [Top Solder] Mask Sliver [1.458mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.475mil < 10mil) Between Pad D11_L11-1(2837.122mil,4641.201mil) on Top Layer And Pad D11_L11-2(2884.855mil,4668.76mil) on Top Layer [Top Solder] Mask Sliver [9.475mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.573mil < 10mil) Between Pad D11_L11-2(2884.855mil,4668.76mil) on Top Layer And Track (2837.122mil,4648.011mil)(2880.29mil,4622.783mil) on Top Solder [Top Solder] Mask Sliver [9.573mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.607mil < 10mil) Between Pad D12_L13-1(4263.086mil,3722.863mil) on Top Layer And Track (4187.348mil,3717.095mil)(4265.734mil,3672.389mil) on Top Solder [Top Solder] Mask Sliver [7.607mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.459mil < 10mil) Between Pad D13_L14-1(4216.237mil,1949.888mil) on Top Layer And Track (4152.857mil,1912.511mil)(4261.11mil,1850.011mil) on Top Solder [Top Solder] Mask Sliver [8.459mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.48mil < 10mil) Between Pad D14_L13-1(4214.841mil,3301.877mil) on Top Layer And Track (4152.518mil,3337.422mil)(4260.771mil,3399.922mil) on Top Solder [Top Solder] Mask Sliver [9.48mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.427mil < 10mil) Between Pad D14_L16-1(1031.23mil,1951.25mil) on Top Layer And Track (986.358mil,1851.373mil)(1094.611mil,1913.873mil) on Top Solder [Top Solder] Mask Sliver [9.427mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.348mil < 10mil) Between Pad D16_L11-1(2414.994mil,4341.201mil) on Top Layer And Track (2370.074mil,4241.929mil)(2477.996mil,4305mil) on Top Solder [Top Solder] Mask Sliver [8.348mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.646mil < 10mil) Between Pad D19_L15-1(2837.122mil,908.799mil) on Top Layer And Track (2773.062mil,945mil)(2880.984mil,1008.071mil) on Top Solder [Top Solder] Mask Sliver [9.646mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.572mil < 10mil) Between Pad D2_L15-1(2495.601mil,654.715mil) on Top Layer And Pad D2_L15-2(2543.335mil,682.274mil) on Top Layer [Top Solder] Mask Sliver [8.572mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.636mil < 10mil) Between Pad D2_L15-1(2495.601mil,654.715mil) on Top Layer And Track (2461.67mil,725mil)(2539.58mil,679.469mil) on Top Solder [Top Solder] Mask Sliver [8.636mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.299mil < 10mil) Between Pad D20_L15-1(2496.659mil,956.525mil) on Top Layer And Pad D20_L15-2(2544.393mil,984.084mil) on Top Layer [Top Solder] Mask Sliver [9.299mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.386mil < 10mil) Between Pad D20_L15-1(2496.659mil,956.525mil) on Top Layer And Track (2412.771mil,1059.769mil)(2542.277mil,984.084mil) on Top Solder [Top Solder] Mask Sliver [9.386mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.473mil < 10mil) Between Pad D20_L15-1(2496.659mil,956.525mil) on Top Layer And Track (2542.277mil,834.084mil)(2542.277mil,945mil) on Top Solder [Top Solder] Mask Sliver [8.473mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.167mil < 10mil) Between Pad D20_L15-2(2544.393mil,984.084mil) on Top Layer And Track (2542.277mil,834.084mil)(2542.277mil,945mil) on Top Solder [Top Solder] Mask Sliver [2.167mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.117mil < 10mil) Between Pad D21_L13-2(4003.278mil,3517.745mil) on Top Layer And Track (4037.126mil,3537.287mil)(4133.182mil,3592.745mil) on Top Solder [Top Solder] Mask Sliver [3.117mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.385mil < 10mil) Between Pad D21_L14-1(4004.674mil,1678.902mil) on Top Layer And Track (3873.318mil,1657.874mil)(4003.616mil,1732.187mil) on Top Solder [Top Solder] Mask Sliver [9.385mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.473mil < 10mil) Between Pad D21_L14-1(4004.674mil,1678.902mil) on Top Layer And Track (4037.464mil,1712.645mil)(4133.52mil,1657.187mil) on Top Solder [Top Solder] Mask Sliver [8.473mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.167mil < 10mil) Between Pad D21_L14-2(4004.674mil,1734.02mil) on Top Layer And Track (4037.464mil,1712.645mil)(4133.52mil,1657.187mil) on Top Solder [Top Solder] Mask Sliver [2.167mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.102mil < 10mil) Between Pad D22_L12-1(1032.627mil,3300.515mil) on Top Layer And Track (986.696mil,3398.56mil)(1094.949mil,3336.06mil) on Top Solder [Top Solder] Mask Sliver [8.102mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.473mil < 10mil) Between Pad D23_L16-1(1242.793mil,1680.264mil) on Top Layer And Track (1113.948mil,1658.549mil)(1210.004mil,1714.007mil) on Top Solder [Top Solder] Mask Sliver [8.473mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.385mil < 10mil) Between Pad D23_L16-1(1242.793mil,1680.264mil) on Top Layer And Track (1243.851mil,1733.549mil)(1374.149mil,1659.236mil) on Top Solder [Top Solder] Mask Sliver [9.385mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.167mil < 10mil) Between Pad D23_L16-2(1242.793mil,1735.382mil) on Top Layer And Track (1113.948mil,1658.549mil)(1210.004mil,1714.007mil) on Top Solder [Top Solder] Mask Sliver [2.167mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.833mil < 10mil) Between Pad D24_L11-1(2755.457mil,4293.475mil) on Top Layer And Pad D24_L11-2(2707.723mil,4265.916mil) on Top Layer [Top Solder] Mask Sliver [9.833mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.919mil < 10mil) Between Pad D24_L11-1(2755.457mil,4293.475mil) on Top Layer And Track (2708.781mil,4265.916mil)(2838.287mil,4190.231mil) on Top Solder [Top Solder] Mask Sliver [9.919mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.514mil < 10mil) Between Pad D24_L11-1(2755.457mil,4293.475mil) on Top Layer And Track (2708.781mil,4305mil)(2708.781mil,4415.916mil) on Top Solder [Top Solder] Mask Sliver [9.514mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.607mil < 10mil) Between Pad D24_L11-2(2707.723mil,4265.916mil) on Top Layer And Track (2708.781mil,4305mil)(2708.781mil,4415.916mil) on Top Solder [Top Solder] Mask Sliver [2.607mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.116mil < 10mil) Between Pad D24_L12-2(1244.19mil,3516.384mil) on Top Layer And Track (1114.286mil,3591.384mil)(1210.342mil,3535.926mil) on Top Solder [Top Solder] Mask Sliver [3.116mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.636mil < 10mil) Between Pad D3_L14-1(4265.521mil,1527.081mil) on Top Layer And Track (4187.686mil,1532.838mil)(4266.073mil,1577.544mil) on Top Solder [Top Solder] Mask Sliver [8.636mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.009mil < 10mil) Between Pad D9_L11-1(2755.457mil,4593.475mil) on Top Layer And Pad D9_L11-2(2707.723mil,4565.916mil) on Top Layer [Top Solder] Mask Sliver [7.009mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.074mil < 10mil) Between Pad D9_L11-1(2755.457mil,4593.475mil) on Top Layer And Track (2711.478mil,4570.531mil)(2789.388mil,4525mil) on Top Solder [Top Solder] Mask Sliver [7.074mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad J12-1(2587.955mil,2206.772mil) on Bottom Layer And Pad J12-2(2550.553mil,2206.772mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad J12-2(2550.553mil,2206.772mil) on Bottom Layer And Pad J12-3(2513.151mil,2206.772mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad J12-4(2513.151mil,2303.228mil) on Bottom Layer And Pad J12-5(2550.553mil,2303.228mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad J12-5(2550.553mil,2303.228mil) on Bottom Layer And Pad J12-6(2587.955mil,2303.228mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J8-1(2807.796mil,676.175mil) on Bottom Layer And Pad J8-2(2795mil,654.013mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.764mil < 10mil) Between Pad J8-1(2807.796mil,676.175mil) on Bottom Layer And Pad J8-SHIELD(2829.713mil,718.074mil) on Multi-Layer [Bottom Solder] Mask Sliver [6.764mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J8-2(2795mil,654.013mil) on Bottom Layer And Pad J8-3(2782.205mil,631.851mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J8-3(2782.205mil,631.851mil) on Bottom Layer And Pad J8-4(2769.409mil,609.688mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad J8-4(2769.409mil,609.688mil) on Bottom Layer And Pad J8-5(2756.614mil,587.527mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.764mil < 10mil) Between Pad J8-5(2756.614mil,587.527mil) on Bottom Layer And Pad J8-SHIELD(2731.287mil,547.596mil) on Multi-Layer [Bottom Solder] Mask Sliver [6.764mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.96mil < 10mil) Between Pad J8-SHIELD(2829.713mil,718.074mil) on Multi-Layer And Track (2706.665mil,682.274mil)(2788.33mil,730mil) on Top Solder [Top Solder] Mask Sliver [6.96mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.893mil < 10mil) Between Pad J8-SHIELD(2829.713mil,718.074mil) on Multi-Layer And Track (2771.023mil,645mil)(2835.776mil,682.842mil) on Top Solder [Top Solder] Mask Sliver [0.893mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.913mil < 10mil) Between Pad PRG_3.3-1(1695mil,2585mil) on Bottom Layer And Pad R1-2(1765mil,2559.528mil) on Bottom Layer [Bottom Solder] Mask Sliver [4.913mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.913mil < 10mil) Between Pad PRG_RST-1(1695mil,2475mil) on Bottom Layer And Pad R1-1(1765mil,2500.472mil) on Bottom Layer [Bottom Solder] Mask Sliver [4.913mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.598mil < 10mil) Between Pad R2-1(3003.508mil,2318.819mil) on Bottom Layer And Pad R2-2(3003.508mil,2354.252mil) on Bottom Layer [Bottom Solder] Mask Sliver [4.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.598mil < 10mil) Between Pad R2-2(3003.508mil,2354.252mil) on Bottom Layer And Pad R2-3(3003.508mil,2385.748mil) on Bottom Layer [Bottom Solder] Mask Sliver [4.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.598mil < 10mil) Between Pad R2-3(3003.508mil,2385.748mil) on Bottom Layer And Pad R2-4(3003.508mil,2421.181mil) on Bottom Layer [Bottom Solder] Mask Sliver [4.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.598mil < 10mil) Between Pad R2-5(3070.043mil,2421.181mil) on Bottom Layer And Pad R2-6(3070.043mil,2385.748mil) on Bottom Layer [Bottom Solder] Mask Sliver [4.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.598mil < 10mil) Between Pad R2-6(3070.043mil,2385.748mil) on Bottom Layer And Pad R2-7(3070.043mil,2354.252mil) on Bottom Layer [Bottom Solder] Mask Sliver [4.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.598mil < 10mil) Between Pad R2-7(3070.043mil,2354.252mil) on Bottom Layer And Pad R2-8(3070.043mil,2318.819mil) on Bottom Layer [Bottom Solder] Mask Sliver [4.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.598mil < 10mil) Between Pad R3-1(3001.732mil,2704.118mil) on Bottom Layer And Pad R3-2(3001.732mil,2739.551mil) on Bottom Layer [Bottom Solder] Mask Sliver [4.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.598mil < 10mil) Between Pad R3-2(3001.732mil,2739.551mil) on Bottom Layer And Pad R3-3(3001.732mil,2771.047mil) on Bottom Layer [Bottom Solder] Mask Sliver [4.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.598mil < 10mil) Between Pad R3-3(3001.732mil,2771.047mil) on Bottom Layer And Pad R3-4(3001.732mil,2806.48mil) on Bottom Layer [Bottom Solder] Mask Sliver [4.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.598mil < 10mil) Between Pad R3-5(3068.268mil,2806.48mil) on Bottom Layer And Pad R3-6(3068.268mil,2771.047mil) on Bottom Layer [Bottom Solder] Mask Sliver [4.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.598mil < 10mil) Between Pad R3-6(3068.268mil,2771.047mil) on Bottom Layer And Pad R3-7(3068.268mil,2739.551mil) on Bottom Layer [Bottom Solder] Mask Sliver [4.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.598mil < 10mil) Between Pad R3-7(3068.268mil,2739.551mil) on Bottom Layer And Pad R3-8(3068.268mil,2704.118mil) on Bottom Layer [Bottom Solder] Mask Sliver [4.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.598mil < 10mil) Between Pad R4-1(3003.504mil,2508.526mil) on Bottom Layer And Pad R4-2(3003.504mil,2543.959mil) on Bottom Layer [Bottom Solder] Mask Sliver [4.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.598mil < 10mil) Between Pad R4-2(3003.504mil,2543.959mil) on Bottom Layer And Pad R4-3(3003.504mil,2575.455mil) on Bottom Layer [Bottom Solder] Mask Sliver [4.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.598mil < 10mil) Between Pad R4-3(3003.504mil,2575.455mil) on Bottom Layer And Pad R4-4(3003.504mil,2610.888mil) on Bottom Layer [Bottom Solder] Mask Sliver [4.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.598mil < 10mil) Between Pad R4-5(3070.039mil,2610.888mil) on Bottom Layer And Pad R4-6(3070.039mil,2575.455mil) on Bottom Layer [Bottom Solder] Mask Sliver [4.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.598mil < 10mil) Between Pad R4-6(3070.039mil,2575.455mil) on Bottom Layer And Pad R4-7(3070.039mil,2543.959mil) on Bottom Layer [Bottom Solder] Mask Sliver [4.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.598mil < 10mil) Between Pad R4-7(3070.039mil,2543.959mil) on Bottom Layer And Pad R4-8(3070.039mil,2508.526mil) on Bottom Layer [Bottom Solder] Mask Sliver [4.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.251mil < 10mil) Between Pad R5-1(2745.463mil,2190mil) on Bottom Layer And Pad R7-2(2744.338mil,2241.684mil) on Bottom Layer [Bottom Solder] Mask Sliver [8.251mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.251mil < 10mil) Between Pad R5-2(2686.408mil,2190mil) on Bottom Layer And Pad R7-1(2685.283mil,2241.684mil) on Bottom Layer [Bottom Solder] Mask Sliver [8.251mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.883mil < 10mil) Between Pad R6-1(2742.978mil,2290mil) on Bottom Layer And Pad R7-2(2744.338mil,2241.684mil) on Bottom Layer [Bottom Solder] Mask Sliver [4.883mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.883mil < 10mil) Between Pad R6-2(2683.923mil,2290mil) on Bottom Layer And Pad R7-1(2685.283mil,2241.684mil) on Bottom Layer [Bottom Solder] Mask Sliver [4.883mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.642mil < 10mil) Between Text "Designed by:" (1954.164mil,3213.689mil) on Bottom Solder And Text "Erick Blankenberg" (1957.626mil,3160.322mil) on Bottom Solder [Bottom Solder] Mask Sliver [3.642mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.434mil < 10mil) Between Track (1032.289mil,1949.417mil)(1067.508mil,1929.33mil) on Top Solder And Track (1094.611mil,1913.873mil)(1095.271mil,2038.871mil) on Top Solder [Top Solder] Mask Sliver [8.434mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.188mil < 10mil) Between Track (1032.289mil,1949.417mil)(1067.508mil,1929.33mil) on Top Solder And Track (986.358mil,1851.373mil)(1094.611mil,1913.873mil) on Top Solder [Top Solder] Mask Sliver [8.188mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.434mil < 10mil) Between Track (1032.627mil,3300.515mil)(1067.847mil,3320.602mil) on Top Solder And Track (1094.949mil,3336.06mil)(1095.609mil,3211.062mil) on Top Solder [Top Solder] Mask Sliver [8.434mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.188mil < 10mil) Between Track (1032.627mil,3300.515mil)(1067.847mil,3320.602mil) on Top Solder And Track (986.696mil,3398.56mil)(1094.949mil,3336.06mil) on Top Solder [Top Solder] Mask Sliver [8.188mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.434mil < 10mil) Between Track (2370.074mil,4241.929mil)(2477.996mil,4305mil) on Top Solder And Track (2416.052mil,4341.201mil)(2451.058mil,4320.743mil) on Top Solder [Top Solder] Mask Sliver [8.434mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.188mil < 10mil) Between Track (2416.052mil,4341.201mil)(2451.058mil,4320.743mil) on Top Solder And Track (2477.996mil,4305mil)(2477.996mil,4430mil) on Top Solder [Top Solder] Mask Sliver [8.188mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.188mil < 10mil) Between Track (2773.062mil,820mil)(2773.062mil,945mil) on Top Solder And Track (2800mil,929.257mil)(2835.006mil,908.799mil) on Top Solder [Top Solder] Mask Sliver [8.188mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.434mil < 10mil) Between Track (2773.062mil,945mil)(2880.984mil,1008.071mil) on Top Solder And Track (2800mil,929.257mil)(2835.006mil,908.799mil) on Top Solder [Top Solder] Mask Sliver [8.434mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.434mil < 10mil) Between Track (4151.858mil,3212.423mil)(4152.518mil,3337.422mil) on Top Solder And Track (4179.621mil,3321.964mil)(4214.841mil,3301.877mil) on Top Solder [Top Solder] Mask Sliver [8.434mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.434mil < 10mil) Between Track (4152.197mil,2037.509mil)(4152.857mil,1912.511mil) on Top Solder And Track (4179.96mil,1927.968mil)(4215.179mil,1948.055mil) on Top Solder [Top Solder] Mask Sliver [8.434mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.188mil < 10mil) Between Track (4152.518mil,3337.422mil)(4260.771mil,3399.922mil) on Top Solder And Track (4179.621mil,3321.964mil)(4214.841mil,3301.877mil) on Top Solder [Top Solder] Mask Sliver [8.188mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.188mil < 10mil) Between Track (4152.857mil,1912.511mil)(4261.11mil,1850.011mil) on Top Solder And Track (4179.96mil,1927.968mil)(4215.179mil,1948.055mil) on Top Solder [Top Solder] Mask Sliver [8.188mil]
Rule Violations :84

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (6.496mil < 10mil) Between Arc (2968.071mil,2704.118mil) on Bottom Overlay And Pad R3-1(3001.732mil,2704.118mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.496mil < 10mil) Between Arc (2969.843mil,2508.526mil) on Bottom Overlay And Pad R4-1(3003.504mil,2508.526mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.496mil < 10mil) Between Arc (2969.846mil,2318.819mil) on Bottom Overlay And Pad R2-1(3003.508mil,2318.819mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C10-1(2351.626mil,1907.222mil) on Bottom Layer And Track (2375.248mil,1894.427mil)(2383.122mil,1894.427mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C10-1(2351.626mil,1907.222mil) on Bottom Layer And Track (2375.248mil,1920.017mil)(2383.122mil,1920.017mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C10-2(2406.744mil,1907.222mil) on Bottom Layer And Track (2375.248mil,1894.427mil)(2383.122mil,1894.427mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad C10-2(2406.744mil,1907.222mil) on Bottom Layer And Track (2375.248mil,1920.017mil)(2383.122mil,1920.017mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C1-1(2466.682mil,2392.82mil) on Bottom Layer And Track (2490.303mil,2380.025mil)(2498.178mil,2380.025mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C1-1(2466.682mil,2392.82mil) on Bottom Layer And Track (2490.303mil,2405.615mil)(2498.178mil,2405.615mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C11-1(2605mil,2867.441mil) on Bottom Layer And Track (2592.205mil,2891.063mil)(2592.205mil,2898.937mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C11-1(2605mil,2867.441mil) on Bottom Layer And Track (2617.795mil,2891.063mil)(2617.795mil,2898.937mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C11-2(2605mil,2922.559mil) on Bottom Layer And Track (2592.205mil,2891.063mil)(2592.205mil,2898.937mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad C11-2(2605mil,2922.559mil) on Bottom Layer And Track (2617.795mil,2891.063mil)(2617.795mil,2898.937mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C1-2(2521.8mil,2392.82mil) on Bottom Layer And Track (2490.303mil,2380.025mil)(2498.178mil,2380.025mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad C1-2(2521.8mil,2392.82mil) on Bottom Layer And Track (2490.303mil,2405.615mil)(2498.178mil,2405.615mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C12-1(2457.289mil,2261.964mil) on Bottom Layer And Track (2444.494mil,2230.468mil)(2444.494mil,2238.342mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad C12-1(2457.289mil,2261.964mil) on Bottom Layer And Track (2470.084mil,2230.468mil)(2470.084mil,2238.342mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C12-2(2457.289mil,2206.846mil) on Bottom Layer And Track (2444.494mil,2230.468mil)(2444.494mil,2238.342mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C12-2(2457.289mil,2206.846mil) on Bottom Layer And Track (2470.084mil,2230.468mil)(2470.084mil,2238.342mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C13-1(2686.982mil,367.559mil) on Bottom Layer And Track (2710.604mil,354.763mil)(2718.478mil,354.763mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C13-1(2686.982mil,367.559mil) on Bottom Layer And Track (2710.604mil,380.354mil)(2718.478mil,380.354mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C13-2(2742.1mil,367.559mil) on Bottom Layer And Track (2710.604mil,354.763mil)(2718.478mil,354.763mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad C13-2(2742.1mil,367.559mil) on Bottom Layer And Track (2710.604mil,380.354mil)(2718.478mil,380.354mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C2-1(2277.559mil,2606.009mil) on Bottom Layer And Track (2246.063mil,2593.213mil)(2253.937mil,2593.213mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad C2-1(2277.559mil,2606.009mil) on Bottom Layer And Track (2246.063mil,2618.804mil)(2253.937mil,2618.804mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C2-2(2222.441mil,2606.009mil) on Bottom Layer And Track (2246.063mil,2593.213mil)(2253.937mil,2593.213mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C2-2(2222.441mil,2606.009mil) on Bottom Layer And Track (2246.063mil,2618.804mil)(2253.937mil,2618.804mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C3-1(2392.485mil,2812.066mil) on Bottom Layer And Track (2361.166mil,2825.29mil)(2366.734mil,2819.722mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad C3-1(2392.485mil,2812.066mil) on Bottom Layer And Track (2379.261mil,2843.385mil)(2384.829mil,2837.817mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.867mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C3-2(2353.51mil,2851.041mil) on Bottom Layer And Track (2361.166mil,2825.29mil)(2366.734mil,2819.722mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C3-2(2353.51mil,2851.041mil) on Bottom Layer And Track (2379.261mil,2843.385mil)(2384.829mil,2837.817mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C4-1(2335mil,2575mil) on Bottom Layer And Track (2322.205mil,2598.622mil)(2322.205mil,2606.496mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C4-1(2335mil,2575mil) on Bottom Layer And Track (2347.795mil,2598.622mil)(2347.795mil,2606.496mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C4-2(2335mil,2630.118mil) on Bottom Layer And Track (2322.205mil,2598.622mil)(2322.205mil,2606.496mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad C4-2(2335mil,2630.118mil) on Bottom Layer And Track (2347.795mil,2598.622mil)(2347.795mil,2606.496mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.747mil < 10mil) Between Pad C5-1(2555.119mil,2974.701mil) on Bottom Layer And Text "C5" (2585mil,2987.925mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.747mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C5-1(2555.119mil,2974.701mil) on Bottom Layer And Track (2523.801mil,2987.925mil)(2529.368mil,2982.357mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.867mil < 10mil) Between Pad C5-1(2555.119mil,2974.701mil) on Bottom Layer And Track (2541.896mil,3006.02mil)(2547.464mil,3000.452mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.747mil < 10mil) Between Pad C5-2(2516.145mil,3013.675mil) on Bottom Layer And Text "C5" (2585mil,2987.925mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.747mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C5-2(2516.145mil,3013.675mil) on Bottom Layer And Track (2523.801mil,2987.925mil)(2529.368mil,2982.357mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C5-2(2516.145mil,3013.675mil) on Bottom Layer And Track (2541.896mil,3006.02mil)(2547.464mil,3000.452mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C6-1(2895mil,2672.087mil) on Bottom Layer And Track (2882.205mil,2640.59mil)(2882.205mil,2648.465mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad C6-1(2895mil,2672.087mil) on Bottom Layer And Track (2907.795mil,2640.59mil)(2907.795mil,2648.465mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C6-2(2895mil,2616.968mil) on Bottom Layer And Track (2882.205mil,2640.59mil)(2882.205mil,2648.465mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C6-2(2895mil,2616.968mil) on Bottom Layer And Track (2907.795mil,2640.59mil)(2907.795mil,2648.465mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C9-1(2250mil,1872.559mil) on Bottom Layer And Track (2237.205mil,1841.063mil)(2237.205mil,1848.937mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad C9-1(2250mil,1872.559mil) on Bottom Layer And Track (2262.795mil,1841.063mil)(2262.795mil,1848.937mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C9-2(2250mil,1817.441mil) on Bottom Layer And Track (2237.205mil,1841.063mil)(2237.205mil,1848.937mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C9-2(2250mil,1817.441mil) on Bottom Layer And Track (2262.795mil,1841.063mil)(2262.795mil,1848.937mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D10_L11-1(2625mil,4637.559mil) on Top Layer And Track (2612.205mil,4606.063mil)(2612.205mil,4613.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D10_L11-1(2625mil,4637.559mil) on Top Layer And Track (2612.205mil,4665.118mil)(2637.795mil,4665.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D10_L11-1(2625mil,4637.559mil) on Top Layer And Track (2637.795mil,4606.063mil)(2637.795mil,4613.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D10_L11-2(2625mil,4582.441mil) on Top Layer And Track (2612.205mil,4606.063mil)(2612.205mil,4613.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D10_L11-2(2625mil,4582.441mil) on Top Layer And Track (2637.795mil,4606.063mil)(2637.795mil,4613.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D10_L12-1(770.723mil,3450.504mil) on Top Layer And Track (737.049mil,3445.837mil)(743.868mil,3449.774mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D10_L12-1(770.723mil,3450.504mil) on Top Layer And Track (749.844mil,3423.675mil)(756.663mil,3427.612mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D10_L12-1(770.723mil,3450.504mil) on Top Layer And Track (788.192mil,3475.365mil)(800.987mil,3453.203mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D10_L12-2(722.989mil,3422.945mil) on Top Layer And Track (737.049mil,3445.837mil)(743.868mil,3449.774mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D10_L12-2(722.989mil,3422.945mil) on Top Layer And Track (749.844mil,3423.675mil)(756.663mil,3427.612mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D10_L13-1(4523.951mil,3871.031mil) on Top Layer And Track (4511.156mil,3839.535mil)(4511.156mil,3847.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D10_L13-1(4523.951mil,3871.031mil) on Top Layer And Track (4511.156mil,3898.59mil)(4536.747mil,3898.59mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D10_L13-1(4523.951mil,3871.031mil) on Top Layer And Track (4536.747mil,3839.535mil)(4536.747mil,3847.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D10_L13-2(4523.951mil,3815.913mil) on Top Layer And Track (4511.156mil,3839.535mil)(4511.156mil,3847.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D10_L13-2(4523.951mil,3815.913mil) on Top Layer And Track (4536.747mil,3839.535mil)(4536.747mil,3847.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D10_L14-1(4399.249mil,1748.706mil) on Top Layer And Track (4365.575mil,1744.039mil)(4372.395mil,1747.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D10_L14-1(4399.249mil,1748.706mil) on Top Layer And Track (4378.371mil,1721.877mil)(4385.19mil,1725.814mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D10_L14-1(4399.249mil,1748.706mil) on Top Layer And Track (4416.719mil,1773.566mil)(4429.514mil,1751.404mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D10_L14-2(4351.516mil,1721.147mil) on Top Layer And Track (4365.575mil,1744.039mil)(4372.395mil,1747.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D10_L14-2(4351.516mil,1721.147mil) on Top Layer And Track (4378.371mil,1721.877mil)(4385.19mil,1725.814mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D10_L15-1(2758.154mil,651.91mil) on Top Layer And Track (2724.48mil,656.577mil)(2731.299mil,652.64mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D10_L15-1(2758.154mil,651.91mil) on Top Layer And Track (2737.275mil,678.739mil)(2744.094mil,674.802mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D10_L15-1(2758.154mil,651.91mil) on Top Layer And Track (2775.623mil,627.049mil)(2788.419mil,649.211mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D10_L15-2(2710.42mil,679.469mil) on Top Layer And Track (2724.48mil,656.577mil)(2731.299mil,652.64mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D10_L15-2(2710.42mil,679.469mil) on Top Layer And Track (2737.275mil,678.739mil)(2744.094mil,674.802mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad D10_L16-1(594.837mil,1602.556mil) on Top Layer And Track (564.573mil,1605.254mil)(577.368mil,1627.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D10_L16-1(594.837mil,1602.556mil) on Top Layer And Track (608.897mil,1579.664mil)(615.716mil,1575.727mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D10_L16-1(594.837mil,1602.556mil) on Top Layer And Track (621.692mil,1601.826mil)(628.511mil,1597.889mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D10_L16-2(642.571mil,1574.997mil) on Top Layer And Track (608.897mil,1579.664mil)(615.716mil,1575.727mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D10_L16-2(642.571mil,1574.997mil) on Top Layer And Track (621.692mil,1601.826mil)(628.511mil,1597.889mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.926mil < 10mil) Between Pad D1-1(2629.045mil,2590.24mil) on Top Layer And Polygon Region (7 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [9.926mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad D11_L11-1(2837.122mil,4641.201mil) on Top Layer And Track (2806.857mil,4638.502mil)(2819.653mil,4616.34mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D11_L11-1(2837.122mil,4641.201mil) on Top Layer And Track (2851.181mil,4664.093mil)(2858.001mil,4668.03mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D11_L11-1(2837.122mil,4641.201mil) on Top Layer And Track (2863.977mil,4641.931mil)(2870.796mil,4645.868mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D11_L11-2(2884.855mil,4668.76mil) on Top Layer And Track (2851.181mil,4664.093mil)(2858.001mil,4668.03mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D11_L11-2(2884.855mil,4668.76mil) on Top Layer And Track (2863.977mil,4641.931mil)(2870.796mil,4645.868mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad D11_L12-1(852.887mil,3497.365mil) on Top Layer And Track (822.622mil,3494.667mil)(835.418mil,3472.505mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D11_L12-1(852.887mil,3497.365mil) on Top Layer And Track (866.947mil,3520.258mil)(873.766mil,3524.195mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D11_L12-1(852.887mil,3497.365mil) on Top Layer And Track (879.742mil,3498.095mil)(886.561mil,3502.032mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D11_L12-2(900.621mil,3524.925mil) on Top Layer And Track (866.947mil,3520.258mil)(873.766mil,3524.195mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D11_L12-2(900.621mil,3524.925mil) on Top Layer And Track (879.742mil,3498.095mil)(886.561mil,3502.032mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad D11_L13-1(4263.585mil,3817.45mil) on Top Layer And Track (4250.79mil,3789.891mil)(4276.38mil,3789.891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D11_L13-1(4263.585mil,3817.45mil) on Top Layer And Track (4250.79mil,3841.072mil)(4250.79mil,3848.946mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D11_L13-1(4263.585mil,3817.45mil) on Top Layer And Track (4276.38mil,3841.072mil)(4276.38mil,3848.946mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D11_L13-2(4263.585mil,3872.568mil) on Top Layer And Track (4250.79mil,3841.072mil)(4250.79mil,3848.946mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D11_L13-2(4263.585mil,3872.568mil) on Top Layer And Track (4276.38mil,3841.072mil)(4276.38mil,3848.946mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad D11_L14-1(4481.402mil,1797.742mil) on Top Layer And Track (4451.138mil,1795.043mil)(4463.933mil,1772.881mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D11_L14-1(4481.402mil,1797.742mil) on Top Layer And Track (4495.462mil,1820.633mil)(4502.281mil,1824.571mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D11_L14-1(4481.402mil,1797.742mil) on Top Layer And Track (4508.257mil,1798.471mil)(4515.076mil,1802.408mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D11_L14-2(4529.136mil,1825.301mil) on Top Layer And Track (4495.462mil,1820.633mil)(4502.281mil,1824.571mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D11_L14-2(4529.136mil,1825.301mil) on Top Layer And Track (4508.257mil,1798.471mil)(4515.076mil,1802.408mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad D11_L15-1(2837.122mil,608.799mil) on Top Layer And Track (2806.857mil,611.498mil)(2819.653mil,633.66mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D11_L15-1(2837.122mil,608.799mil) on Top Layer And Track (2851.181mil,585.907mil)(2858.001mil,581.97mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D11_L15-1(2837.122mil,608.799mil) on Top Layer And Track (2863.977mil,608.069mil)(2870.796mil,604.132mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D11_L15-2(2884.855mil,581.24mil) on Top Layer And Track (2851.181mil,585.907mil)(2858.001mil,581.97mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D11_L15-2(2884.855mil,581.24mil) on Top Layer And Track (2863.977mil,608.069mil)(2870.796mil,604.132mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad D11_L16-1(853.587mil,1754.388mil) on Top Layer And Track (823.322mil,1757.087mil)(836.118mil,1779.249mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D11_L16-1(853.587mil,1754.388mil) on Top Layer And Track (867.647mil,1731.496mil)(874.466mil,1727.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D11_L16-1(853.587mil,1754.388mil) on Top Layer And Track (880.442mil,1753.659mil)(887.261mil,1749.722mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D11_L16-2(901.321mil,1726.829mil) on Top Layer And Track (867.647mil,1731.496mil)(874.466mil,1727.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D11_L16-2(901.321mil,1726.829mil) on Top Layer And Track (880.442mil,1753.659mil)(887.261mil,1749.722mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.876mil < 10mil) Between Pad D1-2(2592.799mil,2590.24mil) on Top Layer And Polygon Region (7 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [9.876mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad D12_L11-1(2625mil,4432.441mil) on Top Layer And Track (2612.205mil,4404.882mil)(2637.795mil,4404.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D12_L11-1(2625mil,4432.441mil) on Top Layer And Track (2612.205mil,4456.063mil)(2612.205mil,4463.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D12_L11-1(2625mil,4432.441mil) on Top Layer And Track (2637.795mil,4456.063mil)(2637.795mil,4463.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D12_L11-2(2625mil,4487.559mil) on Top Layer And Track (2612.205mil,4456.063mil)(2612.205mil,4463.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D12_L11-2(2625mil,4487.559mil) on Top Layer And Track (2637.795mil,4456.063mil)(2637.795mil,4463.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D12_L12-1(1058.613mil,3528.006mil) on Top Layer And Track (1024.939mil,3532.673mil)(1031.758mil,3528.736mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D12_L12-1(1058.613mil,3528.006mil) on Top Layer And Track (1037.735mil,3554.835mil)(1044.554mil,3550.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D12_L12-1(1058.613mil,3528.006mil) on Top Layer And Track (1076.082mil,3503.145mil)(1088.878mil,3525.308mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D12_L12-2(1010.88mil,3555.565mil) on Top Layer And Track (1024.939mil,3532.673mil)(1031.758mil,3528.736mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D12_L12-2(1010.88mil,3555.565mil) on Top Layer And Track (1037.735mil,3554.835mil)(1044.554mil,3550.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D12_L13-1(4263.086mil,3722.863mil) on Top Layer And Track (4250.29mil,3691.367mil)(4250.29mil,3699.241mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D12_L13-1(4263.086mil,3722.863mil) on Top Layer And Track (4250.29mil,3750.423mil)(4275.881mil,3750.423mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D12_L13-1(4263.086mil,3722.863mil) on Top Layer And Track (4275.881mil,3691.367mil)(4275.881mil,3699.241mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D12_L13-2(4263.086mil,3667.745mil) on Top Layer And Track (4250.29mil,3691.367mil)(4250.29mil,3699.241mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D12_L13-2(4263.086mil,3667.745mil) on Top Layer And Track (4275.881mil,3691.367mil)(4275.881mil,3699.241mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad D12_L14-1(4181.511mil,1725mil) on Top Layer And Track (4151.247mil,1727.698mil)(4164.042mil,1749.861mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D12_L14-1(4181.511mil,1725mil) on Top Layer And Track (4195.571mil,1702.108mil)(4202.39mil,1698.171mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D12_L14-1(4181.511mil,1725mil) on Top Layer And Track (4208.366mil,1724.27mil)(4215.185mil,1720.333mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D12_L14-2(4229.245mil,1697.441mil) on Top Layer And Track (4195.571mil,1702.108mil)(4202.39mil,1698.171mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D12_L14-2(4229.245mil,1697.441mil) on Top Layer And Track (4208.366mil,1724.27mil)(4215.185mil,1720.333mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D12_L15-1(2625mil,817.559mil) on Top Layer And Track (2612.205mil,786.063mil)(2612.205mil,793.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D12_L15-1(2625mil,817.559mil) on Top Layer And Track (2612.205mil,845.118mil)(2637.795mil,845.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D12_L15-1(2625mil,817.559mil) on Top Layer And Track (2637.795mil,786.063mil)(2637.795mil,793.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D12_L15-2(2625mil,762.441mil) on Top Layer And Track (2612.205mil,786.063mil)(2612.205mil,793.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D12_L15-2(2625mil,762.441mil) on Top Layer And Track (2637.795mil,786.063mil)(2637.795mil,793.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D12_L16-1(771.423mil,1801.249mil) on Top Layer And Track (737.749mil,1805.916mil)(744.568mil,1801.979mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D12_L16-1(771.423mil,1801.249mil) on Top Layer And Track (750.544mil,1828.079mil)(757.363mil,1824.141mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D12_L16-1(771.423mil,1801.249mil) on Top Layer And Track (788.892mil,1776.389mil)(801.687mil,1798.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D12_L16-2(723.689mil,1828.809mil) on Top Layer And Track (737.749mil,1805.916mil)(744.568mil,1801.979mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D12_L16-2(723.689mil,1828.809mil) on Top Layer And Track (750.544mil,1828.079mil)(757.363mil,1824.141mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.876mil < 10mil) Between Pad D1-3(2592.799mil,2626.486mil) on Top Layer And Polygon Region (7 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [9.876mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D13_L11-1(3014.254mil,4444.044mil) on Top Layer And Track (2980.58mil,4439.378mil)(2987.399mil,4443.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D13_L11-1(3014.254mil,4444.044mil) on Top Layer And Track (2993.375mil,4417.215mil)(3000.195mil,4421.153mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D13_L11-1(3014.254mil,4444.044mil) on Top Layer And Track (3031.723mil,4468.905mil)(3044.519mil,4446.743mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D13_L11-2(2966.52mil,4416.485mil) on Top Layer And Track (2980.58mil,4439.378mil)(2987.399mil,4443.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D13_L11-2(2966.52mil,4416.485mil) on Top Layer And Track (2993.375mil,4417.215mil)(3000.195mil,4421.153mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad D13_L12-1(1140.783mil,3480.565mil) on Top Layer And Track (1110.519mil,3483.264mil)(1123.314mil,3505.426mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D13_L12-1(1140.783mil,3480.565mil) on Top Layer And Track (1154.843mil,3457.673mil)(1161.662mil,3453.736mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D13_L12-1(1140.783mil,3480.565mil) on Top Layer And Track (1167.638mil,3479.835mil)(1174.457mil,3475.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D13_L12-2(1188.517mil,3453.006mil) on Top Layer And Track (1154.843mil,3457.673mil)(1161.662mil,3453.736mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D13_L12-2(1188.517mil,3453.006mil) on Top Layer And Track (1167.638mil,3479.835mil)(1174.457mil,3475.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D13_L13-1(4132.677mil,3348.738mil) on Top Layer And Track (4099.002mil,3353.405mil)(4105.822mil,3349.468mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D13_L13-1(4132.677mil,3348.738mil) on Top Layer And Track (4111.798mil,3375.567mil)(4118.617mil,3371.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D13_L13-1(4132.677mil,3348.738mil) on Top Layer And Track (4150.146mil,3323.878mil)(4162.941mil,3346.04mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D13_L13-2(4084.943mil,3376.297mil) on Top Layer And Track (4099.002mil,3353.405mil)(4105.822mil,3349.468mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D13_L13-2(4084.943mil,3376.297mil) on Top Layer And Track (4111.798mil,3375.567mil)(4118.617mil,3371.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad D13_L14-1(4216.237mil,1949.888mil) on Top Layer And Track (4185.973mil,1947.189mil)(4198.768mil,1925.027mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D13_L14-1(4216.237mil,1949.888mil) on Top Layer And Track (4230.297mil,1972.78mil)(4237.116mil,1976.717mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D13_L14-1(4216.237mil,1949.888mil) on Top Layer And Track (4243.092mil,1950.618mil)(4249.911mil,1954.555mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D13_L14-2(4263.971mil,1977.447mil) on Top Layer And Track (4230.297mil,1972.78mil)(4237.116mil,1976.717mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D13_L14-2(4263.971mil,1977.447mil) on Top Layer And Track (4243.092mil,1950.618mil)(4249.911mil,1954.555mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D13_L15-1(2412.878mil,1208.8mil) on Top Layer And Track (2379.204mil,1204.133mil)(2386.023mil,1208.07mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D13_L15-1(2412.878mil,1208.8mil) on Top Layer And Track (2391.999mil,1181.97mil)(2398.819mil,1185.908mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D13_L15-1(2412.878mil,1208.8mil) on Top Layer And Track (2430.347mil,1233.66mil)(2443.143mil,1211.498mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D13_L15-2(2365.145mil,1181.241mil) on Top Layer And Track (2379.204mil,1204.133mil)(2386.023mil,1208.07mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D13_L15-2(2365.145mil,1181.241mil) on Top Layer And Track (2391.999mil,1181.97mil)(2398.819mil,1185.908mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad D13_L16-1(1113.395mil,1904.389mil) on Top Layer And Track (1083.13mil,1907.087mil)(1095.926mil,1929.249mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D13_L16-1(1113.395mil,1904.389mil) on Top Layer And Track (1127.454mil,1881.496mil)(1134.274mil,1877.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D13_L16-1(1113.395mil,1904.389mil) on Top Layer And Track (1140.25mil,1903.659mil)(1147.069mil,1899.722mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D13_L16-2(1161.129mil,1876.83mil) on Top Layer And Track (1127.454mil,1881.496mil)(1134.274mil,1877.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D13_L16-2(1161.129mil,1876.83mil) on Top Layer And Track (1140.25mil,1903.659mil)(1147.069mil,1899.722mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.926mil < 10mil) Between Pad D1-4(2629.045mil,2626.486mil) on Top Layer And Polygon Region (7 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [9.926mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad D14_L11-1(2837.122mil,4341.201mil) on Top Layer And Track (2806.857mil,4338.502mil)(2819.653mil,4316.34mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D14_L11-1(2837.122mil,4341.201mil) on Top Layer And Track (2851.181mil,4364.093mil)(2858.001mil,4368.03mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D14_L11-1(2837.122mil,4341.201mil) on Top Layer And Track (2863.977mil,4341.931mil)(2870.796mil,4345.868mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D14_L11-2(2884.855mil,4368.76mil) on Top Layer And Track (2851.181mil,4364.093mil)(2858.001mil,4368.03mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D14_L11-2(2884.855mil,4368.76mil) on Top Layer And Track (2863.977mil,4341.931mil)(2870.796mil,4345.868mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D14_L12-1(1318.421mil,3378.006mil) on Top Layer And Track (1284.747mil,3382.673mil)(1291.566mil,3378.736mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D14_L12-1(1318.421mil,3378.006mil) on Top Layer And Track (1297.542mil,3404.835mil)(1304.361mil,3400.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D14_L12-1(1318.421mil,3378.006mil) on Top Layer And Track (1335.89mil,3353.145mil)(1348.686mil,3375.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D14_L12-2(1270.687mil,3405.565mil) on Top Layer And Track (1284.747mil,3382.673mil)(1291.566mil,3378.736mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D14_L12-2(1270.687mil,3405.565mil) on Top Layer And Track (1297.542mil,3404.835mil)(1304.361mil,3400.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad D14_L13-1(4214.841mil,3301.877mil) on Top Layer And Track (4184.576mil,3304.576mil)(4197.372mil,3326.738mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D14_L13-1(4214.841mil,3301.877mil) on Top Layer And Track (4228.9mil,3278.985mil)(4235.72mil,3275.048mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D14_L13-1(4214.841mil,3301.877mil) on Top Layer And Track (4241.696mil,3301.147mil)(4248.515mil,3297.21mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D14_L13-2(4262.574mil,3274.318mil) on Top Layer And Track (4228.9mil,3278.985mil)(4235.72mil,3275.048mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D14_L13-2(4262.574mil,3274.318mil) on Top Layer And Track (4241.696mil,3301.147mil)(4248.515mil,3297.21mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D14_L14-1(4393.869mil,2051.867mil) on Top Layer And Track (4360.195mil,2047.2mil)(4367.014mil,2051.137mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D14_L14-1(4393.869mil,2051.867mil) on Top Layer And Track (4372.99mil,2025.038mil)(4379.809mil,2028.975mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D14_L14-1(4393.869mil,2051.867mil) on Top Layer And Track (4411.338mil,2076.728mil)(4424.133mil,2054.566mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D14_L14-2(4346.135mil,2024.308mil) on Top Layer And Track (4360.195mil,2047.2mil)(4367.014mil,2051.137mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D14_L14-2(4346.135mil,2024.308mil) on Top Layer And Track (4372.99mil,2025.038mil)(4379.809mil,2028.975mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D14_L15-1(2755.457mil,956.525mil) on Top Layer And Track (2721.783mil,961.192mil)(2728.602mil,957.255mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D14_L15-1(2755.457mil,956.525mil) on Top Layer And Track (2734.578mil,983.355mil)(2741.397mil,979.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D14_L15-1(2755.457mil,956.525mil) on Top Layer And Track (2772.926mil,931.665mil)(2785.721mil,953.827mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D14_L15-2(2707.723mil,984.084mil) on Top Layer And Track (2721.783mil,961.192mil)(2728.602mil,957.255mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D14_L15-2(2707.723mil,984.084mil) on Top Layer And Track (2734.578mil,983.355mil)(2741.397mil,979.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D14_L16-1(1031.23mil,1951.25mil) on Top Layer And Track (1010.352mil,1978.079mil)(1017.171mil,1974.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D14_L16-1(1031.23mil,1951.25mil) on Top Layer And Track (1048.7mil,1926.389mil)(1061.495mil,1948.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D14_L16-1(1031.23mil,1951.25mil) on Top Layer And Track (997.556mil,1955.917mil)(1004.376mil,1951.979mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D14_L16-2(983.497mil,1978.809mil) on Top Layer And Track (1010.352mil,1978.079mil)(1017.171mil,1974.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D14_L16-2(983.497mil,1978.809mil) on Top Layer And Track (997.556mil,1955.917mil)(1004.376mil,1951.979mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad D15_L11-1(2496.662mil,4293.779mil) on Top Layer And Track (2466.397mil,4296.478mil)(2479.192mil,4318.64mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D15_L11-1(2496.662mil,4293.779mil) on Top Layer And Track (2510.721mil,4270.887mil)(2517.54mil,4266.95mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D15_L11-1(2496.662mil,4293.779mil) on Top Layer And Track (2523.516mil,4293.05mil)(2530.336mil,4289.113mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D15_L11-2(2544.395mil,4266.221mil) on Top Layer And Track (2510.721mil,4270.887mil)(2517.54mil,4266.95mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D15_L11-2(2544.395mil,4266.221mil) on Top Layer And Track (2523.516mil,4293.05mil)(2530.336mil,4289.113mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad D15_L12-1(1400.591mil,3330.565mil) on Top Layer And Track (1370.327mil,3333.263mil)(1383.122mil,3355.426mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D15_L12-1(1400.591mil,3330.565mil) on Top Layer And Track (1414.651mil,3307.673mil)(1421.47mil,3303.736mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D15_L12-1(1400.591mil,3330.565mil) on Top Layer And Track (1427.446mil,3329.835mil)(1434.265mil,3325.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D15_L12-2(1448.325mil,3303.006mil) on Top Layer And Track (1414.651mil,3307.673mil)(1421.47mil,3303.736mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D15_L12-2(1448.325mil,3303.006mil) on Top Layer And Track (1427.446mil,3329.835mil)(1434.265mil,3325.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D15_L13-1(4392.472mil,3199.898mil) on Top Layer And Track (4358.798mil,3204.565mil)(4365.618mil,3200.628mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D15_L13-1(4392.472mil,3199.898mil) on Top Layer And Track (4371.594mil,3226.727mil)(4378.413mil,3222.79mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D15_L13-1(4392.472mil,3199.898mil) on Top Layer And Track (4409.942mil,3175.037mil)(4422.737mil,3197.2mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D15_L13-2(4344.739mil,3227.457mil) on Top Layer And Track (4358.798mil,3204.565mil)(4365.618mil,3200.628mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D15_L13-2(4344.739mil,3227.457mil) on Top Layer And Track (4371.594mil,3226.727mil)(4378.413mil,3222.79mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D15_L14-1(4134.073mil,1903.027mil) on Top Layer And Track (4100.399mil,1898.36mil)(4107.218mil,1902.297mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D15_L14-1(4134.073mil,1903.027mil) on Top Layer And Track (4113.194mil,1876.198mil)(4120.014mil,1880.135mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D15_L14-1(4134.073mil,1903.027mil) on Top Layer And Track (4151.542mil,1927.888mil)(4164.338mil,1905.725mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D15_L14-2(4086.339mil,1875.468mil) on Top Layer And Track (4100.399mil,1898.36mil)(4107.218mil,1902.297mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D15_L14-2(4086.339mil,1875.468mil) on Top Layer And Track (4113.194mil,1876.198mil)(4120.014mil,1880.135mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad D15_L15-1(2494.543mil,1256.525mil) on Top Layer And Track (2464.279mil,1253.827mil)(2477.074mil,1231.665mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D15_L15-1(2494.543mil,1256.525mil) on Top Layer And Track (2508.603mil,1279.418mil)(2515.422mil,1283.355mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D15_L15-1(2494.543mil,1256.525mil) on Top Layer And Track (2521.398mil,1257.255mil)(2528.217mil,1261.192mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D15_L15-2(2542.277mil,1284.084mil) on Top Layer And Track (2508.603mil,1279.418mil)(2515.422mil,1283.355mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D15_L15-2(2542.277mil,1284.084mil) on Top Layer And Track (2521.398mil,1257.255mil)(2528.217mil,1261.192mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad D15_L16-1(853.599mil,2053.229mil) on Top Layer And Track (823.334mil,2055.927mil)(836.13mil,2078.089mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D15_L16-1(853.599mil,2053.229mil) on Top Layer And Track (867.658mil,2030.337mil)(874.478mil,2026.4mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D15_L16-1(853.599mil,2053.229mil) on Top Layer And Track (880.454mil,2052.499mil)(887.273mil,2048.562mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D15_L16-2(901.332mil,2025.67mil) on Top Layer And Track (867.658mil,2030.337mil)(874.478mil,2026.4mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D15_L16-2(901.332mil,2025.67mil) on Top Layer And Track (880.454mil,2052.499mil)(887.273mil,2048.562mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D16_L11-1(2414.994mil,4341.201mil) on Top Layer And Track (2381.32mil,4345.868mil)(2388.14mil,4341.931mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D16_L11-1(2414.994mil,4341.201mil) on Top Layer And Track (2394.116mil,4368.03mil)(2400.935mil,4364.093mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D16_L11-1(2414.994mil,4341.201mil) on Top Layer And Track (2432.464mil,4316.34mil)(2445.259mil,4338.502mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D16_L11-2(2367.261mil,4368.76mil) on Top Layer And Track (2381.32mil,4345.868mil)(2388.14mil,4341.931mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D16_L11-2(2367.261mil,4368.76mil) on Top Layer And Track (2394.116mil,4368.03mil)(2400.935mil,4364.093mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad D16_L12-1(1243.691mil,3666.089mil) on Top Layer And Track (1230.895mil,3638.53mil)(1256.486mil,3638.53mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D16_L12-1(1243.691mil,3666.089mil) on Top Layer And Track (1230.895mil,3689.711mil)(1230.895mil,3697.585mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D16_L12-1(1243.691mil,3666.089mil) on Top Layer And Track (1256.486mil,3689.711mil)(1256.486mil,3697.585mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D16_L12-2(1243.691mil,3721.207mil) on Top Layer And Track (1230.895mil,3689.711mil)(1230.895mil,3697.585mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D16_L12-2(1243.691mil,3721.207mil) on Top Layer And Track (1256.486mil,3689.711mil)(1256.486mil,3697.585mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D16_L13-1(3873.927mil,3196.906mil) on Top Layer And Track (3840.253mil,3201.573mil)(3847.072mil,3197.636mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D16_L13-1(3873.927mil,3196.906mil) on Top Layer And Track (3853.048mil,3223.735mil)(3859.867mil,3219.798mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D16_L13-1(3873.927mil,3196.906mil) on Top Layer And Track (3891.396mil,3172.045mil)(3904.191mil,3194.207mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D16_L13-2(3826.193mil,3224.465mil) on Top Layer And Track (3840.253mil,3201.573mil)(3847.072mil,3197.636mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D16_L13-2(3826.193mil,3224.465mil) on Top Layer And Track (3853.048mil,3223.735mil)(3859.867mil,3219.798mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad D16_L14-1(3956.43mil,2099.888mil) on Top Layer And Track (3926.165mil,2097.19mil)(3938.96mil,2075.027mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D16_L14-1(3956.43mil,2099.888mil) on Top Layer And Track (3970.489mil,2122.78mil)(3977.308mil,2126.717mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D16_L14-1(3956.43mil,2099.888mil) on Top Layer And Track (3983.284mil,2100.618mil)(3990.104mil,2104.555mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D16_L14-2(4004.163mil,2127.447mil) on Top Layer And Track (3970.489mil,2122.78mil)(3977.308mil,2126.717mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D16_L14-2(4004.163mil,2127.447mil) on Top Layer And Track (3983.284mil,2100.618mil)(3990.104mil,2104.555mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D16_L15-1(2755.457mil,1256.525mil) on Top Layer And Track (2721.783mil,1261.192mil)(2728.602mil,1257.255mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D16_L15-1(2755.457mil,1256.525mil) on Top Layer And Track (2734.578mil,1283.355mil)(2741.397mil,1279.418mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D16_L15-1(2755.457mil,1256.525mil) on Top Layer And Track (2772.926mil,1231.665mil)(2785.721mil,1253.827mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D16_L15-2(2707.723mil,1284.084mil) on Top Layer And Track (2721.783mil,1261.192mil)(2728.602mil,1257.255mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D16_L15-2(2707.723mil,1284.084mil) on Top Layer And Track (2734.578mil,1283.355mil)(2741.397mil,1279.418mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad D16_L16-1(1373.203mil,2054.389mil) on Top Layer And Track (1342.938mil,2057.087mil)(1355.733mil,2079.249mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D16_L16-1(1373.203mil,2054.389mil) on Top Layer And Track (1387.262mil,2031.497mil)(1394.081mil,2027.56mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D16_L16-1(1373.203mil,2054.389mil) on Top Layer And Track (1400.057mil,2053.659mil)(1406.877mil,2049.722mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D16_L16-2(1420.936mil,2026.83mil) on Top Layer And Track (1387.262mil,2031.497mil)(1394.081mil,2027.56mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D16_L16-2(1420.936mil,2026.83mil) on Top Layer And Track (1400.057mil,2053.659mil)(1406.877mil,2049.722mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad D17_L11-1(2237.862mil,4444.045mil) on Top Layer And Track (2207.597mil,4446.743mil)(2220.393mil,4468.905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D17_L11-1(2237.862mil,4444.045mil) on Top Layer And Track (2251.921mil,4421.153mil)(2258.741mil,4417.216mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D17_L11-1(2237.862mil,4444.045mil) on Top Layer And Track (2264.717mil,4443.315mil)(2271.536mil,4439.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D17_L11-2(2285.595mil,4416.486mil) on Top Layer And Track (2251.921mil,4421.153mil)(2258.741mil,4417.216mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D17_L11-2(2285.595mil,4416.486mil) on Top Layer And Track (2264.717mil,4443.315mil)(2271.536mil,4439.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D17_L12-1(1243.191mil,3870.912mil) on Top Layer And Track (1230.396mil,3839.416mil)(1230.396mil,3847.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D17_L12-1(1243.191mil,3870.912mil) on Top Layer And Track (1230.396mil,3898.471mil)(1255.987mil,3898.471mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D17_L12-1(1243.191mil,3870.912mil) on Top Layer And Track (1255.987mil,3839.416mil)(1255.987mil,3847.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D17_L12-2(1243.191mil,3815.794mil) on Top Layer And Track (1230.396mil,3839.416mil)(1230.396mil,3847.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D17_L12-2(1243.191mil,3815.794mil) on Top Layer And Track (1255.987mil,3839.416mil)(1255.987mil,3847.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad D17_L13-1(3956.091mil,3150.045mil) on Top Layer And Track (3925.827mil,3152.743mil)(3938.622mil,3174.905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D17_L13-1(3956.091mil,3150.045mil) on Top Layer And Track (3970.151mil,3127.153mil)(3976.97mil,3123.215mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D17_L13-1(3956.091mil,3150.045mil) on Top Layer And Track (3982.946mil,3149.315mil)(3989.765mil,3145.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D17_L13-2(4003.825mil,3122.485mil) on Top Layer And Track (3970.151mil,3127.153mil)(3976.97mil,3123.215mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D17_L13-2(4003.825mil,3122.485mil) on Top Layer And Track (3982.946mil,3149.315mil)(3989.765mil,3145.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D17_L14-1(3874.265mil,2053.027mil) on Top Layer And Track (3840.591mil,2048.36mil)(3847.41mil,2052.297mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D17_L14-1(3874.265mil,2053.027mil) on Top Layer And Track (3853.387mil,2026.198mil)(3860.206mil,2030.135mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D17_L14-1(3874.265mil,2053.027mil) on Top Layer And Track (3891.735mil,2077.888mil)(3904.53mil,2055.726mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D17_L14-2(3826.532mil,2025.468mil) on Top Layer And Track (3840.591mil,2048.36mil)(3847.41mil,2052.297mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D17_L14-2(3826.532mil,2025.468mil) on Top Layer And Track (3853.387mil,2026.198mil)(3860.206mil,2030.135mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad D17_L15-1(2837.122mil,1208.8mil) on Top Layer And Track (2806.857mil,1211.498mil)(2819.652mil,1233.66mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D17_L15-1(2837.122mil,1208.8mil) on Top Layer And Track (2851.181mil,1185.908mil)(2858mil,1181.97mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D17_L15-1(2837.122mil,1208.8mil) on Top Layer And Track (2863.977mil,1208.07mil)(2870.796mil,1204.133mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D17_L15-2(2884.855mil,1181.241mil) on Top Layer And Track (2851.181mil,1185.908mil)(2858mil,1181.97mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D17_L15-2(2884.855mil,1181.241mil) on Top Layer And Track (2863.977mil,1208.07mil)(2870.796mil,1204.133mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D17_L16-1(1291.038mil,2101.25mil) on Top Layer And Track (1257.364mil,2105.917mil)(1264.183mil,2101.98mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D17_L16-1(1291.038mil,2101.25mil) on Top Layer And Track (1270.159mil,2128.079mil)(1276.979mil,2124.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D17_L16-1(1291.038mil,2101.25mil) on Top Layer And Track (1308.507mil,2076.389mil)(1321.303mil,2098.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D17_L16-2(1243.305mil,2128.809mil) on Top Layer And Track (1257.364mil,2105.917mil)(1264.183mil,2101.98mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D17_L16-2(1243.305mil,2128.809mil) on Top Layer And Track (1270.159mil,2128.079mil)(1276.979mil,2124.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D18_L11-1(2412.878mil,4041.2mil) on Top Layer And Track (2379.204mil,4045.867mil)(2386.023mil,4041.93mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D18_L11-1(2412.878mil,4041.2mil) on Top Layer And Track (2391.999mil,4068.03mil)(2398.819mil,4064.092mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D18_L11-1(2412.878mil,4041.2mil) on Top Layer And Track (2430.347mil,4016.34mil)(2443.143mil,4038.502mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D18_L11-2(2365.145mil,4068.759mil) on Top Layer And Track (2379.204mil,4045.867mil)(2386.023mil,4041.93mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D18_L11-2(2365.145mil,4068.759mil) on Top Layer And Track (2391.999mil,4068.03mil)(2398.819mil,4064.092mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad D18_L12-1(1503.498mil,3516.088mil) on Top Layer And Track (1490.703mil,3488.529mil)(1516.294mil,3488.529mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D18_L12-1(1503.498mil,3516.088mil) on Top Layer And Track (1490.703mil,3539.711mil)(1490.703mil,3547.585mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D18_L12-1(1503.498mil,3516.088mil) on Top Layer And Track (1516.294mil,3539.711mil)(1516.294mil,3547.585mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D18_L12-2(1503.498mil,3571.207mil) on Top Layer And Track (1490.703mil,3539.711mil)(1490.703mil,3547.585mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D18_L12-2(1503.498mil,3571.207mil) on Top Layer And Track (1516.294mil,3539.711mil)(1516.294mil,3547.585mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D18_L13-1(4106.684mil,3481.927mil) on Top Layer And Track (4073.01mil,3477.26mil)(4079.829mil,3481.197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D18_L13-1(4106.684mil,3481.927mil) on Top Layer And Track (4085.806mil,3455.097mil)(4092.625mil,3459.035mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D18_L13-1(4106.684mil,3481.927mil) on Top Layer And Track (4124.154mil,3506.787mil)(4136.949mil,3484.625mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D18_L13-2(4058.951mil,3454.368mil) on Top Layer And Track (4073.01mil,3477.26mil)(4079.829mil,3481.197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D18_L13-2(4058.951mil,3454.368mil) on Top Layer And Track (4085.806mil,3455.097mil)(4092.625mil,3459.035mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D18_L14-1(4107.023mil,1768.006mil) on Top Layer And Track (4073.349mil,1772.673mil)(4080.168mil,1768.736mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D18_L14-1(4107.023mil,1768.006mil) on Top Layer And Track (4086.144mil,1794.835mil)(4092.963mil,1790.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D18_L14-1(4107.023mil,1768.006mil) on Top Layer And Track (4124.492mil,1743.145mil)(4137.287mil,1765.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D18_L14-2(4059.289mil,1795.565mil) on Top Layer And Track (4073.349mil,1772.673mil)(4080.168mil,1768.736mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D18_L14-2(4059.289mil,1795.565mil) on Top Layer And Track (4086.144mil,1794.835mil)(4092.963mil,1790.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D18_L15-1(3014.254mil,805.956mil) on Top Layer And Track (2980.58mil,810.622mil)(2987.399mil,806.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D18_L15-1(3014.254mil,805.956mil) on Top Layer And Track (2993.375mil,832.785mil)(3000.195mil,828.847mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D18_L15-1(3014.254mil,805.956mil) on Top Layer And Track (3031.723mil,781.095mil)(3044.519mil,803.257mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D18_L15-2(2966.52mil,833.514mil) on Top Layer And Track (2980.58mil,810.622mil)(2987.399mil,806.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D18_L15-2(2966.52mil,833.514mil) on Top Layer And Track (2993.375mil,832.785mil)(3000.195mil,828.847mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad D18_L16-1(1400.253mil,1919.368mil) on Top Layer And Track (1369.988mil,1916.669mil)(1382.784mil,1894.507mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D18_L16-1(1400.253mil,1919.368mil) on Top Layer And Track (1414.312mil,1942.26mil)(1421.131mil,1946.197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D18_L16-1(1400.253mil,1919.368mil) on Top Layer And Track (1427.108mil,1920.098mil)(1433.927mil,1924.035mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D18_L16-2(1447.986mil,1946.927mil) on Top Layer And Track (1414.312mil,1942.26mil)(1421.131mil,1946.197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D18_L16-2(1447.986mil,1946.927mil) on Top Layer And Track (1427.108mil,1920.098mil)(1433.927mil,1924.035mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad D19_L11-1(2837.122mil,4041.2mil) on Top Layer And Track (2806.857mil,4038.502mil)(2819.653mil,4016.34mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D19_L11-1(2837.122mil,4041.2mil) on Top Layer And Track (2851.181mil,4064.092mil)(2858.001mil,4068.03mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D19_L11-1(2837.122mil,4041.2mil) on Top Layer And Track (2863.977mil,4041.93mil)(2870.796mil,4045.867mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D19_L11-2(2884.855mil,4068.759mil) on Top Layer And Track (2851.181mil,4064.092mil)(2858.001mil,4068.03mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D19_L11-2(2884.855mil,4068.759mil) on Top Layer And Track (2863.977mil,4041.93mil)(2870.796mil,4045.867mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D19_L12-1(1503.998mil,3421.502mil) on Top Layer And Track (1491.203mil,3390.006mil)(1491.203mil,3397.88mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D19_L12-1(1503.998mil,3421.502mil) on Top Layer And Track (1491.203mil,3449.061mil)(1516.793mil,3449.061mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D19_L12-1(1503.998mil,3421.502mil) on Top Layer And Track (1516.793mil,3390.006mil)(1516.793mil,3397.88mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D19_L12-2(1503.998mil,3366.383mil) on Top Layer And Track (1491.203mil,3390.006mil)(1491.203mil,3397.88mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D19_L12-2(1503.998mil,3366.383mil) on Top Layer And Track (1516.793mil,3390.006mil)(1516.793mil,3397.88mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad D19_L13-1(3929.047mil,3379.368mil) on Top Layer And Track (3898.782mil,3376.669mil)(3911.577mil,3354.507mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D19_L13-1(3929.047mil,3379.368mil) on Top Layer And Track (3943.106mil,3402.26mil)(3949.925mil,3406.197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D19_L13-1(3929.047mil,3379.368mil) on Top Layer And Track (3955.902mil,3380.097mil)(3962.721mil,3384.035mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D19_L13-2(3976.78mil,3406.927mil) on Top Layer And Track (3943.106mil,3402.26mil)(3949.925mil,3406.197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D19_L13-2(3976.78mil,3406.927mil) on Top Layer And Track (3955.902mil,3380.097mil)(3962.721mil,3384.035mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad D19_L14-1(3929.385mil,1870.565mil) on Top Layer And Track (3899.121mil,1873.264mil)(3911.916mil,1895.426mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D19_L14-1(3929.385mil,1870.565mil) on Top Layer And Track (3943.445mil,1847.673mil)(3950.264mil,1843.736mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D19_L14-1(3929.385mil,1870.565mil) on Top Layer And Track (3956.24mil,1869.835mil)(3963.059mil,1865.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D19_L14-2(3977.119mil,1843.006mil) on Top Layer And Track (3943.445mil,1847.673mil)(3950.264mil,1843.736mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D19_L14-2(3977.119mil,1843.006mil) on Top Layer And Track (3956.24mil,1869.835mil)(3963.059mil,1865.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad D19_L15-1(2837.122mil,908.799mil) on Top Layer And Track (2806.857mil,911.498mil)(2819.653mil,933.66mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D19_L15-1(2837.122mil,908.799mil) on Top Layer And Track (2851.181mil,885.907mil)(2858.001mil,881.97mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D19_L15-1(2837.122mil,908.799mil) on Top Layer And Track (2863.977mil,908.069mil)(2870.796mil,904.132mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D19_L15-2(2884.855mil,881.24mil) on Top Layer And Track (2851.181mil,885.907mil)(2858.001mil,881.97mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D19_L15-2(2884.855mil,881.24mil) on Top Layer And Track (2863.977mil,908.069mil)(2870.796mil,904.132mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D19_L16-1(1318.083mil,1871.927mil) on Top Layer And Track (1284.409mil,1867.26mil)(1291.228mil,1871.197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D19_L16-1(1318.083mil,1871.927mil) on Top Layer And Track (1297.204mil,1845.098mil)(1304.023mil,1849.035mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D19_L16-1(1318.083mil,1871.927mil) on Top Layer And Track (1335.552mil,1896.787mil)(1348.347mil,1874.625mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D19_L16-2(1270.349mil,1844.368mil) on Top Layer And Track (1284.409mil,1867.26mil)(1291.228mil,1871.197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D19_L16-2(1270.349mil,1844.368mil) on Top Layer And Track (1297.204mil,1845.098mil)(1304.023mil,1849.035mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad D2_L11-1(2495.601mil,4595.285mil) on Top Layer And Track (2465.337mil,4597.983mil)(2478.132mil,4620.146mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D2_L11-1(2495.601mil,4595.285mil) on Top Layer And Track (2509.661mil,4572.393mil)(2516.48mil,4568.456mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D2_L11-1(2495.601mil,4595.285mil) on Top Layer And Track (2522.456mil,4594.555mil)(2529.275mil,4590.618mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D2_L11-2(2543.335mil,4567.726mil) on Top Layer And Track (2509.661mil,4572.393mil)(2516.48mil,4568.456mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D2_L11-2(2543.335mil,4567.726mil) on Top Layer And Track (2522.456mil,4594.555mil)(2529.275mil,4590.618mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D2_L12-1(798.805mil,3678.006mil) on Top Layer And Track (765.131mil,3682.673mil)(771.951mil,3678.736mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D2_L12-1(798.805mil,3678.006mil) on Top Layer And Track (777.927mil,3704.835mil)(784.746mil,3700.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D2_L12-1(798.805mil,3678.006mil) on Top Layer And Track (816.275mil,3653.146mil)(829.07mil,3675.308mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D2_L12-2(751.072mil,3705.565mil) on Top Layer And Track (765.131mil,3682.673mil)(771.951mil,3678.736mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D2_L12-2(751.072mil,3705.565mil) on Top Layer And Track (777.927mil,3704.835mil)(784.746mil,3700.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad D2_L13-1(4188.855mil,3529.368mil) on Top Layer And Track (4158.59mil,3526.669mil)(4171.385mil,3504.507mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D2_L13-1(4188.855mil,3529.368mil) on Top Layer And Track (4202.914mil,3552.26mil)(4209.733mil,3556.197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D2_L13-1(4188.855mil,3529.368mil) on Top Layer And Track (4215.709mil,3530.098mil)(4222.529mil,3534.035mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D2_L13-2(4236.588mil,3556.927mil) on Top Layer And Track (4202.914mil,3552.26mil)(4209.733mil,3556.197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D2_L13-2(4236.588mil,3556.927mil) on Top Layer And Track (4215.709mil,3530.098mil)(4222.529mil,3534.035mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D2_L14-1(4266.02mil,1432.494mil) on Top Layer And Track (4253.225mil,1400.997mil)(4253.225mil,1408.872mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D2_L14-1(4266.02mil,1432.494mil) on Top Layer And Track (4253.225mil,1460.053mil)(4278.815mil,1460.053mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D2_L14-1(4266.02mil,1432.494mil) on Top Layer And Track (4278.815mil,1400.997mil)(4278.815mil,1408.872mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D2_L14-2(4266.02mil,1377.376mil) on Top Layer And Track (4253.225mil,1400.997mil)(4253.225mil,1408.872mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D2_L14-2(4266.02mil,1377.376mil) on Top Layer And Track (4278.815mil,1400.997mil)(4278.815mil,1408.872mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad D2_L15-1(2495.601mil,654.715mil) on Top Layer And Track (2465.337mil,652.017mil)(2478.132mil,629.854mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D2_L15-1(2495.601mil,654.715mil) on Top Layer And Track (2509.661mil,677.607mil)(2516.48mil,681.544mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D2_L15-1(2495.601mil,654.715mil) on Top Layer And Track (2522.456mil,655.445mil)(2529.275mil,659.382mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D2_L15-2(2543.335mil,682.274mil) on Top Layer And Track (2509.661mil,677.607mil)(2516.48mil,681.544mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D2_L15-2(2543.335mil,682.274mil) on Top Layer And Track (2522.456mil,655.445mil)(2529.275mil,659.382mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D2_L16-1(1058.275mil,1721.927mil) on Top Layer And Track (1024.601mil,1717.26mil)(1031.42mil,1721.197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D2_L16-1(1058.275mil,1721.927mil) on Top Layer And Track (1037.396mil,1695.098mil)(1044.215mil,1699.035mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D2_L16-1(1058.275mil,1721.927mil) on Top Layer And Track (1075.744mil,1746.787mil)(1088.539mil,1724.625mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D2_L16-2(1010.541mil,1694.368mil) on Top Layer And Track (1024.601mil,1717.26mil)(1031.42mil,1721.197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D2_L16-2(1010.541mil,1694.368mil) on Top Layer And Track (1037.396mil,1695.098mil)(1044.215mil,1699.035mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D20_L11-1(2755.457mil,3993.474mil) on Top Layer And Track (2721.783mil,3988.808mil)(2728.602mil,3992.745mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D20_L11-1(2755.457mil,3993.474mil) on Top Layer And Track (2734.578mil,3966.645mil)(2741.397mil,3970.582mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D20_L11-1(2755.457mil,3993.474mil) on Top Layer And Track (2772.926mil,4018.335mil)(2785.721mil,3996.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D20_L11-2(2707.723mil,3965.916mil) on Top Layer And Track (2721.783mil,3988.808mil)(2728.602mil,3992.745mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D20_L11-2(2707.723mil,3965.916mil) on Top Layer And Track (2734.578mil,3966.645mil)(2741.397mil,3970.582mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad D20_L12-1(1373.541mil,3195.544mil) on Top Layer And Track (1343.277mil,3192.845mil)(1356.072mil,3170.683mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D20_L12-1(1373.541mil,3195.544mil) on Top Layer And Track (1387.601mil,3218.436mil)(1394.42mil,3222.373mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D20_L12-1(1373.541mil,3195.544mil) on Top Layer And Track (1400.396mil,3196.274mil)(1407.215mil,3200.211mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D20_L12-2(1421.275mil,3223.103mil) on Top Layer And Track (1387.601mil,3218.436mil)(1394.42mil,3222.373mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D20_L12-2(1421.275mil,3223.103mil) on Top Layer And Track (1400.396mil,3196.274mil)(1407.215mil,3200.211mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D20_L13-1(3846.876mil,3331.927mil) on Top Layer And Track (3813.202mil,3327.26mil)(3820.022mil,3331.197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D20_L13-1(3846.876mil,3331.927mil) on Top Layer And Track (3825.998mil,3305.097mil)(3832.817mil,3309.035mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D20_L13-1(3846.876mil,3331.927mil) on Top Layer And Track (3864.346mil,3356.787mil)(3877.141mil,3334.625mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D20_L13-2(3799.143mil,3304.368mil) on Top Layer And Track (3813.202mil,3327.26mil)(3820.022mil,3331.197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D20_L13-2(3799.143mil,3304.368mil) on Top Layer And Track (3825.998mil,3305.097mil)(3832.817mil,3309.035mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D20_L14-1(3847.215mil,1918.006mil) on Top Layer And Track (3813.541mil,1922.673mil)(3820.36mil,1918.736mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D20_L14-1(3847.215mil,1918.006mil) on Top Layer And Track (3826.336mil,1944.835mil)(3833.155mil,1940.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D20_L14-1(3847.215mil,1918.006mil) on Top Layer And Track (3864.684mil,1893.146mil)(3877.479mil,1915.308mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D20_L14-2(3799.481mil,1945.565mil) on Top Layer And Track (3813.541mil,1922.673mil)(3820.36mil,1918.736mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D20_L14-2(3799.481mil,1945.565mil) on Top Layer And Track (3826.336mil,1944.835mil)(3833.155mil,1940.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad D20_L15-1(2496.659mil,956.525mil) on Top Layer And Track (2466.395mil,953.827mil)(2479.19mil,931.664mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D20_L15-1(2496.659mil,956.525mil) on Top Layer And Track (2510.719mil,979.417mil)(2517.538mil,983.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D20_L15-1(2496.659mil,956.525mil) on Top Layer And Track (2523.514mil,957.255mil)(2530.333mil,961.192mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D20_L15-2(2544.393mil,984.084mil) on Top Layer And Track (2510.719mil,979.417mil)(2517.538mil,983.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D20_L15-2(2544.393mil,984.084mil) on Top Layer And Track (2523.514mil,957.255mil)(2530.333mil,961.192mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad D20_L16-1(1140.445mil,1769.368mil) on Top Layer And Track (1110.18mil,1766.669mil)(1122.976mil,1744.507mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D20_L16-1(1140.445mil,1769.368mil) on Top Layer And Track (1154.505mil,1792.26mil)(1161.324mil,1796.197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D20_L16-1(1140.445mil,1769.368mil) on Top Layer And Track (1167.3mil,1770.098mil)(1174.119mil,1774.034mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D20_L16-2(1188.179mil,1796.927mil) on Top Layer And Track (1154.505mil,1792.26mil)(1161.324mil,1796.197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D20_L16-2(1188.179mil,1796.927mil) on Top Layer And Track (1167.3mil,1770.098mil)(1174.119mil,1774.034mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad D21_L11-1(2494.543mil,3993.475mil) on Top Layer And Track (2464.279mil,3996.173mil)(2477.074mil,4018.335mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D21_L11-1(2494.543mil,3993.475mil) on Top Layer And Track (2508.603mil,3970.582mil)(2515.422mil,3966.645mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D21_L11-1(2494.543mil,3993.475mil) on Top Layer And Track (2521.398mil,3992.745mil)(2528.217mil,3988.808mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D21_L11-2(2542.277mil,3965.916mil) on Top Layer And Track (2508.603mil,3970.582mil)(2515.422mil,3966.645mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D21_L11-2(2542.277mil,3965.916mil) on Top Layer And Track (2521.398mil,3992.745mil)(2528.217mil,3988.808mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D21_L12-1(1291.377mil,3148.683mil) on Top Layer And Track (1257.703mil,3144.016mil)(1264.522mil,3147.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D21_L12-1(1291.377mil,3148.683mil) on Top Layer And Track (1270.498mil,3121.854mil)(1277.317mil,3125.791mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D21_L12-1(1291.377mil,3148.683mil) on Top Layer And Track (1308.846mil,3173.544mil)(1321.641mil,3151.381mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D21_L12-2(1243.643mil,3121.124mil) on Top Layer And Track (1257.703mil,3144.016mil)(1264.522mil,3147.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D21_L12-2(1243.643mil,3121.124mil) on Top Layer And Track (1270.498mil,3121.854mil)(1277.317mil,3125.791mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D21_L13-1(4003.278mil,3572.863mil) on Top Layer And Track (3990.483mil,3541.367mil)(3990.483mil,3549.241mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D21_L13-1(4003.278mil,3572.863mil) on Top Layer And Track (3990.483mil,3600.423mil)(4016.073mil,3600.423mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D21_L13-1(4003.278mil,3572.863mil) on Top Layer And Track (4016.073mil,3541.367mil)(4016.073mil,3549.241mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D21_L13-2(4003.278mil,3517.745mil) on Top Layer And Track (3990.483mil,3541.367mil)(3990.483mil,3549.241mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D21_L13-2(4003.278mil,3517.745mil) on Top Layer And Track (4016.073mil,3541.367mil)(4016.073mil,3549.241mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad D21_L14-1(4004.674mil,1678.902mil) on Top Layer And Track (3991.879mil,1651.343mil)(4017.47mil,1651.343mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D21_L14-1(4004.674mil,1678.902mil) on Top Layer And Track (3991.879mil,1702.524mil)(3991.879mil,1710.398mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D21_L14-1(4004.674mil,1678.902mil) on Top Layer And Track (4017.47mil,1702.524mil)(4017.47mil,1710.398mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D21_L14-2(4004.674mil,1734.02mil) on Top Layer And Track (3991.879mil,1702.524mil)(3991.879mil,1710.398mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D21_L14-2(4004.674mil,1734.02mil) on Top Layer And Track (4017.47mil,1702.524mil)(4017.47mil,1710.398mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D21_L15-1(2414.994mil,908.799mil) on Top Layer And Track (2381.32mil,904.133mil)(2388.139mil,908.069mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D21_L15-1(2414.994mil,908.799mil) on Top Layer And Track (2394.115mil,881.97mil)(2400.935mil,885.907mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D21_L15-1(2414.994mil,908.799mil) on Top Layer And Track (2432.463mil,933.66mil)(2445.259mil,911.498mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D21_L15-2(2367.261mil,881.24mil) on Top Layer And Track (2381.32mil,904.133mil)(2388.139mil,908.069mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D21_L15-2(2367.261mil,881.24mil) on Top Layer And Track (2394.115mil,881.97mil)(2400.935mil,885.907mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad D21_L16-1(1241.795mil,1380.853mil) on Top Layer And Track (1229mil,1353.294mil)(1254.59mil,1353.294mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D21_L16-1(1241.795mil,1380.853mil) on Top Layer And Track (1229mil,1404.476mil)(1229mil,1412.35mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D21_L16-1(1241.795mil,1380.853mil) on Top Layer And Track (1254.59mil,1404.476mil)(1254.59mil,1412.35mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D21_L16-2(1241.795mil,1435.972mil) on Top Layer And Track (1229mil,1404.476mil)(1229mil,1412.35mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D21_L16-2(1241.795mil,1435.972mil) on Top Layer And Track (1254.59mil,1404.476mil)(1254.59mil,1412.35mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad D22_L11-1(2625mil,4132.441mil) on Top Layer And Track (2612.205mil,4104.882mil)(2637.795mil,4104.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D22_L11-1(2625mil,4132.441mil) on Top Layer And Track (2612.205mil,4156.063mil)(2612.205mil,4163.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D22_L11-1(2625mil,4132.441mil) on Top Layer And Track (2637.795mil,4156.063mil)(2637.795mil,4163.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D22_L11-2(2625mil,4187.559mil) on Top Layer And Track (2612.205mil,4156.063mil)(2612.205mil,4163.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D22_L11-2(2625mil,4187.559mil) on Top Layer And Track (2637.795mil,4156.063mil)(2637.795mil,4163.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D22_L12-1(1032.627mil,3300.515mil) on Top Layer And Track (1011.748mil,3273.686mil)(1018.567mil,3277.624mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D22_L12-1(1032.627mil,3300.515mil) on Top Layer And Track (1050.096mil,3325.376mil)(1062.891mil,3303.214mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D22_L12-1(1032.627mil,3300.515mil) on Top Layer And Track (998.953mil,3295.849mil)(1005.772mil,3299.786mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D22_L12-2(984.893mil,3272.956mil) on Top Layer And Track (1011.748mil,3273.686mil)(1018.567mil,3277.624mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D22_L12-2(984.893mil,3272.956mil) on Top Layer And Track (998.953mil,3295.849mil)(1005.772mil,3299.786mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad D22_L13-1(3743.969mil,3517.45mil) on Top Layer And Track (3731.174mil,3489.891mil)(3756.765mil,3489.891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D22_L13-1(3743.969mil,3517.45mil) on Top Layer And Track (3731.174mil,3541.072mil)(3731.174mil,3548.946mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D22_L13-1(3743.969mil,3517.45mil) on Top Layer And Track (3756.765mil,3541.072mil)(3756.765mil,3548.946mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D22_L13-2(3743.969mil,3572.568mil) on Top Layer And Track (3731.174mil,3541.072mil)(3731.174mil,3548.946mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D22_L13-2(3743.969mil,3572.568mil) on Top Layer And Track (3756.765mil,3541.072mil)(3756.765mil,3548.946mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D22_L14-1(3744.308mil,1732.483mil) on Top Layer And Track (3731.512mil,1700.986mil)(3731.512mil,1708.861mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D22_L14-1(3744.308mil,1732.483mil) on Top Layer And Track (3731.512mil,1760.042mil)(3757.103mil,1760.042mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D22_L14-1(3744.308mil,1732.483mil) on Top Layer And Track (3757.103mil,1700.986mil)(3757.103mil,1708.861mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D22_L14-2(3744.308mil,1677.364mil) on Top Layer And Track (3731.512mil,1700.986mil)(3731.512mil,1708.861mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D22_L14-2(3744.308mil,1677.364mil) on Top Layer And Track (3757.103mil,1700.986mil)(3757.103mil,1708.861mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad D22_L15-1(2237.862mil,805.956mil) on Top Layer And Track (2207.597mil,803.257mil)(2220.393mil,781.095mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D22_L15-1(2237.862mil,805.956mil) on Top Layer And Track (2251.921mil,828.847mil)(2258.741mil,832.785mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D22_L15-1(2237.862mil,805.956mil) on Top Layer And Track (2264.717mil,806.685mil)(2271.536mil,810.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D22_L15-2(2285.596mil,833.514mil) on Top Layer And Track (2251.921mil,828.847mil)(2258.741mil,832.785mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D22_L15-2(2285.596mil,833.514mil) on Top Layer And Track (2264.717mil,806.685mil)(2271.536mil,810.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D22_L16-1(1242.294mil,1585.677mil) on Top Layer And Track (1229.499mil,1554.18mil)(1229.499mil,1562.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D22_L16-1(1242.294mil,1585.677mil) on Top Layer And Track (1229.499mil,1613.236mil)(1255.09mil,1613.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D22_L16-1(1242.294mil,1585.677mil) on Top Layer And Track (1255.09mil,1554.18mil)(1255.09mil,1562.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D22_L16-2(1242.294mil,1530.559mil) on Top Layer And Track (1229.499mil,1554.18mil)(1229.499mil,1562.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D22_L16-2(1242.294mil,1530.559mil) on Top Layer And Track (1255.09mil,1554.18mil)(1255.09mil,1562.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D23_L11-1(2625mil,4037.559mil) on Top Layer And Track (2612.205mil,4006.063mil)(2612.205mil,4013.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D23_L11-1(2625mil,4037.559mil) on Top Layer And Track (2612.205mil,4065.118mil)(2637.795mil,4065.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D23_L11-1(2625mil,4037.559mil) on Top Layer And Track (2637.795mil,4006.063mil)(2637.795mil,4013.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D23_L11-2(2625mil,3982.441mil) on Top Layer And Track (2612.205mil,4006.063mil)(2612.205mil,4013.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D23_L11-2(2625mil,3982.441mil) on Top Layer And Track (2637.795mil,4006.063mil)(2637.795mil,4013.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad D23_L12-1(1114.791mil,3347.377mil) on Top Layer And Track (1084.527mil,3344.678mil)(1097.322mil,3322.516mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D23_L12-1(1114.791mil,3347.377mil) on Top Layer And Track (1128.851mil,3370.269mil)(1135.67mil,3374.206mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D23_L12-1(1114.791mil,3347.377mil) on Top Layer And Track (1141.646mil,3348.106mil)(1148.465mil,3352.044mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D23_L12-2(1162.525mil,3374.936mil) on Top Layer And Track (1128.851mil,3370.269mil)(1135.67mil,3374.206mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D23_L12-2(1162.525mil,3374.936mil) on Top Layer And Track (1141.646mil,3348.106mil)(1148.465mil,3352.044mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D23_L13-1(4004.276mil,3872.273mil) on Top Layer And Track (3991.481mil,3840.777mil)(3991.481mil,3848.651mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D23_L13-1(4004.276mil,3872.273mil) on Top Layer And Track (3991.481mil,3899.832mil)(4017.072mil,3899.832mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D23_L13-1(4004.276mil,3872.273mil) on Top Layer And Track (4017.072mil,3840.777mil)(4017.072mil,3848.651mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D23_L13-2(4004.276mil,3817.155mil) on Top Layer And Track (3991.481mil,3840.777mil)(3991.481mil,3848.651mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D23_L13-2(4004.276mil,3817.155mil) on Top Layer And Track (4017.072mil,3840.777mil)(4017.072mil,3848.651mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad D23_L14-1(4005.673mil,1379.492mil) on Top Layer And Track (3992.878mil,1351.933mil)(4018.468mil,1351.933mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D23_L14-1(4005.673mil,1379.492mil) on Top Layer And Track (3992.878mil,1403.114mil)(3992.878mil,1410.988mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D23_L14-1(4005.673mil,1379.492mil) on Top Layer And Track (4018.468mil,1403.114mil)(4018.468mil,1410.988mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D23_L14-2(4005.673mil,1434.61mil) on Top Layer And Track (3992.878mil,1403.114mil)(3992.878mil,1410.988mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D23_L14-2(4005.673mil,1434.61mil) on Top Layer And Track (4018.468mil,1403.114mil)(4018.468mil,1410.988mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad D23_L15-1(2625mil,1212.441mil) on Top Layer And Track (2612.205mil,1184.882mil)(2637.795mil,1184.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D23_L15-1(2625mil,1212.441mil) on Top Layer And Track (2612.205mil,1236.063mil)(2612.205mil,1243.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D23_L15-1(2625mil,1212.441mil) on Top Layer And Track (2637.795mil,1236.063mil)(2637.795mil,1243.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D23_L15-2(2625mil,1267.559mil) on Top Layer And Track (2612.205mil,1236.063mil)(2612.205mil,1243.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D23_L15-2(2625mil,1267.559mil) on Top Layer And Track (2637.795mil,1236.063mil)(2637.795mil,1243.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad D23_L16-1(1242.793mil,1680.264mil) on Top Layer And Track (1229.998mil,1652.704mil)(1255.589mil,1652.704mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D23_L16-1(1242.793mil,1680.264mil) on Top Layer And Track (1229.998mil,1703.886mil)(1229.998mil,1711.76mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D23_L16-1(1242.793mil,1680.264mil) on Top Layer And Track (1255.589mil,1703.886mil)(1255.589mil,1711.76mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D23_L16-2(1242.793mil,1735.382mil) on Top Layer And Track (1229.998mil,1703.886mil)(1229.998mil,1711.76mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D23_L16-2(1242.793mil,1735.382mil) on Top Layer And Track (1255.589mil,1703.886mil)(1255.589mil,1711.76mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D24_L11-1(2755.457mil,4293.475mil) on Top Layer And Track (2721.783mil,4288.808mil)(2728.602mil,4292.745mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D24_L11-1(2755.457mil,4293.475mil) on Top Layer And Track (2734.578mil,4266.646mil)(2741.397mil,4270.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D24_L11-1(2755.457mil,4293.475mil) on Top Layer And Track (2772.926mil,4318.335mil)(2785.721mil,4296.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D24_L11-2(2707.723mil,4265.916mil) on Top Layer And Track (2721.783mil,4288.808mil)(2728.602mil,4292.745mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D24_L11-2(2707.723mil,4265.916mil) on Top Layer And Track (2734.578mil,4266.646mil)(2741.397mil,4270.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D24_L12-1(1244.19mil,3571.502mil) on Top Layer And Track (1231.395mil,3540.006mil)(1231.395mil,3547.88mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D24_L12-1(1244.19mil,3571.502mil) on Top Layer And Track (1231.395mil,3599.061mil)(1256.985mil,3599.061mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D24_L12-1(1244.19mil,3571.502mil) on Top Layer And Track (1256.985mil,3540.006mil)(1256.985mil,3547.88mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D24_L12-2(1244.19mil,3516.384mil) on Top Layer And Track (1231.395mil,3540.006mil)(1231.395mil,3547.88mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D24_L12-2(1244.19mil,3516.384mil) on Top Layer And Track (1256.985mil,3540.006mil)(1256.985mil,3547.88mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad D24_L13-1(4003.777mil,3667.45mil) on Top Layer And Track (3990.982mil,3639.891mil)(4016.572mil,3639.891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D24_L13-1(4003.777mil,3667.45mil) on Top Layer And Track (3990.982mil,3691.072mil)(3990.982mil,3698.946mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D24_L13-1(4003.777mil,3667.45mil) on Top Layer And Track (4016.572mil,3691.072mil)(4016.572mil,3698.946mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D24_L13-2(4003.777mil,3722.568mil) on Top Layer And Track (3990.982mil,3691.072mil)(3990.982mil,3698.946mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D24_L13-2(4003.777mil,3722.568mil) on Top Layer And Track (4016.572mil,3691.072mil)(4016.572mil,3698.946mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D24_L14-1(4005.174mil,1584.315mil) on Top Layer And Track (3992.378mil,1552.819mil)(3992.378mil,1560.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D24_L14-1(4005.174mil,1584.315mil) on Top Layer And Track (3992.378mil,1611.874mil)(4017.969mil,1611.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D24_L14-1(4005.174mil,1584.315mil) on Top Layer And Track (4017.969mil,1552.819mil)(4017.969mil,1560.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D24_L14-2(4005.174mil,1529.197mil) on Top Layer And Track (3992.378mil,1552.819mil)(3992.378mil,1560.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D24_L14-2(4005.174mil,1529.197mil) on Top Layer And Track (4017.969mil,1552.819mil)(4017.969mil,1560.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D24_L15-1(2625mil,1117.559mil) on Top Layer And Track (2612.205mil,1086.063mil)(2612.205mil,1093.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D24_L15-1(2625mil,1117.559mil) on Top Layer And Track (2612.205mil,1145.118mil)(2637.795mil,1145.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D24_L15-1(2625mil,1117.559mil) on Top Layer And Track (2637.795mil,1086.063mil)(2637.795mil,1093.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D24_L15-2(2625mil,1062.441mil) on Top Layer And Track (2612.205mil,1086.063mil)(2612.205mil,1093.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D24_L15-2(2625mil,1062.441mil) on Top Layer And Track (2637.795mil,1086.063mil)(2637.795mil,1093.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad D24_L16-1(1505mil,1820.447mil) on Top Layer And Track (1492.205mil,1792.888mil)(1517.795mil,1792.888mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D24_L16-1(1505mil,1820.447mil) on Top Layer And Track (1492.205mil,1844.069mil)(1492.205mil,1851.943mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D24_L16-1(1505mil,1820.447mil) on Top Layer And Track (1517.795mil,1844.069mil)(1517.795mil,1851.943mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D24_L16-2(1505mil,1875.565mil) on Top Layer And Track (1492.205mil,1844.069mil)(1492.205mil,1851.943mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D24_L16-2(1505mil,1875.565mil) on Top Layer And Track (1517.795mil,1844.069mil)(1517.795mil,1851.943mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D25_L11-1(2625mil,4337.559mil) on Top Layer And Track (2612.205mil,4306.063mil)(2612.205mil,4313.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D25_L11-1(2625mil,4337.559mil) on Top Layer And Track (2612.205mil,4365.118mil)(2637.795mil,4365.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D25_L11-1(2625mil,4337.559mil) on Top Layer And Track (2637.795mil,4306.063mil)(2637.795mil,4313.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D25_L11-2(2625mil,4282.441mil) on Top Layer And Track (2612.205mil,4306.063mil)(2612.205mil,4313.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D25_L11-2(2625mil,4282.441mil) on Top Layer And Track (2637.795mil,4306.063mil)(2637.795mil,4313.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad D25_L12-1(854.995mil,3198.536mil) on Top Layer And Track (824.731mil,3195.838mil)(837.526mil,3173.676mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D25_L12-1(854.995mil,3198.536mil) on Top Layer And Track (869.055mil,3221.428mil)(875.874mil,3225.365mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D25_L12-1(854.995mil,3198.536mil) on Top Layer And Track (881.85mil,3199.266mil)(888.669mil,3203.203mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D25_L12-2(902.729mil,3226.095mil) on Top Layer And Track (869.055mil,3221.428mil)(875.874mil,3225.365mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D25_L12-2(902.729mil,3226.095mil) on Top Layer And Track (881.85mil,3199.266mil)(888.669mil,3203.203mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D25_L13-1(3743.47mil,3422.863mil) on Top Layer And Track (3730.675mil,3391.367mil)(3730.675mil,3399.241mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D25_L13-1(3743.47mil,3422.863mil) on Top Layer And Track (3730.675mil,3450.422mil)(3756.265mil,3450.422mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D25_L13-1(3743.47mil,3422.863mil) on Top Layer And Track (3756.265mil,3391.367mil)(3756.265mil,3399.241mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D25_L13-2(3743.47mil,3367.745mil) on Top Layer And Track (3730.675mil,3391.367mil)(3730.675mil,3399.241mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D25_L13-2(3743.47mil,3367.745mil) on Top Layer And Track (3756.265mil,3391.367mil)(3756.265mil,3399.241mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad D25_L14-1(3743.809mil,1827.07mil) on Top Layer And Track (3731.013mil,1799.51mil)(3756.604mil,1799.51mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D25_L14-1(3743.809mil,1827.07mil) on Top Layer And Track (3731.013mil,1850.691mil)(3731.013mil,1858.566mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D25_L14-1(3743.809mil,1827.07mil) on Top Layer And Track (3756.604mil,1850.691mil)(3756.604mil,1858.566mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D25_L14-2(3743.809mil,1882.188mil) on Top Layer And Track (3731.013mil,1850.691mil)(3731.013mil,1858.566mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D25_L14-2(3743.809mil,1882.188mil) on Top Layer And Track (3756.604mil,1850.691mil)(3756.604mil,1858.566mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad D25_L15-1(2625mil,912.441mil) on Top Layer And Track (2612.205mil,884.882mil)(2637.795mil,884.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D25_L15-1(2625mil,912.441mil) on Top Layer And Track (2612.205mil,936.063mil)(2612.205mil,943.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D25_L15-1(2625mil,912.441mil) on Top Layer And Track (2637.795mil,936.063mil)(2637.795mil,943.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D25_L15-2(2625mil,967.559mil) on Top Layer And Track (2612.205mil,936.063mil)(2612.205mil,943.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D25_L15-2(2625mil,967.559mil) on Top Layer And Track (2637.795mil,936.063mil)(2637.795mil,943.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D25_L16-1(1503.16mil,1733.844mil) on Top Layer And Track (1490.365mil,1702.348mil)(1490.365mil,1710.222mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D25_L16-1(1503.16mil,1733.844mil) on Top Layer And Track (1490.365mil,1761.403mil)(1515.955mil,1761.403mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D25_L16-1(1503.16mil,1733.844mil) on Top Layer And Track (1515.955mil,1702.348mil)(1515.955mil,1710.222mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D25_L16-2(1503.16mil,1678.726mil) on Top Layer And Track (1490.365mil,1702.348mil)(1490.365mil,1710.222mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D25_L16-2(1503.16mil,1678.726mil) on Top Layer And Track (1515.955mil,1702.348mil)(1515.955mil,1710.222mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D3_L11-1(2413.936mil,4643.011mil) on Top Layer And Track (2380.262mil,4647.678mil)(2387.081mil,4643.741mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D3_L11-1(2413.936mil,4643.011mil) on Top Layer And Track (2393.057mil,4669.84mil)(2399.877mil,4665.903mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D3_L11-1(2413.936mil,4643.011mil) on Top Layer And Track (2431.405mil,4618.15mil)(2444.201mil,4640.312mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D3_L11-2(2366.203mil,4670.57mil) on Top Layer And Track (2380.262mil,4647.678mil)(2387.081mil,4643.741mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D3_L11-2(2366.203mil,4670.57mil) on Top Layer And Track (2393.057mil,4669.84mil)(2399.877mil,4665.903mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad D3_L12-1(880.976mil,3630.565mil) on Top Layer And Track (850.711mil,3633.264mil)(863.506mil,3655.426mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D3_L12-1(880.976mil,3630.565mil) on Top Layer And Track (895.035mil,3607.673mil)(901.855mil,3603.736mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D3_L12-1(880.976mil,3630.565mil) on Top Layer And Track (907.831mil,3629.835mil)(914.65mil,3625.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D3_L12-2(928.709mil,3603.006mil) on Top Layer And Track (895.035mil,3607.673mil)(901.855mil,3603.736mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D3_L12-2(928.709mil,3603.006mil) on Top Layer And Track (907.831mil,3629.835mil)(914.65mil,3625.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D3_L13-1(4394.581mil,3498.727mil) on Top Layer And Track (4360.907mil,3503.394mil)(4367.726mil,3499.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D3_L13-1(4394.581mil,3498.727mil) on Top Layer And Track (4373.702mil,3525.556mil)(4380.521mil,3521.619mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D3_L13-1(4394.581mil,3498.727mil) on Top Layer And Track (4412.05mil,3473.866mil)(4424.845mil,3496.028mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D3_L13-2(4346.847mil,3526.286mil) on Top Layer And Track (4360.907mil,3503.394mil)(4367.726mil,3499.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D3_L13-2(4346.847mil,3526.286mil) on Top Layer And Track (4373.702mil,3525.556mil)(4380.521mil,3521.619mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad D3_L14-1(4265.521mil,1527.081mil) on Top Layer And Track (4252.725mil,1499.521mil)(4278.316mil,1499.521mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D3_L14-1(4265.521mil,1527.081mil) on Top Layer And Track (4252.725mil,1550.703mil)(4252.725mil,1558.577mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D3_L14-1(4265.521mil,1527.081mil) on Top Layer And Track (4278.316mil,1550.703mil)(4278.316mil,1558.577mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D3_L14-2(4265.521mil,1582.199mil) on Top Layer And Track (4252.725mil,1550.703mil)(4252.725mil,1558.577mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D3_L14-2(4265.521mil,1582.199mil) on Top Layer And Track (4278.316mil,1550.703mil)(4278.316mil,1558.577mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D3_L15-1(2413.936mil,606.989mil) on Top Layer And Track (2380.262mil,602.322mil)(2387.081mil,606.259mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D3_L15-1(2413.936mil,606.989mil) on Top Layer And Track (2393.058mil,580.16mil)(2399.877mil,584.097mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D3_L15-1(2413.936mil,606.989mil) on Top Layer And Track (2431.406mil,631.85mil)(2444.201mil,609.688mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D3_L15-2(2366.203mil,579.43mil) on Top Layer And Track (2380.262mil,602.322mil)(2387.081mil,606.259mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D3_L15-2(2366.203mil,579.43mil) on Top Layer And Track (2393.058mil,580.16mil)(2399.877mil,584.097mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad D3_L16-1(880.637mil,1619.368mil) on Top Layer And Track (850.373mil,1616.669mil)(863.168mil,1594.507mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D3_L16-1(880.637mil,1619.368mil) on Top Layer And Track (894.697mil,1642.259mil)(901.516mil,1646.197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D3_L16-1(880.637mil,1619.368mil) on Top Layer And Track (907.492mil,1620.097mil)(914.311mil,1624.034mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D3_L16-2(928.371mil,1646.927mil) on Top Layer And Track (894.697mil,1642.259mil)(901.516mil,1646.197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D3_L16-2(928.371mil,1646.927mil) on Top Layer And Track (907.492mil,1620.097mil)(914.311mil,1624.034mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad D4_L11-1(2496.659mil,4893.475mil) on Top Layer And Track (2466.395mil,4896.174mil)(2479.19mil,4918.336mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D4_L11-1(2496.659mil,4893.475mil) on Top Layer And Track (2510.719mil,4870.583mil)(2517.538mil,4866.646mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D4_L11-1(2496.659mil,4893.475mil) on Top Layer And Track (2523.514mil,4892.745mil)(2530.333mil,4888.808mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D4_L11-2(2544.393mil,4865.916mil) on Top Layer And Track (2510.719mil,4870.583mil)(2517.538mil,4866.646mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D4_L11-2(2544.393mil,4865.916mil) on Top Layer And Track (2523.514mil,4892.745mil)(2530.333mil,4888.808mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad D4_L12-1(591.008mil,3645mil) on Top Layer And Track (560.744mil,3642.302mil)(573.539mil,3620.139mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D4_L12-1(591.008mil,3645mil) on Top Layer And Track (605.068mil,3667.892mil)(611.887mil,3671.829mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D4_L12-1(591.008mil,3645mil) on Top Layer And Track (617.863mil,3645.73mil)(624.682mil,3649.667mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D4_L12-2(638.742mil,3672.559mil) on Top Layer And Track (605.068mil,3667.892mil)(611.887mil,3671.829mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D4_L12-2(638.742mil,3672.559mil) on Top Layer And Track (617.863mil,3645.73mil)(624.682mil,3649.667mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad D4_L13-1(4474.614mil,3450mil) on Top Layer And Track (4444.349mil,3452.698mil)(4457.145mil,3474.861mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D4_L13-1(4474.614mil,3450mil) on Top Layer And Track (4488.673mil,3427.108mil)(4495.493mil,3423.171mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D4_L13-1(4474.614mil,3450mil) on Top Layer And Track (4501.469mil,3449.27mil)(4508.288mil,3445.333mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D4_L13-2(4522.347mil,3422.441mil) on Top Layer And Track (4488.673mil,3427.108mil)(4495.493mil,3423.171mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D4_L13-2(4522.347mil,3422.441mil) on Top Layer And Track (4501.469mil,3449.27mil)(4508.288mil,3445.333mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad D4_L14-1(4524.29mil,1378.902mil) on Top Layer And Track (4511.495mil,1351.343mil)(4537.085mil,1351.343mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D4_L14-1(4524.29mil,1378.902mil) on Top Layer And Track (4511.495mil,1402.524mil)(4511.495mil,1410.398mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D4_L14-1(4524.29mil,1378.902mil) on Top Layer And Track (4537.085mil,1402.524mil)(4537.085mil,1410.398mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D4_L14-2(4524.29mil,1434.02mil) on Top Layer And Track (4511.495mil,1402.524mil)(4511.495mil,1410.398mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D4_L14-2(4524.29mil,1434.02mil) on Top Layer And Track (4537.085mil,1402.524mil)(4537.085mil,1410.398mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D4_L15-1(2755.457mil,356.525mil) on Top Layer And Track (2721.783mil,361.192mil)(2728.602mil,357.255mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D4_L15-1(2755.457mil,356.525mil) on Top Layer And Track (2734.578mil,383.354mil)(2741.397mil,379.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D4_L15-1(2755.457mil,356.525mil) on Top Layer And Track (2772.926mil,331.664mil)(2785.721mil,353.826mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D4_L15-2(2707.723mil,384.084mil) on Top Layer And Track (2721.783mil,361.192mil)(2728.602mil,357.255mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D4_L15-2(2707.723mil,384.084mil) on Top Layer And Track (2734.578mil,383.354mil)(2741.397mil,379.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D4_L16-1(798.467mil,1571.927mil) on Top Layer And Track (764.793mil,1567.259mil)(771.612mil,1571.197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D4_L16-1(798.467mil,1571.927mil) on Top Layer And Track (777.588mil,1545.097mil)(784.407mil,1549.034mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D4_L16-1(798.467mil,1571.927mil) on Top Layer And Track (815.936mil,1596.787mil)(828.731mil,1574.625mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D4_L16-2(750.733mil,1544.367mil) on Top Layer And Track (764.793mil,1567.259mil)(771.612mil,1571.197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D4_L16-2(750.733mil,1544.367mil) on Top Layer And Track (777.588mil,1545.097mil)(784.407mil,1549.034mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D5_L11-1(2625mil,4937.56mil) on Top Layer And Track (2612.205mil,4906.063mil)(2612.205mil,4913.938mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D5_L11-1(2625mil,4937.56mil) on Top Layer And Track (2612.205mil,4965.119mil)(2637.795mil,4965.119mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D5_L11-1(2625mil,4937.56mil) on Top Layer And Track (2637.795mil,4906.063mil)(2637.795mil,4913.938mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D5_L11-2(2625mil,4882.441mil) on Top Layer And Track (2612.205mil,4906.063mil)(2612.205mil,4913.938mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D5_L11-2(2625mil,4882.441mil) on Top Layer And Track (2637.795mil,4906.063mil)(2637.795mil,4913.938mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad D5_L12-1(621.168mil,3780.565mil) on Top Layer And Track (590.903mil,3783.264mil)(603.699mil,3805.426mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D5_L12-1(621.168mil,3780.565mil) on Top Layer And Track (635.227mil,3757.673mil)(642.047mil,3753.736mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D5_L12-1(621.168mil,3780.565mil) on Top Layer And Track (648.023mil,3779.835mil)(654.842mil,3775.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D5_L12-2(668.902mil,3753.006mil) on Top Layer And Track (635.227mil,3757.673mil)(642.047mil,3753.736mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D5_L12-2(668.902mil,3753.006mil) on Top Layer And Track (648.023mil,3779.835mil)(654.842mil,3775.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D5_L13-1(4652.292mil,3648.738mil) on Top Layer And Track (4618.618mil,3653.405mil)(4625.437mil,3649.468mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D5_L13-1(4652.292mil,3648.738mil) on Top Layer And Track (4631.413mil,3675.568mil)(4638.233mil,3671.631mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D5_L13-1(4652.292mil,3648.738mil) on Top Layer And Track (4669.761mil,3623.878mil)(4682.557mil,3646.04mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D5_L13-2(4604.558mil,3676.298mil) on Top Layer And Track (4618.618mil,3653.405mil)(4625.437mil,3649.468mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D5_L13-2(4604.558mil,3676.298mil) on Top Layer And Track (4631.413mil,3675.568mil)(4638.233mil,3671.631mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D5_L14-1(4652.631mil,1601.194mil) on Top Layer And Track (4618.957mil,1596.527mil)(4625.776mil,1600.464mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D5_L14-1(4652.631mil,1601.194mil) on Top Layer And Track (4631.752mil,1574.365mil)(4638.571mil,1578.302mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D5_L14-1(4652.631mil,1601.194mil) on Top Layer And Track (4670.1mil,1626.055mil)(4682.895mil,1603.893mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D5_L14-2(4604.897mil,1573.635mil) on Top Layer And Track (4618.957mil,1596.527mil)(4625.776mil,1600.464mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D5_L14-2(4604.897mil,1573.635mil) on Top Layer And Track (4631.752mil,1574.365mil)(4638.571mil,1578.302mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad D5_L15-1(2625mil,312.44mil) on Top Layer And Track (2612.205mil,284.881mil)(2637.795mil,284.881mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D5_L15-1(2625mil,312.44mil) on Top Layer And Track (2612.205mil,336.062mil)(2612.205mil,343.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D5_L15-1(2625mil,312.44mil) on Top Layer And Track (2637.795mil,336.062mil)(2637.795mil,343.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D5_L15-2(2625mil,367.559mil) on Top Layer And Track (2612.205mil,336.062mil)(2612.205mil,343.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D5_L15-2(2625mil,367.559mil) on Top Layer And Track (2637.795mil,336.062mil)(2637.795mil,343.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D5_L16-1(538.659mil,1421.926mil) on Top Layer And Track (504.985mil,1417.259mil)(511.804mil,1421.197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D5_L16-1(538.659mil,1421.926mil) on Top Layer And Track (517.78mil,1395.097mil)(524.6mil,1399.034mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D5_L16-1(538.659mil,1421.926mil) on Top Layer And Track (556.128mil,1446.787mil)(568.924mil,1424.625mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D5_L16-2(490.925mil,1394.367mil) on Top Layer And Track (504.985mil,1417.259mil)(511.804mil,1421.197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D5_L16-2(490.925mil,1394.367mil) on Top Layer And Track (517.78mil,1395.097mil)(524.6mil,1399.034mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D6_L11-1(2755.457mil,4893.475mil) on Top Layer And Track (2721.783mil,4888.808mil)(2728.602mil,4892.745mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D6_L11-1(2755.457mil,4893.475mil) on Top Layer And Track (2734.578mil,4866.646mil)(2741.397mil,4870.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D6_L11-1(2755.457mil,4893.475mil) on Top Layer And Track (2772.926mil,4918.336mil)(2785.721mil,4896.174mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D6_L11-2(2707.723mil,4865.916mil) on Top Layer And Track (2721.783mil,4888.808mil)(2728.602mil,4892.745mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D6_L11-2(2707.723mil,4865.916mil) on Top Layer And Track (2734.578mil,4866.646mil)(2741.397mil,4870.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D6_L12-1(538.998mil,3828.006mil) on Top Layer And Track (505.324mil,3832.673mil)(512.143mil,3828.736mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D6_L12-1(538.998mil,3828.006mil) on Top Layer And Track (518.119mil,3854.836mil)(524.938mil,3850.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D6_L12-1(538.998mil,3828.006mil) on Top Layer And Track (556.467mil,3803.146mil)(569.262mil,3825.308mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D6_L12-2(491.264mil,3855.565mil) on Top Layer And Track (505.324mil,3832.673mil)(512.143mil,3828.736mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D6_L12-2(491.264mil,3855.565mil) on Top Layer And Track (518.119mil,3854.836mil)(524.938mil,3850.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D6_L13-1(4366.492mil,3631.927mil) on Top Layer And Track (4332.818mil,3627.26mil)(4339.637mil,3631.197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D6_L13-1(4366.492mil,3631.927mil) on Top Layer And Track (4345.613mil,3605.098mil)(4352.432mil,3609.035mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D6_L13-1(4366.492mil,3631.927mil) on Top Layer And Track (4383.961mil,3656.787mil)(4396.757mil,3634.625mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D6_L13-2(4318.758mil,3604.368mil) on Top Layer And Track (4332.818mil,3627.26mil)(4339.637mil,3631.197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D6_L13-2(4318.758mil,3604.368mil) on Top Layer And Track (4345.613mil,3605.098mil)(4352.432mil,3609.035mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad D6_L14-1(4708.809mil,1420.565mil) on Top Layer And Track (4678.544mil,1423.263mil)(4691.339mil,1445.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D6_L14-1(4708.809mil,1420.565mil) on Top Layer And Track (4722.868mil,1397.673mil)(4729.687mil,1393.736mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D6_L14-1(4708.809mil,1420.565mil) on Top Layer And Track (4735.663mil,1419.835mil)(4742.483mil,1415.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D6_L14-2(4756.542mil,1393.006mil) on Top Layer And Track (4722.868mil,1397.673mil)(4729.687mil,1393.736mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D6_L14-2(4756.542mil,1393.006mil) on Top Layer And Track (4735.663mil,1419.835mil)(4742.483mil,1415.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D6_L15-1(2625mil,217.559mil) on Top Layer And Track (2612.205mil,186.062mil)(2612.205mil,193.936mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D6_L15-1(2625mil,217.559mil) on Top Layer And Track (2612.205mil,245.118mil)(2637.795mil,245.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D6_L15-1(2625mil,217.559mil) on Top Layer And Track (2637.795mil,186.062mil)(2637.795mil,193.936mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D6_L15-2(2625mil,162.44mil) on Top Layer And Track (2612.205mil,186.062mil)(2612.205mil,193.936mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D6_L15-2(2625mil,162.44mil) on Top Layer And Track (2637.795mil,186.062mil)(2637.795mil,193.936mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad D6_L16-1(620.829mil,1469.367mil) on Top Layer And Track (590.565mil,1466.669mil)(603.36mil,1444.507mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D6_L16-1(620.829mil,1469.367mil) on Top Layer And Track (634.889mil,1492.259mil)(641.708mil,1496.197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D6_L16-1(620.829mil,1469.367mil) on Top Layer And Track (647.684mil,1470.097mil)(654.504mil,1474.034mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D6_L16-2(668.563mil,1496.926mil) on Top Layer And Track (634.889mil,1492.259mil)(641.708mil,1496.197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D6_L16-2(668.563mil,1496.926mil) on Top Layer And Track (647.684mil,1470.097mil)(654.504mil,1474.034mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad D7_L11-1(2625mil,5032.441mil) on Top Layer And Track (2612.205mil,5004.882mil)(2637.795mil,5004.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D7_L11-1(2625mil,5032.441mil) on Top Layer And Track (2612.205mil,5056.064mil)(2612.205mil,5063.938mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D7_L11-1(2625mil,5032.441mil) on Top Layer And Track (2637.795mil,5056.064mil)(2637.795mil,5063.938mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D7_L11-2(2625mil,5087.56mil) on Top Layer And Track (2612.205mil,5056.064mil)(2612.205mil,5063.938mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D7_L11-2(2625mil,5087.56mil) on Top Layer And Track (2637.795mil,5056.064mil)(2637.795mil,5063.938mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D7_L12-1(724.574mil,3871.502mil) on Top Layer And Track (711.779mil,3840.006mil)(711.779mil,3847.88mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D7_L12-1(724.574mil,3871.502mil) on Top Layer And Track (711.779mil,3899.061mil)(737.37mil,3899.061mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D7_L12-1(724.574mil,3871.502mil) on Top Layer And Track (737.37mil,3840.006mil)(737.37mil,3847.88mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D7_L12-2(724.574mil,3816.384mil) on Top Layer And Track (711.779mil,3840.006mil)(711.779mil,3847.88mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D7_L12-2(724.574mil,3816.384mil) on Top Layer And Track (737.37mil,3840.006mil)(737.37mil,3847.88mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad D7_L13-1(4448.662mil,3679.368mil) on Top Layer And Track (4418.398mil,3676.669mil)(4431.193mil,3654.507mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D7_L13-1(4448.662mil,3679.368mil) on Top Layer And Track (4462.722mil,3702.26mil)(4469.541mil,3706.197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D7_L13-1(4448.662mil,3679.368mil) on Top Layer And Track (4475.517mil,3680.098mil)(4482.337mil,3684.035mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D7_L13-2(4496.396mil,3706.927mil) on Top Layer And Track (4462.722mil,3702.26mil)(4469.541mil,3706.197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D7_L13-2(4496.396mil,3706.927mil) on Top Layer And Track (4475.517mil,3680.098mil)(4482.337mil,3684.035mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D7_L14-1(4626.639mil,1468.006mil) on Top Layer And Track (4592.964mil,1472.673mil)(4599.784mil,1468.736mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D7_L14-1(4626.639mil,1468.006mil) on Top Layer And Track (4605.76mil,1494.835mil)(4612.579mil,1490.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D7_L14-1(4626.639mil,1468.006mil) on Top Layer And Track (4644.108mil,1443.145mil)(4656.903mil,1465.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D7_L14-2(4578.905mil,1495.565mil) on Top Layer And Track (4592.964mil,1472.673mil)(4599.784mil,1468.736mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D7_L14-2(4578.905mil,1495.565mil) on Top Layer And Track (4605.76mil,1494.835mil)(4612.579mil,1490.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D7_L15-1(2625mil,517.559mil) on Top Layer And Track (2612.205mil,486.063mil)(2612.205mil,493.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D7_L15-1(2625mil,517.559mil) on Top Layer And Track (2612.205mil,545.118mil)(2637.795mil,545.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D7_L15-1(2625mil,517.559mil) on Top Layer And Track (2637.795mil,486.063mil)(2637.795mil,493.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D7_L15-2(2625mil,462.441mil) on Top Layer And Track (2612.205mil,486.063mil)(2612.205mil,493.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D7_L15-2(2625mil,462.441mil) on Top Layer And Track (2637.795mil,486.063mil)(2637.795mil,493.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad D7_L16-1(723.178mil,1380.263mil) on Top Layer And Track (710.383mil,1352.704mil)(735.973mil,1352.704mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D7_L16-1(723.178mil,1380.263mil) on Top Layer And Track (710.383mil,1403.885mil)(710.383mil,1411.759mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D7_L16-1(723.178mil,1380.263mil) on Top Layer And Track (735.973mil,1403.885mil)(735.973mil,1411.759mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D7_L16-2(723.178mil,1435.381mil) on Top Layer And Track (710.383mil,1403.885mil)(710.383mil,1411.759mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D7_L16-2(723.178mil,1435.381mil) on Top Layer And Track (735.973mil,1403.885mil)(735.973mil,1411.759mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad D8_L11-1(2625mil,4732.441mil) on Top Layer And Track (2612.205mil,4704.882mil)(2637.795mil,4704.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D8_L11-1(2625mil,4732.441mil) on Top Layer And Track (2612.205mil,4756.063mil)(2612.205mil,4763.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D8_L11-1(2625mil,4732.441mil) on Top Layer And Track (2637.795mil,4756.063mil)(2637.795mil,4763.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D8_L11-2(2625mil,4787.559mil) on Top Layer And Track (2612.205mil,4756.063mil)(2612.205mil,4763.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D8_L11-2(2625mil,4787.559mil) on Top Layer And Track (2637.795mil,4756.063mil)(2637.795mil,4763.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad D8_L12-1(983.883mil,3816.089mil) on Top Layer And Track (971.088mil,3788.53mil)(996.678mil,3788.53mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D8_L12-1(983.883mil,3816.089mil) on Top Layer And Track (971.088mil,3839.711mil)(971.088mil,3847.585mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D8_L12-1(983.883mil,3816.089mil) on Top Layer And Track (996.678mil,3839.711mil)(996.678mil,3847.585mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D8_L12-2(983.883mil,3871.207mil) on Top Layer And Track (971.088mil,3839.711mil)(971.088mil,3847.585mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D8_L12-2(983.883mil,3871.207mil) on Top Layer And Track (996.678mil,3839.711mil)(996.678mil,3847.585mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad D8_L13-1(4708.47mil,3829.368mil) on Top Layer And Track (4678.206mil,3826.669mil)(4691.001mil,3804.507mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D8_L13-1(4708.47mil,3829.368mil) on Top Layer And Track (4722.53mil,3852.26mil)(4729.349mil,3856.197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D8_L13-1(4708.47mil,3829.368mil) on Top Layer And Track (4735.325mil,3830.098mil)(4742.144mil,3834.035mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D8_L13-2(4756.204mil,3856.927mil) on Top Layer And Track (4722.53mil,3852.26mil)(4729.349mil,3856.197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D8_L13-2(4756.204mil,3856.927mil) on Top Layer And Track (4735.325mil,3830.098mil)(4742.144mil,3834.035mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad D8_L14-1(4449.001mil,1570.565mil) on Top Layer And Track (4418.736mil,1573.263mil)(4431.532mil,1595.426mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D8_L14-1(4449.001mil,1570.565mil) on Top Layer And Track (4463.06mil,1547.673mil)(4469.88mil,1543.736mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D8_L14-1(4449.001mil,1570.565mil) on Top Layer And Track (4475.856mil,1569.835mil)(4482.675mil,1565.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D8_L14-2(4496.734mil,1543.006mil) on Top Layer And Track (4463.06mil,1547.673mil)(4469.88mil,1543.736mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D8_L14-2(4496.734mil,1543.006mil) on Top Layer And Track (4475.856mil,1569.835mil)(4482.675mil,1565.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad D8_L15-1(2496.659mil,356.525mil) on Top Layer And Track (2466.395mil,353.826mil)(2479.19mil,331.664mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D8_L15-1(2496.659mil,356.525mil) on Top Layer And Track (2510.719mil,379.417mil)(2517.538mil,383.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D8_L15-1(2496.659mil,356.525mil) on Top Layer And Track (2523.514mil,357.255mil)(2530.333mil,361.192mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D8_L15-2(2544.393mil,384.084mil) on Top Layer And Track (2510.719mil,379.417mil)(2517.538mil,383.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D8_L15-2(2544.393mil,384.084mil) on Top Layer And Track (2523.514mil,357.255mil)(2530.333mil,361.192mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D8_L16-1(981.448mil,1433.855mil) on Top Layer And Track (968.653mil,1402.359mil)(968.653mil,1410.233mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D8_L16-1(981.448mil,1433.855mil) on Top Layer And Track (968.653mil,1461.414mil)(994.243mil,1461.414mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D8_L16-1(981.448mil,1433.855mil) on Top Layer And Track (994.243mil,1402.359mil)(994.243mil,1410.233mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D8_L16-2(981.448mil,1378.737mil) on Top Layer And Track (968.653mil,1402.359mil)(968.653mil,1410.233mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D8_L16-2(981.448mil,1378.737mil) on Top Layer And Track (994.243mil,1402.359mil)(994.243mil,1410.233mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D9_L11-1(2755.457mil,4593.475mil) on Top Layer And Track (2721.783mil,4588.808mil)(2728.602mil,4592.745mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D9_L11-1(2755.457mil,4593.475mil) on Top Layer And Track (2734.578mil,4566.646mil)(2741.397mil,4570.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D9_L11-1(2755.457mil,4593.475mil) on Top Layer And Track (2772.926mil,4618.336mil)(2785.721mil,4596.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D9_L11-2(2707.723mil,4565.916mil) on Top Layer And Track (2721.783mil,4588.808mil)(2728.602mil,4592.745mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D9_L11-2(2707.723mil,4565.916mil) on Top Layer And Track (2734.578mil,4566.646mil)(2741.397mil,4570.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D9_L12-1(981.734mil,3726.145mil) on Top Layer And Track (968.938mil,3694.649mil)(968.938mil,3702.523mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D9_L12-1(981.734mil,3726.145mil) on Top Layer And Track (968.938mil,3753.704mil)(994.529mil,3753.704mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.867mil < 10mil) Between Pad D9_L12-1(981.734mil,3726.145mil) on Top Layer And Track (994.529mil,3694.649mil)(994.529mil,3702.523mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D9_L12-2(981.734mil,3671.027mil) on Top Layer And Track (968.938mil,3694.649mil)(968.938mil,3702.523mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D9_L12-2(981.734mil,3671.027mil) on Top Layer And Track (994.529mil,3694.649mil)(994.529mil,3702.523mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D9_L13-1(4626.3mil,3781.927mil) on Top Layer And Track (4592.626mil,3777.26mil)(4599.445mil,3781.197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D9_L13-1(4626.3mil,3781.927mil) on Top Layer And Track (4605.421mil,3755.098mil)(4612.24mil,3759.035mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D9_L13-1(4626.3mil,3781.927mil) on Top Layer And Track (4643.769mil,3806.788mil)(4656.564mil,3784.625mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D9_L13-2(4578.566mil,3754.368mil) on Top Layer And Track (4592.626mil,3777.26mil)(4599.445mil,3781.197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D9_L13-2(4578.566mil,3754.368mil) on Top Layer And Track (4605.421mil,3755.098mil)(4612.24mil,3759.035mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D9_L14-1(4366.831mil,1618.006mil) on Top Layer And Track (4333.157mil,1622.673mil)(4339.976mil,1618.736mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D9_L14-1(4366.831mil,1618.006mil) on Top Layer And Track (4345.952mil,1644.835mil)(4352.771mil,1640.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D9_L14-1(4366.831mil,1618.006mil) on Top Layer And Track (4384.3mil,1593.145mil)(4397.095mil,1615.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D9_L14-2(4319.097mil,1645.565mil) on Top Layer And Track (4333.157mil,1622.673mil)(4339.976mil,1618.736mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D9_L14-2(4319.097mil,1645.565mil) on Top Layer And Track (4345.952mil,1644.835mil)(4352.771mil,1640.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad D9_L15-1(2625mil,612.441mil) on Top Layer And Track (2612.205mil,584.882mil)(2637.795mil,584.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D9_L15-1(2625mil,612.441mil) on Top Layer And Track (2612.205mil,636.063mil)(2612.205mil,643.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D9_L15-1(2625mil,612.441mil) on Top Layer And Track (2637.795mil,636.063mil)(2637.795mil,643.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D9_L15-2(2625mil,667.559mil) on Top Layer And Track (2612.205mil,636.063mil)(2612.205mil,643.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D9_L15-2(2625mil,667.559mil) on Top Layer And Track (2637.795mil,636.063mil)(2637.795mil,643.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad D9_L16-1(985mil,1519.871mil) on Top Layer And Track (972.205mil,1492.312mil)(997.795mil,1492.312mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D9_L16-1(985mil,1519.871mil) on Top Layer And Track (972.205mil,1543.493mil)(972.205mil,1551.368mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D9_L16-1(985mil,1519.871mil) on Top Layer And Track (997.795mil,1543.493mil)(997.795mil,1551.368mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D9_L16-2(985mil,1574.989mil) on Top Layer And Track (972.205mil,1543.493mil)(972.205mil,1551.368mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D9_L16-2(985mil,1574.989mil) on Top Layer And Track (997.795mil,1543.493mil)(997.795mil,1551.368mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.51mil < 10mil) Between Pad J1-0(2575mil,1720mil) on Bottom Layer And Track (2529.724mil,1643.228mil)(2539.567mil,1643.228mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.51mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad J1-0(2575mil,1720mil) on Bottom Layer And Track (2539.567mil,1643.228mil)(2884.055mil,1643.228mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad J1-0(2838.78mil,1720mil) on Bottom Layer And Track (2539.567mil,1643.228mil)(2884.055mil,1643.228mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad J1-1(2746.26mil,1938.504mil) on Bottom Layer And Track (2628.15mil,2017.244mil)(2785.63mil,2017.244mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad J1-2(2667.52mil,1938.504mil) on Bottom Layer And Track (2628.15mil,2017.244mil)(2785.63mil,2017.244mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.294mil < 10mil) Between Pad J8-SHIELD(2805.365mil,459.367mil) on Multi-Layer And Track (2706.681mil,504.977mil)(2765.803mil,470.843mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.294mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.662mil < 10mil) Between Pad J8-SHIELD(2943.16mil,698.035mil) on Multi-Layer And Track (2854.319mil,760.693mil)(2913.44mil,726.559mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.662mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R1-1(1765mil,2500.472mil) on Bottom Layer And Track (1751.22mil,2524.094mil)(1751.22mil,2535.905mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R1-1(1765mil,2500.472mil) on Bottom Layer And Track (1778.78mil,2524.094mil)(1778.78mil,2535.905mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R1-2(1765mil,2559.528mil) on Bottom Layer And Track (1751.22mil,2524.094mil)(1751.22mil,2535.905mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R1-2(1765mil,2559.528mil) on Bottom Layer And Track (1778.78mil,2524.094mil)(1778.78mil,2535.905mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.736mil < 10mil) Between Pad R2-1(3003.508mil,2318.819mil) on Bottom Layer And Track (3005.279mil,2295.197mil)(3068.271mil,2295.197mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.736mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.736mil < 10mil) Between Pad R2-4(3003.508mil,2421.181mil) on Bottom Layer And Track (3005.279mil,2444.803mil)(3068.271mil,2444.803mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.736mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.736mil < 10mil) Between Pad R2-5(3070.043mil,2421.181mil) on Bottom Layer And Track (3005.279mil,2444.803mil)(3068.271mil,2444.803mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.736mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.736mil < 10mil) Between Pad R2-8(3070.043mil,2318.819mil) on Bottom Layer And Track (3005.279mil,2295.197mil)(3068.271mil,2295.197mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.736mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.736mil < 10mil) Between Pad R3-1(3001.732mil,2704.118mil) on Bottom Layer And Track (3003.504mil,2680.496mil)(3066.496mil,2680.496mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.736mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.736mil < 10mil) Between Pad R3-4(3001.732mil,2806.48mil) on Bottom Layer And Track (3003.504mil,2830.102mil)(3066.496mil,2830.102mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.736mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.736mil < 10mil) Between Pad R3-5(3068.268mil,2806.48mil) on Bottom Layer And Track (3003.504mil,2830.102mil)(3066.496mil,2830.102mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.736mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.736mil < 10mil) Between Pad R3-8(3068.268mil,2704.118mil) on Bottom Layer And Track (3003.504mil,2680.496mil)(3066.496mil,2680.496mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.736mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.736mil < 10mil) Between Pad R4-1(3003.504mil,2508.526mil) on Bottom Layer And Track (3005.276mil,2484.904mil)(3068.268mil,2484.904mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.736mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.736mil < 10mil) Between Pad R4-4(3003.504mil,2610.888mil) on Bottom Layer And Track (3005.276mil,2634.51mil)(3068.268mil,2634.51mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.736mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.736mil < 10mil) Between Pad R4-5(3070.039mil,2610.888mil) on Bottom Layer And Track (3005.276mil,2634.51mil)(3068.268mil,2634.51mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.736mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.736mil < 10mil) Between Pad R4-8(3070.039mil,2508.526mil) on Bottom Layer And Track (3005.276mil,2484.904mil)(3068.268mil,2484.904mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.736mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R5-1(2745.463mil,2190mil) on Bottom Layer And Track (2710.03mil,2176.22mil)(2721.841mil,2176.22mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R5-1(2745.463mil,2190mil) on Bottom Layer And Track (2710.03mil,2203.78mil)(2721.841mil,2203.78mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R5-2(2686.408mil,2190mil) on Bottom Layer And Track (2710.03mil,2176.22mil)(2721.841mil,2176.22mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R5-2(2686.408mil,2190mil) on Bottom Layer And Track (2710.03mil,2203.78mil)(2721.841mil,2203.78mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R6-1(2742.978mil,2290mil) on Bottom Layer And Track (2707.545mil,2276.22mil)(2719.356mil,2276.22mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R6-1(2742.978mil,2290mil) on Bottom Layer And Track (2707.545mil,2303.78mil)(2719.356mil,2303.78mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R6-2(2683.923mil,2290mil) on Bottom Layer And Track (2707.545mil,2276.22mil)(2719.356mil,2276.22mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R6-2(2683.923mil,2290mil) on Bottom Layer And Track (2707.545mil,2303.78mil)(2719.356mil,2303.78mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R7-1(2685.283mil,2241.684mil) on Bottom Layer And Track (2708.905mil,2227.905mil)(2720.716mil,2227.905mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R7-1(2685.283mil,2241.684mil) on Bottom Layer And Track (2708.905mil,2255.464mil)(2720.716mil,2255.464mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R7-2(2744.338mil,2241.684mil) on Bottom Layer And Track (2708.905mil,2227.905mil)(2720.716mil,2227.905mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R7-2(2744.338mil,2241.684mil) on Bottom Layer And Track (2708.905mil,2255.464mil)(2720.716mil,2255.464mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R8-1(2741.707mil,415.313mil) on Bottom Layer And Track (2706.274mil,401.534mil)(2718.085mil,401.534mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R8-1(2741.707mil,415.313mil) on Bottom Layer And Track (2706.274mil,429.093mil)(2718.085mil,429.093mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R8-2(2682.652mil,415.313mil) on Bottom Layer And Track (2706.274mil,401.534mil)(2718.085mil,401.534mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R8-2(2682.652mil,415.313mil) on Bottom Layer And Track (2706.274mil,429.093mil)(2718.085mil,429.093mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad SW2-A(2013.386mil,1779.016mil) on Bottom Layer And Track (2040mil,1717.441mil)(2040mil,2037.441mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad SW2-B(2013.386mil,1975.866mil) on Bottom Layer And Track (2040mil,1717.441mil)(2040mil,2037.441mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad SW2-OUT(2186.614mil,1877.441mil) on Bottom Layer And Track (2160mil,1717.441mil)(2160mil,2037.441mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.851mil < 10mil) Between Pad U3-3(2434.54mil,1812.222mil) on Bottom Layer And Text "U3" (2465mil,1773.02mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.851mil]
Rule Violations :816

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
   Violation between Net Antennae: Track (1031.225mil,1801.83mil)(1161.128mil,1876.83mil) on Top Layer 
   Violation between Net Antennae: Track (1031.23mil,1951.25mil)(1031.73mil,2045.836mil) on Top Layer 
   Violation between Net Antennae: Track (1032.621mil,3449.936mil)(1162.525mil,3374.936mil) on Top Layer 
   Violation between Net Antennae: Track (1032.627mil,3300.516mil)(1033.126mil,3205.929mil) on Top Layer 
   Violation between Net Antennae: Track (1093.553mil,1915.705mil)(1094.213mil,2040.703mil) on Top Layer 
   Violation between Net Antennae: Track (1094.949mil,3336.06mil)(1095.609mil,3211.062mil) on Top Layer 
   Violation between Net Antennae: Track (1112.89mil,1660.381mil)(1242.793mil,1735.381mil) on Top Layer 
   Violation between Net Antennae: Track (1114.286mil,3591.384mil)(1244.19mil,3516.384mil) on Top Layer 
   Violation between Net Antennae: Track (1134.42mil,1594.922mil)(1242.673mil,1657.422mil) on Top Layer 
   Violation between Net Antennae: Track (1135.816mil,3656.843mil)(1244.069mil,3594.343mil) on Top Layer 
   Violation between Net Antennae: Track (1160.124mil,1538.236mil)(1242.294mil,1585.677mil) on Top Layer 
   Violation between Net Antennae: Track (1161.128mil,1876.83mil)(1161.92mil,2026.827mil) on Top Layer 
   Violation between Net Antennae: Track (1161.521mil,3713.53mil)(1243.691mil,3666.089mil) on Top Layer 
   Violation between Net Antennae: Track (1162.525mil,3374.936mil)(1163.317mil,3224.938mil) on Top Layer 
   Violation between Net Antennae: Track (1177.241mil,1473.804mil)(1242.193mil,1511.304mil) on Top Layer 
   Violation between Net Antennae: Track (1178.637mil,3777.961mil)(1243.589mil,3740.461mil) on Top Layer 
   Violation between Net Antennae: Track (1198.494mil,1410.972mil)(1241.795mil,1435.972mil) on Top Layer 
   Violation between Net Antennae: Track (1199.89mil,3840.794mil)(1243.191mil,3815.794mil) on Top Layer 
   Violation between Net Antennae: Track (1212.881mil,3888.412mil)(1243.191mil,3870.912mil) on Top Layer 
   Violation between Net Antennae: Track (1212.902mil,2146.149mil)(1243.305mil,2128.809mil) on Top Layer 
   Violation between Net Antennae: Track (1213.24mil,3103.784mil)(1243.643mil,3121.124mil) on Top Layer 
   Violation between Net Antennae: Track (1241.61mil,1345.854mil)(1241.795mil,1380.853mil) on Top Layer 
   Violation between Net Antennae: Track (1241.795mil,1380.853mil)(1272.198mil,1363.514mil) on Top Layer 
   Violation between Net Antennae: Track (1241.795mil,1435.972mil)(1285.227mil,1411.2mil) on Top Layer 
   Violation between Net Antennae: Track (1242.193mil,1511.304mil)(1307.342mil,1474.148mil) on Top Layer 
   Violation between Net Antennae: Track (1242.294mil,1585.677mil)(1324.458mil,1538.816mil) on Top Layer 
   Violation between Net Antennae: Track (1242.673mil,1657.422mil)(1351.255mil,1595.494mil) on Top Layer 
   Violation between Net Antennae: Track (1242.793mil,1735.381mil)(1373.091mil,1661.068mil) on Top Layer 
   Violation between Net Antennae: Track (1243.191mil,3815.794mil)(1286.624mil,3840.565mil) on Top Layer 
   Violation between Net Antennae: Track (1243.191mil,3870.912mil)(1273.594mil,3888.251mil) on Top Layer 
   Violation between Net Antennae: Track (1243.305mil,2128.809mil)(1243.489mil,2163.808mil) on Top Layer 
   Violation between Net Antennae: Track (1243.589mil,3740.461mil)(1308.738mil,3777.617mil) on Top Layer 
   Violation between Net Antennae: Track (1243.643mil,3121.124mil)(1243.828mil,3086.124mil) on Top Layer 
   Violation between Net Antennae: Track (1243.691mil,3666.089mil)(1325.855mil,3712.95mil) on Top Layer 
   Violation between Net Antennae: Track (1244.07mil,3594.343mil)(1352.651mil,3656.271mil) on Top Layer 
   Violation between Net Antennae: Track (1244.19mil,3516.384mil)(1374.488mil,3590.697mil) on Top Layer 
   Violation between Net Antennae: Track (1247.737mil,2076.25mil)(1291.038mil,2101.25mil) on Top Layer 
   Violation between Net Antennae: Track (1248.075mil,3173.683mil)(1291.377mil,3148.683mil) on Top Layer 
   Violation between Net Antennae: Track (1291.038mil,2101.25mil)(1291.302mil,2151.249mil) on Top Layer 
   Violation between Net Antennae: Track (1291.377mil,3148.683mil)(1291.641mil,3098.684mil) on Top Layer 
   Violation between Net Antennae: Track (1291.525mil,2026.428mil)(1356.477mil,2063.928mil) on Top Layer 
   Violation between Net Antennae: Track (1291.864mil,3223.505mil)(1356.816mil,3186.005mil) on Top Layer 
   Violation between Net Antennae: Track (1338.766mil,1979.389mil)(1420.936mil,2026.83mil) on Top Layer 
   Violation between Net Antennae: Track (1339.104mil,3270.544mil)(1421.275mil,3223.103mil) on Top Layer 
   Violation between Net Antennae: Track (1356.477mil,2063.928mil)(1356.873mil,2138.927mil) on Top Layer 
   Violation between Net Antennae: Track (1356.816mil,3186.005mil)(1357.212mil,3111.006mil) on Top Layer 
   Violation between Net Antennae: Track (1420.936mil,2026.83mil)(1421.436mil,2121.416mil) on Top Layer 
   Violation between Net Antennae: Track (1421.275mil,3223.103mil)(1421.774mil,3128.516mil) on Top Layer 
   Violation between Net Antennae: Track (1421.489mil,1836.108mil)(1501.208mil,1882.134mil) on Top Layer 
   Violation between Net Antennae: Track (1421.828mil,3413.825mil)(1503.998mil,3366.383mil) on Top Layer 
   Violation between Net Antennae: Track (1438.606mil,1771.677mil)(1503.558mil,1809.177mil) on Top Layer 
   Violation between Net Antennae: Track (1438.944mil,3478.256mil)(1503.896mil,3440.756mil) on Top Layer 
   Violation between Net Antennae: Track (1459.859mil,1708.844mil)(1503.16mil,1733.844mil) on Top Layer 
   Violation between Net Antennae: Track (1460.197mil,3541.088mil)(1503.498mil,3516.088mil) on Top Layer 
   Violation between Net Antennae: Track (1502.975mil,1643.726mil)(1503.16mil,1678.726mil) on Top Layer 
   Violation between Net Antennae: Track (1503.16mil,1678.726mil)(1533.563mil,1661.386mil) on Top Layer 
   Violation between Net Antennae: Track (1503.16mil,1733.844mil)(1546.593mil,1709.073mil) on Top Layer 
   Violation between Net Antennae: Track (1503.314mil,3606.206mil)(1503.498mil,3571.207mil) on Top Layer 
   Violation between Net Antennae: Track (1503.498mil,3516.088mil)(1546.931mil,3540.86mil) on Top Layer 
   Violation between Net Antennae: Track (1503.498mil,3571.207mil)(1533.901mil,3588.546mil) on Top Layer 
   Violation between Net Antennae: Track (1503.558mil,1809.177mil)(1568.707mil,1772.02mil) on Top Layer 
   Violation between Net Antennae: Track (1503.896mil,3440.756mil)(1569.045mil,3477.912mil) on Top Layer 
   Violation between Net Antennae: Track (1503.998mil,3366.383mil)(1586.162mil,3413.244mil) on Top Layer 
   Violation between Net Antennae: Track (1508.107mil,1881.013mil)(1585.824mil,1836.688mil) on Top Layer 
   Violation between Net Antennae: Track (2207.644mil,4426.385mil)(2237.862mil,4444.044mil) on Top Layer 
   Violation between Net Antennae: Track (2207.644mil,4461.704mil)(2237.862mil,4444.044mil) on Top Layer 
   Violation between Net Antennae: Track (2207.644mil,788.296mil)(2237.862mil,805.956mil) on Top Layer 
   Violation between Net Antennae: Track (2207.644mil,823.615mil)(2237.862mil,805.956mil) on Top Layer 
   Violation between Net Antennae: Track (2242.427mil,4391.257mil)(2285.596mil,4416.485mil) on Top Layer 
   Violation between Net Antennae: Track (2242.427mil,858.743mil)(2285.596mil,833.514mil) on Top Layer 
   Violation between Net Antennae: Track (2285.596mil,4416.485mil)(2285.596mil,4466.485mil) on Top Layer 
   Violation between Net Antennae: Track (2285.596mil,783.514mil)(2285.596mil,833.514mil) on Top Layer 
   Violation between Net Antennae: Track (2285.884mil,4340.632mil)(2350.637mil,4378.475mil) on Top Layer 
   Violation between Net Antennae: Track (2285.884mil,909.368mil)(2350.637mil,871.525mil) on Top Layer 
   Violation between Net Antennae: Track (2333.329mil,4293.475mil)(2414.994mil,4341.201mil) on Top Layer 
   Violation between Net Antennae: Track (2333.329mil,956.525mil)(2414.994mil,908.799mil) on Top Layer 
   Violation between Net Antennae: Track (2334.927mil,1163.581mil)(2365.145mil,1181.241mil) on Top Layer 
   Violation between Net Antennae: Track (2334.927mil,1198.9mil)(2365.145mil,1181.241mil) on Top Layer 
   Violation between Net Antennae: Track (2334.927mil,4051.1mil)(2365.145mil,4068.759mil) on Top Layer 
   Violation between Net Antennae: Track (2334.927mil,4086.419mil)(2365.145mil,4068.759mil) on Top Layer 
   Violation between Net Antennae: Track (2335.985mil,4652.91mil)(2366.203mil,4670.57mil) on Top Layer 
   Violation between Net Antennae: Track (2335.985mil,4688.23mil)(2366.203mil,4670.57mil) on Top Layer 
   Violation between Net Antennae: Track (2335.985mil,561.77mil)(2366.203mil,579.43mil) on Top Layer 
   Violation between Net Antennae: Track (2335.985mil,597.09mil)(2366.203mil,579.43mil) on Top Layer 
   Violation between Net Antennae: Track (2350.637mil,4378.475mil)(2350.637mil,4453.475mil) on Top Layer 
   Violation between Net Antennae: Track (2350.637mil,796.525mil)(2350.637mil,871.525mil) on Top Layer 
   Violation between Net Antennae: Track (2369.016mil,1008.071mil)(2476.938mil,945mil) on Top Layer 
   Violation between Net Antennae: Track (2369.016mil,4241.929mil)(2476.938mil,4305mil) on Top Layer 
   Violation between Net Antennae: Track (2369.71mil,1234.028mil)(2412.878mil,1208.8mil) on Top Layer 
   Violation between Net Antennae: Track (2369.71mil,4015.972mil)(2412.878mil,4041.2mil) on Top Layer 
   Violation between Net Antennae: Track (2370.768mil,4617.783mil)(2413.936mil,4643.011mil) on Top Layer 
   Violation between Net Antennae: Track (2370.768mil,632.217mil)(2413.936mil,606.989mil) on Top Layer 
   Violation between Net Antennae: Track (2412.878mil,1158.8mil)(2412.878mil,1208.8mil) on Top Layer 
   Violation between Net Antennae: Track (2412.878mil,4041.2mil)(2412.878mil,4091.2mil) on Top Layer 
   Violation between Net Antennae: Track (2413.166mil,1284.653mil)(2477.919mil,1246.81mil) on Top Layer 
   Violation between Net Antennae: Track (2413.166mil,3965.347mil)(2477.919mil,4003.19mil) on Top Layer 
   Violation between Net Antennae: Track (2413.936mil,4643.011mil)(2413.936mil,4693.011mil) on Top Layer 
   Violation between Net Antennae: Track (2413.936mil,556.989mil)(2413.936mil,606.989mil) on Top Layer 
   Violation between Net Antennae: Track (2414.224mil,4567.158mil)(2478.977mil,4605mil) on Top Layer 
   Violation between Net Antennae: Track (2414.224mil,682.842mil)(2478.977mil,645mil) on Top Layer 
   Violation between Net Antennae: Track (2414.887mil,1059.769mil)(2544.393mil,984.084mil) on Top Layer 
   Violation between Net Antennae: Track (2414.887mil,4190.231mil)(2544.393mil,4265.916mil) on Top Layer 
   Violation between Net Antennae: Track (2414.994mil,4341.201mil)(2414.994mil,4436.083mil) on Top Layer 
   Violation between Net Antennae: Track (2414.994mil,813.917mil)(2414.994mil,908.799mil) on Top Layer 
   Violation between Net Antennae: Track (2460.612mil,1331.81mil)(2542.277mil,1284.084mil) on Top Layer 
   Violation between Net Antennae: Track (2460.612mil,3918.19mil)(2542.277mil,3965.916mil) on Top Layer 
   Violation between Net Antennae: Track (2461.67mil,4520mil)(2543.335mil,4567.726mil) on Top Layer 
   Violation between Net Antennae: Track (2461.67mil,730mil)(2543.335mil,682.274mil) on Top Layer 
   Violation between Net Antennae: Track (2466.441mil,338.865mil)(2496.659mil,356.525mil) on Top Layer 
   Violation between Net Antennae: Track (2466.441mil,374.185mil)(2496.659mil,356.525mil) on Top Layer 
   Violation between Net Antennae: Track (2466.441mil,4875.815mil)(2496.659mil,4893.475mil) on Top Layer 
   Violation between Net Antennae: Track (2466.441mil,4911.135mil)(2496.659mil,4893.475mil) on Top Layer 
   Violation between Net Antennae: Track (2476.938mil,4305mil)(2476.938mil,4430mil) on Top Layer 
   Violation between Net Antennae: Track (2477.919mil,1171.81mil)(2477.919mil,1246.81mil) on Top Layer 
   Violation between Net Antennae: Track (2477.919mil,4003.19mil)(2477.919mil,4078.19mil) on Top Layer 
   Violation between Net Antennae: Track (2478.977mil,4605mil)(2478.977mil,4680mil) on Top Layer 
   Violation between Net Antennae: Track (2501.224mil,409.312mil)(2544.393mil,384.084mil) on Top Layer 
   Violation between Net Antennae: Track (2501.224mil,4840.688mil)(2544.393mil,4865.916mil) on Top Layer 
   Violation between Net Antennae: Track (2542.277mil,1189.203mil)(2542.277mil,1284.084mil) on Top Layer 
   Violation between Net Antennae: Track (2542.277mil,3965.916mil)(2542.277mil,4060.798mil) on Top Layer 
   Violation between Net Antennae: Track (2543.335mil,4567.726mil)(2543.335mil,4662.608mil) on Top Layer 
   Violation between Net Antennae: Track (2543.335mil,587.392mil)(2543.335mil,682.274mil) on Top Layer 
   Violation between Net Antennae: Track (2544.393mil,334.084mil)(2544.393mil,384.084mil) on Top Layer 
   Violation between Net Antennae: Track (2544.393mil,4265.916mil)(2544.393mil,4415.916mil) on Top Layer 
   Violation between Net Antennae: Track (2544.393mil,4865.916mil)(2544.393mil,4915.916mil) on Top Layer 
   Violation between Net Antennae: Track (2544.393mil,834.084mil)(2544.393mil,984.084mil) on Top Layer 
   Violation between Net Antennae: Track (2705.607mil,334.084mil)(2705.607mil,384.084mil) on Top Layer 
   Violation between Net Antennae: Track (2705.607mil,4865.916mil)(2705.607mil,4915.916mil) on Top Layer 
   Violation between Net Antennae: Track (2706.665mil,4572.726mil)(2706.665mil,4667.608mil) on Top Layer 
   Violation between Net Antennae: Track (2706.665mil,582.392mil)(2706.665mil,677.274mil) on Top Layer 
   Violation between Net Antennae: Track (2707.184mil,4864.994mil)(2748.776mil,4840.688mil) on Top Layer 
   Violation between Net Antennae: Track (2707.723mil,1189.203mil)(2707.723mil,1284.084mil) on Top Layer 
   Violation between Net Antennae: Track (2707.723mil,1284.084mil)(2789.388mil,1331.81mil) on Top Layer 
   Violation between Net Antennae: Track (2707.723mil,3965.916mil)(2707.723mil,4060.798mil) on Top Layer 
   Violation between Net Antennae: Track (2707.723mil,3965.916mil)(2789.388mil,3918.19mil) on Top Layer 
   Violation between Net Antennae: Track (2707.723mil,4265.916mil)(2837.229mil,4190.231mil) on Top Layer 
   Violation between Net Antennae: Track (2707.723mil,4305mil)(2707.723mil,4415.916mil) on Top Layer 
   Violation between Net Antennae: Track (2707.723mil,834.084mil)(2707.723mil,984.084mil) on Top Layer 
   Violation between Net Antennae: Track (2707.723mil,984.084mil)(2837.229mil,1059.769mil) on Top Layer 
   Violation between Net Antennae: Track (2710.42mil,4570.531mil)(2788.33mil,4525mil) on Top Layer 
   Violation between Net Antennae: Track (2710.42mil,679.469mil)(2788.33mil,725mil) on Top Layer 
   Violation between Net Antennae: Track (2754.918mil,355.603mil)(2783.559mil,338.865mil) on Top Layer 
   Violation between Net Antennae: Track (2754.918mil,357.447mil)(2783.559mil,374.185mil) on Top Layer 
   Violation between Net Antennae: Track (2754.918mil,4892.553mil)(2783.559mil,4875.815mil) on Top Layer 
   Violation between Net Antennae: Track (2754.918mil,4894.397mil)(2783.559mil,4911.135mil) on Top Layer 
   Violation between Net Antennae: Track (2771.023mil,4610mil)(2771.023mil,4685mil) on Top Layer 
   Violation between Net Antennae: Track (2772.081mil,1171.81mil)(2772.081mil,1246.81mil) on Top Layer 
   Violation between Net Antennae: Track (2772.081mil,1246.81mil)(2836.834mil,1284.653mil) on Top Layer 
   Violation between Net Antennae: Track (2772.081mil,4003.19mil)(2772.081mil,4078.19mil) on Top Layer 
   Violation between Net Antennae: Track (2772.081mil,4003.19mil)(2836.834mil,3965.347mil) on Top Layer 
   Violation between Net Antennae: Track (2775.178mil,4305mil)(2775.178mil,4430mil) on Top Layer 
   Violation between Net Antennae: Track (2775.178mil,4305mil)(2883.1mil,4241.929mil) on Top Layer 
   Violation between Net Antennae: Track (2775.178mil,820mil)(2775.178mil,945mil) on Top Layer 
   Violation between Net Antennae: Track (2775.178mil,945mil)(2883.1mil,1008.071mil) on Top Layer 
   Violation between Net Antennae: Track (2777.378mil,4606.286mil)(2835.776mil,4572.158mil) on Top Layer 
   Violation between Net Antennae: Track (2777.378mil,643.714mil)(2835.776mil,677.842mil) on Top Layer 
   Violation between Net Antennae: Track (2836.064mil,4648.011mil)(2836.064mil,4698.011mil) on Top Layer 
   Violation between Net Antennae: Track (2836.064mil,551.989mil)(2836.064mil,601.989mil) on Top Layer 
   Violation between Net Antennae: Track (2837.122mil,1158.8mil)(2837.122mil,1208.8mil) on Top Layer 
   Violation between Net Antennae: Track (2837.122mil,1208.8mil)(2880.29mil,1234.028mil) on Top Layer 
   Violation between Net Antennae: Track (2837.122mil,4041.2mil)(2837.122mil,4091.2mil) on Top Layer 
   Violation between Net Antennae: Track (2837.122mil,4041.2mil)(2880.29mil,4015.972mil) on Top Layer 
   Violation between Net Antennae: Track (2837.122mil,4341.201mil)(2837.122mil,4436.083mil) on Top Layer 
   Violation between Net Antennae: Track (2837.122mil,4341.201mil)(2918.787mil,4293.475mil) on Top Layer 
   Violation between Net Antennae: Track (2837.122mil,813.917mil)(2837.122mil,908.799mil) on Top Layer 
   Violation between Net Antennae: Track (2837.122mil,908.799mil)(2918.787mil,956.525mil) on Top Layer 
   Violation between Net Antennae: Track (2839.819mil,4645.816mil)(2879.232mil,4622.783mil) on Top Layer 
   Violation between Net Antennae: Track (2839.819mil,604.184mil)(2879.232mil,627.217mil) on Top Layer 
   Violation between Net Antennae: Track (2883.797mil,574.43mil)(2914.015mil,556.77mil) on Top Layer 
   Violation between Net Antennae: Track (2884.855mil,1181.241mil)(2915.073mil,1163.581mil) on Top Layer 
   Violation between Net Antennae: Track (2884.855mil,1181.241mil)(2915.073mil,1198.9mil) on Top Layer 
   Violation between Net Antennae: Track (2884.855mil,4068.759mil)(2915.073mil,4051.1mil) on Top Layer 
   Violation between Net Antennae: Track (2884.855mil,4068.759mil)(2915.073mil,4086.419mil) on Top Layer 
   Violation between Net Antennae: Track (2887.553mil,4673.375mil)(2914.015mil,4657.91mil) on Top Layer 
   Violation between Net Antennae: Track (2887.553mil,4673.375mil)(2914.015mil,4688.84mil) on Top Layer 
   Violation between Net Antennae: Track (2887.553mil,576.625mil)(2914.015mil,592.09mil) on Top Layer 
   Violation between Net Antennae: Track (2901.479mil,4378.475mil)(2901.479mil,4453.475mil) on Top Layer 
   Violation between Net Antennae: Track (2901.479mil,4378.475mil)(2966.232mil,4340.632mil) on Top Layer 
   Violation between Net Antennae: Track (2901.479mil,796.525mil)(2901.479mil,871.525mil) on Top Layer 
   Violation between Net Antennae: Track (2901.479mil,871.525mil)(2966.232mil,909.368mil) on Top Layer 
   Violation between Net Antennae: Track (2966.52mil,4416.485mil)(2966.52mil,4466.485mil) on Top Layer 
   Violation between Net Antennae: Track (2966.52mil,4416.485mil)(3009.689mil,4391.257mil) on Top Layer 
   Violation between Net Antennae: Track (2966.52mil,783.514mil)(2966.52mil,833.514mil) on Top Layer 
   Violation between Net Antennae: Track (2966.52mil,833.514mil)(3009.689mil,858.743mil) on Top Layer 
   Violation between Net Antennae: Track (3014.254mil,4444.044mil)(3014.254mil,4479.044mil) on Top Layer 
   Violation between Net Antennae: Track (3014.254mil,4444.044mil)(3044.472mil,4426.385mil) on Top Layer 
   Violation between Net Antennae: Track (3014.254mil,805.956mil)(3044.472mil,788.296mil) on Top Layer 
   Violation between Net Antennae: Track (3014.254mil,805.956mil)(3044.472mil,823.615mil) on Top Layer 
   Violation between Net Antennae: Track (3661.306mil,3414.606mil)(3743.47mil,3367.745mil) on Top Layer 
   Violation between Net Antennae: Track (3661.644mil,1835.327mil)(3743.809mil,1882.188mil) on Top Layer 
   Violation between Net Antennae: Track (3678.423mil,3479.274mil)(3743.572mil,3442.117mil) on Top Layer 
   Violation between Net Antennae: Track (3678.761mil,1770.659mil)(3743.91mil,1807.815mil) on Top Layer 
   Violation between Net Antennae: Track (3700.537mil,3542.221mil)(3743.969mil,3517.45mil) on Top Layer 
   Violation between Net Antennae: Track (3700.875mil,1707.711mil)(3744.308mil,1732.483mil) on Top Layer 
   Violation between Net Antennae: Track (3713.566mil,3589.908mil)(3743.969mil,3572.568mil) on Top Layer 
   Violation between Net Antennae: Track (3713.905mil,1660.025mil)(3744.308mil,1677.364mil) on Top Layer 
   Violation between Net Antennae: Track (3743.47mil,3367.745mil)(3825.64mil,3415.186mil) on Top Layer 
   Violation between Net Antennae: Track (3743.572mil,3442.117mil)(3808.523mil,3479.617mil) on Top Layer 
   Violation between Net Antennae: Track (3743.809mil,1882.188mil)(3825.979mil,1834.747mil) on Top Layer 
   Violation between Net Antennae: Track (3743.91mil,1807.815mil)(3808.862mil,1770.315mil) on Top Layer 
   Violation between Net Antennae: Track (3743.969mil,3517.45mil)(3787.271mil,3542.45mil) on Top Layer 
   Violation between Net Antennae: Track (3743.969mil,3572.568mil)(3744.154mil,3607.568mil) on Top Layer 
   Violation between Net Antennae: Track (3744.308mil,1677.364mil)(3744.493mil,1642.365mil) on Top Layer 
   Violation between Net Antennae: Track (3744.308mil,1732.483mil)(3787.609mil,1707.483mil) on Top Layer 
   Violation between Net Antennae: Track (3825.694mil,3129.878mil)(3826.193mil,3224.465mil) on Top Layer 
   Violation between Net Antennae: Track (3826.032mil,2120.055mil)(3826.532mil,2025.468mil) on Top Layer 
   Violation between Net Antennae: Track (3826.193mil,3224.465mil)(3908.363mil,3271.906mil) on Top Layer 
   Violation between Net Antennae: Track (3826.532mil,2025.468mil)(3908.702mil,1978.027mil) on Top Layer 
   Violation between Net Antennae: Track (3872.98mil,3592.059mil)(4003.278mil,3517.745mil) on Top Layer 
   Violation between Net Antennae: Track (3874.376mil,1659.707mil)(4004.674mil,1734.02mil) on Top Layer 
   Violation between Net Antennae: Track (3890.256mil,3112.368mil)(3890.652mil,3187.367mil) on Top Layer 
   Violation between Net Antennae: Track (3890.595mil,2137.565mil)(3890.991mil,2062.566mil) on Top Layer 
   Violation between Net Antennae: Track (3890.652mil,3187.367mil)(3955.604mil,3224.867mil) on Top Layer 
   Violation between Net Antennae: Track (3890.991mil,2062.566mil)(3955.943mil,2025.066mil) on Top Layer 
   Violation between Net Antennae: Track (3894.817mil,3657.633mil)(4003.398mil,3595.705mil) on Top Layer 
   Violation between Net Antennae: Track (3896.213mil,1594.132mil)(4004.795mil,1656.06mil) on Top Layer 
   Violation between Net Antennae: Track (3921.613mil,3714.311mil)(4003.777mil,3667.45mil) on Top Layer 
   Violation between Net Antennae: Track (3923.009mil,1537.454mil)(4005.174mil,1584.315mil) on Top Layer 
   Violation between Net Antennae: Track (3938.73mil,3778.979mil)(4003.879mil,3741.823mil) on Top Layer 
   Violation between Net Antennae: Track (3940.126mil,1472.786mil)(4005.275mil,1509.943mil) on Top Layer 
   Violation between Net Antennae: Track (3955.827mil,3100.045mil)(3956.091mil,3150.045mil) on Top Layer 
   Violation between Net Antennae: Track (3956.091mil,3150.045mil)(3999.392mil,3175.045mil) on Top Layer 
   Violation between Net Antennae: Track (3956.166mil,2149.887mil)(3956.43mil,2099.888mil) on Top Layer 
   Violation between Net Antennae: Track (3956.43mil,2099.888mil)(3999.731mil,2074.888mil) on Top Layer 
   Violation between Net Antennae: Track (3960.844mil,3841.926mil)(4004.276mil,3817.155mil) on Top Layer 
   Violation between Net Antennae: Track (3962.24mil,1409.839mil)(4005.673mil,1434.61mil) on Top Layer 
   Violation between Net Antennae: Track (3973.874mil,3889.613mil)(4004.276mil,3872.273mil) on Top Layer 
   Violation between Net Antennae: Track (3975.27mil,1362.152mil)(4005.673mil,1379.492mil) on Top Layer 
   Violation between Net Antennae: Track (4003.278mil,3517.745mil)(4133.182mil,3592.745mil) on Top Layer 
   Violation between Net Antennae: Track (4003.398mil,3595.705mil)(4111.651mil,3658.205mil) on Top Layer 
   Violation between Net Antennae: Track (4003.64mil,3087.486mil)(4003.825mil,3122.485mil) on Top Layer 
   Violation between Net Antennae: Track (4003.777mil,3667.45mil)(4085.947mil,3714.891mil) on Top Layer 
   Violation between Net Antennae: Track (4003.825mil,3122.485mil)(4034.228mil,3105.146mil) on Top Layer 
   Violation between Net Antennae: Track (4003.879mil,3741.823mil)(4068.831mil,3779.323mil) on Top Layer 
   Violation between Net Antennae: Track (4003.979mil,2162.447mil)(4004.163mil,2127.447mil) on Top Layer 
   Violation between Net Antennae: Track (4004.163mil,2127.447mil)(4034.566mil,2144.787mil) on Top Layer 
   Violation between Net Antennae: Track (4004.276mil,3817.155mil)(4047.578mil,3842.155mil) on Top Layer 
   Violation between Net Antennae: Track (4004.276mil,3872.273mil)(4004.461mil,3907.273mil) on Top Layer 
   Violation between Net Antennae: Track (4004.674mil,1734.02mil)(4134.578mil,1659.02mil) on Top Layer 
   Violation between Net Antennae: Track (4004.795mil,1656.06mil)(4113.048mil,1593.56mil) on Top Layer 
   Violation between Net Antennae: Track (4005.174mil,1584.315mil)(4087.344mil,1536.874mil) on Top Layer 
   Violation between Net Antennae: Track (4005.275mil,1509.943mil)(4070.227mil,1472.443mil) on Top Layer 
   Violation between Net Antennae: Track (4005.673mil,1379.492mil)(4005.858mil,1344.492mil) on Top Layer 
   Violation between Net Antennae: Track (4005.673mil,1434.61mil)(4048.974mil,1409.61mil) on Top Layer 
   Violation between Net Antennae: Track (4084.151mil,3226.299mil)(4084.943mil,3376.297mil) on Top Layer 
   Violation between Net Antennae: Track (4084.943mil,3376.297mil)(4214.847mil,3451.297mil) on Top Layer 
   Violation between Net Antennae: Track (4085.548mil,2025.466mil)(4086.339mil,1875.468mil) on Top Layer 
   Violation between Net Antennae: Track (4086.339mil,1875.468mil)(4216.243mil,1800.468mil) on Top Layer 
   Violation between Net Antennae: Track (4151.858mil,3212.423mil)(4152.518mil,3337.422mil) on Top Layer 
   Violation between Net Antennae: Track (4152.518mil,3337.422mil)(4260.771mil,3399.922mil) on Top Layer 
   Violation between Net Antennae: Track (4153.255mil,2039.342mil)(4153.915mil,1914.343mil) on Top Layer 
   Violation between Net Antennae: Track (4153.915mil,1914.343mil)(4262.168mil,1851.843mil) on Top Layer 
   Violation between Net Antennae: Track (4183.356mil,1535.338mil)(4265.521mil,1582.199mil) on Top Layer 
   Violation between Net Antennae: Track (4187.348mil,3717.095mil)(4265.734mil,3672.389mil) on Top Layer 
   Violation between Net Antennae: Track (4200.473mil,1470.67mil)(4265.622mil,1507.826mil) on Top Layer 
   Violation between Net Antennae: Track (4204.465mil,3781.763mil)(4263.22mil,3748.253mil) on Top Layer 
   Violation between Net Antennae: Track (4214.342mil,3207.29mil)(4214.841mil,3301.877mil) on Top Layer 
   Violation between Net Antennae: Track (4214.841mil,3301.877mil)(4297.011mil,3349.318mil) on Top Layer 
   Violation between Net Antennae: Track (4215.738mil,2044.475mil)(4216.237mil,1949.888mil) on Top Layer 
   Violation between Net Antennae: Track (4216.237mil,1949.888mil)(4298.408mil,1902.447mil) on Top Layer 
   Violation between Net Antennae: Track (4222.587mil,1407.723mil)(4266.02mil,1432.494mil) on Top Layer 
   Violation between Net Antennae: Track (4226.579mil,3844.71mil)(4266.233mil,3822.094mil) on Top Layer 
   Violation between Net Antennae: Track (4235.617mil,1360.036mil)(4266.02mil,1377.376mil) on Top Layer 
   Violation between Net Antennae: Track (4239.609mil,3892.397mil)(4266.233mil,3877.212mil) on Top Layer 
   Violation between Net Antennae: Track (4265.521mil,1582.199mil)(4347.691mil,1534.758mil) on Top Layer 
   Violation between Net Antennae: Track (4265.622mil,1507.826mil)(4330.574mil,1470.326mil) on Top Layer 
   Violation between Net Antennae: Track (4266.02mil,1377.376mil)(4266.205mil,1342.376mil) on Top Layer 
   Violation between Net Antennae: Track (4266.02mil,1432.494mil)(4309.321mil,1407.494mil) on Top Layer 
   Violation between Net Antennae: Track (4269.512mil,3670.234mil)(4351.682mil,3717.675mil) on Top Layer 
   Violation between Net Antennae: Track (4269.614mil,3744.606mil)(4334.566mil,3782.106mil) on Top Layer 
   Violation between Net Antennae: Track (4270.011mil,3819.939mil)(4313.313mil,3844.939mil) on Top Layer 
   Violation between Net Antennae: Track (4270.011mil,3875.057mil)(4270.196mil,3910.057mil) on Top Layer 
   Violation between Net Antennae: Track (4278.904mil,3189.78mil)(4279.3mil,3264.779mil) on Top Layer 
   Violation between Net Antennae: Track (4279.3mil,3264.779mil)(4344.252mil,3302.279mil) on Top Layer 
   Violation between Net Antennae: Track (4280.3mil,2061.985mil)(4280.696mil,1986.986mil) on Top Layer 
   Violation between Net Antennae: Track (4280.696mil,1986.986mil)(4345.648mil,1949.486mil) on Top Layer 
   Violation between Net Antennae: Track (4344.475mil,3177.458mil)(4344.739mil,3227.457mil) on Top Layer 
   Violation between Net Antennae: Track (4344.739mil,3227.457mil)(4388.04mil,3252.457mil) on Top Layer 
   Violation between Net Antennae: Track (4345.871mil,2074.307mil)(4346.135mil,2024.308mil) on Top Layer 
   Violation between Net Antennae: Track (4346.135mil,2024.308mil)(4389.437mil,1999.308mil) on Top Layer 
   Violation between Net Antennae: Track (4346.348mil,3431.699mil)(4346.847mil,3526.286mil) on Top Layer 
   Violation between Net Antennae: Track (4346.847mil,3526.286mil)(4429.017mil,3573.727mil) on Top Layer 
   Violation between Net Antennae: Track (4351.016mil,1815.734mil)(4351.493mil,1725.496mil) on Top Layer 
   Violation between Net Antennae: Track (4351.516mil,1721.147mil)(4433.686mil,1673.706mil) on Top Layer 
   Violation between Net Antennae: Track (4392.288mil,3164.898mil)(4392.472mil,3199.898mil) on Top Layer 
   Violation between Net Antennae: Track (4392.472mil,3199.898mil)(4422.875mil,3182.558mil) on Top Layer 
   Violation between Net Antennae: Track (4393.684mil,2086.867mil)(4393.869mil,2051.867mil) on Top Layer 
   Violation between Net Antennae: Track (4393.869mil,2051.867mil)(4424.272mil,2069.207mil) on Top Layer 
   Violation between Net Antennae: Track (4410.91mil,3414.189mil)(4411.306mil,3489.188mil) on Top Layer 
   Violation between Net Antennae: Track (4411.306mil,3489.188mil)(4476.258mil,3526.688mil) on Top Layer 
   Violation between Net Antennae: Track (4415.579mil,1833.244mil)(4415.936mil,1765.606mil) on Top Layer 
   Violation between Net Antennae: Track (4415.975mil,1758.245mil)(4480.927mil,1720.745mil) on Top Layer 
   Violation between Net Antennae: Track (4476.481mil,3401.867mil)(4476.735mil,3449.989mil) on Top Layer 
   Violation between Net Antennae: Track (4476.745mil,3451.866mil)(4520.046mil,3476.866mil) on Top Layer 
   Violation between Net Antennae: Track (4480.519mil,3840.684mil)(4522.364mil,3816.818mil) on Top Layer 
   Violation between Net Antennae: Track (4480.857mil,1409.249mil)(4524.29mil,1434.02mil) on Top Layer 
   Violation between Net Antennae: Track (4481.15mil,1845.566mil)(4481.402mil,1797.742mil) on Top Layer 
   Violation between Net Antennae: Track (4481.414mil,1795.567mil)(4524.715mil,1770.567mil) on Top Layer 
   Violation between Net Antennae: Track (4493.549mil,3888.371mil)(4523.951mil,3871.031mil) on Top Layer 
   Violation between Net Antennae: Track (4493.887mil,1361.562mil)(4524.29mil,1378.902mil) on Top Layer 
   Violation between Net Antennae: Track (4523.951mil,3815.913mil)(4567.253mil,3840.913mil) on Top Layer 
   Violation between Net Antennae: Track (4523.951mil,3871.031mil)(4524.136mil,3906.03mil) on Top Layer 
   Violation between Net Antennae: Track (4524.294mil,3389.307mil)(4524.469mil,3422.43mil) on Top Layer 
   Violation between Net Antennae: Track (4524.29mil,1378.902mil)(4524.475mil,1343.902mil) on Top Layer 
   Violation between Net Antennae: Track (4524.29mil,1434.02mil)(4567.591mil,1409.02mil) on Top Layer 
   Violation between Net Antennae: Track (4524.479mil,3424.307mil)(4554.882mil,3406.967mil) on Top Layer 
   Violation between Net Antennae: Track (4528.963mil,1858.125mil)(4529.124mil,1827.475mil) on Top Layer 
   Violation between Net Antennae: Track (4530.075mil,1823.655mil)(4559.55mil,1840.466mil) on Top Layer 
   Violation between Net Antennae: Track (4604.294mil,3626.298mil)(4604.558mil,3676.298mil) on Top Layer 
   Violation between Net Antennae: Track (4604.558mil,3676.298mil)(4647.86mil,3701.298mil) on Top Layer 
   Violation between Net Antennae: Track (4604.633mil,1623.634mil)(4604.887mil,1575.462mil) on Top Layer 
   Violation between Net Antennae: Track (4604.897mil,1573.635mil)(4648.198mil,1548.635mil) on Top Layer 
   Violation between Net Antennae: Track (4652.107mil,3613.739mil)(4652.292mil,3648.738mil) on Top Layer 
   Violation between Net Antennae: Track (4652.292mil,3648.738mil)(4682.695mil,3631.399mil) on Top Layer 
   Violation between Net Antennae: Track (4652.446mil,1636.194mil)(4652.631mil,1601.194mil) on Top Layer 
   Violation between Net Antennae: Track (4652.631mil,1601.194mil)(4683.033mil,1618.534mil) on Top Layer 
   Violation between Net Antennae: Track (564.434mil,1619.896mil)(594.837mil,1602.556mil) on Top Layer 
   Violation between Net Antennae: Track (564.773mil,3630.037mil)(591.008mil,3645mil) on Top Layer 
   Violation between Net Antennae: Track (594.837mil,1602.556mil)(595.022mil,1637.555mil) on Top Layer 
   Violation between Net Antennae: Track (595.188mil,3645.022mil)(595.36mil,3612.377mil) on Top Layer 
   Violation between Net Antennae: Track (599.27mil,1549.997mil)(642.571mil,1574.997mil) on Top Layer 
   Violation between Net Antennae: Track (599.608mil,3699.936mil)(640.813mil,3676.146mil) on Top Layer 
   Violation between Net Antennae: Track (642.581mil,1576.824mil)(642.835mil,1624.996mil) on Top Layer 
   Violation between Net Antennae: Track (642.922mil,3672.581mil)(643.173mil,3624.937mil) on Top Layer 
   Violation between Net Antennae: Track (679.877mil,1410.381mil)(723.178mil,1435.381mil) on Top Layer 
   Violation between Net Antennae: Track (680.215mil,3839.551mil)(723.516mil,3814.551mil) on Top Layer 
   Violation between Net Antennae: Track (691.719mil,1844.022mil)(718.343mil,1828.837mil) on Top Layer 
   Violation between Net Antennae: Track (692.586mil,3405.606mil)(722.989mil,3422.945mil) on Top Layer 
   Violation between Net Antennae: Track (718.343mil,1828.837mil)(718.505mil,1859.487mil) on Top Layer 
   Violation between Net Antennae: Track (722.753mil,1771.928mil)(766.054mil,1796.928mil) on Top Layer 
   Violation between Net Antennae: Track (722.989mil,3422.945mil)(723.174mil,3387.946mil) on Top Layer 
   Violation between Net Antennae: Track (722.993mil,1345.264mil)(723.178mil,1380.263mil) on Top Layer 
   Violation between Net Antennae: Track (723.178mil,1380.263mil)(753.581mil,1362.924mil) on Top Layer 
   Violation between Net Antennae: Track (723.178mil,1435.381mil)(766.611mil,1410.61mil) on Top Layer 
   Violation between Net Antennae: Track (723.332mil,3904.669mil)(723.507mil,3871.496mil) on Top Layer 
   Violation between Net Antennae: Track (725.103mil,3815.456mil)(766.949mil,3839.322mil) on Top Layer 
   Violation between Net Antennae: Track (725.103mil,3870.575mil)(753.919mil,3887.009mil) on Top Layer 
   Violation between Net Antennae: Track (727.421mil,3475.504mil)(770.723mil,3450.504mil) on Top Layer 
   Violation between Net Antennae: Track (766.077mil,1801.278mil)(766.318mil,1846.928mil) on Top Layer 
   Violation between Net Antennae: Track (766.541mil,1722.106mil)(831.493mil,1759.606mil) on Top Layer 
   Violation between Net Antennae: Track (770.723mil,3450.504mil)(770.987mil,3400.505mil) on Top Layer 
   Violation between Net Antennae: Track (771.21mil,3525.326mil)(836.162mil,3487.826mil) on Top Layer 
   Violation between Net Antennae: Track (813.782mil,1675.067mil)(895.952mil,1722.508mil) on Top Layer 
   Violation between Net Antennae: Track (818.45mil,3572.365mil)(900.621mil,3524.925mil) on Top Layer 
   Violation between Net Antennae: Track (823.288mil,2035.729mil)(853.599mil,2053.229mil) on Top Layer 
   Violation between Net Antennae: Track (824.592mil,3181.197mil)(854.995mil,3198.536mil) on Top Layer 
   Violation between Net Antennae: Track (831.532mil,1766.967mil)(831.889mil,1834.605mil) on Top Layer 
   Violation between Net Antennae: Track (836.162mil,3487.826mil)(836.558mil,3412.827mil) on Top Layer 
   Violation between Net Antennae: Track (853.599mil,2053.229mil)(853.784mil,2088.228mil) on Top Layer 
   Violation between Net Antennae: Track (854.995mil,3198.536mil)(855.18mil,3163.537mil) on Top Layer 
   Violation between Net Antennae: Track (858.031mil,2000.67mil)(901.332mil,2025.67mil) on Top Layer 
   Violation between Net Antennae: Track (859.428mil,3251.095mil)(902.729mil,3226.095mil) on Top Layer 
   Violation between Net Antennae: Track (895.785mil,3716.314mil)(977.956mil,3668.872mil) on Top Layer 
   Violation between Net Antennae: Track (895.975mil,1726.858mil)(896.451mil,1817.095mil) on Top Layer 
   Violation between Net Antennae: Track (899.777mil,1536.119mil)(980.526mil,1582.739mil) on Top Layer 
   Violation between Net Antennae: Track (900.621mil,3524.925mil)(901.12mil,3430.338mil) on Top Layer 
   Violation between Net Antennae: Track (901.332mil,2025.67mil)(901.596mil,2075.669mil) on Top Layer 
   Violation between Net Antennae: Track (901.819mil,1950.848mil)(966.771mil,1988.348mil) on Top Layer 
   Violation between Net Antennae: Track (902.729mil,3226.095mil)(902.993mil,3176.096mil) on Top Layer 
   Violation between Net Antennae: Track (903.216mil,3300.917mil)(968.168mil,3263.417mil) on Top Layer 
   Violation between Net Antennae: Track (912.902mil,3780.745mil)(977.854mil,3743.245mil) on Top Layer 
   Violation between Net Antennae: Track (916.894mil,1471.688mil)(981.846mil,1509.188mil) on Top Layer 
   Violation between Net Antennae: Track (934.155mil,3843.577mil)(977.456mil,3818.577mil) on Top Layer 
   Violation between Net Antennae: Track (938.147mil,1408.855mil)(981.448mil,1433.855mil) on Top Layer 
   Violation between Net Antennae: Track (949.06mil,1903.809mil)(1031.23mil,1951.25mil) on Top Layer 
   Violation between Net Antennae: Track (950.457mil,3347.957mil)(1032.627mil,3300.516mil) on Top Layer 
   Violation between Net Antennae: Track (966.771mil,1988.348mil)(967.167mil,2063.347mil) on Top Layer 
   Violation between Net Antennae: Track (968.168mil,3263.417mil)(968.564mil,3188.419mil) on Top Layer 
   Violation between Net Antennae: Track (981.073mil,3906.501mil)(981.235mil,3875.851mil) on Top Layer 
   Violation between Net Antennae: Track (981.235mil,3820.732mil)(1020.889mil,3843.349mil) on Top Layer 
   Violation between Net Antennae: Track (981.235mil,3875.851mil)(1007.859mil,3891.035mil) on Top Layer 
   Violation between Net Antennae: Track (981.263mil,1343.738mil)(981.448mil,1378.737mil) on Top Layer 
   Violation between Net Antennae: Track (981.448mil,1378.737mil)(1011.851mil,1361.397mil) on Top Layer 
   Violation between Net Antennae: Track (981.448mil,1433.855mil)(1024.88mil,1409.084mil) on Top Layer 
   Violation between Net Antennae: Track (981.734mil,3671.027mil)(1060.12mil,3715.733mil) on Top Layer 
   Violation between Net Antennae: Track (981.846mil,1509.188mil)(1046.995mil,1472.031mil) on Top Layer 
   Violation between Net Antennae: Track (984.248mil,3746.892mil)(1043.003mil,3780.401mil) on Top Layer 
   Violation between Net Antennae: Track (985.3mil,1853.205mil)(1093.553mil,1915.705mil) on Top Layer 
   Violation between Net Antennae: Track (986.696mil,3398.56mil)(1094.949mil,3336.06mil) on Top Layer 
   Violation between Net Antennae: Track (987.939mil,1580.143mil)(1064.111mil,1536.699mil) on Top Layer 
Rule Violations :380

Processing Rule : Board Clearance Constraint (Gap=0mil) (All)
   Violation between Board Outline Clearance(Outline Edge): (Collision < 7.874mil) Between Board Edge And Track (1092.543mil,2620.913mil)(1092.543mil,2628.433mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 7.874mil) Between Board Edge And Track (1092.543mil,2620.913mil)(1439.984mil,2281.638mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 7.874mil) Between Board Edge And Track (1092.543mil,2628.433mil)(1439.984mil,2967.709mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (3.335mil < 7.874mil) Between Board Edge And Track (1439.984mil,2281.638mil)(1520mil,2305mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (3.335mil < 7.874mil) Between Board Edge And Track (1439.984mil,2967.709mil)(1519.169mil,2945mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (3.335mil < 7.874mil) Between Board Edge And Track (1735.26mil,1770.197mil)(1792.944mil,1825mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 7.874mil) Between Board Edge And Track (1735.26mil,1770.197mil)(1855.339mil,1299.693mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (3.335mil < 7.874mil) Between Board Edge And Track (1735.26mil,3479.142mil)(1793.716mil,3423.648mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 7.874mil) Between Board Edge And Track (1735.26mil,3479.142mil)(1855.339mil,3949.653mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 7.874mil) Between Board Edge And Track (1855.339mil,1299.693mil)(1861.874mil,1295.929mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 7.874mil) Between Board Edge And Track (1855.339mil,3949.653mil)(1865mil,3952.532mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 7.874mil) Between Board Edge And Track (1861.874mil,1295.929mil)(2329.394mil,1427.165mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 7.874mil) Between Board Edge And Track (1865mil,3952.532mil)(2329.394mil,3822.181mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (3.334mil < 7.874mil) Between Board Edge And Track (2329.394mil,1427.165mil)(2347.976mil,1500mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (3.334mil < 7.874mil) Between Board Edge And Track (2329.394mil,3822.181mil)(2347.82mil,3750mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (3.334mil < 7.874mil) Between Board Edge And Track (2903.808mil,1495mil)(2919.945mil,1427.165mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (3.334mil < 7.874mil) Between Board Edge And Track (2904.362mil,3756.71mil)(2919.945mil,3822.181mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 7.874mil) Between Board Edge And Track (2919.945mil,1427.165mil)(3387.465mil,1295.929mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 7.874mil) Between Board Edge And Track (2919.945mil,3822.181mil)(3387.465mil,3953.409mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 7.874mil) Between Board Edge And Track (3387.465mil,1295.929mil)(3394.008mil,1299.693mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 7.874mil) Between Board Edge And Track (3387.465mil,3953.409mil)(3394.008mil,3949.653mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 7.874mil) Between Board Edge And Track (3394.008mil,1299.693mil)(3514.087mil,1770.197mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 7.874mil) Between Board Edge And Track (3394.008mil,3949.653mil)(3515mil,3480mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (3.335mil < 7.874mil) Between Board Edge And Track (3466.463mil,1816.505mil)(3514.087mil,1770.197mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (2.296mil < 7.874mil) Between Board Edge And Track (3469.361mil,3435.658mil)(3515mil,3480mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (3.335mil < 7.874mil) Between Board Edge And Track (3748.68mil,2950mil)(3809.362mil,2967.709mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (2.573mil < 7.874mil) Between Board Edge And Track (3750mil,2298.994mil)(3810mil,2282.261mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 7.874mil) Between Board Edge And Track (3809.362mil,2281.638mil)(4156.803mil,2620.913mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 7.874mil) Between Board Edge And Track (3809.362mil,2967.709mil)(4156.803mil,2628.433mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 7.874mil) Between Board Edge And Track (4156.803mil,2620.913mil)(4156.803mil,2628.433mil) on Top Overlay 
Rule Violations :30

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 1310
Waived Violations : 0
Time Elapsed        : 00:00:12