// Seed: 796966406
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_2 = -1;
  wire id_6;
endmodule
module module_1 (
    input tri id_0,
    input logic id_1,
    input tri id_2,
    output logic id_3,
    input tri1 id_4,
    input supply0 id_5,
    input supply0 id_6,
    input supply0 id_7#(
        .id_11(-1),
        .id_12(id_4 && -1),
        .id_13(1)
    ),
    output tri0 id_8,
    output tri0 id_9
);
  assign id_12 = -1'b0 & -1'b0;
  always id_3 <= id_1;
  wire id_14;
  assign id_12 = id_7;
  module_0 modCall_1 (
      id_14,
      id_14,
      id_14,
      id_14,
      id_14
  );
  parameter id_15 = 1;
endmodule
