module tx_3to4_bus_expansion(input clk, input reset_n, input [2:0] data_in, output reg [3:0] data_out);

	always @ (posedge clk, negedge reset_n)
	begin
		
		if (!reset_n)
		begin
			data_out = 0;
		end
		else
		begin
			data_out[3] = 0;
			data_out[2:0] = data_in;
		end
		
	end

endmodule
