#-----------------------------------------------------------
# Vivado v2014.4.1 (64-bit)
# SW Build 1149489 on Thu Feb 19 16:23:09 MST 2015
# IP Build 1147552 on Wed Feb 18 14:25:16 MST 2015
# Start of session at: Mon Jun 22 16:44:17 2015
# Process ID: 3664
# Log file: C:/Users/Evgheni/Desktop/arbeit_hls/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.runs/impl_1/system_top.vdi
# Journal file: C:/Users/Evgheni/Desktop/arbeit_hls/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source system_top.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 787 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4.1
Loading clock regions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.4/data\./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-1079] Register i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register i_system_wrapper/system_i/axi_interconnect_img_process/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and i_system_wrapper/system_i/axi_interconnect_img_process/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register i_system_wrapper/system_i/axi_interconnect_img_process/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and i_system_wrapper/system_i/axi_interconnect_img_process/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register i_system_wrapper/system_i/axi_interconnect_img_process/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and i_system_wrapper/system_i/axi_interconnect_img_process/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register i_system_wrapper/system_i/axi_interconnect_img_process/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and i_system_wrapper/system_i/axi_interconnect_img_process/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register i_system_wrapper/system_i/axi_interconnect_img_process/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and i_system_wrapper/system_i/axi_interconnect_img_process/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register i_system_wrapper/system_i/axi_interconnect_img_process/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and i_system_wrapper/system_i/axi_interconnect_img_process/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
Parsing XDC File [c:/Users/Evgheni/Desktop/arbeit_hls/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0.xdc] for cell 'i_system_wrapper/system_i/sys_ps7/inst'
Finished Parsing XDC File [c:/Users/Evgheni/Desktop/arbeit_hls/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0.xdc] for cell 'i_system_wrapper/system_i/sys_ps7/inst'
Parsing XDC File [c:/Users/Evgheni/Desktop/arbeit_hls/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/system_axi_iic_main_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_main'
Finished Parsing XDC File [c:/Users/Evgheni/Desktop/arbeit_hls/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/system_axi_iic_main_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_main'
Parsing XDC File [c:/Users/Evgheni/Desktop/arbeit_hls/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen'
Finished Parsing XDC File [c:/Users/Evgheni/Desktop/arbeit_hls/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen'
Parsing XDC File [c:/Users/Evgheni/Desktop/arbeit_hls/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen'
Finished Parsing XDC File [c:/Users/Evgheni/Desktop/arbeit_hls/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen'
Parsing XDC File [c:/Users/Evgheni/Desktop/arbeit_hls/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_dma/U0'
Finished Parsing XDC File [c:/Users/Evgheni/Desktop/arbeit_hls/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_dma/U0'
Parsing XDC File [c:/Users/Evgheni/Desktop/arbeit_hls/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
Finished Parsing XDC File [c:/Users/Evgheni/Desktop/arbeit_hls/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
Parsing XDC File [c:/Users/Evgheni/Desktop/arbeit_hls/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Evgheni/Desktop/arbeit_hls/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Evgheni/Desktop/arbeit_hls/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1031.648 ; gain = 479.008
Finished Parsing XDC File [c:/Users/Evgheni/Desktop/arbeit_hls/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
Parsing XDC File [c:/Users/Evgheni/Desktop/arbeit_hls/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_fmc_0/system_axi_iic_fmc_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_fmc'
Finished Parsing XDC File [c:/Users/Evgheni/Desktop/arbeit_hls/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_fmc_0/system_axi_iic_fmc_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_fmc'
Parsing XDC File [c:/Users/Evgheni/Desktop/arbeit_hls/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_vdma_0_0_1/system_axi_vdma_0_0.xdc] for cell 'i_system_wrapper/system_i/axi_vdma_img_process/U0'
Finished Parsing XDC File [c:/Users/Evgheni/Desktop/arbeit_hls/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_vdma_0_0_1/system_axi_vdma_0_0.xdc] for cell 'i_system_wrapper/system_i/axi_vdma_img_process/U0'
Parsing XDC File [C:/Users/Evgheni/Desktop/arbeit_hls/hdl-hdl_2015_r1/projects/common/zed/zed_system_constr.xdc]
Finished Parsing XDC File [C:/Users/Evgheni/Desktop/arbeit_hls/hdl-hdl_2015_r1/projects/common/zed/zed_system_constr.xdc]
Parsing XDC File [c:/Users/Evgheni/Desktop/arbeit_hls/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_clkgen_v1_0/eb15edc8/axi_clkgen_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_clkgen'
Finished Parsing XDC File [c:/Users/Evgheni/Desktop/arbeit_hls/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_clkgen_v1_0/eb15edc8/axi_clkgen_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_clkgen'
Parsing XDC File [c:/Users/Evgheni/Desktop/arbeit_hls/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/8027155a/axi_hdmi_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core'
Finished Parsing XDC File [c:/Users/Evgheni/Desktop/arbeit_hls/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/8027155a/axi_hdmi_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core'
Parsing XDC File [c:/Users/Evgheni/Desktop/arbeit_hls/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_dma/U0'
Finished Parsing XDC File [c:/Users/Evgheni/Desktop/arbeit_hls/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_dma/U0'
Parsing XDC File [c:/Users/Evgheni/Desktop/arbeit_hls/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_spdif_tx_v1_0/dce0d057/axi_spdif_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_spdif_tx_core'
Finished Parsing XDC File [c:/Users/Evgheni/Desktop/arbeit_hls/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_spdif_tx_v1_0/dce0d057/axi_spdif_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_spdif_tx_core'
Parsing XDC File [c:/Users/Evgheni/Desktop/arbeit_hls/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_i2s_adi_v1_0/4c7b9390/axi_i2s_adi_constr.xdc] for cell 'i_system_wrapper/system_i/axi_i2s_adi'
Finished Parsing XDC File [c:/Users/Evgheni/Desktop/arbeit_hls/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_i2s_adi_v1_0/4c7b9390/axi_i2s_adi_constr.xdc] for cell 'i_system_wrapper/system_i/axi_i2s_adi'
Parsing XDC File [c:/Users/Evgheni/Desktop/arbeit_hls/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_vdma_0_0_1/system_axi_vdma_0_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_vdma_img_process/U0'
Finished Parsing XDC File [c:/Users/Evgheni/Desktop/arbeit_hls/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_vdma_0_0_1/system_axi_vdma_0_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_vdma_img_process/U0'
Parsing XDC File [c:/Users/Evgheni/Desktop/arbeit_hls/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_interconnect_img_process/s00_couplers/auto_us/inst'
Finished Parsing XDC File [c:/Users/Evgheni/Desktop/arbeit_hls/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_interconnect_img_process/s00_couplers/auto_us/inst'
Parsing XDC File [c:/Users/Evgheni/Desktop/arbeit_hls/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_interconnect_img_process/s01_couplers/auto_us/inst'
Finished Parsing XDC File [c:/Users/Evgheni/Desktop/arbeit_hls/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_interconnect_img_process/s01_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 60 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 38 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 20 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 2 instances

link_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:29 . Memory (MB): peak = 1031.734 ; gain = 839.074
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2015.02' and will expire in -114 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.287 . Memory (MB): peak = 1031.734 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 3 inverter(s) to 3 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1b48d9a03

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1031.734 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 8 inverter(s) to 9 load pin(s).
INFO: [Opt 31-10] Eliminated 542 cells.
Phase 2 Constant Propagation | Checksum: 28754a38b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1031.734 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 3107 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 637 unconnected cells.
Phase 3 Sweep | Checksum: 1c651ab36

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1031.734 ; gain = 0.000

Phase 4 Constant Propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 4 Constant Propagation | Checksum: 181215956

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1031.734 ; gain = 0.000

Phase 5 Sweep
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 5 Sweep | Checksum: 18b815cd0

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1031.734 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 18b815cd0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1031.734 ; gain = 0.000
Implement Debug Cores | Checksum: 1c4f89034
Logic Optimization | Checksum: 1c4f89034

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.13 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 7 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 1 Total Ports: 14
Ending PowerOpt Patch Enables Task | Checksum: 1f7dc1e5a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1094.629 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1f7dc1e5a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 1094.629 ; gain = 62.895
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1094.629 ; gain = 62.895
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.093 . Memory (MB): peak = 1094.629 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Evgheni/Desktop/arbeit_hls/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.runs/impl_1/system_top_drc_opted.rpt.
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2015.02' and will expire in -114 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 140177657

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.345 . Memory (MB): peak = 1094.629 ; gain = 0.000

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 1094.629 ; gain = 0.000
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1094.629 ; gain = 0.000

Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1.1 Pre-Place Cells
Phase 2.1.1.1 Pre-Place Cells | Checksum: b0a16c5c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1094.629 ; gain = 0.000
WARNING: [Constraints 18-1079] Register i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register i_system_wrapper/system_i/axi_interconnect_img_process/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and i_system_wrapper/system_i/axi_interconnect_img_process/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register i_system_wrapper/system_i/axi_interconnect_img_process/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and i_system_wrapper/system_i/axi_interconnect_img_process/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register i_system_wrapper/system_i/axi_interconnect_img_process/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and i_system_wrapper/system_i/axi_interconnect_img_process/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register i_system_wrapper/system_i/axi_interconnect_img_process/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and i_system_wrapper/system_i/axi_interconnect_img_process/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register i_system_wrapper/system_i/axi_interconnect_img_process/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and i_system_wrapper/system_i/axi_interconnect_img_process/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register i_system_wrapper/system_i/axi_interconnect_img_process/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and i_system_wrapper/system_i/axi_interconnect_img_process/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Place 30-12] An IO Bus fixed_io_mio with more than one IO standard is found. Components associated with this bus are: 
	fixed_io_mio[53] of IOStandard LVCMOS18
	fixed_io_mio[52] of IOStandard LVCMOS18
	fixed_io_mio[51] of IOStandard LVCMOS18
	fixed_io_mio[50] of IOStandard LVCMOS18
	fixed_io_mio[49] of IOStandard LVCMOS18
	fixed_io_mio[48] of IOStandard LVCMOS18
	fixed_io_mio[47] of IOStandard LVCMOS18
	fixed_io_mio[46] of IOStandard LVCMOS18
	fixed_io_mio[45] of IOStandard LVCMOS18
	fixed_io_mio[44] of IOStandard LVCMOS18
	fixed_io_mio[43] of IOStandard LVCMOS18
	fixed_io_mio[42] of IOStandard LVCMOS18
	fixed_io_mio[41] of IOStandard LVCMOS18
	fixed_io_mio[40] of IOStandard LVCMOS18
	fixed_io_mio[39] of IOStandard LVCMOS18
	fixed_io_mio[38] of IOStandard LVCMOS18
	fixed_io_mio[37] of IOStandard LVCMOS18
	fixed_io_mio[36] of IOStandard LVCMOS18
	fixed_io_mio[35] of IOStandard LVCMOS18
	fixed_io_mio[34] of IOStandard LVCMOS18
	fixed_io_mio[33] of IOStandard LVCMOS18
	fixed_io_mio[32] of IOStandard LVCMOS18
	fixed_io_mio[31] of IOStandard LVCMOS18
	fixed_io_mio[30] of IOStandard LVCMOS18
	fixed_io_mio[29] of IOStandard LVCMOS18
	fixed_io_mio[28] of IOStandard LVCMOS18
	fixed_io_mio[27] of IOStandard LVCMOS18
	fixed_io_mio[26] of IOStandard LVCMOS18
	fixed_io_mio[25] of IOStandard LVCMOS18
	fixed_io_mio[24] of IOStandard LVCMOS18
	fixed_io_mio[23] of IOStandard LVCMOS18
	fixed_io_mio[22] of IOStandard LVCMOS18
	fixed_io_mio[21] of IOStandard LVCMOS18
	fixed_io_mio[20] of IOStandard LVCMOS18
	fixed_io_mio[19] of IOStandard LVCMOS18
	fixed_io_mio[18] of IOStandard LVCMOS18
	fixed_io_mio[17] of IOStandard LVCMOS18
	fixed_io_mio[16] of IOStandard LVCMOS18
	fixed_io_mio[15] of IOStandard LVCMOS33
	fixed_io_mio[14] of IOStandard LVCMOS33
	fixed_io_mio[13] of IOStandard LVCMOS33
	fixed_io_mio[12] of IOStandard LVCMOS33
	fixed_io_mio[11] of IOStandard LVCMOS33
	fixed_io_mio[10] of IOStandard LVCMOS33
	fixed_io_mio[9] of IOStandard LVCMOS33
	fixed_io_mio[8] of IOStandard LVCMOS33
	fixed_io_mio[7] of IOStandard LVCMOS33
	fixed_io_mio[6] of IOStandard LVCMOS33
	fixed_io_mio[5] of IOStandard LVCMOS33
	fixed_io_mio[4] of IOStandard LVCMOS33
	fixed_io_mio[3] of IOStandard LVCMOS33
	fixed_io_mio[2] of IOStandard LVCMOS33
	fixed_io_mio[1] of IOStandard LVCMOS33
	fixed_io_mio[0] of IOStandard LVCMOS33
WARNING: [Place 30-12] An IO Bus gpio_bd with more than one IO standard is found. Components associated with this bus are: 
	gpio_bd[31] of IOStandard LVCMOS18
	gpio_bd[30] of IOStandard LVCMOS18
	gpio_bd[29] of IOStandard LVCMOS18
	gpio_bd[28] of IOStandard LVCMOS18
	gpio_bd[27] of IOStandard LVCMOS18
	gpio_bd[26] of IOStandard LVCMOS33
	gpio_bd[25] of IOStandard LVCMOS33
	gpio_bd[24] of IOStandard LVCMOS33
	gpio_bd[23] of IOStandard LVCMOS33
	gpio_bd[22] of IOStandard LVCMOS33
	gpio_bd[21] of IOStandard LVCMOS33
	gpio_bd[20] of IOStandard LVCMOS33
	gpio_bd[19] of IOStandard LVCMOS33
	gpio_bd[18] of IOStandard LVCMOS18
	gpio_bd[17] of IOStandard LVCMOS18
	gpio_bd[16] of IOStandard LVCMOS18
	gpio_bd[15] of IOStandard LVCMOS18
	gpio_bd[14] of IOStandard LVCMOS18
	gpio_bd[13] of IOStandard LVCMOS18
	gpio_bd[12] of IOStandard LVCMOS18
	gpio_bd[11] of IOStandard LVCMOS18
	gpio_bd[10] of IOStandard LVCMOS33
	gpio_bd[9] of IOStandard LVCMOS33
	gpio_bd[8] of IOStandard LVCMOS33
	gpio_bd[7] of IOStandard LVCMOS33
	gpio_bd[6] of IOStandard LVCMOS33
	gpio_bd[5] of IOStandard LVCMOS33
	gpio_bd[4] of IOStandard LVCMOS18
	gpio_bd[3] of IOStandard LVCMOS18
	gpio_bd[2] of IOStandard LVCMOS18
	gpio_bd[1] of IOStandard LVCMOS18
	gpio_bd[0] of IOStandard LVCMOS18
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.1.2 IO & Clk Clean Up
Phase 2.1.1.2 IO & Clk Clean Up | Checksum: b0a16c5c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1094.629 ; gain = 0.000

Phase 2.1.1.3 Implementation Feasibility check On IDelay
Phase 2.1.1.3 Implementation Feasibility check On IDelay | Checksum: b0a16c5c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1094.629 ; gain = 0.000

Phase 2.1.1.4 Commit IO Placement
Phase 2.1.1.4 Commit IO Placement | Checksum: 279428a5

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1094.629 ; gain = 0.000
Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f793cdcd

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1094.629 ; gain = 0.000

Phase 2.1.2 Build Placer Netlist Model

Phase 2.1.2.1 Place Init Design

Phase 2.1.2.1.1 Init Lut Pin Assignment
Phase 2.1.2.1.1 Init Lut Pin Assignment | Checksum: faa6adaf

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1094.629 ; gain = 0.000
Phase 2.1.2.1 Place Init Design | Checksum: 18de11fc0

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1094.629 ; gain = 0.000
Phase 2.1.2 Build Placer Netlist Model | Checksum: 18de11fc0

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1094.629 ; gain = 0.000

Phase 2.1.3 Constrain Clocks/Macros

Phase 2.1.3.1 Constrain Global/Regional Clocks
Phase 2.1.3.1 Constrain Global/Regional Clocks | Checksum: 18de11fc0

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1094.629 ; gain = 0.000
Phase 2.1.3 Constrain Clocks/Macros | Checksum: 18de11fc0

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1094.629 ; gain = 0.000
Phase 2.1 Placer Initialization Core | Checksum: 18de11fc0

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1094.629 ; gain = 0.000
Phase 2 Placer Initialization | Checksum: 18de11fc0

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1094.629 ; gain = 0.000

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 2502682c6

Time (s): cpu = 00:00:48 ; elapsed = 00:00:32 . Memory (MB): peak = 1094.629 ; gain = 0.000

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 2502682c6

Time (s): cpu = 00:00:48 ; elapsed = 00:00:32 . Memory (MB): peak = 1094.629 ; gain = 0.000

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 1a8367905

Time (s): cpu = 00:00:55 ; elapsed = 00:00:37 . Memory (MB): peak = 1094.629 ; gain = 0.000

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 1388a4bb4

Time (s): cpu = 00:00:56 ; elapsed = 00:00:37 . Memory (MB): peak = 1094.629 ; gain = 0.000

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 1388a4bb4

Time (s): cpu = 00:00:56 ; elapsed = 00:00:37 . Memory (MB): peak = 1094.629 ; gain = 0.000

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 1bcf62e6a

Time (s): cpu = 00:00:59 ; elapsed = 00:00:39 . Memory (MB): peak = 1094.629 ; gain = 0.000

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 12a7ff688

Time (s): cpu = 00:00:59 ; elapsed = 00:00:39 . Memory (MB): peak = 1094.629 ; gain = 0.000

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 1ef5ab247

Time (s): cpu = 00:01:04 ; elapsed = 00:00:44 . Memory (MB): peak = 1105.297 ; gain = 10.668
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 1ef5ab247

Time (s): cpu = 00:01:04 ; elapsed = 00:00:44 . Memory (MB): peak = 1105.297 ; gain = 10.668

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1ef5ab247

Time (s): cpu = 00:01:04 ; elapsed = 00:00:44 . Memory (MB): peak = 1106.211 ; gain = 11.582

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1ef5ab247

Time (s): cpu = 00:01:05 ; elapsed = 00:00:44 . Memory (MB): peak = 1106.211 ; gain = 11.582
Phase 4.6 Small Shape Detail Placement | Checksum: 1ef5ab247

Time (s): cpu = 00:01:05 ; elapsed = 00:00:44 . Memory (MB): peak = 1106.211 ; gain = 11.582

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 1ef5ab247

Time (s): cpu = 00:01:05 ; elapsed = 00:00:45 . Memory (MB): peak = 1106.211 ; gain = 11.582
Phase 4 Detail Placement | Checksum: 1ef5ab247

Time (s): cpu = 00:01:06 ; elapsed = 00:00:45 . Memory (MB): peak = 1106.211 ; gain = 11.582

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 15d21ad78

Time (s): cpu = 00:01:06 ; elapsed = 00:00:45 . Memory (MB): peak = 1106.211 ; gain = 11.582

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 15d21ad78

Time (s): cpu = 00:01:06 ; elapsed = 00:00:45 . Memory (MB): peak = 1106.211 ; gain = 11.582

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization

Phase 5.2.2.1.1 Restore Best Placement
Phase 5.2.2.1.1 Restore Best Placement | Checksum: 220f237cc

Time (s): cpu = 00:01:12 ; elapsed = 00:00:49 . Memory (MB): peak = 1109.844 ; gain = 15.215
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.503. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 220f237cc

Time (s): cpu = 00:01:13 ; elapsed = 00:00:49 . Memory (MB): peak = 1109.844 ; gain = 15.215
Phase 5.2.2 Post Placement Optimization | Checksum: 220f237cc

Time (s): cpu = 00:01:13 ; elapsed = 00:00:50 . Memory (MB): peak = 1109.844 ; gain = 15.215
Phase 5.2 Post Commit Optimization | Checksum: 220f237cc

Time (s): cpu = 00:01:13 ; elapsed = 00:00:50 . Memory (MB): peak = 1109.844 ; gain = 15.215

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 220f237cc

Time (s): cpu = 00:01:13 ; elapsed = 00:00:50 . Memory (MB): peak = 1109.844 ; gain = 15.215

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 220f237cc

Time (s): cpu = 00:01:13 ; elapsed = 00:00:50 . Memory (MB): peak = 1109.844 ; gain = 15.215

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 220f237cc

Time (s): cpu = 00:01:13 ; elapsed = 00:00:50 . Memory (MB): peak = 1109.844 ; gain = 15.215
Phase 5.5 Placer Reporting | Checksum: 220f237cc

Time (s): cpu = 00:01:13 ; elapsed = 00:00:50 . Memory (MB): peak = 1109.844 ; gain = 15.215

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 1eda3a799

Time (s): cpu = 00:01:13 ; elapsed = 00:00:50 . Memory (MB): peak = 1109.844 ; gain = 15.215
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 1eda3a799

Time (s): cpu = 00:01:13 ; elapsed = 00:00:50 . Memory (MB): peak = 1109.844 ; gain = 15.215
Ending Placer Task | Checksum: 12fe56679

Time (s): cpu = 00:00:00 ; elapsed = 00:00:50 . Memory (MB): peak = 1109.844 ; gain = 15.215
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:16 ; elapsed = 00:00:53 . Memory (MB): peak = 1109.844 ; gain = 15.215
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1109.844 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 1109.844 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.433 . Memory (MB): peak = 1109.844 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 1109.844 ; gain = 0.000
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2015.02' and will expire in -114 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.500 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1109.844 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1109.844 ; gain = 0.000
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2015.02' and will expire in -114 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
WARNING: [Drc 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus fixed_io_mio[53:0] with more than one IO standard is found. Components associated with this bus are:  fixed_io_mio[53] of IOStandard LVCMOS18; fixed_io_mio[52] of IOStandard LVCMOS18; fixed_io_mio[51] of IOStandard LVCMOS18; fixed_io_mio[50] of IOStandard LVCMOS18; fixed_io_mio[49] of IOStandard LVCMOS18; fixed_io_mio[48] of IOStandard LVCMOS18; fixed_io_mio[47] of IOStandard LVCMOS18; fixed_io_mio[46] of IOStandard LVCMOS18; fixed_io_mio[45] of IOStandard LVCMOS18; fixed_io_mio[44] of IOStandard LVCMOS18; fixed_io_mio[43] of IOStandard LVCMOS18; fixed_io_mio[42] of IOStandard LVCMOS18; fixed_io_mio[41] of IOStandard LVCMOS18; fixed_io_mio[40] of IOStandard LVCMOS18; fixed_io_mio[39] of IOStandard LVCMOS18; fixed_io_mio[38] of IOStandard LVCMOS18; fixed_io_mio[37] of IOStandard LVCMOS18; fixed_io_mio[36] of IOStandard LVCMOS18; fixed_io_mio[35] of IOStandard LVCMOS18; fixed_io_mio[34] of IOStandard LVCMOS18; fixed_io_mio[33] of IOStandard LVCMOS18; fixed_io_mio[32] of IOStandard LVCMOS18; fixed_io_mio[31] of IOStandard LVCMOS18; fixed_io_mio[30] of IOStandard LVCMOS18; fixed_io_mio[29] of IOStandard LVCMOS18; fixed_io_mio[28] of IOStandard LVCMOS18; fixed_io_mio[27] of IOStandard LVCMOS18; fixed_io_mio[26] of IOStandard LVCMOS18; fixed_io_mio[25] of IOStandard LVCMOS18; fixed_io_mio[24] of IOStandard LVCMOS18; fixed_io_mio[23] of IOStandard LVCMOS18; fixed_io_mio[22] of IOStandard LVCMOS18; fixed_io_mio[21] of IOStandard LVCMOS18; fixed_io_mio[20] of IOStandard LVCMOS18; fixed_io_mio[19] of IOStandard LVCMOS18; fixed_io_mio[18] of IOStandard LVCMOS18; fixed_io_mio[17] of IOStandard LVCMOS18; fixed_io_mio[16] of IOStandard LVCMOS18; fixed_io_mio[15] of IOStandard LVCMOS33; fixed_io_mio[14] of IOStandard LVCMOS33; fixed_io_mio[13] of IOStandard LVCMOS33; fixed_io_mio[12] of IOStandard LVCMOS33; fixed_io_mio[11] of IOStandard LVCMOS33; fixed_io_mio[10] of IOStandard LVCMOS33; fixed_io_mio[9] of IOStandard LVCMOS33; fixed_io_mio[8] of IOStandard LVCMOS33; fixed_io_mio[7] of IOStandard LVCMOS33; fixed_io_mio[6] of IOStandard LVCMOS33; fixed_io_mio[5] of IOStandard LVCMOS33; fixed_io_mio[4] of IOStandard LVCMOS33; fixed_io_mio[3] of IOStandard LVCMOS33; fixed_io_mio[2] of IOStandard LVCMOS33; fixed_io_mio[1] of IOStandard LVCMOS33; fixed_io_mio[0] of IOStandard LVCMOS33;
WARNING: [Drc 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus gpio_bd[31:0] with more than one IO standard is found. Components associated with this bus are:  gpio_bd[31] of IOStandard LVCMOS18; gpio_bd[30] of IOStandard LVCMOS18; gpio_bd[29] of IOStandard LVCMOS18; gpio_bd[28] of IOStandard LVCMOS18; gpio_bd[27] of IOStandard LVCMOS18; gpio_bd[26] of IOStandard LVCMOS33; gpio_bd[25] of IOStandard LVCMOS33; gpio_bd[24] of IOStandard LVCMOS33; gpio_bd[23] of IOStandard LVCMOS33; gpio_bd[22] of IOStandard LVCMOS33; gpio_bd[21] of IOStandard LVCMOS33; gpio_bd[20] of IOStandard LVCMOS33; gpio_bd[19] of IOStandard LVCMOS33; gpio_bd[18] of IOStandard LVCMOS18; gpio_bd[17] of IOStandard LVCMOS18; gpio_bd[16] of IOStandard LVCMOS18; gpio_bd[15] of IOStandard LVCMOS18; gpio_bd[14] of IOStandard LVCMOS18; gpio_bd[13] of IOStandard LVCMOS18; gpio_bd[12] of IOStandard LVCMOS18; gpio_bd[11] of IOStandard LVCMOS18; gpio_bd[10] of IOStandard LVCMOS33; gpio_bd[9] of IOStandard LVCMOS33; gpio_bd[8] of IOStandard LVCMOS33; gpio_bd[7] of IOStandard LVCMOS33; gpio_bd[6] of IOStandard LVCMOS33; gpio_bd[5] of IOStandard LVCMOS33; gpio_bd[4] of IOStandard LVCMOS18; gpio_bd[3] of IOStandard LVCMOS18; gpio_bd[2] of IOStandard LVCMOS18; gpio_bd[1] of IOStandard LVCMOS18; gpio_bd[0] of IOStandard LVCMOS18;
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: bac3d73d

Time (s): cpu = 00:00:35 ; elapsed = 00:00:29 . Memory (MB): peak = 1257.184 ; gain = 98.914

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: bac3d73d

Time (s): cpu = 00:00:36 ; elapsed = 00:00:29 . Memory (MB): peak = 1257.184 ; gain = 98.914

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: bac3d73d

Time (s): cpu = 00:00:36 ; elapsed = 00:00:29 . Memory (MB): peak = 1257.184 ; gain = 98.914
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1764d70dd

Time (s): cpu = 00:00:46 ; elapsed = 00:00:36 . Memory (MB): peak = 1282.934 ; gain = 124.664
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.687  | TNS=0      | WHS=-0.305 | THS=-283   |

Phase 2 Router Initialization | Checksum: 10efdda9d

Time (s): cpu = 00:00:51 ; elapsed = 00:00:38 . Memory (MB): peak = 1305.383 ; gain = 147.113

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 33c55d1c

Time (s): cpu = 00:00:54 ; elapsed = 00:00:40 . Memory (MB): peak = 1305.383 ; gain = 147.113

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2333
 Number of Nodes with overlaps = 307
 Number of Nodes with overlaps = 59
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 21379ef0e

Time (s): cpu = 00:01:08 ; elapsed = 00:00:47 . Memory (MB): peak = 1305.383 ; gain = 147.113
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.456  | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 20e0027ad

Time (s): cpu = 00:01:08 ; elapsed = 00:00:48 . Memory (MB): peak = 1305.383 ; gain = 147.113

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
INFO: [Route 35-325] The following overlapped nodes exist in the design and there is low overall congestion. 
Resolution: Check for routing resource conflicts on the identified nets or significant localized congestion using the Route Congestion Metrics in the Device View. 
1. INT_L_X66Y71/IMUX_L43
Overlapping nets: 2
	i_system_wrapper/system_i/toGray_0/inst/toGray_U/toGray_Equalize_U0/n_5_tmp_26_i_reg_1498[0]_i_70
	i_system_wrapper/system_i/toGray_0/inst/toGray_U/toGray_Equalize_U0/n_5_tmp_26_i_reg_1498[0]_i_90
2. INT_R_X63Y64/IMUX27
Overlapping nets: 2
	i_system_wrapper/system_i/toGray_0/inst/toGray_U/toGray_Equalize_U0/man_V_1_reg_1385[7]
	i_system_wrapper/system_i/toGray_0/inst/toGray_U/toGray_Equalize_U0/man_V_1_reg_1385[27]

 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1951dd779

Time (s): cpu = 00:01:11 ; elapsed = 00:00:50 . Memory (MB): peak = 1305.383 ; gain = 147.113
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.468  | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1949c6308

Time (s): cpu = 00:01:12 ; elapsed = 00:00:51 . Memory (MB): peak = 1305.383 ; gain = 147.113
Phase 4 Rip-up And Reroute | Checksum: 1949c6308

Time (s): cpu = 00:01:12 ; elapsed = 00:00:51 . Memory (MB): peak = 1305.383 ; gain = 147.113

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 148281e90

Time (s): cpu = 00:01:13 ; elapsed = 00:00:52 . Memory (MB): peak = 1305.383 ; gain = 147.113
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.495  | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 148281e90

Time (s): cpu = 00:01:14 ; elapsed = 00:00:52 . Memory (MB): peak = 1305.383 ; gain = 147.113

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 148281e90

Time (s): cpu = 00:01:14 ; elapsed = 00:00:52 . Memory (MB): peak = 1305.383 ; gain = 147.113

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 11d435804

Time (s): cpu = 00:01:16 ; elapsed = 00:00:53 . Memory (MB): peak = 1305.383 ; gain = 147.113
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.495  | TNS=0      | WHS=0.016  | THS=0      |

Phase 7 Post Hold Fix | Checksum: 1a018bcd3

Time (s): cpu = 00:01:16 ; elapsed = 00:00:53 . Memory (MB): peak = 1305.383 ; gain = 147.113

Phase 8 Timing Verification

Phase 8.1 Update Timing
Phase 8.1 Update Timing | Checksum: 1b76a6a58

Time (s): cpu = 00:01:20 ; elapsed = 00:00:55 . Memory (MB): peak = 1305.383 ; gain = 147.113
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.495  | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 8 Timing Verification | Checksum: 1b76a6a58

Time (s): cpu = 00:01:20 ; elapsed = 00:00:55 . Memory (MB): peak = 1305.383 ; gain = 147.113

Phase 9 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.95351 %
  Global Horizontal Routing Utilization  = 4.96112 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 9 Route finalize | Checksum: 1b76a6a58

Time (s): cpu = 00:01:20 ; elapsed = 00:00:55 . Memory (MB): peak = 1305.383 ; gain = 147.113

Phase 10 Verifying routed nets

 Verification completed successfully
Phase 10 Verifying routed nets | Checksum: 1b76a6a58

Time (s): cpu = 00:01:20 ; elapsed = 00:00:55 . Memory (MB): peak = 1305.383 ; gain = 147.113

Phase 11 Depositing Routes
Phase 11 Depositing Routes | Checksum: 192d4e4d4

Time (s): cpu = 00:01:22 ; elapsed = 00:00:57 . Memory (MB): peak = 1305.383 ; gain = 147.113

Phase 12 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.498  | TNS=0.000  | WHS=0.017  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 12 Post Router Timing | Checksum: 192d4e4d4

Time (s): cpu = 00:01:31 ; elapsed = 00:01:02 . Memory (MB): peak = 1305.383 ; gain = 147.113
INFO: [Route 35-16] Router Completed Successfully

Routing Is Done.

Time (s): cpu = 00:00:00 ; elapsed = 00:01:02 . Memory (MB): peak = 1305.383 ; gain = 147.113
INFO: [Common 17-83] Releasing license: Implementation
78 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:33 ; elapsed = 00:01:04 . Memory (MB): peak = 1305.383 ; gain = 195.539
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1305.383 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Evgheni/Desktop/arbeit_hls/hdl-hdl_2015_r1/projects/adv7511/zed_working/adv7511_zed.runs/impl_1/system_top_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1305.383 ; gain = 0.000
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Mon Jun 22 16:47:41 2015...
