
BlinkLedOnUsartDemand.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000000  00800100  000003e6  0000047a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000003e6  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000046  00800100  00800100  0000047a  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  0000047a  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 000000b8  00000000  00000000  000004aa  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   0000062a  00000000  00000000  00000562  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000002f0  00000000  00000000  00000b8c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   0000031b  00000000  00000000  00000e7c  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000210  00000000  00000000  00001198  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000296  00000000  00000000  000013a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000051c  00000000  00000000  0000163e  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000000b0  00000000  00000000  00001b5a  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	19 c0       	rjmp	.+50     	; 0x34 <__ctors_end>
   2:	28 c0       	rjmp	.+80     	; 0x54 <__bad_interrupt>
   4:	27 c0       	rjmp	.+78     	; 0x54 <__bad_interrupt>
   6:	26 c0       	rjmp	.+76     	; 0x54 <__bad_interrupt>
   8:	25 c0       	rjmp	.+74     	; 0x54 <__bad_interrupt>
   a:	24 c0       	rjmp	.+72     	; 0x54 <__bad_interrupt>
   c:	23 c0       	rjmp	.+70     	; 0x54 <__bad_interrupt>
   e:	22 c0       	rjmp	.+68     	; 0x54 <__bad_interrupt>
  10:	21 c0       	rjmp	.+66     	; 0x54 <__bad_interrupt>
  12:	20 c0       	rjmp	.+64     	; 0x54 <__bad_interrupt>
  14:	1f c0       	rjmp	.+62     	; 0x54 <__bad_interrupt>
  16:	1e c0       	rjmp	.+60     	; 0x54 <__bad_interrupt>
  18:	1d c0       	rjmp	.+58     	; 0x54 <__bad_interrupt>
  1a:	1c c0       	rjmp	.+56     	; 0x54 <__bad_interrupt>
  1c:	b9 c1       	rjmp	.+882    	; 0x390 <__vector_14>
  1e:	1a c0       	rjmp	.+52     	; 0x54 <__bad_interrupt>
  20:	19 c0       	rjmp	.+50     	; 0x54 <__bad_interrupt>
  22:	18 c0       	rjmp	.+48     	; 0x54 <__bad_interrupt>
  24:	4a c1       	rjmp	.+660    	; 0x2ba <__vector_18>
  26:	cb c0       	rjmp	.+406    	; 0x1be <__vector_19>
  28:	15 c0       	rjmp	.+42     	; 0x54 <__bad_interrupt>
  2a:	14 c0       	rjmp	.+40     	; 0x54 <__bad_interrupt>
  2c:	13 c0       	rjmp	.+38     	; 0x54 <__bad_interrupt>
  2e:	12 c0       	rjmp	.+36     	; 0x54 <__bad_interrupt>
  30:	11 c0       	rjmp	.+34     	; 0x54 <__bad_interrupt>
  32:	10 c0       	rjmp	.+32     	; 0x54 <__bad_interrupt>

00000034 <__ctors_end>:
  34:	11 24       	eor	r1, r1
  36:	1f be       	out	0x3f, r1	; 63
  38:	cf ef       	ldi	r28, 0xFF	; 255
  3a:	d4 e0       	ldi	r29, 0x04	; 4
  3c:	de bf       	out	0x3e, r29	; 62
  3e:	cd bf       	out	0x3d, r28	; 61

00000040 <__do_clear_bss>:
  40:	21 e0       	ldi	r18, 0x01	; 1
  42:	a0 e0       	ldi	r26, 0x00	; 0
  44:	b1 e0       	ldi	r27, 0x01	; 1
  46:	01 c0       	rjmp	.+2      	; 0x4a <.do_clear_bss_start>

00000048 <.do_clear_bss_loop>:
  48:	1d 92       	st	X+, r1

0000004a <.do_clear_bss_start>:
  4a:	a6 34       	cpi	r26, 0x46	; 70
  4c:	b2 07       	cpc	r27, r18
  4e:	e1 f7       	brne	.-8      	; 0x48 <.do_clear_bss_loop>
  50:	02 d0       	rcall	.+4      	; 0x56 <main>
  52:	c7 c1       	rjmp	.+910    	; 0x3e2 <_exit>

00000054 <__bad_interrupt>:
  54:	d5 cf       	rjmp	.-86     	; 0x0 <__vectors>

00000056 <main>:
//--------------------------------------------------------------
int main(void)
{
	

	DDRB |= DIODES_PORT;													// set out PB (for diodes)
  56:	84 b1       	in	r24, 0x04	; 4
  58:	83 6c       	ori	r24, 0xC3	; 195
  5a:	84 b9       	out	0x04, r24	; 4
	init_my_buss();
  5c:	23 d1       	rcall	.+582    	; 0x2a4 <init_my_buss>
	sei();																	// Enables interrupts
  5e:	78 94       	sei
	PORTB |= (_BV(PB0));
  60:	28 9a       	sbi	0x05, 0	; 5
	
	while(1)
	{
		
		if (usart_rx_bufor_ind >= 4 && usart_rx_bufor[MSG_DATA_LENGTH] + 4 == usart_rx_bufor_ind)	// great or equal 4 because packet always have address, command,  length and CRC
  62:	c8 e2       	ldi	r28, 0x28	; 40
  64:	d1 e0       	ldi	r29, 0x01	; 1
			
			if(usart_rx_bufor[usart_rx_bufor_ind-1] == crc(usart_rx_bufor, usart_rx_bufor_ind - 1)	// check CRC
			&& usart_rx_bufor[MSG_ADDRESS] == MY_ADDRESS)											// check Address
			{
				//char msg[] = {1, 2, 2, 'O', 'K', 0};
				usart_rx_bufor[0] = MASTER_ADDRESS;
  66:	ff 24       	eor	r15, r15
  68:	f3 94       	inc	r15
				
				switch (usart_rx_bufor[MSG_COMMAND])
  6a:	0f 2e       	mov	r0, r31
  6c:	f7 e2       	ldi	r31, 0x27	; 39
  6e:	cf 2e       	mov	r12, r31
  70:	f1 e0       	ldi	r31, 0x01	; 1
  72:	df 2e       	mov	r13, r31
  74:	f0 2d       	mov	r31, r0
	PORTB |= (_BV(PB0));
	
	while(1)
	{
		
		if (usart_rx_bufor_ind >= 4 && usart_rx_bufor[MSG_DATA_LENGTH] + 4 == usart_rx_bufor_ind)	// great or equal 4 because packet always have address, command,  length and CRC
  76:	80 91 22 01 	lds	r24, 0x0122
  7a:	90 91 23 01 	lds	r25, 0x0123
  7e:	04 97       	sbiw	r24, 0x04	; 4
  80:	d0 f3       	brcs	.-12     	; 0x76 <main+0x20>
  82:	28 81       	ld	r18, Y
  84:	80 91 22 01 	lds	r24, 0x0122
  88:	90 91 23 01 	lds	r25, 0x0123
  8c:	30 e0       	ldi	r19, 0x00	; 0
  8e:	2c 5f       	subi	r18, 0xFC	; 252
  90:	3f 4f       	sbci	r19, 0xFF	; 255
  92:	28 17       	cp	r18, r24
  94:	39 07       	cpc	r19, r25
  96:	79 f7       	brne	.-34     	; 0x76 <main+0x20>
		{																							//(End is when usart_rx_bufor_ind is equals 4(addr, cmd, length, crc) + usart_rx_bufor_ind[1](length of data field))
			
			if(usart_rx_bufor[usart_rx_bufor_ind-1] == crc(usart_rx_bufor, usart_rx_bufor_ind - 1)	// check CRC
  98:	e0 91 22 01 	lds	r30, 0x0122
  9c:	f0 91 23 01 	lds	r31, 0x0123
  a0:	eb 5d       	subi	r30, 0xDB	; 219
  a2:	fe 4f       	sbci	r31, 0xFE	; 254
  a4:	e0 80       	ld	r14, Z
  a6:	60 91 22 01 	lds	r22, 0x0122
  aa:	70 91 23 01 	lds	r23, 0x0123
  ae:	61 50       	subi	r22, 0x01	; 1
  b0:	86 e2       	ldi	r24, 0x26	; 38
  b2:	91 e0       	ldi	r25, 0x01	; 1
  b4:	57 d0       	rcall	.+174    	; 0x164 <crc>
  b6:	e8 12       	cpse	r14, r24
  b8:	de cf       	rjmp	.-68     	; 0x76 <main+0x20>
			&& usart_rx_bufor[MSG_ADDRESS] == MY_ADDRESS)											// check Address
  ba:	80 91 26 01 	lds	r24, 0x0126
  be:	8a 30       	cpi	r24, 0x0A	; 10
  c0:	d1 f6       	brne	.-76     	; 0x76 <main+0x20>
			{
				//char msg[] = {1, 2, 2, 'O', 'K', 0};
				usart_rx_bufor[0] = MASTER_ADDRESS;
  c2:	f0 92 26 01 	sts	0x0126, r15
				
				switch (usart_rx_bufor[MSG_COMMAND])
  c6:	f6 01       	movw	r30, r12
  c8:	80 81       	ld	r24, Z
  ca:	83 30       	cpi	r24, 0x03	; 3
  cc:	79 f0       	breq	.+30     	; 0xec <main+0x96>
  ce:	28 f4       	brcc	.+10     	; 0xda <main+0x84>
  d0:	81 30       	cpi	r24, 0x01	; 1
  d2:	41 f0       	breq	.+16     	; 0xe4 <main+0x8e>
  d4:	82 30       	cpi	r24, 0x02	; 2
  d6:	41 f0       	breq	.+16     	; 0xe8 <main+0x92>
  d8:	25 c0       	rjmp	.+74     	; 0x124 <main+0xce>
  da:	8a 30       	cpi	r24, 0x0A	; 10
  dc:	a1 f0       	breq	.+40     	; 0x106 <main+0xb0>
  de:	8b 30       	cpi	r24, 0x0B	; 11
  e0:	49 f0       	breq	.+18     	; 0xf4 <main+0x9e>
  e2:	20 c0       	rjmp	.+64     	; 0x124 <main+0xce>
				{
					//--------------------------------------------------------------
					
					case CMD_ENABLE_LED0:
					PORTB |= (_BV(PB0));
  e4:	28 9a       	sbi	0x05, 0	; 5
					break;
  e6:	1e c0       	rjmp	.+60     	; 0x124 <main+0xce>
					
					//--------------------------------------------------------------
					
					case CMD_DISABLE_LED0:
					PORTB &= ~(_BV(PB0));
  e8:	28 98       	cbi	0x05, 0	; 5
					break;
  ea:	1c c0       	rjmp	.+56     	; 0x124 <main+0xce>
					
					//--------------------------------------------------------------
					
					case CMD_TOGGLE_LED0:
					PORTB ^= (_BV(PB0));
  ec:	85 b1       	in	r24, 0x05	; 5
  ee:	8f 25       	eor	r24, r15
  f0:	85 b9       	out	0x05, r24	; 5
					break;
  f2:	18 c0       	rjmp	.+48     	; 0x124 <main+0xce>
					
					//--------------------------------------------------------------
					
					case CMD_SET_PORTB:
					PORTB = (PORTB & ~DIODES_PORT) | (DIODES_PORT & usart_rx_bufor[MSG_DATA_START]);
  f4:	85 b1       	in	r24, 0x05	; 5
  f6:	e9 e2       	ldi	r30, 0x29	; 41
  f8:	f1 e0       	ldi	r31, 0x01	; 1
  fa:	90 81       	ld	r25, Z
  fc:	93 7c       	andi	r25, 0xC3	; 195
  fe:	8c 73       	andi	r24, 0x3C	; 60
 100:	89 2b       	or	r24, r25
 102:	85 b9       	out	0x05, r24	; 5
					break;
 104:	0f c0       	rjmp	.+30     	; 0x124 <main+0xce>
					
					//--------------------------------------------------------------
					
					case CMD_GET_PORTB:{
						usart_rx_bufor[MSG_DATA_START] = PORTB & DIODES_PORT;
 106:	85 b1       	in	r24, 0x05	; 5
 108:	83 7c       	andi	r24, 0xC3	; 195
 10a:	e9 e2       	ldi	r30, 0x29	; 41
 10c:	f1 e0       	ldi	r31, 0x01	; 1
 10e:	80 83       	st	Z, r24
						usart_rx_bufor[MSG_DATA_LENGTH] = 1;
 110:	f8 82       	st	Y, r15
						usart_rx_bufor_ind += 1;								// add one because response contain 1 byte of data 
 112:	80 91 22 01 	lds	r24, 0x0122
 116:	90 91 23 01 	lds	r25, 0x0123
 11a:	01 96       	adiw	r24, 0x01	; 1
 11c:	90 93 23 01 	sts	0x0123, r25
 120:	80 93 22 01 	sts	0x0122, r24
					
					default:
					/* UNKNOWN */
					break;
				}
				usart_rx_bufor[usart_rx_bufor_ind - 1] = crc(usart_rx_bufor, usart_rx_bufor_ind - 1);
 124:	80 91 22 01 	lds	r24, 0x0122
 128:	90 91 23 01 	lds	r25, 0x0123
 12c:	8c 01       	movw	r16, r24
 12e:	01 50       	subi	r16, 0x01	; 1
 130:	11 09       	sbc	r17, r1
 132:	80 91 22 01 	lds	r24, 0x0122
 136:	90 91 23 01 	lds	r25, 0x0123
 13a:	6f ef       	ldi	r22, 0xFF	; 255
 13c:	68 0f       	add	r22, r24
 13e:	86 e2       	ldi	r24, 0x26	; 38
 140:	91 e0       	ldi	r25, 0x01	; 1
 142:	10 d0       	rcall	.+32     	; 0x164 <crc>
 144:	f8 01       	movw	r30, r16
 146:	ea 5d       	subi	r30, 0xDA	; 218
 148:	fe 4f       	sbci	r31, 0xFE	; 254
 14a:	80 83       	st	Z, r24
				send_data(usart_rx_bufor, usart_rx_bufor_ind);					// Send response
 14c:	60 91 22 01 	lds	r22, 0x0122
 150:	70 91 23 01 	lds	r23, 0x0123
 154:	86 e2       	ldi	r24, 0x26	; 38
 156:	91 e0       	ldi	r25, 0x01	; 1
 158:	7c d0       	rcall	.+248    	; 0x252 <send_data>
				usart_rx_bufor_ind = 0;
 15a:	10 92 23 01 	sts	0x0123, r1
 15e:	10 92 22 01 	sts	0x0122, r1
 162:	89 cf       	rjmp	.-238    	; 0x76 <main+0x20>

00000164 <crc>:


uint8_t crc (volatile char *s, uint8_t length)
{
	uint8_t crc = 0;
	for (uint8_t i = 0; i < length; i++) crc += *(s+i);
 164:	66 23       	and	r22, r22
 166:	59 f0       	breq	.+22     	; 0x17e <crc+0x1a>
 168:	28 2f       	mov	r18, r24
 16a:	e8 2f       	mov	r30, r24
 16c:	f9 2f       	mov	r31, r25
}


uint8_t crc (volatile char *s, uint8_t length)
{
	uint8_t crc = 0;
 16e:	80 e0       	ldi	r24, 0x00	; 0
	for (uint8_t i = 0; i < length; i++) crc += *(s+i);
 170:	91 91       	ld	r25, Z+
 172:	89 0f       	add	r24, r25
 174:	9e 2f       	mov	r25, r30
 176:	92 1b       	sub	r25, r18
 178:	96 17       	cp	r25, r22
 17a:	d0 f3       	brcs	.-12     	; 0x170 <crc+0xc>
 17c:	08 95       	ret
}


uint8_t crc (volatile char *s, uint8_t length)
{
	uint8_t crc = 0;
 17e:	80 e0       	ldi	r24, 0x00	; 0
	for (uint8_t i = 0; i < length; i++) crc += *(s+i);
	return crc;
}
 180:	08 95       	ret

00000182 <usart_inicjuj>:
//--------------------------------------------------------------
void usart_inicjuj(void)
{

	// set computed by 'setbaud' values
	UBRR0H = UBRRH_VALUE;
 182:	10 92 c5 00 	sts	0x00C5, r1
	UBRR0L = UBRRL_VALUE;
 186:	83 e3       	ldi	r24, 0x33	; 51
 188:	80 93 c4 00 	sts	0x00C4, r24
	#if USE_2X
	UCSR0A |=  (1<<U2X0);
	#else
	UCSR0A &= ~(1<<U2X0);
 18c:	e0 ec       	ldi	r30, 0xC0	; 192
 18e:	f0 e0       	ldi	r31, 0x00	; 0
 190:	80 81       	ld	r24, Z
 192:	8d 7f       	andi	r24, 0xFD	; 253
 194:	80 83       	st	Z, r24
	#endif
	

	UCSR0C = (1<<UCSZ01) | (1<<UCSZ00);
 196:	86 e0       	ldi	r24, 0x06	; 6
 198:	80 93 c2 00 	sts	0x00C2, r24
	// 8 bits
	// 1 bit stop
	// parity none
	UCSR0B = (1<<TXEN0) | (1<<RXEN0) | (1<<RXCIE0);
 19c:	88 e9       	ldi	r24, 0x98	; 152
 19e:	80 93 c1 00 	sts	0x00C1, r24
 1a2:	08 95       	ret

000001a4 <can_send>:
}
//--------------------------------------------------------------
uint8_t volatile data_to_send = 0;
uint8_t can_send(void)
{
	return ((UCSR0A & (1<<UDRE0)) && !data_to_send);
 1a4:	80 91 c0 00 	lds	r24, 0x00C0
 1a8:	85 ff       	sbrs	r24, 5
 1aa:	07 c0       	rjmp	.+14     	; 0x1ba <can_send+0x16>
 1ac:	90 91 01 01 	lds	r25, 0x0101
 1b0:	81 e0       	ldi	r24, 0x01	; 1
 1b2:	99 23       	and	r25, r25
 1b4:	19 f0       	breq	.+6      	; 0x1bc <can_send+0x18>
 1b6:	80 e0       	ldi	r24, 0x00	; 0
 1b8:	08 95       	ret
 1ba:	80 e0       	ldi	r24, 0x00	; 0
}
 1bc:	08 95       	ret

000001be <__vector_19>:
	}
}
//--------------------------------------------------------------
//--------------------------------------------------------------
ISR(USART_UDRE_vect)
{
 1be:	1f 92       	push	r1
 1c0:	0f 92       	push	r0
 1c2:	0f b6       	in	r0, 0x3f	; 63
 1c4:	0f 92       	push	r0
 1c6:	11 24       	eor	r1, r1
 1c8:	2f 93       	push	r18
 1ca:	3f 93       	push	r19
 1cc:	8f 93       	push	r24
 1ce:	9f 93       	push	r25
 1d0:	ef 93       	push	r30
 1d2:	ff 93       	push	r31
	if(usart_tx_bufor_ind < TX_BUFFER_SIZE && data_to_send > 0)
 1d4:	80 91 24 01 	lds	r24, 0x0124
 1d8:	90 91 25 01 	lds	r25, 0x0125
 1dc:	80 97       	sbiw	r24, 0x20	; 32
 1de:	d8 f4       	brcc	.+54     	; 0x216 <__vector_19+0x58>
 1e0:	80 91 01 01 	lds	r24, 0x0101
 1e4:	88 23       	and	r24, r24
 1e6:	b9 f0       	breq	.+46     	; 0x216 <__vector_19+0x58>
	{
		UDR0 = usart_tx_bufor[usart_tx_bufor_ind++];
 1e8:	80 91 24 01 	lds	r24, 0x0124
 1ec:	90 91 25 01 	lds	r25, 0x0125
 1f0:	9c 01       	movw	r18, r24
 1f2:	2f 5f       	subi	r18, 0xFF	; 255
 1f4:	3f 4f       	sbci	r19, 0xFF	; 255
 1f6:	30 93 25 01 	sts	0x0125, r19
 1fa:	20 93 24 01 	sts	0x0124, r18
 1fe:	fc 01       	movw	r30, r24
 200:	ee 5f       	subi	r30, 0xFE	; 254
 202:	fe 4f       	sbci	r31, 0xFE	; 254
 204:	80 81       	ld	r24, Z
 206:	80 93 c6 00 	sts	0x00C6, r24
		data_to_send--;
 20a:	80 91 01 01 	lds	r24, 0x0101
 20e:	81 50       	subi	r24, 0x01	; 1
 210:	80 93 01 01 	sts	0x0101, r24
 214:	0b c0       	rjmp	.+22     	; 0x22c <__vector_19+0x6e>
	}
	else
	{
		usart_tx_bufor_ind = 0;
 216:	10 92 25 01 	sts	0x0125, r1
 21a:	10 92 24 01 	sts	0x0124, r1
		UCSR0B &= ~(1<<UDRIE0);												//wy³¹cz przerwania pustego bufora nadawania
 21e:	e1 ec       	ldi	r30, 0xC1	; 193
 220:	f0 e0       	ldi	r31, 0x00	; 0
 222:	80 81       	ld	r24, Z
 224:	8f 7d       	andi	r24, 0xDF	; 223
 226:	80 83       	st	Z, r24
		data_to_send = 0;
 228:	10 92 01 01 	sts	0x0101, r1
	}
}
 22c:	ff 91       	pop	r31
 22e:	ef 91       	pop	r30
 230:	9f 91       	pop	r25
 232:	8f 91       	pop	r24
 234:	3f 91       	pop	r19
 236:	2f 91       	pop	r18
 238:	0f 90       	pop	r0
 23a:	0f be       	out	0x3f, r0	; 63
 23c:	0f 90       	pop	r0
 23e:	1f 90       	pop	r1
 240:	18 95       	reti

00000242 <send_buffer>:
//--------------------------------------------------------------
void send_buffer(uint8_t byte_to_send)
{
	data_to_send = byte_to_send;
 242:	80 93 01 01 	sts	0x0101, r24
	UCSR0B |= (1<<UDRIE0);
 246:	e1 ec       	ldi	r30, 0xC1	; 193
 248:	f0 e0       	ldi	r31, 0x00	; 0
 24a:	80 81       	ld	r24, Z
 24c:	80 62       	ori	r24, 0x20	; 32
 24e:	80 83       	st	Z, r24
 250:	08 95       	ret

00000252 <send_data>:
		cp_to_buffer(usart_tx_bufor, s);
		send_buffer(length);
	}
}
void send_data (volatile char *d, uint8_t length)
{
 252:	1f 93       	push	r17
 254:	cf 93       	push	r28
 256:	df 93       	push	r29
 258:	ec 01       	movw	r28, r24
 25a:	16 2f       	mov	r17, r22
	if (can_send()){
 25c:	a3 df       	rcall	.-186    	; 0x1a4 <can_send>
 25e:	88 23       	and	r24, r24
 260:	91 f0       	breq	.+36     	; 0x286 <send_data+0x34>
		volatile char *s = d;
		for (uint8_t i = 0; i < length; i++) usart_tx_bufor[i] = *(s+i);
 262:	11 23       	and	r17, r17
 264:	71 f0       	breq	.+28     	; 0x282 <send_data+0x30>
 266:	20 e0       	ldi	r18, 0x00	; 0
 268:	30 e0       	ldi	r19, 0x00	; 0
 26a:	fe 01       	movw	r30, r28
 26c:	e2 0f       	add	r30, r18
 26e:	f3 1f       	adc	r31, r19
 270:	90 81       	ld	r25, Z
 272:	f9 01       	movw	r30, r18
 274:	ee 5f       	subi	r30, 0xFE	; 254
 276:	fe 4f       	sbci	r31, 0xFE	; 254
 278:	90 83       	st	Z, r25
 27a:	2f 5f       	subi	r18, 0xFF	; 255
 27c:	3f 4f       	sbci	r19, 0xFF	; 255
 27e:	21 17       	cp	r18, r17
 280:	a0 f3       	brcs	.-24     	; 0x26a <send_data+0x18>
		send_buffer(length);
 282:	81 2f       	mov	r24, r17
 284:	de df       	rcall	.-68     	; 0x242 <send_buffer>
	}
}
 286:	df 91       	pop	r29
 288:	cf 91       	pop	r28
 28a:	1f 91       	pop	r17
 28c:	08 95       	ret

0000028e <init_timer0>:
	}
}
//--------------------------------------------------------------
void init_timer0(void)
{
	TCCR0A |= (1<<WGM01);													// CTC Mode
 28e:	84 b5       	in	r24, 0x24	; 36
 290:	82 60       	ori	r24, 0x02	; 2
 292:	84 bd       	out	0x24, r24	; 36
	OCR0A = 39;																// TOP Value
 294:	87 e2       	ldi	r24, 0x27	; 39
 296:	87 bd       	out	0x27, r24	; 39
	TIMSK0 |= (1<<OCIE0A);													// compare match interrupt enable
 298:	ee e6       	ldi	r30, 0x6E	; 110
 29a:	f0 e0       	ldi	r31, 0x00	; 0
 29c:	80 81       	ld	r24, Z
 29e:	82 60       	ori	r24, 0x02	; 2
 2a0:	80 83       	st	Z, r24
 2a2:	08 95       	ret

000002a4 <init_my_buss>:



void init_my_buss(void)
{
	init_timer0();															// init timer
 2a4:	f4 df       	rcall	.-24     	; 0x28e <init_timer0>
	usart_inicjuj();														// initialize USART (RS-232)
 2a6:	6d df       	rcall	.-294    	; 0x182 <usart_inicjuj>
 2a8:	08 95       	ret

000002aa <enable_timer0>:
	TIMSK0 |= (1<<OCIE0A);													// compare match interrupt enable
}
//--------------------------------------------------------------
void enable_timer0(void)
{
	TCCR0B |= (1 << CS02) | (1 << CS00);									// Prescaler
 2aa:	85 b5       	in	r24, 0x25	; 37
 2ac:	85 60       	ori	r24, 0x05	; 5
 2ae:	85 bd       	out	0x25, r24	; 37
 2b0:	08 95       	ret

000002b2 <disable_timer0>:
}
//--------------------------------------------------------------
void disable_timer0(void)
{
	TCCR0B &= ~((1 << CS02) | (1 << CS01) | (1 << CS00));					// Prescaler
 2b2:	85 b5       	in	r24, 0x25	; 37
 2b4:	88 7f       	andi	r24, 0xF8	; 248
 2b6:	85 bd       	out	0x25, r24	; 37
 2b8:	08 95       	ret

000002ba <__vector_18>:
//--------------------------------------------------------------
//--------------------------------------------------------------
//--------------------------------------------------------------
uint8_t recive_counter = 0;
ISR(USART_RX_vect)
{
 2ba:	1f 92       	push	r1
 2bc:	0f 92       	push	r0
 2be:	0f b6       	in	r0, 0x3f	; 63
 2c0:	0f 92       	push	r0
 2c2:	11 24       	eor	r1, r1
 2c4:	2f 93       	push	r18
 2c6:	3f 93       	push	r19
 2c8:	4f 93       	push	r20
 2ca:	5f 93       	push	r21
 2cc:	6f 93       	push	r22
 2ce:	7f 93       	push	r23
 2d0:	8f 93       	push	r24
 2d2:	9f 93       	push	r25
 2d4:	af 93       	push	r26
 2d6:	bf 93       	push	r27
 2d8:	ef 93       	push	r30
 2da:	ff 93       	push	r31
	if(recive_counter < RX_BUFFER_SIZE){
 2dc:	40 91 00 01 	lds	r20, 0x0100
 2e0:	40 32       	cpi	r20, 0x20	; 32
 2e2:	f0 f5       	brcc	.+124    	; 0x360 <__vector_18+0xa6>
		usart_rx_bufor[usart_rx_bufor_ind++] = UDR0;
 2e4:	80 91 22 01 	lds	r24, 0x0122
 2e8:	90 91 23 01 	lds	r25, 0x0123
 2ec:	9c 01       	movw	r18, r24
 2ee:	2f 5f       	subi	r18, 0xFF	; 255
 2f0:	3f 4f       	sbci	r19, 0xFF	; 255
 2f2:	30 93 23 01 	sts	0x0123, r19
 2f6:	20 93 22 01 	sts	0x0122, r18
 2fa:	20 91 c6 00 	lds	r18, 0x00C6
 2fe:	fc 01       	movw	r30, r24
 300:	ea 5d       	subi	r30, 0xDA	; 218
 302:	fe 4f       	sbci	r31, 0xFE	; 254
 304:	20 83       	st	Z, r18
		recive_counter++;
 306:	81 e0       	ldi	r24, 0x01	; 1
 308:	84 0f       	add	r24, r20
 30a:	80 93 00 01 	sts	0x0100, r24
		
		if(recive_counter == 1)
 30e:	81 30       	cpi	r24, 0x01	; 1
 310:	19 f4       	brne	.+6      	; 0x318 <__vector_18+0x5e>
	TCCR0B &= ~((1 << CS02) | (1 << CS01) | (1 << CS00));					// Prescaler
}
//--------------------------------------------------------------
void reset_timer0(void)
{
	TCNT0 = 0;																// Reset counter
 312:	16 bc       	out	0x26, r1	; 38
		recive_counter++;
		
		if(recive_counter == 1)
		{
			reset_timer0();
			enable_timer0();
 314:	ca df       	rcall	.-108    	; 0x2aa <enable_timer0>
 316:	2b c0       	rjmp	.+86     	; 0x36e <__vector_18+0xb4>
		}
		else if(recive_counter < 3)
 318:	83 30       	cpi	r24, 0x03	; 3
 31a:	10 f4       	brcc	.+4      	; 0x320 <__vector_18+0x66>
	TCCR0B &= ~((1 << CS02) | (1 << CS01) | (1 << CS00));					// Prescaler
}
//--------------------------------------------------------------
void reset_timer0(void)
{
	TCNT0 = 0;																// Reset counter
 31c:	16 bc       	out	0x26, r1	; 38
 31e:	27 c0       	rjmp	.+78     	; 0x36e <__vector_18+0xb4>
		}
		else if(recive_counter < 3)
		{
			reset_timer0();
		}
		else if(usart_rx_bufor_ind - 3 < usart_rx_bufor[MSG_DATA_LENGTH])		// Data
 320:	20 91 22 01 	lds	r18, 0x0122
 324:	30 91 23 01 	lds	r19, 0x0123
 328:	80 91 28 01 	lds	r24, 0x0128
 32c:	23 50       	subi	r18, 0x03	; 3
 32e:	31 09       	sbc	r19, r1
 330:	90 e0       	ldi	r25, 0x00	; 0
 332:	28 17       	cp	r18, r24
 334:	39 07       	cpc	r19, r25
 336:	10 f4       	brcc	.+4      	; 0x33c <__vector_18+0x82>
	TCCR0B &= ~((1 << CS02) | (1 << CS01) | (1 << CS00));					// Prescaler
}
//--------------------------------------------------------------
void reset_timer0(void)
{
	TCNT0 = 0;																// Reset counter
 338:	16 bc       	out	0x26, r1	; 38
 33a:	19 c0       	rjmp	.+50     	; 0x36e <__vector_18+0xb4>
		}
		else if(usart_rx_bufor_ind - 3 < usart_rx_bufor[MSG_DATA_LENGTH])		// Data
		{
			reset_timer0();
		}
		else if(usart_rx_bufor_ind - 4 < usart_rx_bufor[MSG_DATA_LENGTH])		// CRC
 33c:	20 91 22 01 	lds	r18, 0x0122
 340:	30 91 23 01 	lds	r19, 0x0123
 344:	80 91 28 01 	lds	r24, 0x0128
 348:	24 50       	subi	r18, 0x04	; 4
 34a:	31 09       	sbc	r19, r1
 34c:	90 e0       	ldi	r25, 0x00	; 0
 34e:	28 17       	cp	r18, r24
 350:	39 07       	cpc	r19, r25
 352:	10 f4       	brcc	.+4      	; 0x358 <__vector_18+0x9e>
	TCCR0B &= ~((1 << CS02) | (1 << CS01) | (1 << CS00));					// Prescaler
}
//--------------------------------------------------------------
void reset_timer0(void)
{
	TCNT0 = 0;																// Reset counter
 354:	16 bc       	out	0x26, r1	; 38
 356:	0b c0       	rjmp	.+22     	; 0x36e <__vector_18+0xb4>
		{
			reset_timer0();
		}
		else																	//success
		{
			disable_timer0();
 358:	ac df       	rcall	.-168    	; 0x2b2 <disable_timer0>
			recive_counter = 0;
 35a:	10 92 00 01 	sts	0x0100, r1
 35e:	07 c0       	rjmp	.+14     	; 0x36e <__vector_18+0xb4>
		}
		
	}
	else																		// To many received data, it is error
	{
		disable_timer0();														// Clear all data
 360:	a8 df       	rcall	.-176    	; 0x2b2 <disable_timer0>
		recive_counter = 0;
 362:	10 92 00 01 	sts	0x0100, r1
		usart_rx_bufor_ind = 0;													// Clear all data
 366:	10 92 23 01 	sts	0x0123, r1
 36a:	10 92 22 01 	sts	0x0122, r1
	}
}
 36e:	ff 91       	pop	r31
 370:	ef 91       	pop	r30
 372:	bf 91       	pop	r27
 374:	af 91       	pop	r26
 376:	9f 91       	pop	r25
 378:	8f 91       	pop	r24
 37a:	7f 91       	pop	r23
 37c:	6f 91       	pop	r22
 37e:	5f 91       	pop	r21
 380:	4f 91       	pop	r20
 382:	3f 91       	pop	r19
 384:	2f 91       	pop	r18
 386:	0f 90       	pop	r0
 388:	0f be       	out	0x3f, r0	; 63
 38a:	0f 90       	pop	r0
 38c:	1f 90       	pop	r1
 38e:	18 95       	reti

00000390 <__vector_14>:
{
	TCNT0 = 0;																// Reset counter
}
//--------------------------------------------------------------
ISR (TIMER0_COMPA_vect)														// Failed transmission
{
 390:	1f 92       	push	r1
 392:	0f 92       	push	r0
 394:	0f b6       	in	r0, 0x3f	; 63
 396:	0f 92       	push	r0
 398:	11 24       	eor	r1, r1
 39a:	2f 93       	push	r18
 39c:	3f 93       	push	r19
 39e:	4f 93       	push	r20
 3a0:	5f 93       	push	r21
 3a2:	6f 93       	push	r22
 3a4:	7f 93       	push	r23
 3a6:	8f 93       	push	r24
 3a8:	9f 93       	push	r25
 3aa:	af 93       	push	r26
 3ac:	bf 93       	push	r27
 3ae:	ef 93       	push	r30
 3b0:	ff 93       	push	r31
	disable_timer0();
 3b2:	7f df       	rcall	.-258    	; 0x2b2 <disable_timer0>
	recive_counter = 0;														// Clear All buffers
 3b4:	10 92 00 01 	sts	0x0100, r1
	usart_rx_bufor_ind = 0;													// Clear All buffers
 3b8:	10 92 23 01 	sts	0x0123, r1
 3bc:	10 92 22 01 	sts	0x0122, r1
	
}
 3c0:	ff 91       	pop	r31
 3c2:	ef 91       	pop	r30
 3c4:	bf 91       	pop	r27
 3c6:	af 91       	pop	r26
 3c8:	9f 91       	pop	r25
 3ca:	8f 91       	pop	r24
 3cc:	7f 91       	pop	r23
 3ce:	6f 91       	pop	r22
 3d0:	5f 91       	pop	r21
 3d2:	4f 91       	pop	r20
 3d4:	3f 91       	pop	r19
 3d6:	2f 91       	pop	r18
 3d8:	0f 90       	pop	r0
 3da:	0f be       	out	0x3f, r0	; 63
 3dc:	0f 90       	pop	r0
 3de:	1f 90       	pop	r1
 3e0:	18 95       	reti

000003e2 <_exit>:
 3e2:	f8 94       	cli

000003e4 <__stop_program>:
 3e4:	ff cf       	rjmp	.-2      	; 0x3e4 <__stop_program>
