
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000356                       # Number of seconds simulated
sim_ticks                                   355992000                       # Number of ticks simulated
final_tick                               2263605319500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              212809146                       # Simulator instruction rate (inst/s)
host_op_rate                                212801420                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              544938325                       # Simulator tick rate (ticks/s)
host_mem_usage                                 768572                       # Number of bytes of host memory used
host_seconds                                     0.65                       # Real time elapsed on the host
sim_insts                                   139012081                       # Number of instructions simulated
sim_ops                                     139012081                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus4.inst        91328                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus4.data        27776                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus5.inst        30272                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus5.data        18944                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus6.inst        97792                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus6.data        56768                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total            322880                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus4.inst        91328                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus5.inst        30272                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus6.inst        97792                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total       219392                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks       103744                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total         103744                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus4.inst         1427                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus4.data          434                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus5.inst          473                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus5.data          296                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus6.inst         1528                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus6.data          887                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total               5045                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks         1621                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total              1621                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus4.inst    256545091                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus4.data     78024225                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus5.inst     85035619                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus5.data     53214679                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus6.inst    274702802                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus6.data    159464258                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            906986674                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus4.inst    256545091                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus5.inst     85035619                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus6.inst    274702802                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total       616283512                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks      291422279                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           291422279                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks      291422279                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus4.inst    256545091                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus4.data     78024225                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus5.inst     85035619                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus5.data     53214679                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus6.inst    274702802                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus6.data    159464258                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total          1198408953                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus4.inst        28864                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus4.data       150912                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus5.inst         3264                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus5.data        59904                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus6.inst        11200                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus6.data       517056                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total            771200                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus4.inst        28864                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus5.inst         3264                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus6.inst        11200                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total        43328                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks       484352                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total         484352                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus4.inst          451                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus4.data         2358                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus5.inst           51                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus5.data          936                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus6.inst          175                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus6.data         8079                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total              12050                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks         7568                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total              7568                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus4.inst     81080474                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus4.data    423919639                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus5.inst      9168745                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus5.data    168273444                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus6.inst     31461381                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus6.data   1452437133                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total           2166340817                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus4.inst     81080474                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus5.inst      9168745                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus6.inst     31461381                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total       121710600                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks     1360569900                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total          1360569900                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks     1360569900                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus4.inst     81080474                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus4.data    423919639                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus5.inst      9168745                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus5.data    168273444                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus6.inst     31461381                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus6.data   1452437133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total          3526910717                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               358627500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           358792000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                     1                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements                1                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          376.606887                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs                  1                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs                1                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs                    1                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   376.028844                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data     0.578042                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.734431                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.001129                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.735560                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          281                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           76                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          205                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.548828                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data           75                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data           54                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total            54                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data            3                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data            2                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data          129                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total             129                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data          129                       # number of overall hits
system.cpu0.dcache.overall_hits::total            129                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data            3                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data            1                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data            2                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data            3                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data            3                       # number of overall misses
system.cpu0.dcache.overall_misses::total            3                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data          132                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data          132                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.038462                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.022727                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.022727                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu0.dcache.writebacks::total                1                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements                0                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 511                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst          511                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.998047                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.998047                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          136                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          375                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst          370                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst          370                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst          370                       # number of overall hits
system.cpu0.icache.overall_hits::total            370                       # number of overall hits
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst          370                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst          370                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               358627500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           358792000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                     1                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel                0                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  1                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                  0                      
system.cpu1.kern.mode_good::user                    0                      
system.cpu1.kern.mode_good::idle                    0                      
system.cpu1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle             0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu1.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements                0                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          409.898350                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   409.320666                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data     0.577684                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.799454                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.001128                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.800583                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          409                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          408                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.798828                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data           75                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data           54                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total            54                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data            3                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data            2                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data          129                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total             129                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data          129                       # number of overall hits
system.cpu1.dcache.overall_hits::total            129                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data            3                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data            1                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data            2                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data            3                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data            3                       # number of overall misses
system.cpu1.dcache.overall_misses::total            3                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data          132                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data          132                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.038462                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.022727                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.022727                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst          370                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst          370                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst          370                       # number of overall hits
system.cpu1.icache.overall_hits::total            370                       # number of overall hits
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst          370                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst          370                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               358627500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total           358792000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                     1                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                  0                      
system.cpu2.kern.mode_good::user                    0                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu2.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements                0                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          253.954782                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   253.377456                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data     0.577326                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.494878                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.001128                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.496005                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          147                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          147                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.287109                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data           75                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data           54                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total            54                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data            3                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data            2                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data          129                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total             129                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data          129                       # number of overall hits
system.cpu2.dcache.overall_hits::total            129                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data            3                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data            1                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data            2                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data            3                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data            3                       # number of overall misses
system.cpu2.dcache.overall_misses::total            3                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data          132                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data          132                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.022727                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.022727                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst          370                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst          370                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst          370                       # number of overall hits
system.cpu2.icache.overall_hits::total            370                       # number of overall hits
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst          370                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst          370                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0               358573500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total           358738000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                     1                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements                1                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          447.090210                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  7                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                1                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                    7                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   446.513242                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data     0.576968                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.872096                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.001127                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.873223                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          444                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          441                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data           75                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data           54                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total            54                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data            3                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data            2                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data          129                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total             129                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data          129                       # number of overall hits
system.cpu3.dcache.overall_hits::total            129                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data            3                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data            1                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data            2                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data            3                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data            3                       # number of overall misses
system.cpu3.dcache.overall_misses::total            3                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data          132                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data          132                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.038462                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.022727                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.022727                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu3.dcache.writebacks::total                1                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          410                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          102                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst          370                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst          370                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst          370                       # number of overall hits
system.cpu3.icache.overall_hits::total            370                       # number of overall hits
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst          370                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst          370                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.fetch_hits                          0                       # ITB hits
system.cpu4.dtb.fetch_misses                        0                       # ITB misses
system.cpu4.dtb.fetch_acv                           0                       # ITB acv
system.cpu4.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.read_acv                            0                       # DTB read access violations
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.write_acv                           0                       # DTB write access violations
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.data_hits                           0                       # DTB hits
system.cpu4.dtb.data_misses                         0                       # DTB misses
system.cpu4.dtb.data_acv                            0                       # DTB access violations
system.cpu4.dtb.data_accesses                       0                       # DTB accesses
system.cpu4.itb.fetch_hits                          0                       # ITB hits
system.cpu4.itb.fetch_misses                        0                       # ITB misses
system.cpu4.itb.fetch_acv                           0                       # ITB acv
system.cpu4.itb.fetch_accesses                      0                       # ITB accesses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.read_acv                            0                       # DTB read access violations
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.write_acv                           0                       # DTB write access violations
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.data_hits                           0                       # DTB hits
system.cpu4.itb.data_misses                         0                       # DTB misses
system.cpu4.itb.data_acv                            0                       # DTB access violations
system.cpu4.itb.data_accesses                       0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu4.kern.inst.hwrei                       570                       # number of hwrei instructions executed
system.cpu4.kern.ipl_count::0                     162     47.65%     47.65% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::30                      1      0.29%     47.94% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::31                    177     52.06%    100.00% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::total                 340                       # number of times we switched to this ipl
system.cpu4.kern.ipl_good::0                      162     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::30                       1      0.31%     50.31% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::31                     161     49.69%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::total                  324                       # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_ticks::0               139158000     91.88%     91.88% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::30                 164500      0.11%     91.99% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::31               12129500      8.01%    100.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::total           151452000                       # number of cycles we spent at this ipl
system.cpu4.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::31                0.909605                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::total             0.952941                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu4.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu4.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu4.kern.syscall::total                     3                       # number of syscalls executed
system.cpu4.kern.callpal::wripir                    1      0.28%      0.28% # number of callpals executed
system.cpu4.kern.callpal::swpctx                   12      3.31%      3.58% # number of callpals executed
system.cpu4.kern.callpal::tbi                       1      0.28%      3.86% # number of callpals executed
system.cpu4.kern.callpal::swpipl                  321     88.43%     92.29% # number of callpals executed
system.cpu4.kern.callpal::rdusp                     1      0.28%     92.56% # number of callpals executed
system.cpu4.kern.callpal::rti                      18      4.96%     97.52% # number of callpals executed
system.cpu4.kern.callpal::callsys                   9      2.48%    100.00% # number of callpals executed
system.cpu4.kern.callpal::total                   363                       # number of callpals executed
system.cpu4.kern.mode_switch::kernel               31                       # number of protection mode switches
system.cpu4.kern.mode_switch::user                 17                       # number of protection mode switches
system.cpu4.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu4.kern.mode_good::kernel                 18                      
system.cpu4.kern.mode_good::user                   17                      
system.cpu4.kern.mode_good::idle                    0                      
system.cpu4.kern.mode_switch_good::kernel     0.580645                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::total     0.729167                       # fraction of useful protection mode switches
system.cpu4.kern.mode_ticks::kernel          61898000     75.49%     75.49% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::user            20102000     24.51%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.dcache.tags.replacements             4863                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          435.829798                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs              65227                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs             4863                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            13.412914                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data    24.954634                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data   410.875164                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.048740                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.802491                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.851230                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          358                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2          358                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.699219                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses           129896                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses          129896                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        30698                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          30698                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        25625                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         25625                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          500                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          500                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          585                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          585                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data        56323                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total           56323                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data        56323                       # number of overall hits
system.cpu4.dcache.overall_hits::total          56323                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         2796                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         2796                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data         2163                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         2163                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::switch_cpus4.data          111                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total          111                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::switch_cpus4.data           25                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total           25                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         4959                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          4959                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         4959                       # number of overall misses
system.cpu4.dcache.overall_misses::total         4959                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data        33494                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        33494                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        27788                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        27788                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          611                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          611                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          610                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          610                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data        61282                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total        61282                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data        61282                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total        61282                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.083478                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.083478                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.077839                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.077839                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::switch_cpus4.data     0.181669                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.181669                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::switch_cpus4.data     0.040984                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.040984                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.080921                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.080921                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.080921                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.080921                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         3039                       # number of writebacks
system.cpu4.dcache.writebacks::total             3039                       # number of writebacks
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements             2453                       # number of replacements
system.cpu4.icache.tags.tagsinuse          511.999367                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs             277243                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs             2453                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs           113.022014                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst    27.566340                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst   484.433027                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.053841                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst     0.946158                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses           336108                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses          336108                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       164373                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         164373                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       164373                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          164373                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       164373                       # number of overall hits
system.cpu4.icache.overall_hits::total         164373                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst         2454                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total         2454                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst         2454                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total          2454                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst         2454                       # number of overall misses
system.cpu4.icache.overall_misses::total         2454                       # number of overall misses
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       166827                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       166827                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       166827                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       166827                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       166827                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       166827                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.014710                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.014710                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.014710                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.014710                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.014710                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.014710                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.writebacks::writebacks         2453                       # number of writebacks
system.cpu4.icache.writebacks::total             2453                       # number of writebacks
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.fetch_hits                          0                       # ITB hits
system.cpu5.dtb.fetch_misses                        0                       # ITB misses
system.cpu5.dtb.fetch_acv                           0                       # ITB acv
system.cpu5.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.read_acv                            0                       # DTB read access violations
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.write_acv                           0                       # DTB write access violations
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.data_hits                           0                       # DTB hits
system.cpu5.dtb.data_misses                         0                       # DTB misses
system.cpu5.dtb.data_acv                            0                       # DTB access violations
system.cpu5.dtb.data_accesses                       0                       # DTB accesses
system.cpu5.itb.fetch_hits                          0                       # ITB hits
system.cpu5.itb.fetch_misses                        0                       # ITB misses
system.cpu5.itb.fetch_acv                           0                       # ITB acv
system.cpu5.itb.fetch_accesses                      0                       # ITB accesses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.read_acv                            0                       # DTB read access violations
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.write_acv                           0                       # DTB write access violations
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.data_hits                           0                       # DTB hits
system.cpu5.itb.data_misses                         0                       # DTB misses
system.cpu5.itb.data_acv                            0                       # DTB access violations
system.cpu5.itb.data_accesses                       0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu5.kern.inst.hwrei                       786                       # number of hwrei instructions executed
system.cpu5.kern.ipl_count::0                      94     47.00%     47.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::30                      3      1.50%     48.50% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::31                    103     51.50%    100.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::total                 200                       # number of times we switched to this ipl
system.cpu5.kern.ipl_good::0                       94     49.47%     49.47% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::30                       3      1.58%     51.05% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::31                      93     48.95%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::total                  190                       # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_ticks::0               352496000     98.21%     98.21% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::30                 361000      0.10%     98.31% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::31                6076500      1.69%    100.00% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::total           358933500                       # number of cycles we spent at this ipl
system.cpu5.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::31                0.902913                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::total             0.950000                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu5.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu5.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu5.kern.syscall::total                     3                       # number of syscalls executed
system.cpu5.kern.callpal::wripir                    1      0.36%      0.36% # number of callpals executed
system.cpu5.kern.callpal::swpctx                   58     21.17%     21.53% # number of callpals executed
system.cpu5.kern.callpal::tbi                       5      1.82%     23.36% # number of callpals executed
system.cpu5.kern.callpal::swpipl                  129     47.08%     70.44% # number of callpals executed
system.cpu5.kern.callpal::rdps                      1      0.36%     70.80% # number of callpals executed
system.cpu5.kern.callpal::rti                      69     25.18%     95.99% # number of callpals executed
system.cpu5.kern.callpal::callsys                   9      3.28%     99.27% # number of callpals executed
system.cpu5.kern.callpal::imb                       2      0.73%    100.00% # number of callpals executed
system.cpu5.kern.callpal::total                   274                       # number of callpals executed
system.cpu5.kern.mode_switch::kernel              127                       # number of protection mode switches
system.cpu5.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu5.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu5.kern.mode_good::kernel                 67                      
system.cpu5.kern.mode_good::user                   67                      
system.cpu5.kern.mode_good::idle                    0                      
system.cpu5.kern.mode_switch_good::kernel     0.527559                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::total     0.690722                       # fraction of useful protection mode switches
system.cpu5.kern.mode_ticks::kernel        1898148500     99.57%     99.57% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::user             8186500      0.43%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.dcache.tags.replacements             2086                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          443.166925                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs              46044                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs             2086                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            22.072867                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data    82.584898                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data   360.582027                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.161299                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.704262                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.865560                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          454                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2          454                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.886719                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses            79593                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses           79593                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data        22645                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          22645                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        12693                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         12693                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          432                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          432                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          449                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          449                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data        35338                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total           35338                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data        35338                       # number of overall hits
system.cpu5.dcache.overall_hits::total          35338                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         1654                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         1654                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          689                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          689                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::switch_cpus5.data           41                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total           41                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::switch_cpus5.data           23                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total           23                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         2343                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          2343                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         2343                       # number of overall misses
system.cpu5.dcache.overall_misses::total         2343                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data        24299                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        24299                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        13382                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        13382                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          473                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          473                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          472                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          472                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data        37681                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total        37681                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data        37681                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total        37681                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.068069                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.068069                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.051487                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.051487                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::switch_cpus5.data     0.086681                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.086681                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::switch_cpus5.data     0.048729                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.048729                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.062180                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.062180                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.062180                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.062180                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          987                       # number of writebacks
system.cpu5.dcache.writebacks::total              987                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements             1254                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs             104241                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs             1254                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs            83.126794                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst   188.088398                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst   323.911602                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.367360                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst     0.632640                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2          432                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3           80                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses           277376                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses          277376                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       136807                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         136807                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       136807                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          136807                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       136807                       # number of overall hits
system.cpu5.icache.overall_hits::total         136807                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst         1254                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total         1254                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst         1254                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total          1254                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst         1254                       # number of overall misses
system.cpu5.icache.overall_misses::total         1254                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       138061                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       138061                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       138061                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       138061                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       138061                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       138061                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.009083                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.009083                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.009083                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.009083                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.009083                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.009083                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.writebacks::writebacks         1254                       # number of writebacks
system.cpu5.icache.writebacks::total             1254                       # number of writebacks
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.fetch_hits                          0                       # ITB hits
system.cpu6.dtb.fetch_misses                        0                       # ITB misses
system.cpu6.dtb.fetch_acv                           0                       # ITB acv
system.cpu6.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.read_acv                            0                       # DTB read access violations
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.write_acv                           0                       # DTB write access violations
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.data_hits                           0                       # DTB hits
system.cpu6.dtb.data_misses                         0                       # DTB misses
system.cpu6.dtb.data_acv                            0                       # DTB access violations
system.cpu6.dtb.data_accesses                       0                       # DTB accesses
system.cpu6.itb.fetch_hits                          0                       # ITB hits
system.cpu6.itb.fetch_misses                        0                       # ITB misses
system.cpu6.itb.fetch_acv                           0                       # ITB acv
system.cpu6.itb.fetch_accesses                      0                       # ITB accesses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.read_acv                            0                       # DTB read access violations
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.write_acv                           0                       # DTB write access violations
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.data_hits                           0                       # DTB hits
system.cpu6.itb.data_misses                         0                       # DTB misses
system.cpu6.itb.data_acv                            0                       # DTB access violations
system.cpu6.itb.data_accesses                       0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu6.kern.inst.hwrei                      1212                       # number of hwrei instructions executed
system.cpu6.kern.ipl_count::0                     250     50.20%     50.20% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::30                      1      0.20%     50.40% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::31                    247     49.60%    100.00% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::total                 498                       # number of times we switched to this ipl
system.cpu6.kern.ipl_good::0                      248     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::30                       1      0.20%     50.20% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::31                     247     49.80%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::total                  496                       # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_ticks::0               553656000     98.27%     98.27% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::30                 112000      0.02%     98.29% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::31                9622000      1.71%    100.00% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::total           563390000                       # number of cycles we spent at this ipl
system.cpu6.kern.ipl_used::0                 0.992000                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::31                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::total             0.995984                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu6.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu6.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu6.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu6.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu6.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu6.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu6.kern.syscall::total                    12                       # number of syscalls executed
system.cpu6.kern.callpal::wripir                    7      1.22%      1.22% # number of callpals executed
system.cpu6.kern.callpal::swpctx                   53      9.20%     10.42% # number of callpals executed
system.cpu6.kern.callpal::swpipl                  397     68.92%     79.34% # number of callpals executed
system.cpu6.kern.callpal::rdps                      1      0.17%     79.51% # number of callpals executed
system.cpu6.kern.callpal::wrusp                     1      0.17%     79.69% # number of callpals executed
system.cpu6.kern.callpal::rti                     100     17.36%     97.05% # number of callpals executed
system.cpu6.kern.callpal::callsys                  15      2.60%     99.65% # number of callpals executed
system.cpu6.kern.callpal::imb                       2      0.35%    100.00% # number of callpals executed
system.cpu6.kern.callpal::total                   576                       # number of callpals executed
system.cpu6.kern.mode_switch::kernel              152                       # number of protection mode switches
system.cpu6.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu6.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu6.kern.mode_good::kernel                 96                      
system.cpu6.kern.mode_good::user                   97                      
system.cpu6.kern.mode_good::idle                    0                      
system.cpu6.kern.mode_switch_good::kernel     0.631579                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::total     0.775100                       # fraction of useful protection mode switches
system.cpu6.kern.mode_ticks::kernel        1682988500     95.71%     95.71% # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::user            75503500      4.29%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.dcache.tags.replacements            12528                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          421.479285                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs             153107                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs            12528                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            12.221185                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data   100.221477                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data   321.257808                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.195745                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.627457                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.823202                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0          459                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1           53                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses           356218                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses          356218                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        76398                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          76398                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        80034                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         80034                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         1158                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         1158                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         1250                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1250                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       156432                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          156432                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       156432                       # number of overall hits
system.cpu6.dcache.overall_hits::total         156432                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         5851                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         5851                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data         6868                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         6868                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::switch_cpus6.data          123                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total          123                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::switch_cpus6.data           25                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total           25                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        12719                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         12719                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        12719                       # number of overall misses
system.cpu6.dcache.overall_misses::total        12719                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data        82249                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        82249                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        86902                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        86902                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         1281                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         1281                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         1275                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1275                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       169151                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       169151                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       169151                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       169151                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.071138                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.071138                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.079032                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.079032                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::switch_cpus6.data     0.096019                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.096019                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::switch_cpus6.data     0.019608                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.019608                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.075193                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.075193                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.075193                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.075193                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         8224                       # number of writebacks
system.cpu6.dcache.writebacks::total             8224                       # number of writebacks
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements             4449                       # number of replacements
system.cpu6.icache.tags.tagsinuse          511.871722                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs             333835                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs             4449                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs            75.035963                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst   204.718950                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst   307.152772                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst     0.399842                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst     0.599908                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.999749                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::1          131                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2          324                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses           910964                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses          910964                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       448807                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         448807                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       448807                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          448807                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       448807                       # number of overall hits
system.cpu6.icache.overall_hits::total         448807                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst         4450                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total         4450                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst         4450                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total          4450                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst         4450                       # number of overall misses
system.cpu6.icache.overall_misses::total         4450                       # number of overall misses
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       453257                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       453257                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       453257                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       453257                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       453257                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       453257                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.009818                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.009818                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.009818                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.009818                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.009818                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.009818                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.writebacks::writebacks         4449                       # number of writebacks
system.cpu6.icache.writebacks::total             4449                       # number of writebacks
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.fetch_hits                          0                       # ITB hits
system.cpu7.dtb.fetch_misses                        0                       # ITB misses
system.cpu7.dtb.fetch_acv                           0                       # ITB acv
system.cpu7.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.read_acv                            0                       # DTB read access violations
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.write_acv                           0                       # DTB write access violations
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.data_hits                           0                       # DTB hits
system.cpu7.dtb.data_misses                         0                       # DTB misses
system.cpu7.dtb.data_acv                            0                       # DTB access violations
system.cpu7.dtb.data_accesses                       0                       # DTB accesses
system.cpu7.itb.fetch_hits                          0                       # ITB hits
system.cpu7.itb.fetch_misses                        0                       # ITB misses
system.cpu7.itb.fetch_acv                           0                       # ITB acv
system.cpu7.itb.fetch_accesses                      0                       # ITB accesses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.read_acv                            0                       # DTB read access violations
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.write_acv                           0                       # DTB write access violations
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.data_hits                           0                       # DTB hits
system.cpu7.itb.data_misses                         0                       # DTB misses
system.cpu7.itb.data_acv                            0                       # DTB access violations
system.cpu7.itb.data_accesses                       0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu7.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu7.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu7.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_ticks::0               358582500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::total           358747000                       # number of cycles we spent at this ipl
system.cpu7.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu7.kern.callpal::total                     1                       # number of callpals executed
system.cpu7.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu7.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu7.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu7.kern.mode_good::kernel                  0                      
system.cpu7.kern.mode_good::user                    0                      
system.cpu7.kern.mode_good::idle                    0                      
system.cpu7.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu7.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           1                       # Percentage of idle cycles
system.cpu7.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu7.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu7.op_class::IntMult                       0                       # Class of executed instruction
system.cpu7.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu7.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu7.op_class::MemRead                       0                       # Class of executed instruction
system.cpu7.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu7.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu7.op_class::total                         0                       # Class of executed instruction
system.cpu7.dcache.tags.replacements                0                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          370.787004                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data   369.635611                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data     1.151392                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.721945                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.002249                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.724193                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          370                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3          309                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.722656                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data           75                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data           52                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total            52                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data            3                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data            1                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data          127                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total             127                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data          127                       # number of overall hits
system.cpu7.dcache.overall_hits::total            127                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data            3                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data            2                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::switch_cpus7.data            1                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::switch_cpus7.data            3                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data            5                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total             5                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data            5                       # number of overall misses
system.cpu7.dcache.overall_misses::total            5                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data          132                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data          132                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.038462                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.037037                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.037037                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::switch_cpus7.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::switch_cpus7.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.037879                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.037879                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.037879                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.037879                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements                0                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 509                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst          509                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.994141                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.994141                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2           99                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3          381                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4           29                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst          370                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst          370                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst          370                       # number of overall hits
system.cpu7.icache.overall_hits::total            370                       # number of overall hits
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst          370                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst          370                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                  18                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 18                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      144                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests            26                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests           12                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops            2712                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops         1792                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops          920                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadResp                 16                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq                  4                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp                 4                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty            2                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq              8                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp               8                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq            16                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side           15                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu2.dcache.mem_side::system.l2cache0.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu3.dcache.mem_side::system.l2cache0.cpu_side           15                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total                     58                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu2.dcache.mem_side::system.l2cache0.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu3.dcache.mem_side::system.l2cache0.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total                    1184                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                            36261                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples             35643                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.120472                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            0.493112                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                   32919     92.36%     92.36% # Request fanout histogram
system.l2bus0.snoop_fanout::1                    1800      5.05%     97.41% # Request fanout histogram
system.l2bus0.snoop_fanout::2                     507      1.42%     98.83% # Request fanout histogram
system.l2bus0.snoop_fanout::3                     188      0.53%     99.36% # Request fanout histogram
system.l2bus0.snoop_fanout::4                     229      0.64%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::6                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::7                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::8                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               4                       # Request fanout histogram
system.l2bus0.snoop_fanout::total               35643                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests         56169                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests        25918                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests         6462                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops           12053                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops         8807                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops         3246                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadResp              18738                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq                 14                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp                14                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty        12250                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean         5472                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict             5799                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq              263                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq             76                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp             339                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq              9459                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp             9459                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq           8158                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq         10580                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu4.icache.mem_side::system.l2cache1.cpu_side         6788                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu4.dcache.mem_side::system.l2cache1.cpu_side        14760                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu5.icache.mem_side::system.l2cache1.cpu_side         3106                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu5.dcache.mem_side::system.l2cache1.cpu_side         6607                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu6.icache.mem_side::system.l2cache1.cpu_side        11894                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu6.dcache.mem_side::system.l2cache1.cpu_side        37446                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu7.dcache.mem_side::system.l2cache1.cpu_side           20                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total                  80621                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu4.icache.mem_side::system.l2cache1.cpu_side       277376                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu4.dcache.mem_side::system.l2cache1.cpu_side       507472                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu5.icache.mem_side::system.l2cache1.cpu_side       118528                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu5.dcache.mem_side::system.l2cache1.cpu_side       213016                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu6.icache.mem_side::system.l2cache1.cpu_side       476416                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu6.dcache.mem_side::system.l2cache1.cpu_side      1345856                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu7.dcache.mem_side::system.l2cache1.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total                 2938928                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                            32186                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples             88358                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.371353                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.787601                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                   67564     76.47%     76.47% # Request fanout histogram
system.l2bus1.snoop_fanout::1                   13203     14.94%     91.41% # Request fanout histogram
system.l2bus1.snoop_fanout::2                    3810      4.31%     95.72% # Request fanout histogram
system.l2bus1.snoop_fanout::3                    3135      3.55%     99.27% # Request fanout histogram
system.l2bus1.snoop_fanout::4                     646      0.73%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::6                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::7                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::8                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               4                       # Request fanout histogram
system.l2bus1.snoop_fanout::total               88358                       # Request fanout histogram
system.l2cache0.tags.replacements                   0                       # number of replacements
system.l2cache0.tags.tagsinuse            3079.177123                       # Cycle average of tags in use
system.l2cache0.tags.total_refs                     0                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs                   0                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs                     nan                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks  1001.125443                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu0.data            5                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.inst          176                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.data    43.482786                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu2.inst          465                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu2.data   326.439152                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu3.inst          485                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu3.data   577.128167                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.data     0.001566                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.data     0.000003                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus2.data     0.000003                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus3.data     0.000003                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.244415                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu0.data     0.001221                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.inst     0.042969                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.data     0.010616                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu2.inst     0.113525                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu2.data     0.079697                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu3.inst     0.118408                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu3.data     0.140900                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.data     0.000000                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.data     0.000000                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus2.data     0.000000                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus3.data     0.000000                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.751752                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024         2876                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2         2798                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3           77                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.702148                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses                 169                       # Number of tag accesses
system.l2cache0.tags.data_accesses                169                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks            2                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total            2                       # number of WritebackDirty hits
system.l2cache0.ReadSharedReq_hits::switch_cpus1.data            2                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus2.data            2                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus3.data            2                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total            6                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus1.data            2                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus2.data            2                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus3.data            2                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total                  6                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus1.data            2                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus2.data            2                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus3.data            2                       # number of overall hits
system.l2cache0.overall_hits::total                 6                       # number of overall hits
system.l2cache0.SCUpgradeReq_misses::switch_cpus0.data            2                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus1.data            1                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus2.data            1                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus3.data            1                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total            5                       # number of SCUpgradeReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus0.data            4                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus1.data            1                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus2.data            1                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus3.data            1                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total            7                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus0.data            4                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.data            1                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus2.data            1                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus3.data            1                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total                7                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus0.data            4                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.data            1                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus2.data            1                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus3.data            1                       # number of overall misses
system.l2cache0.overall_misses::total               7                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks            2                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total            2                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus0.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus1.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus2.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus3.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus0.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus1.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus2.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus3.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total           13                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus0.data            4                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.data            3                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus2.data            3                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus3.data            3                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total             13                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.data            4                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.data            3                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus2.data            3                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus3.data            3                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total            13                       # number of overall (read+write) accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus1.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus2.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus3.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.538462                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.data     0.333333                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus2.data     0.333333                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus3.data     0.333333                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.538462                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.data     0.333333                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus2.data     0.333333                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus3.data     0.333333                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.538462                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements               19149                       # number of replacements
system.l2cache1.tags.tagsinuse            3993.741459                       # Cycle average of tags in use
system.l2cache1.tags.total_refs                 22374                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs               19149                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs                1.168416                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks  1787.374531                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu4.inst    17.471183                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu4.data    35.146092                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu6.inst     4.803688                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu6.data     4.475181                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu7.inst     0.205863                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus4.inst   360.649011                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus4.data   332.807816                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus5.inst   118.429124                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus5.data   119.062708                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus6.inst   446.525993                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus6.data   766.790270                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.436371                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu4.inst     0.004265                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu4.data     0.008581                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu6.inst     0.001173                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu6.data     0.001093                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu7.inst     0.000050                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus4.inst     0.088049                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus4.data     0.081252                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus5.inst     0.028913                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus5.data     0.029068                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus6.inst     0.109015                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus6.data     0.187205                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.975035                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024         4042                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::0          984                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::1         2956                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2           97                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.986816                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses              442477                       # Number of tag accesses
system.l2cache1.tags.data_accesses             442477                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks        12250                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total        12250                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks         5472                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total         5472                       # number of WritebackClean hits
system.l2cache1.UpgradeReq_hits::switch_cpus4.data           30                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus5.data            3                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus6.data            4                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::total             37                       # number of UpgradeReq hits
system.l2cache1.ReadExReq_hits::switch_cpus4.data          217                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus5.data           96                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus6.data          482                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total             795                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus4.inst          576                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus5.inst          730                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus6.inst         2747                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total         4053                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus4.data         1090                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus5.data          845                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus6.data         2670                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus7.data            1                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total         4606                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus4.inst          576                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus4.data         1307                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus5.inst          730                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus5.data          941                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus6.inst         2747                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus6.data         3152                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus7.data            1                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total               9454                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus4.inst          576                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus4.data         1307                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus5.inst          730                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus5.data          941                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus6.inst         2747                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus6.data         3152                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus7.data            1                       # number of overall hits
system.l2cache1.overall_hits::total              9454                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus4.data          130                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus5.data           20                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus6.data            3                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus7.data            2                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total          155                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus4.data           20                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus5.data            7                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus6.data            5                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus7.data            1                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total           33                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus4.data         1764                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus5.data          548                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus6.data         6334                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total          8646                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus4.inst         1878                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus5.inst          524                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus6.inst         1703                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total         4105                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus4.data         1765                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus5.data          770                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus6.data         3215                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total         5750                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus4.inst         1878                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus4.data         3529                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus5.inst          524                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus5.data         1318                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus6.inst         1703                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus6.data         9549                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total            18501                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus4.inst         1878                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus4.data         3529                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus5.inst          524                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus5.data         1318                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus6.inst         1703                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus6.data         9549                       # number of overall misses
system.l2cache1.overall_misses::total           18501                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks        12250                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total        12250                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks         5472                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total         5472                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus4.data          160                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus5.data           23                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus6.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus7.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total          192                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus4.data           20                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus5.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus6.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus7.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total           33                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus4.data         1981                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus5.data          644                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus6.data         6816                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total         9441                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus4.inst         2454                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus5.inst         1254                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus6.inst         4450                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total         8158                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus4.data         2855                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus5.data         1615                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus6.data         5885                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus7.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total        10356                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus4.inst         2454                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus4.data         4836                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus5.inst         1254                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus5.data         2259                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus6.inst         4450                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus6.data        12701                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus7.data            1                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total          27955                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus4.inst         2454                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus4.data         4836                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus5.inst         1254                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus5.data         2259                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus6.inst         4450                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus6.data        12701                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus7.data            1                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total         27955                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus4.data     0.812500                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus5.data     0.869565                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus6.data     0.428571                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total     0.807292                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus4.data     0.890459                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus5.data     0.850932                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus6.data     0.929284                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.915793                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus4.inst     0.765281                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus5.inst     0.417863                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus6.inst     0.382697                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.503187                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus4.data     0.618214                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus5.data     0.476780                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus6.data     0.546304                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.555234                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus4.inst     0.765281                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus4.data     0.729735                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus5.inst     0.417863                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus5.data     0.583444                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus6.inst     0.382697                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus6.data     0.751831                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.661814                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus4.inst     0.765281                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus4.data     0.729735                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus5.inst     0.417863                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus5.data     0.583444                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus6.inst     0.382697                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus6.data     0.751831                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.661814                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks           9178                       # number of writebacks
system.l2cache1.writebacks::total                9178                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadResp              4911                       # Transaction distribution
system.membus0.trans_dist::WriteReq                18                       # Transaction distribution
system.membus0.trans_dist::WriteResp               18                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty         1621                       # Transaction distribution
system.membus0.trans_dist::CleanEvict            2497                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq              23                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq            49                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp             28                       # Transaction distribution
system.membus0.trans_dist::ReadExReq              199                       # Transaction distribution
system.membus0.trans_dist::ReadExResp             196                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq         4911                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port           18                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side            9                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave            8                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total           35                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port        14408                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave           28                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total        14436                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total                 14471                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port          320                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side          128                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave           32                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total          480                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port       430144                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave          112                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total       430256                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total                 430736                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                           26767                       # Total snoops (count)
system.membus0.snoop_fanout::samples            35632                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.710317                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.453622                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2                  10322     28.97%     28.97% # Request fanout histogram
system.membus0.snoop_fanout::3                  25310     71.03%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total              35632                       # Request fanout histogram
system.membus1.trans_dist::ReadResp              9857                       # Transaction distribution
system.membus1.trans_dist::WriteReq                14                       # Transaction distribution
system.membus1.trans_dist::WriteResp               14                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty         9178                       # Transaction distribution
system.membus1.trans_dist::CleanEvict            6702                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq             289                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq            80                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp            252                       # Transaction distribution
system.membus1.trans_dist::ReadExReq             8601                       # Transaction distribution
system.membus1.trans_dist::ReadExResp            8583                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq         9857                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port        37985                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side        15433                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total        53418                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port            9                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total            9                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total                 53427                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port      1337856                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side       429680                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total      1767536                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port          128                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total          128                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total                1767664                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                           13029                       # Total snoops (count)
system.membus1.snoop_fanout::samples            48630                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.267736                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.442784                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1                  35610     73.23%     73.23% # Request fanout histogram
system.membus1.snoop_fanout::2                  13020     26.77%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total              48630                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements            0                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse     8.158328                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs            0                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks     8.157631                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.data     0.000697                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.509852                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.data     0.000044                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.509895                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024            5                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024     0.312500                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses           26                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses           26                       # Number of data accesses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus0.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total            1                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.data            2                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total            2                       # number of ReadSharedReq misses
system.numa_caches_downward0.demand_misses::switch_cpus0.data            2                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total            2                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus0.data            2                       # number of overall misses
system.numa_caches_downward0.overall_misses::total            2                       # number of overall misses
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus0.data            2                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total            2                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.data            2                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total            2                       # number of overall (read+write) accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements         6499                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    15.881433                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs           16                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs         6499                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.002462                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     4.789536                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::cpu4.inst     0.000251                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::cpu4.data     0.002160                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus4.inst     1.266329                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus4.data     0.478133                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus5.inst     0.934854                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus5.data     1.037332                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus6.inst     4.097806                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus6.data     3.275031                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.299346                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::cpu4.inst     0.000016                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::cpu4.data     0.000135                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus4.inst     0.079146                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus4.data     0.029883                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus5.inst     0.058428                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus5.data     0.064833                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus6.inst     0.256113                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus6.data     0.204689                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.992590                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses        88599                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses        88599                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks         1610                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total         1610                       # number of WritebackDirty hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus6.data            1                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::total            1                       # number of ReadSharedReq hits
system.numa_caches_downward1.demand_hits::switch_cpus6.data            1                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::total            1                       # number of demand (read+write) hits
system.numa_caches_downward1.overall_hits::switch_cpus6.data            1                       # number of overall hits
system.numa_caches_downward1.overall_hits::total            1                       # number of overall hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus4.data            5                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus5.data            2                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total            7                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus4.data           11                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus5.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus6.data            4                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total           16                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus4.data           22                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus5.data            7                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus6.data          167                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total          196                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus4.inst         1427                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus4.data          454                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus5.inst          473                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus5.data          293                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus6.inst         1528                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus6.data          730                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total         4905                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus4.inst         1427                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus4.data          476                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus5.inst          473                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus5.data          300                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus6.inst         1528                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus6.data          897                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total         5101                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus4.inst         1427                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus4.data          476                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus5.inst          473                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus5.data          300                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus6.inst         1528                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus6.data          897                       # number of overall misses
system.numa_caches_downward1.overall_misses::total         5101                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks         1610                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total         1610                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus4.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus5.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total            7                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus4.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus5.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus6.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total           16                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus4.data           22                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus5.data            7                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus6.data          167                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total          196                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus4.inst         1427                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus4.data          454                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus5.inst          473                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus5.data          293                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus6.inst         1528                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus6.data          731                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total         4906                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus4.inst         1427                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus4.data          476                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus5.inst          473                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus5.data          300                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus6.inst         1528                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus6.data          898                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total         5102                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus4.inst         1427                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus4.data          476                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus5.inst          473                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus5.data          300                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus6.inst         1528                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus6.data          898                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total         5102                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus6.data     0.998632                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total     0.999796                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus4.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus5.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus6.data     0.998886                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total     0.999804                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus4.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus5.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus6.data     0.998886                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total     0.999804                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks         1620                       # number of writebacks
system.numa_caches_downward1.writebacks::total         1620                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements         6508                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    15.827145                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs           17                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs         6508                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.002612                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     4.092718                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::cpu4.inst     0.002268                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::cpu4.data     0.004434                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus4.inst     1.320882                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus4.data     0.514113                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus5.inst     0.959433                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus5.data     1.099992                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus6.inst     4.403046                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus6.data     3.430258                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.255795                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::cpu4.inst     0.000142                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::cpu4.data     0.000277                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus4.inst     0.082555                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus4.data     0.032132                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus5.inst     0.059965                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus5.data     0.068750                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus6.inst     0.275190                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus6.data     0.214391                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.989197                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses        88680                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses        88680                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks         1620                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total         1620                       # number of WritebackDirty hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus5.data            1                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::total            1                       # number of ReadSharedReq hits
system.numa_caches_upward0.demand_hits::switch_cpus5.data            1                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::total            1                       # number of demand (read+write) hits
system.numa_caches_upward0.overall_hits::switch_cpus5.data            1                       # number of overall hits
system.numa_caches_upward0.overall_hits::total            1                       # number of overall hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus4.data            5                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus5.data            2                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total            7                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus4.data           11                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus5.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus6.data            4                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total           16                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus4.data           22                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus5.data            7                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus6.data          167                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total          196                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus4.inst         1427                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus4.data          454                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus5.inst          473                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus5.data          292                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus6.inst         1528                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus6.data          730                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total         4904                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus4.inst         1427                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus4.data          476                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus5.inst          473                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus5.data          299                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus6.inst         1528                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus6.data          897                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total         5100                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus4.inst         1427                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus4.data          476                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus5.inst          473                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus5.data          299                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus6.inst         1528                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus6.data          897                       # number of overall misses
system.numa_caches_upward0.overall_misses::total         5100                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks         1620                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total         1620                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus4.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus5.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total            7                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus4.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus5.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus6.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total           16                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus4.data           22                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus5.data            7                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus6.data          167                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total          196                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus4.inst         1427                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus4.data          454                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus5.inst          473                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus5.data          293                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus6.inst         1528                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus6.data          730                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total         4905                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus4.inst         1427                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus4.data          476                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus5.inst          473                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus5.data          300                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus6.inst         1528                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus6.data          897                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total         5101                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus4.inst         1427                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus4.data          476                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus5.inst          473                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus5.data          300                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus6.inst         1528                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus6.data          897                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total         5101                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus5.data     0.996587                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total     0.999796                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus4.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus5.data     0.996667                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus6.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total     0.999804                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus4.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus5.data     0.996667                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus6.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total     0.999804                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks         1621                       # number of writebacks
system.numa_caches_upward0.writebacks::total         1621                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements            0                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse     6.854345                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs            0                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks     6.853648                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.data     0.000697                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.428353                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.data     0.000044                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.428397                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024            4                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024     0.250000                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses           26                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses           26                       # Number of data accesses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus0.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total            1                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.data            2                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total            2                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus0.data            2                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total            2                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus0.data            2                       # number of overall misses
system.numa_caches_upward1.overall_misses::total            2                       # number of overall misses
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus0.data            2                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total            2                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.data            2                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total            2                       # number of overall (read+write) accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.data_hits                 141                       # DTB hits
system.switch_cpus0.dtb.data_misses                 0                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles              4526800525                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts                370                       # Number of instructions committed
system.switch_cpus0.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts                 351                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs                  142                       # number of memory refs
system.switch_cpus0.num_load_insts                 82                       # Number of load instructions
system.switch_cpus0.num_store_insts                60                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      4524454419.765847                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      2346105.234152                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus0.Branches                       48                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total               370                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.data_hits                 141                       # DTB hits
system.switch_cpus1.dtb.data_misses                 0                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus1.itb.fetch_misses                0                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              4526800610                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts                370                       # Number of instructions committed
system.switch_cpus1.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus1.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts                 351                       # number of integer instructions
system.switch_cpus1.num_fp_insts                    0                       # number of float instructions
system.switch_cpus1.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                  142                       # number of memory refs
system.switch_cpus1.num_load_insts                 82                       # Number of load instructions
system.switch_cpus1.num_store_insts                60                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      4524454504.721794                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      2346105.278205                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus1.Branches                       48                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total               370                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.data_hits                 141                       # DTB hits
system.switch_cpus2.dtb.data_misses                 0                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus2.itb.fetch_misses                0                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles              4526800695                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts                370                       # Number of instructions committed
system.switch_cpus2.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus2.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts                 351                       # number of integer instructions
system.switch_cpus2.num_fp_insts                    0                       # number of float instructions
system.switch_cpus2.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs                  142                       # number of memory refs
system.switch_cpus2.num_load_insts                 82                       # Number of load instructions
system.switch_cpus2.num_store_insts                60                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      4524454589.677741                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      2346105.322258                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus2.Branches                       48                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total               370                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.data_hits                 141                       # DTB hits
system.switch_cpus3.dtb.data_misses                 0                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus3.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus3.itb.fetch_misses                0                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles              4526800780                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts                370                       # Number of instructions committed
system.switch_cpus3.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus3.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts                 351                       # number of integer instructions
system.switch_cpus3.num_fp_insts                    0                       # number of float instructions
system.switch_cpus3.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs                  142                       # number of memory refs
system.switch_cpus3.num_load_insts                 82                       # Number of load instructions
system.switch_cpus3.num_store_insts                60                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      4524454674.633689                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      2346105.366311                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus3.Branches                       48                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total               370                       # Class of executed instruction
system.switch_cpus4.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus4.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus4.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus4.dtb.read_hits               33991                       # DTB read hits
system.switch_cpus4.dtb.read_misses                90                       # DTB read misses
system.switch_cpus4.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.dtb.read_accesses            8141                       # DTB read accesses
system.switch_cpus4.dtb.write_hits              28380                       # DTB write hits
system.switch_cpus4.dtb.write_misses               15                       # DTB write misses
system.switch_cpus4.dtb.write_acv                   7                       # DTB write access violations
system.switch_cpus4.dtb.write_accesses           4593                       # DTB write accesses
system.switch_cpus4.dtb.data_hits               62371                       # DTB hits
system.switch_cpus4.dtb.data_misses               105                       # DTB misses
system.switch_cpus4.dtb.data_acv                    7                       # DTB access violations
system.switch_cpus4.dtb.data_accesses           12734                       # DTB accesses
system.switch_cpus4.itb.fetch_hits              43548                       # ITB hits
system.switch_cpus4.itb.fetch_misses               94                       # ITB misses
system.switch_cpus4.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.itb.fetch_accesses          43642                       # ITB accesses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.data_hits                   0                       # DTB hits
system.switch_cpus4.itb.data_misses                 0                       # DTB misses
system.switch_cpus4.itb.data_acv                    0                       # DTB access violations
system.switch_cpus4.itb.data_accesses               0                       # DTB accesses
system.switch_cpus4.numCycles                  302210                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus4.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_good::kernel            0                      
system.switch_cpus4.kern.mode_good::user            0                      
system.switch_cpus4.kern.mode_good::idle            0                      
system.switch_cpus4.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus4.committedInsts             166715                       # Number of instructions committed
system.switch_cpus4.committedOps               166715                       # Number of ops (including micro ops) committed
system.switch_cpus4.num_int_alu_accesses       160961                       # Number of integer alu accesses
system.switch_cpus4.num_fp_alu_accesses           245                       # Number of float alu accesses
system.switch_cpus4.num_func_calls               4181                       # number of times a function call or return occured
system.switch_cpus4.num_conditional_control_insts        17265                       # number of instructions that are conditional controls
system.switch_cpus4.num_int_insts              160961                       # number of integer instructions
system.switch_cpus4.num_fp_insts                  245                       # number of float instructions
system.switch_cpus4.num_int_register_reads       222051                       # number of times the integer registers were read
system.switch_cpus4.num_int_register_writes       113682                       # number of times the integer registers were written
system.switch_cpus4.num_fp_register_reads          119                       # number of times the floating registers were read
system.switch_cpus4.num_fp_register_writes          102                       # number of times the floating registers were written
system.switch_cpus4.num_mem_refs                62635                       # number of memory refs
system.switch_cpus4.num_load_insts              34195                       # Number of load instructions
system.switch_cpus4.num_store_insts             28440                       # Number of store instructions
system.switch_cpus4.num_idle_cycles      231358.838937                       # Number of idle cycles
system.switch_cpus4.num_busy_cycles      70851.161063                       # Number of busy cycles
system.switch_cpus4.not_idle_fraction        0.234443                       # Percentage of non-idle cycles
system.switch_cpus4.idle_fraction            0.765557                       # Percentage of idle cycles
system.switch_cpus4.Branches                    22737                       # Number of branches fetched
system.switch_cpus4.op_class::No_OpClass         2812      1.69%      1.69% # Class of executed instruction
system.switch_cpus4.op_class::IntAlu            96748     57.99%     59.68% # Class of executed instruction
system.switch_cpus4.op_class::IntMult             153      0.09%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::IntDiv                0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::FloatAdd             30      0.02%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::FloatCmp              0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::FloatCvt              0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::FloatMult             0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::FloatDiv              0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::FloatSqrt             0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdAdd               0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdAddAcc            0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdAlu               0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdCmp               0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdCvt               0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdMisc              0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdMult              0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdMultAcc            0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdShift             0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdShiftAcc            0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdSqrt              0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAdd            0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAlu            0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCmp            0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCvt            0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatDiv            0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMisc            0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMult            0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMultAcc            0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatSqrt            0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::MemRead           35148     21.07%     80.86% # Class of executed instruction
system.switch_cpus4.op_class::MemWrite          28720     17.22%     98.07% # Class of executed instruction
system.switch_cpus4.op_class::IprAccess          3216      1.93%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::total            166827                       # Class of executed instruction
system.switch_cpus5.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus5.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus5.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus5.dtb.read_hits               24226                       # DTB read hits
system.switch_cpus5.dtb.read_misses               326                       # DTB read misses
system.switch_cpus5.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus5.dtb.read_accesses            1824                       # DTB read accesses
system.switch_cpus5.dtb.write_hits              13749                       # DTB write hits
system.switch_cpus5.dtb.write_misses               38                       # DTB write misses
system.switch_cpus5.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus5.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus5.dtb.data_hits               37975                       # DTB hits
system.switch_cpus5.dtb.data_misses               364                       # DTB misses
system.switch_cpus5.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus5.dtb.data_accesses            2699                       # DTB accesses
system.switch_cpus5.itb.fetch_hits              23180                       # ITB hits
system.switch_cpus5.itb.fetch_misses              125                       # ITB misses
system.switch_cpus5.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.itb.fetch_accesses          23305                       # ITB accesses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.data_hits                   0                       # DTB hits
system.switch_cpus5.itb.data_misses                 0                       # DTB misses
system.switch_cpus5.itb.data_acv                    0                       # DTB access violations
system.switch_cpus5.itb.data_accesses               0                       # DTB accesses
system.switch_cpus5.numCycles              4526801149                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus5.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_good::kernel            0                      
system.switch_cpus5.kern.mode_good::user            0                      
system.switch_cpus5.kern.mode_good::idle            0                      
system.switch_cpus5.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus5.committedInsts             137676                       # Number of instructions committed
system.switch_cpus5.committedOps               137676                       # Number of ops (including micro ops) committed
system.switch_cpus5.num_int_alu_accesses       132368                       # Number of integer alu accesses
system.switch_cpus5.num_fp_alu_accesses           296                       # Number of float alu accesses
system.switch_cpus5.num_func_calls               2735                       # number of times a function call or return occured
system.switch_cpus5.num_conditional_control_insts        16763                       # number of instructions that are conditional controls
system.switch_cpus5.num_int_insts              132368                       # number of integer instructions
system.switch_cpus5.num_fp_insts                  296                       # number of float instructions
system.switch_cpus5.num_int_register_reads       175485                       # number of times the integer registers were read
system.switch_cpus5.num_int_register_writes       100540                       # number of times the integer registers were written
system.switch_cpus5.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus5.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus5.num_mem_refs                39083                       # number of memory refs
system.switch_cpus5.num_load_insts              25110                       # Number of load instructions
system.switch_cpus5.num_store_insts             13973                       # Number of store instructions
system.switch_cpus5.num_idle_cycles      3648225944.759082                       # Number of idle cycles
system.switch_cpus5.num_busy_cycles      878575204.240918                       # Number of busy cycles
system.switch_cpus5.not_idle_fraction        0.194083                       # Percentage of non-idle cycles
system.switch_cpus5.idle_fraction            0.805917                       # Percentage of idle cycles
system.switch_cpus5.Branches                    20540                       # Number of branches fetched
system.switch_cpus5.op_class::No_OpClass         2817      2.04%      2.04% # Class of executed instruction
system.switch_cpus5.op_class::IntAlu            88617     64.19%     66.23% # Class of executed instruction
system.switch_cpus5.op_class::IntMult              87      0.06%     66.29% # Class of executed instruction
system.switch_cpus5.op_class::IntDiv                0      0.00%     66.29% # Class of executed instruction
system.switch_cpus5.op_class::FloatAdd             24      0.02%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatCmp              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatCvt              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatMult             0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatDiv              3      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatSqrt             0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdAdd               0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdAddAcc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdAlu               0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdCmp               0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdCvt               0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdMisc              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdMult              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdMultAcc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdShift             0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdShiftAcc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdSqrt              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAdd            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAlu            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCmp            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCvt            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatDiv            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMisc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMult            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMultAcc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatSqrt            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::MemRead           26152     18.94%     85.25% # Class of executed instruction
system.switch_cpus5.op_class::MemWrite          13983     10.13%     95.38% # Class of executed instruction
system.switch_cpus5.op_class::IprAccess          6378      4.62%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::total            138061                       # Class of executed instruction
system.switch_cpus6.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus6.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus6.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus6.dtb.read_hits               83062                       # DTB read hits
system.switch_cpus6.dtb.read_misses               372                       # DTB read misses
system.switch_cpus6.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.dtb.read_accesses           34074                       # DTB read accesses
system.switch_cpus6.dtb.write_hits              88118                       # DTB write hits
system.switch_cpus6.dtb.write_misses              106                       # DTB write misses
system.switch_cpus6.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus6.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus6.dtb.data_hits              171180                       # DTB hits
system.switch_cpus6.dtb.data_misses               478                       # DTB misses
system.switch_cpus6.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus6.dtb.data_accesses           49590                       # DTB accesses
system.switch_cpus6.itb.fetch_hits             161949                       # ITB hits
system.switch_cpus6.itb.fetch_misses              152                       # ITB misses
system.switch_cpus6.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.itb.fetch_accesses         162101                       # ITB accesses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.data_hits                   0                       # DTB hits
system.switch_cpus6.itb.data_misses                 0                       # DTB misses
system.switch_cpus6.itb.data_acv                    0                       # DTB access violations
system.switch_cpus6.itb.data_accesses               0                       # DTB accesses
system.switch_cpus6.numCycles              4527210640                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus6.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_good::kernel            0                      
system.switch_cpus6.kern.mode_good::user            0                      
system.switch_cpus6.kern.mode_good::idle            0                      
system.switch_cpus6.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus6.committedInsts             452774                       # Number of instructions committed
system.switch_cpus6.committedOps               452774                       # Number of ops (including micro ops) committed
system.switch_cpus6.num_int_alu_accesses       435806                       # Number of integer alu accesses
system.switch_cpus6.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus6.num_func_calls               8571                       # number of times a function call or return occured
system.switch_cpus6.num_conditional_control_insts        47490                       # number of instructions that are conditional controls
system.switch_cpus6.num_int_insts              435806                       # number of integer instructions
system.switch_cpus6.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus6.num_int_register_reads       626716                       # number of times the integer registers were read
system.switch_cpus6.num_int_register_writes       295963                       # number of times the integer registers were written
system.switch_cpus6.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus6.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus6.num_mem_refs               172298                       # number of memory refs
system.switch_cpus6.num_load_insts              83902                       # Number of load instructions
system.switch_cpus6.num_store_insts             88396                       # Number of store instructions
system.switch_cpus6.num_idle_cycles      1644177418.537896                       # Number of idle cycles
system.switch_cpus6.num_busy_cycles      2883033221.462104                       # Number of busy cycles
system.switch_cpus6.not_idle_fraction        0.636823                       # Percentage of non-idle cycles
system.switch_cpus6.idle_fraction            0.363177                       # Percentage of idle cycles
system.switch_cpus6.Branches                    58939                       # Number of branches fetched
system.switch_cpus6.op_class::No_OpClass         9717      2.14%      2.14% # Class of executed instruction
system.switch_cpus6.op_class::IntAlu           258002     56.92%     59.07% # Class of executed instruction
system.switch_cpus6.op_class::IntMult             513      0.11%     59.18% # Class of executed instruction
system.switch_cpus6.op_class::IntDiv                0      0.00%     59.18% # Class of executed instruction
system.switch_cpus6.op_class::FloatAdd           1172      0.26%     59.44% # Class of executed instruction
system.switch_cpus6.op_class::FloatCmp              0      0.00%     59.44% # Class of executed instruction
system.switch_cpus6.op_class::FloatCvt              0      0.00%     59.44% # Class of executed instruction
system.switch_cpus6.op_class::FloatMult             0      0.00%     59.44% # Class of executed instruction
system.switch_cpus6.op_class::FloatDiv            227      0.05%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::FloatSqrt             0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdAdd               0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdAddAcc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdAlu               0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdCmp               0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdCvt               0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdMisc              0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdMult              0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdMultAcc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdShift             0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdShiftAcc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdSqrt              0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAdd            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAlu            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCmp            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCvt            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatDiv            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMisc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMult            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMultAcc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatSqrt            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::MemRead           86156     19.01%     78.50% # Class of executed instruction
system.switch_cpus6.op_class::MemWrite          88467     19.52%     98.01% # Class of executed instruction
system.switch_cpus6.op_class::IprAccess          9003      1.99%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::total            453257                       # Class of executed instruction
system.switch_cpus7.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus7.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus7.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus7.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.data_hits                 141                       # DTB hits
system.switch_cpus7.dtb.data_misses                 0                       # DTB misses
system.switch_cpus7.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus7.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus7.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus7.itb.fetch_misses                0                       # ITB misses
system.switch_cpus7.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.data_hits                   0                       # DTB hits
system.switch_cpus7.itb.data_misses                 0                       # DTB misses
system.switch_cpus7.itb.data_acv                    0                       # DTB access violations
system.switch_cpus7.itb.data_accesses               0                       # DTB accesses
system.switch_cpus7.numCycles              4526801035                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus7.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_good::kernel            0                      
system.switch_cpus7.kern.mode_good::user            0                      
system.switch_cpus7.kern.mode_good::idle            0                      
system.switch_cpus7.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus7.committedInsts                370                       # Number of instructions committed
system.switch_cpus7.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus7.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus7.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus7.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus7.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus7.num_int_insts                 351                       # number of integer instructions
system.switch_cpus7.num_fp_insts                    0                       # number of float instructions
system.switch_cpus7.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus7.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus7.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus7.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus7.num_mem_refs                  142                       # number of memory refs
system.switch_cpus7.num_load_insts                 82                       # Number of load instructions
system.switch_cpus7.num_store_insts                60                       # Number of store instructions
system.switch_cpus7.num_idle_cycles      4524454929.501530                       # Number of idle cycles
system.switch_cpus7.num_busy_cycles      2346105.498470                       # Number of busy cycles
system.switch_cpus7.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus7.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus7.Branches                       48                       # Number of branches fetched
system.switch_cpus7.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus7.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus7.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus7.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::total               370                       # Class of executed instruction
system.system_bus.trans_dist::ReadResp           4907                       # Transaction distribution
system.system_bus.trans_dist::WriteReq             14                       # Transaction distribution
system.system_bus.trans_dist::WriteResp            14                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty         1620                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict         3501                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq           23                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq           45                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp           24                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq           199                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp          196                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq         4907                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side            9                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total            9                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side        15441                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total        15441                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total              15450                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side          128                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total          128                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side       430256                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total       430256                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total              430384                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                        33313                       # Total snoops (count)
system.system_bus.snoop_fanout::samples         42140                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.755363                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.429877                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1               10309     24.46%     24.46% # Request fanout histogram
system.system_bus.snoop_fanout::2               31831     75.54%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total           42140                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.074833                       # Number of seconds simulated
sim_ticks                                 74833200000                       # Number of ticks simulated
final_tick                               2338796116500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                3114413                       # Simulator instruction rate (inst/s)
host_op_rate                                  3114412                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              802538420                       # Simulator tick rate (ticks/s)
host_mem_usage                                 779964                       # Number of bytes of host memory used
host_seconds                                    93.25                       # Real time elapsed on the host
sim_insts                                   290405239                       # Number of instructions simulated
sim_ops                                     290405239                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus0.inst       116672                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus0.data        44096                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.inst        50880                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.data        46016                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.inst      1104128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.data      1137792                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.inst        22656                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.data         8576                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus4.inst         3264                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus4.data         1408                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus5.inst          192                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus5.data          256                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus6.inst         2496                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus6.data         1600                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus7.inst         2624                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus7.data         1600                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total           2544256                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus0.inst       116672                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus1.inst        50880                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus2.inst      1104128                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus3.inst        22656                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus4.inst         3264                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus5.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus6.inst         2496                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus7.inst         2624                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total      1302912                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks      2006400                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total        2006400                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus0.inst         1823                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus0.data          689                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.inst          795                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.data          719                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.inst        17252                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.data        17778                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.inst          354                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.data          134                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus4.inst           51                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus4.data           22                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus5.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus5.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus6.inst           39                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus6.data           25                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus7.inst           41                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus7.data           25                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total              39754                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks        31350                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total             31350                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus0.inst      1559094                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus0.data       589257                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.inst       679912                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.data       614914                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.inst     14754521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.data     15204375                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.inst       302753                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.data       114602                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus4.inst        43617                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus4.data        18815                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus5.inst         2566                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus5.data         3421                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus6.inst        33354                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus6.data        21381                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus7.inst        35065                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus7.data        21381                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             33999027                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus0.inst      1559094                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus1.inst       679912                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus2.inst     14754521                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus3.inst       302753                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus4.inst        43617                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus5.inst         2566                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus6.inst        33354                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus7.inst        35065                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total        17410882                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks       26811629                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            26811629                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks       26811629                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.inst      1559094                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.data       589257                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.inst       679912                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.data       614914                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.inst     14754521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.data     15204375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.inst       302753                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.data       114602                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus4.inst        43617                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus4.data        18815                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus5.inst         2566                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus5.data         3421                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus6.inst        33354                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus6.data        21381                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus7.inst        35065                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus7.data        21381                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            60810656                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus0.inst        32768                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus0.data       167616                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.inst         3520                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.data        66368                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.inst          704                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.data     17305984                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.data        14528                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus4.data         8832                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus5.data         2048                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus6.data         5632                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus7.data         2176                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::tsunami.ide      1433600                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          19043776                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus0.inst        32768                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus1.inst         3520                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus2.inst          704                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total        36992                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks     17598144                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       17598144                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus0.inst          512                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus0.data         2619                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.inst           55                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.data         1037                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.data       270406                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.data          227                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus4.data          138                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus5.data           32                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus6.data           88                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus7.data           34                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::tsunami.ide        22400                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             297559                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks       274971                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            274971                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus0.inst       437881                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus0.data      2239861                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.inst        47038                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.data       886879                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.inst         9408                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.data    231260777                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.data       194138                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus4.data       118022                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus5.data        27368                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus6.data        75261                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus7.data        29078                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::tsunami.ide       19157272                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            254482983                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus0.inst       437881                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus1.inst        47038                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus2.inst         9408                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total          494326                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks      235164927                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           235164927                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks      235164927                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.inst       437881                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.data      2239861                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.inst        47038                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.data       886879                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.inst         9408                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.data    231260777                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.data       194138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus4.data       118022                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus5.data        27368                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus6.data        75261                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus7.data        29078                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::tsunami.ide      19157272                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           489647910                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      79                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      3396                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    1007     34.30%     34.30% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                    170      5.79%     40.09% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                     76      2.59%     42.68% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.03%     42.71% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   1682     57.29%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                2936                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     1007     44.54%     44.54% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                     170      7.52%     52.06% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                      76      3.36%     55.42% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.04%     55.46% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    1007     44.54%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 2261                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             74671425000     99.78%     99.78% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               12750000      0.02%     99.80% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                3724000      0.00%     99.81% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.00%     99.81% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              145205000      0.19%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total         74833268500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.598692                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.770095                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu0.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     3                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    1      0.03%      0.03% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   14      0.49%      0.52% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.07%      0.59% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 2424     84.46%     85.05% # number of callpals executed
system.cpu0.kern.callpal::rdps                    153      5.33%     90.38% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.03%     90.42% # number of callpals executed
system.cpu0.kern.callpal::rti                     265      9.23%     99.65% # number of callpals executed
system.cpu0.kern.callpal::callsys                   9      0.31%     99.97% # number of callpals executed
system.cpu0.kern.callpal::imb                       1      0.03%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  2870                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              282                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 20                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 21                      
system.cpu0.kern.mode_good::user                   20                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.074468                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.135762                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel          63888500     48.63%     48.63% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            67496000     51.37%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      14                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements             5932                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          492.019405                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             122778                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             5932                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            20.697572                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   492.019405                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.960975                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.960975                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          489                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          473                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.955078                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           460801                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          460801                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       133847                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         133847                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        82539                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         82539                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         2164                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2164                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1971                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1971                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       216386                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          216386                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       216386                       # number of overall hits
system.cpu0.dcache.overall_hits::total         216386                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         3841                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         3841                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         2633                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2633                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          149                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          149                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data          148                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          148                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         6474                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          6474                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         6474                       # number of overall misses
system.cpu0.dcache.overall_misses::total         6474                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       137688                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       137688                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        85172                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        85172                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         2313                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2313                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         2119                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2119                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       222860                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       222860                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       222860                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       222860                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.027896                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.027896                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.030914                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.030914                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.064419                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.064419                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.069844                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.069844                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.029050                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.029050                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.029050                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.029050                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         3405                       # number of writebacks
system.cpu0.dcache.writebacks::total             3405                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             3710                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             520324                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             3710                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           140.249057                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst     0.001203                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.998797                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.000002                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          467                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          1341734                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         1341734                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       665302                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         665302                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       665302                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          665302                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       665302                       # number of overall hits
system.cpu0.icache.overall_hits::total         665302                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         3710                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         3710                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         3710                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          3710                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         3710                       # number of overall misses
system.cpu0.icache.overall_misses::total         3710                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       669012                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       669012                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       669012                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       669012                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       669012                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       669012                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.005545                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.005545                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.005545                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.005545                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.005545                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.005545                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks         3710                       # number of writebacks
system.cpu0.icache.writebacks::total             3710                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      81                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      2183                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     430     29.78%     29.78% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                     76      5.26%     35.04% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      2      0.14%     35.18% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    936     64.82%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                1444                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      430     45.94%     45.94% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                      76      8.12%     54.06% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       2      0.21%     54.27% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     428     45.73%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  936                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             74082053500     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                3724000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 321000      0.00%     99.93% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               49333500      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total         74135432000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.457265                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.648199                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::swpctx                   57      3.58%      3.58% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      0.31%      3.89% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 1221     76.60%     80.49% # number of callpals executed
system.cpu1.kern.callpal::rdps                    155      9.72%     90.21% # number of callpals executed
system.cpu1.kern.callpal::rti                     145      9.10%     99.31% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      0.56%     99.87% # number of callpals executed
system.cpu1.kern.callpal::imb                       2      0.13%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  1594                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              122                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 80                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 68                      
system.cpu1.kern.mode_good::user                   67                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.557377                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.012500                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.505576                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          68754000      5.38%      5.38% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user             8211000      0.64%      6.02% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          1202004500     93.98%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      57                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             3167                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          435.777724                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              46079                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             3167                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.549732                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data     5.648359                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   430.129365                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.011032                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.840096                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.851128                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          435                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          422                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.849609                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           178865                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          178865                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        52953                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          52953                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        29665                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         29665                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          651                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          651                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          664                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          664                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        82618                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           82618                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        82618                       # number of overall hits
system.cpu1.dcache.overall_hits::total          82618                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         2678                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         2678                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          925                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          925                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           62                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           62                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           42                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           42                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         3603                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          3603                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         3603                       # number of overall misses
system.cpu1.dcache.overall_misses::total         3603                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        55631                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        55631                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        30590                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        30590                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          713                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          713                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          706                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          706                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        86221                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        86221                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        86221                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        86221                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.048139                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.048139                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.030239                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.030239                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.086957                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.086957                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.059490                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.059490                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.041788                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.041788                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.041788                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.041788                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1487                       # number of writebacks
system.cpu1.dcache.writebacks::total             1487                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             2299                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             166139                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2299                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            72.265768                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    29.818412                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   482.181588                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.058239                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.941761                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          498                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           577567                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          577567                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       285335                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         285335                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       285335                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          285335                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       285335                       # number of overall hits
system.cpu1.icache.overall_hits::total         285335                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         2299                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2299                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         2299                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2299                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         2299                       # number of overall misses
system.cpu1.icache.overall_misses::total         2299                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       287634                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       287634                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       287634                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       287634                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       287634                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       287634                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.007993                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.007993                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.007993                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.007993                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.007993                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.007993                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         2299                       # number of writebacks
system.cpu1.icache.writebacks::total             2299                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     126                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                     91521                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    5272     42.92%     42.92% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     40      0.33%     43.25% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                     76      0.62%     43.87% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   6895     56.13%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               12283                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     5271     49.46%     49.46% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      40      0.38%     49.83% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                      76      0.71%     50.54% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    5271     49.46%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                10658                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0             74327820000     99.05%     99.05% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                2860000      0.00%     99.05% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                3724000      0.00%     99.06% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31              705801500      0.94%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total         75040205500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.999810                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.764467                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.867703                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::3                       161     68.22%     68.22% # number of syscalls executed
system.cpu2.kern.syscall::4                         6      2.54%     70.76% # number of syscalls executed
system.cpu2.kern.syscall::6                         1      0.42%     71.19% # number of syscalls executed
system.cpu2.kern.syscall::17                       57     24.15%     95.34% # number of syscalls executed
system.cpu2.kern.syscall::45                        1      0.42%     95.76% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      0.42%     96.19% # number of syscalls executed
system.cpu2.kern.syscall::71                        6      2.54%     98.73% # number of syscalls executed
system.cpu2.kern.syscall::144                       1      0.42%     99.15% # number of syscalls executed
system.cpu2.kern.syscall::256                       1      0.42%     99.58% # number of syscalls executed
system.cpu2.kern.syscall::257                       1      0.42%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                   236                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    8      0.02%      0.02% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  128      0.26%      0.27% # number of callpals executed
system.cpu2.kern.callpal::tbi                       1      0.00%      0.27% # number of callpals executed
system.cpu2.kern.callpal::swpipl                10207     20.41%     20.68% # number of callpals executed
system.cpu2.kern.callpal::rdps                    345      0.69%     21.37% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.00%     21.37% # number of callpals executed
system.cpu2.kern.callpal::rti                    1960      3.92%     25.29% # number of callpals executed
system.cpu2.kern.callpal::callsys                 245      0.49%     25.78% # number of callpals executed
system.cpu2.kern.callpal::imb                       1      0.00%     25.78% # number of callpals executed
system.cpu2.kern.callpal::rdunique              37118     74.21%    100.00% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                 50015                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel             2087                       # number of protection mode switches
system.cpu2.kern.mode_switch::user               1923                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel               1922                      
system.cpu2.kern.mode_good::user                 1923                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.920939                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.958853                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel        5207609000      6.87%      6.87% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user         70615010500     93.13%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     128                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements           459210                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          510.013598                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           47709347                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           459210                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           103.894399                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data     0.362749                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   509.650849                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.000708                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.995412                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.996120                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          228                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          123                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          153                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         98879887                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        98879887                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     31732380                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       31732380                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data     16830687                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      16830687                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        91880                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        91880                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        94726                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        94726                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     48563067                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        48563067                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     48563067                       # number of overall hits
system.cpu2.dcache.overall_hits::total       48563067                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       133474                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       133474                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data       323716                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       323716                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data         2991                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         2991                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data           97                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           97                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       457190                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        457190                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       457190                       # number of overall misses
system.cpu2.dcache.overall_misses::total       457190                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     31865854                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     31865854                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     17154403                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     17154403                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        94871                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        94871                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        94823                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        94823                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     49020257                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     49020257                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     49020257                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     49020257                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.004189                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.004189                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.018871                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.018871                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.031527                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.031527                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.001023                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.001023                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.009327                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.009327                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.009327                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.009327                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks       392479                       # number of writebacks
system.cpu2.dcache.writebacks::total           392479                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements            79303                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          146398142                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            79303                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1846.060578                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst     1.068638                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   510.931362                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.002087                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.997913                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          389                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           81                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           19                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        298128385                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       298128385                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst    148945238                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      148945238                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst    148945238                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       148945238                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst    148945238                       # number of overall hits
system.cpu2.icache.overall_hits::total      148945238                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst        79303                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        79303                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst        79303                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         79303                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst        79303                       # number of overall misses
system.cpu2.icache.overall_misses::total        79303                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst    149024541                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    149024541                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst    149024541                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    149024541                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst    149024541                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    149024541                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000532                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000532                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000532                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000532                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000532                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000532                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks        79303                       # number of writebacks
system.cpu2.icache.writebacks::total            79303                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      81                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      1399                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     328     26.54%     26.54% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                     76      6.15%     32.69% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      2      0.16%     32.85% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    830     67.15%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                1236                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      328     44.81%     44.81% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                      76     10.38%     55.19% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       2      0.27%     55.46% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     326     44.54%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  732                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0             74087545500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                3724000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 356000      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               43721500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total         74135347000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.392771                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.592233                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::swpctx                    3      0.23%      0.23% # number of callpals executed
system.cpu3.kern.callpal::tbi                       1      0.08%      0.30% # number of callpals executed
system.cpu3.kern.callpal::swpipl                 1080     81.94%     82.25% # number of callpals executed
system.cpu3.kern.callpal::rdps                    155     11.76%     94.01% # number of callpals executed
system.cpu3.kern.callpal::rti                      78      5.92%     99.92% # number of callpals executed
system.cpu3.kern.callpal::imb                       1      0.08%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                  1318                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel               81                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       3                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements             1064                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          421.142684                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs               9455                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             1064                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             8.886278                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   122.702854                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   298.439830                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.239654                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.582890                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.822544                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          421                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          408                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.822266                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           102815                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          102815                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        31020                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          31020                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        17657                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         17657                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          251                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          251                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          250                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          250                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data        48677                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           48677                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data        48677                       # number of overall hits
system.cpu3.dcache.overall_hits::total          48677                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1117                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1117                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          334                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          334                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data           37                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           37                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           35                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           35                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         1451                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          1451                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         1451                       # number of overall misses
system.cpu3.dcache.overall_misses::total         1451                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        32137                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        32137                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        17991                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        17991                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          288                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          288                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          285                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          285                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data        50128                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        50128                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data        50128                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        50128                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.034757                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.034757                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.018565                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.018565                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.128472                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.128472                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.122807                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.122807                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.028946                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.028946                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.028946                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.028946                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          354                       # number of writebacks
system.cpu3.dcache.writebacks::total              354                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             1550                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs              72753                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             1550                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            46.937419                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst    36.041467                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   475.958533                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.070393                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.929607                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          497                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           308296                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          308296                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       151823                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         151823                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       151823                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          151823                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       151823                       # number of overall hits
system.cpu3.icache.overall_hits::total         151823                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         1550                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         1550                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         1550                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          1550                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         1550                       # number of overall misses
system.cpu3.icache.overall_misses::total         1550                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       153373                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       153373                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       153373                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       153373                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       153373                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       153373                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.010106                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.010106                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.010106                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.010106                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.010106                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.010106                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         1550                       # number of writebacks
system.cpu3.icache.writebacks::total             1550                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.fetch_hits                          0                       # ITB hits
system.cpu4.dtb.fetch_misses                        0                       # ITB misses
system.cpu4.dtb.fetch_acv                           0                       # ITB acv
system.cpu4.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.read_acv                            0                       # DTB read access violations
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.write_acv                           0                       # DTB write access violations
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.data_hits                           0                       # DTB hits
system.cpu4.dtb.data_misses                         0                       # DTB misses
system.cpu4.dtb.data_acv                            0                       # DTB access violations
system.cpu4.dtb.data_accesses                       0                       # DTB accesses
system.cpu4.itb.fetch_hits                          0                       # ITB hits
system.cpu4.itb.fetch_misses                        0                       # ITB misses
system.cpu4.itb.fetch_acv                           0                       # ITB acv
system.cpu4.itb.fetch_accesses                      0                       # ITB accesses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.read_acv                            0                       # DTB read access violations
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.write_acv                           0                       # DTB write access violations
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.data_hits                           0                       # DTB hits
system.cpu4.itb.data_misses                         0                       # DTB misses
system.cpu4.itb.data_acv                            0                       # DTB access violations
system.cpu4.itb.data_accesses                       0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                      77                       # number of quiesce instructions executed
system.cpu4.kern.inst.hwrei                      1496                       # number of hwrei instructions executed
system.cpu4.kern.ipl_count::0                     384     28.57%     28.57% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::22                     76      5.65%     34.23% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::30                      1      0.07%     34.30% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::31                    883     65.70%    100.00% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::total                1344                       # number of times we switched to this ipl
system.cpu4.kern.ipl_good::0                      384     45.50%     45.50% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::22                      76      9.00%     54.50% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::30                       1      0.12%     54.62% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::31                     383     45.38%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::total                  844                       # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_ticks::0             74090441000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::22                3724000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::30                 164500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::31               40975000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::total         74135304500                       # number of cycles we spent at this ipl
system.cpu4.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::31                0.433749                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::total             0.627976                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.callpal::swpipl                 1190     83.86%     83.86% # number of callpals executed
system.cpu4.kern.callpal::rdps                    152     10.71%     94.57% # number of callpals executed
system.cpu4.kern.callpal::rti                      77      5.43%    100.00% # number of callpals executed
system.cpu4.kern.callpal::total                  1419                       # number of callpals executed
system.cpu4.kern.mode_switch::kernel               77                       # number of protection mode switches
system.cpu4.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu4.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu4.kern.mode_good::kernel                  0                      
system.cpu4.kern.mode_good::user                    0                      
system.cpu4.kern.mode_good::idle                    0                      
system.cpu4.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu4.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu4.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.dcache.tags.replacements              683                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          369.322506                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs               5239                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs              683                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs             7.670571                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data   369.322506                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.721333                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.721333                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          372                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4          362                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.726562                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses            95257                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses           95257                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        29861                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          29861                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        15678                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         15678                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          225                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          225                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          213                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          213                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data        45539                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total           45539                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data        45539                       # number of overall hits
system.cpu4.dcache.overall_hits::total          45539                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data          925                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total          925                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          135                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          135                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::switch_cpus4.data           33                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total           33                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::switch_cpus4.data           38                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total           38                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         1060                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          1060                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         1060                       # number of overall misses
system.cpu4.dcache.overall_misses::total         1060                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data        30786                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        30786                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        15813                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        15813                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          258                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          258                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          251                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          251                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data        46599                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total        46599                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data        46599                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total        46599                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.030046                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.030046                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.008537                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.008537                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::switch_cpus4.data     0.127907                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.127907                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::switch_cpus4.data     0.151394                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.151394                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.022747                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.022747                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.022747                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.022747                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          149                       # number of writebacks
system.cpu4.dcache.writebacks::total              149                       # number of writebacks
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements              599                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs              37150                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs              599                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs            62.020033                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst     1.035325                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst   510.964675                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.002022                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst     0.997978                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          498                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses           289343                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses          289343                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       143773                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         143773                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       143773                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          143773                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       143773                       # number of overall hits
system.cpu4.icache.overall_hits::total         143773                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst          599                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total          599                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst          599                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total           599                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst          599                       # number of overall misses
system.cpu4.icache.overall_misses::total          599                       # number of overall misses
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       144372                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       144372                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       144372                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       144372                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       144372                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       144372                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.004149                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.004149                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.004149                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.004149                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.004149                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.004149                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.writebacks::writebacks          599                       # number of writebacks
system.cpu4.icache.writebacks::total              599                       # number of writebacks
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.fetch_hits                          0                       # ITB hits
system.cpu5.dtb.fetch_misses                        0                       # ITB misses
system.cpu5.dtb.fetch_acv                           0                       # ITB acv
system.cpu5.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.read_acv                            0                       # DTB read access violations
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.write_acv                           0                       # DTB write access violations
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.data_hits                           0                       # DTB hits
system.cpu5.dtb.data_misses                         0                       # DTB misses
system.cpu5.dtb.data_acv                            0                       # DTB access violations
system.cpu5.dtb.data_accesses                       0                       # DTB accesses
system.cpu5.itb.fetch_hits                          0                       # ITB hits
system.cpu5.itb.fetch_misses                        0                       # ITB misses
system.cpu5.itb.fetch_acv                           0                       # ITB acv
system.cpu5.itb.fetch_accesses                      0                       # ITB accesses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.read_acv                            0                       # DTB read access violations
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.write_acv                           0                       # DTB write access violations
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.data_hits                           0                       # DTB hits
system.cpu5.itb.data_misses                         0                       # DTB misses
system.cpu5.itb.data_acv                            0                       # DTB access violations
system.cpu5.itb.data_accesses                       0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                      77                       # number of quiesce instructions executed
system.cpu5.kern.inst.hwrei                      1346                       # number of hwrei instructions executed
system.cpu5.kern.ipl_count::0                     310     25.96%     25.96% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::22                     76      6.37%     32.33% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::30                      1      0.08%     32.41% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::31                    807     67.59%    100.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::total                1194                       # number of times we switched to this ipl
system.cpu5.kern.ipl_good::0                      310     44.54%     44.54% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::22                      76     10.92%     55.46% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::30                       1      0.14%     55.60% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::31                     309     44.40%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::total                  696                       # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_ticks::0             74091755000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::22                3724000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::30                 171000      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::31               39612000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::total         74135262000                       # number of cycles we spent at this ipl
system.cpu5.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::31                0.382900                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::total             0.582915                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.callpal::swpipl                 1040     81.95%     81.95% # number of callpals executed
system.cpu5.kern.callpal::rdps                    152     11.98%     93.93% # number of callpals executed
system.cpu5.kern.callpal::rti                      77      6.07%    100.00% # number of callpals executed
system.cpu5.kern.callpal::total                  1269                       # number of callpals executed
system.cpu5.kern.mode_switch::kernel               77                       # number of protection mode switches
system.cpu5.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu5.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu5.kern.mode_good::kernel                  0                      
system.cpu5.kern.mode_good::user                    0                      
system.cpu5.kern.mode_good::idle                    0                      
system.cpu5.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu5.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu5.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.dcache.tags.replacements              813                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          447.460259                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs               3716                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs              813                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs             4.570726                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data   447.460259                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.873946                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.873946                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          449                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4          435                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.876953                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses            90308                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses           90308                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data        28195                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          28195                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        14840                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         14840                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          165                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          165                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          209                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          209                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data        43035                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total           43035                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data        43035                       # number of overall hits
system.cpu5.dcache.overall_hits::total          43035                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data          974                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total          974                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          103                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          103                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::switch_cpus5.data           82                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total           82                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::switch_cpus5.data           30                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total           30                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         1077                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          1077                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         1077                       # number of overall misses
system.cpu5.dcache.overall_misses::total         1077                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data        29169                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        29169                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        14943                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        14943                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          247                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          247                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          239                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          239                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data        44112                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total        44112                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data        44112                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total        44112                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.033392                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.033392                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.006893                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.006893                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::switch_cpus5.data     0.331984                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.331984                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::switch_cpus5.data     0.125523                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.125523                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.024415                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.024415                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.024415                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.024415                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          156                       # number of writebacks
system.cpu5.dcache.writebacks::total              156                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements              541                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs              19493                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs              541                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs            36.031423                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst    78.018340                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst   433.981660                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.152380                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst     0.847620                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          498                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses           273657                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses          273657                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       136017                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         136017                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       136017                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          136017                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       136017                       # number of overall hits
system.cpu5.icache.overall_hits::total         136017                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst          541                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total          541                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst          541                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total           541                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst          541                       # number of overall misses
system.cpu5.icache.overall_misses::total          541                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       136558                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       136558                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       136558                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       136558                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       136558                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       136558                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.003962                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.003962                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.003962                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.003962                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.003962                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.003962                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.writebacks::writebacks          541                       # number of writebacks
system.cpu5.icache.writebacks::total              541                       # number of writebacks
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.fetch_hits                          0                       # ITB hits
system.cpu6.dtb.fetch_misses                        0                       # ITB misses
system.cpu6.dtb.fetch_acv                           0                       # ITB acv
system.cpu6.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.read_acv                            0                       # DTB read access violations
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.write_acv                           0                       # DTB write access violations
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.data_hits                           0                       # DTB hits
system.cpu6.dtb.data_misses                         0                       # DTB misses
system.cpu6.dtb.data_acv                            0                       # DTB access violations
system.cpu6.dtb.data_accesses                       0                       # DTB accesses
system.cpu6.itb.fetch_hits                          0                       # ITB hits
system.cpu6.itb.fetch_misses                        0                       # ITB misses
system.cpu6.itb.fetch_acv                           0                       # ITB acv
system.cpu6.itb.fetch_accesses                      0                       # ITB accesses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.read_acv                            0                       # DTB read access violations
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.write_acv                           0                       # DTB write access violations
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.data_hits                           0                       # DTB hits
system.cpu6.itb.data_misses                         0                       # DTB misses
system.cpu6.itb.data_acv                            0                       # DTB access violations
system.cpu6.itb.data_accesses                       0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                      77                       # number of quiesce instructions executed
system.cpu6.kern.inst.hwrei                      1400                       # number of hwrei instructions executed
system.cpu6.kern.ipl_count::0                     352     28.21%     28.21% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::22                     76      6.09%     34.29% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::30                      1      0.08%     34.38% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::31                    819     65.62%    100.00% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::total                1248                       # number of times we switched to this ipl
system.cpu6.kern.ipl_good::0                      352     45.13%     45.13% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::22                      76      9.74%     54.87% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::30                       1      0.13%     55.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::31                     351     45.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::total                  780                       # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_ticks::0             74091343000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::22                3724000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::30                 164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::31               39988000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::total         74135219500                       # number of cycles we spent at this ipl
system.cpu6.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::31                0.428571                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::total             0.625000                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.callpal::swpipl                 1094     82.69%     82.69% # number of callpals executed
system.cpu6.kern.callpal::rdps                    152     11.49%     94.18% # number of callpals executed
system.cpu6.kern.callpal::rti                      77      5.82%    100.00% # number of callpals executed
system.cpu6.kern.callpal::total                  1323                       # number of callpals executed
system.cpu6.kern.mode_switch::kernel               77                       # number of protection mode switches
system.cpu6.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu6.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu6.kern.mode_good::kernel                  0                      
system.cpu6.kern.mode_good::user                    0                      
system.cpu6.kern.mode_good::idle                    0                      
system.cpu6.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu6.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu6.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.dcache.tags.replacements              293                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          448.321496                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs               1367                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs              293                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs             4.665529                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data   448.321496                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.875628                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.875628                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          453                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          450                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.884766                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses            73915                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses           73915                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        22984                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          22984                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        12733                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         12733                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          248                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          248                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          217                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          217                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data        35717                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total           35717                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data        35717                       # number of overall hits
system.cpu6.dcache.overall_hits::total          35717                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data          414                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total          414                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           82                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           82                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::switch_cpus6.data           14                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total           14                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::switch_cpus6.data           34                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total           34                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data          496                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total           496                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data          496                       # number of overall misses
system.cpu6.dcache.overall_misses::total          496                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data        23398                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        23398                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        12815                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        12815                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          262                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          262                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          251                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          251                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data        36213                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total        36213                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data        36213                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total        36213                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.017694                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.017694                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.006399                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.006399                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::switch_cpus6.data     0.053435                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.053435                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::switch_cpus6.data     0.135458                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.135458                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.013697                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.013697                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.013697                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.013697                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks           59                       # number of writebacks
system.cpu6.dcache.writebacks::total               59                       # number of writebacks
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements              349                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs              26665                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs              349                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs            76.404011                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst          512                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses           210891                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses          210891                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       104922                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         104922                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       104922                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          104922                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       104922                       # number of overall hits
system.cpu6.icache.overall_hits::total         104922                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst          349                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total          349                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst          349                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total           349                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst          349                       # number of overall misses
system.cpu6.icache.overall_misses::total          349                       # number of overall misses
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       105271                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       105271                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       105271                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       105271                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       105271                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       105271                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.003315                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.003315                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.003315                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.003315                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.003315                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.003315                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.writebacks::writebacks          349                       # number of writebacks
system.cpu6.icache.writebacks::total              349                       # number of writebacks
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.fetch_hits                          0                       # ITB hits
system.cpu7.dtb.fetch_misses                        0                       # ITB misses
system.cpu7.dtb.fetch_acv                           0                       # ITB acv
system.cpu7.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.read_acv                            0                       # DTB read access violations
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.write_acv                           0                       # DTB write access violations
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.data_hits                           0                       # DTB hits
system.cpu7.dtb.data_misses                         0                       # DTB misses
system.cpu7.dtb.data_acv                            0                       # DTB access violations
system.cpu7.dtb.data_accesses                       0                       # DTB accesses
system.cpu7.itb.fetch_hits                          0                       # ITB hits
system.cpu7.itb.fetch_misses                        0                       # ITB misses
system.cpu7.itb.fetch_acv                           0                       # ITB acv
system.cpu7.itb.fetch_accesses                      0                       # ITB accesses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.read_acv                            0                       # DTB read access violations
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.write_acv                           0                       # DTB write access violations
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.data_hits                           0                       # DTB hits
system.cpu7.itb.data_misses                         0                       # DTB misses
system.cpu7.itb.data_acv                            0                       # DTB access violations
system.cpu7.itb.data_accesses                       0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                      77                       # number of quiesce instructions executed
system.cpu7.kern.inst.hwrei                      1356                       # number of hwrei instructions executed
system.cpu7.kern.ipl_count::0                     313     26.00%     26.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::22                     76      6.31%     32.31% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::30                      2      0.17%     32.48% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::31                    813     67.52%    100.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::total                1204                       # number of times we switched to this ipl
system.cpu7.kern.ipl_good::0                      313     44.46%     44.46% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::22                      76     10.80%     55.26% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::30                       2      0.28%     55.54% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::31                     313     44.46%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::total                  704                       # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_ticks::0             74091427000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::22                3724000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::30                 195000      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::31               39741500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::total         74135087500                       # number of cycles we spent at this ipl
system.cpu7.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::31                0.384994                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::total             0.584718                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.callpal::swpipl                 1050     82.10%     82.10% # number of callpals executed
system.cpu7.kern.callpal::rdps                    152     11.88%     93.98% # number of callpals executed
system.cpu7.kern.callpal::rti                      77      6.02%    100.00% # number of callpals executed
system.cpu7.kern.callpal::total                  1279                       # number of callpals executed
system.cpu7.kern.mode_switch::kernel               77                       # number of protection mode switches
system.cpu7.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu7.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu7.kern.mode_good::kernel                  0                      
system.cpu7.kern.mode_good::user                    0                      
system.cpu7.kern.mode_good::idle                    0                      
system.cpu7.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu7.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           1                       # Percentage of idle cycles
system.cpu7.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu7.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu7.op_class::IntMult                       0                       # Class of executed instruction
system.cpu7.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu7.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu7.op_class::MemRead                       0                       # Class of executed instruction
system.cpu7.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu7.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu7.op_class::total                         0                       # Class of executed instruction
system.cpu7.dcache.tags.replacements              649                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          454.635277                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs               3966                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs              649                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs             6.110940                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data   454.635277                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.887960                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.887960                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          454                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          441                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.886719                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses            90710                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses           90710                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data        28506                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total          28506                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data        14900                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         14900                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          233                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          233                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          209                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          209                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data        43406                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total           43406                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data        43406                       # number of overall hits
system.cpu7.dcache.overall_hits::total          43406                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data          869                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total          869                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          111                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          111                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::switch_cpus7.data           21                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total           21                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::switch_cpus7.data           31                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total           31                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data          980                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total           980                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data          980                       # number of overall misses
system.cpu7.dcache.overall_misses::total          980                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data        29375                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total        29375                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data        15011                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        15011                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          254                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          254                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          240                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          240                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data        44386                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total        44386                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data        44386                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total        44386                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.029583                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.029583                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.007395                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.007395                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::switch_cpus7.data     0.082677                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.082677                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::switch_cpus7.data     0.129167                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.129167                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.022079                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.022079                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.022079                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.022079                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          112                       # number of writebacks
system.cpu7.dcache.writebacks::total              112                       # number of writebacks
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements              630                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 509                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs              37924                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs              630                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs            60.196825                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst    87.198611                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_blocks::switch_cpus7.inst   421.801389                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.170310                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::switch_cpus7.inst     0.823831                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.994141                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          495                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses           275388                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses          275388                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       136749                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         136749                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       136749                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          136749                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       136749                       # number of overall hits
system.cpu7.icache.overall_hits::total         136749                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst          630                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total          630                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst          630                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total           630                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst          630                       # number of overall misses
system.cpu7.icache.overall_misses::total          630                       # number of overall misses
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       137379                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       137379                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       137379                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       137379                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       137379                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       137379                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.004586                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.004586                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.004586                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.004586                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.004586                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.004586                       # miss rate for overall accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.writebacks::writebacks          630                       # number of writebacks
system.cpu7.icache.writebacks::total              630                       # number of writebacks
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 322                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  2666496                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        329                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 1528                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1528                       # Transaction distribution
system.iobus.trans_dist::WriteReq               43666                       # Transaction distribution
system.iobus.trans_dist::WriteResp              43666                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1832                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           56                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio         1358                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1704                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1920                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         6870                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        83518                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        83518                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   90388                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         7328                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1869                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          852                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         1080                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        11353                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      2667256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      2667256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  2678609                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                41759                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                41759                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               375831                       # Number of tag accesses
system.iocache.tags.data_accesses              375831                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           95                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               95                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide        41664                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        41664                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide           95                       # number of demand (read+write) misses
system.iocache.demand_misses::total                95                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           95                       # number of overall misses
system.iocache.overall_misses::total               95                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide           95                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             95                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide        41664                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        41664                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           95                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              95                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           95                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             95                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           41664                       # number of writebacks
system.iocache.writebacks::total                41664                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests       1115376                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests       521785                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests        88830                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops           78741                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops        67534                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops        11207                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadReq                1433                       # Transaction distribution
system.l2bus0.trans_dist::ReadResp             232644                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq               1694                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp              1694                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty       397725                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean        56202                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict            50722                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq              757                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq            322                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp            1079                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq            326851                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp           326851                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq          86862                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq        144349                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu0.icache.mem_side::system.l2cache0.cpu_side         9815                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side        22278                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.icache.mem_side::system.l2cache0.cpu_side         5706                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side        10087                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu2.icache.mem_side::system.l2cache0.cpu_side       210630                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu2.dcache.mem_side::system.l2cache0.cpu_side      1363128                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu3.icache.mem_side::system.l2cache0.cpu_side         3775                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu3.dcache.mem_side::system.l2cache0.cpu_side         3766                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total                1629185                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.icache.mem_side::system.l2cache0.cpu_side       390720                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side       620511                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.icache.mem_side::system.l2cache0.cpu_side       218048                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side       325252                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu2.icache.mem_side::system.l2cache0.cpu_side      8404928                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu2.dcache.mem_side::system.l2cache0.cpu_side     54560594                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu3.icache.mem_side::system.l2cache0.cpu_side       142400                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu3.dcache.mem_side::system.l2cache0.cpu_side       113732                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total                64776185                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                          1018215                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples           2136302                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.148156                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            0.544389                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                 1951686     91.36%     91.36% # Request fanout histogram
system.l2bus0.snoop_fanout::1                  101040      4.73%     96.09% # Request fanout histogram
system.l2bus0.snoop_fanout::2                   36807      1.72%     97.81% # Request fanout histogram
system.l2bus0.snoop_fanout::3                   45224      2.12%     99.93% # Request fanout histogram
system.l2bus0.snoop_fanout::4                    1545      0.07%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::6                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::7                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::8                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               4                       # Request fanout histogram
system.l2bus0.snoop_fanout::total             2136302                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests         10572                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests         3150                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests         5661                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops           10093                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops         1741                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops         8352                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadResp               5451                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq                308                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp               308                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty          476                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean          521                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict              573                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq              197                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq            133                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp             330                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq               234                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp              234                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq           2119                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq          3332                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu4.icache.mem_side::system.l2cache1.cpu_side         1370                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu4.dcache.mem_side::system.l2cache1.cpu_side         2797                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu5.icache.mem_side::system.l2cache1.cpu_side         1093                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu5.dcache.mem_side::system.l2cache1.cpu_side         2804                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu6.icache.mem_side::system.l2cache1.cpu_side          793                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu6.dcache.mem_side::system.l2cache1.cpu_side         1337                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu7.icache.mem_side::system.l2cache1.cpu_side         1503                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu7.dcache.mem_side::system.l2cache1.cpu_side         2519                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total                  14216                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu4.icache.mem_side::system.l2cache1.cpu_side        49344                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu4.dcache.mem_side::system.l2cache1.cpu_side        76776                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu5.icache.mem_side::system.l2cache1.cpu_side        35328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu5.dcache.mem_side::system.l2cache1.cpu_side        81768                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu6.icache.mem_side::system.l2cache1.cpu_side        28416                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu6.dcache.mem_side::system.l2cache1.cpu_side        34024                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu7.icache.mem_side::system.l2cache1.cpu_side        55872                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu7.dcache.mem_side::system.l2cache1.cpu_side        68584                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total                  430112                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                           708870                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples            719039                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.058564                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.414191                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                  701696     97.59%     97.59% # Request fanout histogram
system.l2bus1.snoop_fanout::1                    4706      0.65%     98.24% # Request fanout histogram
system.l2bus1.snoop_fanout::2                    5465      0.76%     99.00% # Request fanout histogram
system.l2bus1.snoop_fanout::3                    2214      0.31%     99.31% # Request fanout histogram
system.l2bus1.snoop_fanout::4                    4958      0.69%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::6                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::7                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::8                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               4                       # Request fanout histogram
system.l2bus1.snoop_fanout::total              719039                       # Request fanout histogram
system.l2cache0.tags.replacements              322581                       # number of replacements
system.l2cache0.tags.tagsinuse            3930.241204                       # Cycle average of tags in use
system.l2cache0.tags.total_refs                370424                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs              322581                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs                1.148313                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks  2453.888484                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.inst     0.878370                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.data     0.297615                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu2.inst     0.538002                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu2.data     0.019290                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu3.inst     0.606393                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.inst    43.205424                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.data    22.295226                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.inst    62.708015                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.data    22.833880                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus2.inst   546.866227                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus2.data   755.557420                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus3.inst    16.160820                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus3.data     4.386038                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.599094                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.inst     0.000214                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.data     0.000073                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu2.inst     0.000131                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu2.data     0.000005                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu3.inst     0.000148                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.inst     0.010548                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.data     0.005443                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.inst     0.015310                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.data     0.005575                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus2.inst     0.133512                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus2.data     0.184462                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus3.inst     0.003946                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus3.data     0.001071                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.959532                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024         4058                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::0         1051                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::1          147                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2         1799                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3          910                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::4          151                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.990723                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses             9141282                       # Number of tag accesses
system.l2cache0.tags.data_accesses            9141282                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks       397725                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total       397725                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks        56202                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total        56202                       # number of WritebackClean hits
system.l2cache0.UpgradeReq_hits::switch_cpus0.data            2                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus1.data            4                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus2.data            6                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::total             12                       # number of UpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus0.data            1                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus1.data            1                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus2.data            3                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::total            5                       # number of SCUpgradeReq hits
system.l2cache0.ReadExReq_hits::switch_cpus0.data          206                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus1.data          103                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus2.data        70533                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus3.data           14                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total           70856                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus0.inst         1375                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus1.inst         1449                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus2.inst        62040                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus3.inst         1196                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total        66060                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus0.data         1593                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus1.data         1356                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus2.data        99427                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus3.data          555                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total       102931                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus0.inst         1375                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus0.data         1799                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.inst         1449                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.data         1459                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus2.inst        62040                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus2.data       169960                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus3.inst         1196                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus3.data          569                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total             239847                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus0.inst         1375                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus0.data         1799                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.inst         1449                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.data         1459                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus2.inst        62040                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus2.data       169960                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus3.inst         1196                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus3.data          569                       # number of overall hits
system.l2cache0.overall_hits::total            239847                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus0.data          390                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus1.data           62                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus2.data           71                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus3.data           43                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total          566                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus0.data          125                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus1.data           24                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus2.data           59                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus3.data           24                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total          232                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus0.data         2006                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus1.data          725                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus2.data       252930                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus3.data          218                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total        255879                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus0.inst         2335                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus1.inst          850                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus2.inst        17263                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus3.inst          354                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total        20802                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus0.data         2052                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus1.data         1135                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus2.data        35831                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus3.data          394                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total        39412                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus0.inst         2335                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus0.data         4058                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.inst          850                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.data         1860                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus2.inst        17263                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus2.data       288761                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus3.inst          354                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus3.data          612                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total           316093                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus0.inst         2335                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus0.data         4058                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.inst          850                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.data         1860                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus2.inst        17263                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus2.data       288761                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus3.inst          354                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus3.data          612                       # number of overall misses
system.l2cache0.overall_misses::total          316093                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks       397725                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total       397725                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks        56202                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total        56202                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus0.data          392                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus1.data           66                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus2.data           77                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus3.data           43                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total          578                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus0.data          126                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus1.data           25                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus2.data           62                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus3.data           24                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total          237                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus0.data         2212                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus1.data          828                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus2.data       323463                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus3.data          232                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total       326735                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus0.inst         3710                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus1.inst         2299                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus2.inst        79303                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus3.inst         1550                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total        86862                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus0.data         3645                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus1.data         2491                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus2.data       135258                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus3.data          949                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total       142343                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus0.inst         3710                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus0.data         5857                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.inst         2299                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.data         3319                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus2.inst        79303                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus2.data       458721                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus3.inst         1550                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus3.data         1181                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total         555940                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.inst         3710                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.data         5857                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.inst         2299                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.data         3319                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus2.inst        79303                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus2.data       458721                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus3.inst         1550                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus3.data         1181                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total        555940                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus0.data     0.994898                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus1.data     0.939394                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus2.data     0.922078                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total     0.979239                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus0.data     0.992063                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus1.data     0.960000                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus2.data     0.951613                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total     0.978903                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus0.data     0.906872                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus1.data     0.875604                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus2.data     0.781944                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus3.data     0.939655                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.783139                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus0.inst     0.629380                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus1.inst     0.369726                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus2.inst     0.217684                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus3.inst     0.228387                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.239483                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus0.data     0.562963                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus1.data     0.455640                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus2.data     0.264909                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus3.data     0.415174                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.276880                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus0.inst     0.629380                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus0.data     0.692846                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.inst     0.369726                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.data     0.560410                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus2.inst     0.217684                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus2.data     0.629492                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus3.inst     0.228387                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus3.data     0.518205                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.568574                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus0.inst     0.629380                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus0.data     0.692846                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.inst     0.369726                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.data     0.560410                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus2.inst     0.217684                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus2.data     0.629492                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus3.inst     0.228387                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus3.data     0.518205                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.568574                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks         265003                       # number of writebacks
system.l2cache0.writebacks::total              265003                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements                 319                       # number of replacements
system.l2cache1.tags.tagsinuse            3681.592869                       # Cycle average of tags in use
system.l2cache1.tags.total_refs                   479                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs                 319                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs                1.501567                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks  1229.388642                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu4.inst            1                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu4.data            1                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu6.inst            2                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu6.data            1                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus4.inst    52.885995                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus4.data   113.652127                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus5.inst     9.815903                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus5.data    21.884520                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus6.inst   490.825815                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus6.data   591.966365                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus7.inst   504.798172                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus7.data   661.375330                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.300144                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu4.inst     0.000244                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu4.data     0.000244                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu6.inst     0.000488                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu6.data     0.000244                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus4.inst     0.012912                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus4.data     0.027747                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus5.inst     0.002396                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus5.data     0.005343                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus6.inst     0.119831                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus6.data     0.144523                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus7.inst     0.123242                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus7.data     0.161469                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.898826                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024         3684                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4         3680                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.899414                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses               58395                       # Number of tag accesses
system.l2cache1.tags.data_accesses              58395                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks          476                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total          476                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks          521                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total          521                       # number of WritebackClean hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus4.data            1                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus5.data            1                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::total            2                       # number of SCUpgradeReq hits
system.l2cache1.ReadExReq_hits::switch_cpus4.data            3                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus6.data            1                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus7.data            2                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total               6                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus4.inst          548                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus5.inst          538                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus6.inst          310                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus7.inst          589                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total         1985                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus4.data          561                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus5.data          923                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus6.data          315                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus7.data          567                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total         2366                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus4.inst          548                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus4.data          564                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus5.inst          538                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus5.data          923                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus6.inst          310                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus6.data          316                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus7.inst          589                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus7.data          569                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total               4357                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus4.inst          548                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus4.data          564                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus5.inst          538                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus5.data          923                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus6.inst          310                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus6.data          316                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus7.inst          589                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus7.data          569                       # number of overall hits
system.l2cache1.overall_hits::total              4357                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus4.data           50                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus5.data           47                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus6.data           43                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus7.data           51                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total          191                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus4.data           36                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus5.data           26                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus6.data           25                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus7.data           28                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total          115                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus4.data           64                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus5.data           41                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus6.data           33                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus7.data           58                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total           196                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus4.inst           51                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus5.inst            3                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus6.inst           39                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus7.inst           41                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total          134                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus4.data          226                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus5.data           17                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus6.data           84                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus7.data          249                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total          576                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus4.inst           51                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus4.data          290                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus5.inst            3                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus5.data           58                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus6.inst           39                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus6.data          117                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus7.inst           41                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus7.data          307                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total              906                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus4.inst           51                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus4.data          290                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus5.inst            3                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus5.data           58                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus6.inst           39                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus6.data          117                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus7.inst           41                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus7.data          307                       # number of overall misses
system.l2cache1.overall_misses::total             906                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks          476                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total          476                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks          521                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total          521                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus4.data           50                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus5.data           47                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus6.data           43                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus7.data           51                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total          191                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus4.data           37                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus5.data           27                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus6.data           25                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus7.data           28                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total          117                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus4.data           67                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus5.data           41                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus6.data           34                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus7.data           60                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total          202                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus4.inst          599                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus5.inst          541                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus6.inst          349                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus7.inst          630                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total         2119                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus4.data          787                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus5.data          940                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus6.data          399                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus7.data          816                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total         2942                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus4.inst          599                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus4.data          854                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus5.inst          541                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus5.data          981                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus6.inst          349                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus6.data          433                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus7.inst          630                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus7.data          876                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total           5263                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus4.inst          599                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus4.data          854                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus5.inst          541                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus5.data          981                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus6.inst          349                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus6.data          433                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus7.inst          630                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus7.data          876                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total          5263                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus4.data     0.972973                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus5.data     0.962963                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total     0.982906                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus4.data     0.955224                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus6.data     0.970588                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus7.data     0.966667                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.970297                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus4.inst     0.085142                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus5.inst     0.005545                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus6.inst     0.111748                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus7.inst     0.065079                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.063237                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus4.data     0.287166                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus5.data     0.018085                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus6.data     0.210526                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus7.data     0.305147                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.195785                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus4.inst     0.085142                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus4.data     0.339578                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus5.inst     0.005545                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus5.data     0.059123                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus6.inst     0.111748                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus6.data     0.270208                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus7.inst     0.065079                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus7.data     0.350457                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.172145                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus4.inst     0.085142                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus4.data     0.339578                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus5.inst     0.005545                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus5.data     0.059123                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus6.inst     0.111748                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus6.data     0.270208                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus7.inst     0.065079                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus7.data     0.350457                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.172145                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks            121                       # number of writebacks
system.l2cache1.writebacks::total                 121                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadReq               1433                       # Transaction distribution
system.membus0.trans_dist::ReadResp             62280                       # Transaction distribution
system.membus0.trans_dist::WriteReq              2002                       # Transaction distribution
system.membus0.trans_dist::WriteResp             2002                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty       306688                       # Transaction distribution
system.membus0.trans_dist::CleanEvict           36977                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq            1059                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq           441                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp           1216                       # Transaction distribution
system.membus0.trans_dist::ReadExReq           255967                       # Transaction distribution
system.membus0.trans_dist::ReadExResp          255819                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq        60847                       # Transaction distribution
system.membus0.trans_dist::InvalidateReq        41664                       # Transaction distribution
system.membus0.trans_dist::InvalidateResp        41664                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port       106915                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side       829192                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave         6254                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total       942361                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port         1900                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave          616                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total         2516                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.mem_ctrls0.port        57792                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.numa_caches_downward0.cpu_side        67390                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::total       125182                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total               1070059                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port      3331008                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side     33853888                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave         8889                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total     37193785                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port        37184                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave         2464                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total        39648                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.mem_ctrls0.port      1232896                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.numa_caches_downward0.cpu_side      1439680                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::total      2672576                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total               39906009                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                          610385                       # Total snoops (count)
system.membus0.snoop_fanout::samples          1320125                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.462360                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.498581                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2                 709752     53.76%     53.76% # Request fanout histogram
system.membus0.snoop_fanout::3                 610373     46.24%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total            1320125                       # Request fanout histogram
system.membus1.trans_dist::ReadResp             30612                       # Transaction distribution
system.membus1.trans_dist::WriteReq               308                       # Transaction distribution
system.membus1.trans_dist::WriteResp              308                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty       274993                       # Transaction distribution
system.membus1.trans_dist::CleanEvict           22774                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq             549                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq           176                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp            534                       # Transaction distribution
system.membus1.trans_dist::ReadExReq           268331                       # Transaction distribution
system.membus1.trans_dist::ReadExResp          268218                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq        30612                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port          849                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side         2534                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total         3383                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port       894032                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total       894032                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total                897415                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port        25600                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side        39712                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total        65312                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port     36661824                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total     36661824                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total               36727136                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                          111476                       # Total snoops (count)
system.membus1.snoop_fanout::samples           709705                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.156383                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.363219                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1                 598719     84.36%     84.36% # Request fanout histogram
system.membus1.snoop_fanout::2                 110986     15.64%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total             709705                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements       305066                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    15.456164                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs          302                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs       305066                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.000990                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks    12.895908                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.inst     0.003242                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.data     1.705564                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.inst     0.000969                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.data     0.110326                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus2.inst     0.001369                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus2.data     0.738503                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus3.data     0.000283                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.805994                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.inst     0.000203                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.data     0.106598                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.inst     0.000061                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.data     0.006895                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus2.inst     0.000086                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus2.data     0.046156                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus3.data     0.000018                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.966010                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses      5331305                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses      5331305                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks       275338                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total       275338                       # number of WritebackDirty hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus2.data          163                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::total          163                       # number of ReadExReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus2.data           83                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus3.data            1                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::total           84                       # number of ReadSharedReq hits
system.numa_caches_downward0.demand_hits::switch_cpus2.data          246                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus3.data            1                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::total          247                       # number of demand (read+write) hits
system.numa_caches_downward0.overall_hits::switch_cpus2.data          246                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus3.data            1                       # number of overall hits
system.numa_caches_downward0.overall_hits::total          247                       # number of overall hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus0.data          107                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus1.data           17                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus2.data           37                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus3.data            4                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total          165                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus0.data            7                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus2.data            9                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus3.data            2                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total           18                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus0.data         1903                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus1.data          500                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus2.data       243225                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus3.data          189                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total       245817                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.inst          512                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.data         1353                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.inst           55                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.data          582                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus2.inst           11                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus2.data        27407                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus3.data           39                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total        29959                       # number of ReadSharedReq misses
system.numa_caches_downward0.InvalidateReq_misses::tsunami.ide        22400                       # number of InvalidateReq misses
system.numa_caches_downward0.InvalidateReq_misses::total        22400                       # number of InvalidateReq misses
system.numa_caches_downward0.demand_misses::switch_cpus0.inst          512                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus0.data         3256                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.inst           55                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.data         1082                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus2.inst           11                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus2.data       270632                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus3.data          228                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total       275776                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus0.inst          512                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus0.data         3256                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.inst           55                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.data         1082                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus2.inst           11                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus2.data       270632                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus3.data          228                       # number of overall misses
system.numa_caches_downward0.overall_misses::total       275776                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks       275338                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total       275338                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus0.data          107                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus1.data           17                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus2.data           37                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus3.data            4                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total          165                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus0.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus2.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus3.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total           18                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus0.data         1903                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus1.data          500                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus2.data       243388                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus3.data          189                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total       245980                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.inst          512                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.data         1353                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.inst           55                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.data          582                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus2.inst           11                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus2.data        27490                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus3.data           40                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total        30043                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::tsunami.ide        22400                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::total        22400                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus0.inst          512                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus0.data         3256                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.inst           55                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.data         1082                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus2.inst           11                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus2.data       270878                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus3.data          229                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total       276023                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.inst          512                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.data         3256                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.inst           55                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.data         1082                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus2.inst           11                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus2.data       270878                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus3.data          229                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total       276023                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus2.data     0.999330                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total     0.999337                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus2.data     0.996981                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus3.data     0.975000                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total     0.997204                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus2.data     0.999092                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus3.data     0.995633                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total     0.999105                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus2.data     0.999092                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus3.data     0.995633                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total     0.999105                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks       275085                       # number of writebacks
system.numa_caches_downward0.writebacks::total       275085                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements          265                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse     4.694914                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs           26                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs          265                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.098113                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     1.160387                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus4.inst     0.260874                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus4.data     0.196308                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus5.inst     0.026115                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus5.data     0.039167                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus6.inst     0.122686                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus6.data     0.218643                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus7.inst     0.235320                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus7.data     2.435415                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.072524                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus4.inst     0.016305                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus4.data     0.012269                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus5.inst     0.001632                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus5.data     0.002448                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus6.inst     0.007668                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus6.data     0.013665                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus7.inst     0.014708                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus7.data     0.152213                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.293432                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024            1                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024     0.062500                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses         8334                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses         8334                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks           22                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total           22                       # number of WritebackDirty hits
system.numa_caches_downward1.UpgradeReq_hits::switch_cpus5.data            1                       # number of UpgradeReq hits
system.numa_caches_downward1.UpgradeReq_hits::total            1                       # number of UpgradeReq hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus4.data           64                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus5.data           59                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus6.data           42                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus7.data           61                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total          226                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus4.data           35                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus5.data           24                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus6.data           24                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus7.data           27                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total          110                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus4.data            5                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus6.data            2                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus7.data           15                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total           22                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus4.inst           51                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus4.data          129                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus5.inst            3                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus5.data            6                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus6.inst           39                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus6.data           27                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus7.inst           41                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus7.data          242                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total          538                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus4.inst           51                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus4.data          134                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus5.inst            3                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus5.data            6                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus6.inst           39                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus6.data           29                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus7.inst           41                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus7.data          257                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total          560                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus4.inst           51                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus4.data          134                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus5.inst            3                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus5.data            6                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus6.inst           39                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus6.data           29                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus7.inst           41                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus7.data          257                       # number of overall misses
system.numa_caches_downward1.overall_misses::total          560                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks           22                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total           22                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus4.data           64                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus5.data           60                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus6.data           42                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus7.data           61                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total          227                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus4.data           35                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus5.data           24                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus6.data           24                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus7.data           27                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total          110                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus4.data            5                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus6.data            2                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus7.data           15                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total           22                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus4.inst           51                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus4.data          129                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus5.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus5.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus6.inst           39                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus6.data           27                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus7.inst           41                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus7.data          242                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total          538                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus4.inst           51                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus4.data          134                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus5.inst            3                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus5.data            6                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus6.inst           39                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus6.data           29                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus7.inst           41                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus7.data          257                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total          560                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus4.inst           51                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus4.data          134                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus5.inst            3                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus5.data            6                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus6.inst           39                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus6.data           29                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus7.inst           41                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus7.data          257                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total          560                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus5.data     0.983333                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total     0.995595                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus7.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus7.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus7.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus4.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus5.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus6.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus7.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus7.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus4.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus5.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus6.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus7.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus7.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks           21                       # number of writebacks
system.numa_caches_downward1.writebacks::total           21                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements          266                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse     4.825374                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs           25                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs          266                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.093985                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     1.143585                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus4.inst     0.404264                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus4.data     0.235446                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus5.inst     0.013080                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus5.data     0.039167                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus6.inst     0.119666                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus6.data     0.212502                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus7.inst     0.235331                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus7.data     2.422333                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.071474                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus4.inst     0.025266                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus4.data     0.014715                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus5.inst     0.000817                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus5.data     0.002448                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus6.inst     0.007479                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus6.data     0.013281                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus7.inst     0.014708                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus7.data     0.151396                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.301586                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024            1                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024     0.062500                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses         8317                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses         8317                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks           21                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total           21                       # number of WritebackDirty hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus4.data           64                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus5.data           59                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus6.data           42                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus7.data           61                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total          226                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus4.data           35                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus5.data           24                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus6.data           24                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus7.data           27                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total          110                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus4.data            5                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus6.data            2                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus7.data           15                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total           22                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus4.inst           51                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus4.data          129                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus5.inst            3                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus5.data            6                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus6.inst           39                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus6.data           27                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus7.inst           41                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus7.data          242                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total          538                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus4.inst           51                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus4.data          134                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus5.inst            3                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus5.data            6                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus6.inst           39                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus6.data           29                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus7.inst           41                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus7.data          257                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total          560                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus4.inst           51                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus4.data          134                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus5.inst            3                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus5.data            6                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus6.inst           39                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus6.data           29                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus7.inst           41                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus7.data          257                       # number of overall misses
system.numa_caches_upward0.overall_misses::total          560                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks           21                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total           21                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus4.data           64                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus5.data           59                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus6.data           42                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus7.data           61                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total          226                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus4.data           35                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus5.data           24                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus6.data           24                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus7.data           27                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total          110                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus4.data            5                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus6.data            2                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus7.data           15                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total           22                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus4.inst           51                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus4.data          129                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus5.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus5.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus6.inst           39                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus6.data           27                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus7.inst           41                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus7.data          242                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total          538                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus4.inst           51                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus4.data          134                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus5.inst            3                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus5.data            6                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus6.inst           39                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus6.data           29                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus7.inst           41                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus7.data          257                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total          560                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus4.inst           51                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus4.data          134                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus5.inst            3                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus5.data            6                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus6.inst           39                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus6.data           29                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus7.inst           41                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus7.data          257                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total          560                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus7.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus7.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus7.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus4.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus5.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus6.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus7.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus7.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus4.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus5.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus6.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus7.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus7.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks           21                       # number of writebacks
system.numa_caches_upward0.writebacks::total           21                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements       304771                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    15.208129                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs          260                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs       304771                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.000853                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks    12.832568                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.inst     0.003471                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.data     1.334145                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.inst     0.000892                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.data     0.243248                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus2.inst     0.001417                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus2.data     0.792046                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus3.data     0.000342                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.802036                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.inst     0.000217                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.data     0.083384                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.inst     0.000056                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.data     0.015203                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus2.inst     0.000089                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus2.data     0.049503                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus3.data     0.000021                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.950508                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses      5349246                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses      5349246                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks       275085                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total       275085                       # number of WritebackDirty hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus2.data          150                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::total          150                       # number of ReadExReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus1.data            1                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus2.data           56                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::total           57                       # number of ReadSharedReq hits
system.numa_caches_upward1.demand_hits::switch_cpus1.data            1                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus2.data          206                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::total          207                       # number of demand (read+write) hits
system.numa_caches_upward1.overall_hits::switch_cpus1.data            1                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus2.data          206                       # number of overall hits
system.numa_caches_upward1.overall_hits::total          207                       # number of overall hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus0.data          107                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus1.data           17                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus2.data           37                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus3.data            4                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total          165                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus0.data            7                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus2.data            9                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus3.data            2                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total           18                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus0.data         1903                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus1.data          500                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus2.data       243075                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus3.data          189                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::tsunami.ide        22400                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total       268067                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.inst          512                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.data         1353                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.inst           55                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.data          581                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus2.inst           11                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus2.data        27351                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus3.data           39                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total        29902                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus0.inst          512                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus0.data         3256                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.inst           55                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.data         1081                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus2.inst           11                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus2.data       270426                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus3.data          228                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::tsunami.ide        22400                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total       297969                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus0.inst          512                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus0.data         3256                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.inst           55                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.data         1081                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus2.inst           11                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus2.data       270426                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus3.data          228                       # number of overall misses
system.numa_caches_upward1.overall_misses::tsunami.ide        22400                       # number of overall misses
system.numa_caches_upward1.overall_misses::total       297969                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks       275085                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total       275085                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus0.data          107                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus1.data           17                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus2.data           37                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus3.data            4                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total          165                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus0.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus2.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus3.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total           18                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus0.data         1903                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus1.data          500                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus2.data       243225                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus3.data          189                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::tsunami.ide        22400                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total       268217                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.inst          512                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.data         1353                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.inst           55                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.data          582                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus2.inst           11                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus2.data        27407                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus3.data           39                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total        29959                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus0.inst          512                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus0.data         3256                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.inst           55                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.data         1082                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus2.inst           11                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus2.data       270632                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus3.data          228                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::tsunami.ide        22400                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total       298176                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.inst          512                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.data         3256                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.inst           55                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.data         1082                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus2.inst           11                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus2.data       270632                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus3.data          228                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::tsunami.ide        22400                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total       298176                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus2.data     0.999383                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::tsunami.ide            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total     0.999441                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.data     0.998282                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus2.data     0.997957                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total     0.998097                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.data     0.999076                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus2.data     0.999239                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus3.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total     0.999306                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.data     0.999076                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus2.data     0.999239                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus3.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total     0.999306                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks       274872                       # number of writebacks
system.numa_caches_upward1.writebacks::total       274872                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits              140550                       # DTB read hits
system.switch_cpus0.dtb.read_misses               130                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses           30239                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              88210                       # DTB write hits
system.switch_cpus0.dtb.write_misses               18                       # DTB write misses
system.switch_cpus0.dtb.write_acv                  10                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses          17485                       # DTB write accesses
system.switch_cpus0.dtb.data_hits              228760                       # DTB hits
system.switch_cpus0.dtb.data_misses               148                       # DTB misses
system.switch_cpus0.dtb.data_acv                   10                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           47724                       # DTB accesses
system.switch_cpus0.itb.fetch_hits             181109                       # ITB hits
system.switch_cpus0.itb.fetch_misses              121                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses         181230                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles               149666479                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts             668854                       # Number of instructions committed
system.switch_cpus0.committedOps               668854                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses       644744                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses           354                       # Number of float alu accesses
system.switch_cpus0.num_func_calls              35663                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts        57047                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts              644744                       # number of integer instructions
system.switch_cpus0.num_fp_insts                  354                       # number of float instructions
system.switch_cpus0.num_int_register_reads       860973                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       486185                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads          190                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs               229508                       # number of memory refs
system.switch_cpus0.num_load_insts             141150                       # Number of load instructions
system.switch_cpus0.num_store_insts             88358                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      148997424.644855                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      669054.355145                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.004470                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.995530                       # Percentage of idle cycles
system.switch_cpus0.Branches                   100916                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass         6516      0.97%      0.97% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu           409359     61.19%     62.16% # Class of executed instruction
system.switch_cpus0.op_class::IntMult            1010      0.15%     62.31% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     62.31% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd             45      0.01%     62.32% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     62.32% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     62.32% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     62.32% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              3      0.00%     62.32% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     62.32% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     62.32% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     62.32% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     62.32% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     62.32% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     62.32% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     62.32% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     62.32% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     62.32% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     62.32% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     62.32% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     62.32% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     62.32% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     62.32% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     62.32% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     62.32% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     62.32% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     62.32% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     62.32% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     62.32% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     62.32% # Class of executed instruction
system.switch_cpus0.op_class::MemRead          146847     21.95%     84.27% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          88793     13.27%     97.54% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess         16439      2.46%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            669012                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               55807                       # DTB read hits
system.switch_cpus1.dtb.read_misses               327                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses            1838                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              31287                       # DTB write hits
system.switch_cpus1.dtb.write_misses               38                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses            878                       # DTB write accesses
system.switch_cpus1.dtb.data_hits               87094                       # DTB hits
system.switch_cpus1.dtb.data_misses               365                       # DTB misses
system.switch_cpus1.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus1.dtb.data_accesses            2716                       # DTB accesses
system.switch_cpus1.itb.fetch_hits              39621                       # ITB hits
system.switch_cpus1.itb.fetch_misses              125                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses          39746                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles               148270945                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             287248                       # Number of instructions committed
system.switch_cpus1.committedOps               287248                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       276328                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses           238                       # Number of float alu accesses
system.switch_cpus1.num_func_calls               8664                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        28548                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              276328                       # number of integer instructions
system.switch_cpus1.num_fp_insts                  238                       # number of float instructions
system.switch_cpus1.num_int_register_reads       373093                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       213794                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          120                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          121                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                88270                       # number of memory refs
system.switch_cpus1.num_load_insts              56687                       # Number of load instructions
system.switch_cpus1.num_store_insts             31583                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      147985949.243336                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      284995.756664                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.001922                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.998078                       # Percentage of idle cycles
system.switch_cpus1.Branches                    41089                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         3579      1.24%      1.24% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           181396     63.06%     64.31% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             726      0.25%     64.56% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     64.56% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             31      0.01%     64.57% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     64.57% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     64.57% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     64.57% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     64.57% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     64.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     64.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     64.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     64.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     64.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     64.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     64.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     64.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     64.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     64.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     64.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     64.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     64.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     64.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     64.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     64.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     64.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     64.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     64.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     64.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     64.57% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           58256     20.25%     84.83% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          31605     10.99%     95.81% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess         12038      4.19%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            287634                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits            31915862                       # DTB read hits
system.switch_cpus2.dtb.read_misses             14375                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses        30982761                       # DTB read accesses
system.switch_cpus2.dtb.write_hits           17251472                       # DTB write hits
system.switch_cpus2.dtb.write_misses            26516                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses       15230369                       # DTB write accesses
system.switch_cpus2.dtb.data_hits            49167334                       # DTB hits
system.switch_cpus2.dtb.data_misses             40891                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses        46213130                       # DTB accesses
system.switch_cpus2.itb.fetch_hits          141412996                       # ITB hits
system.switch_cpus2.itb.fetch_misses              499                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses      141413495                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles               150080596                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts          148983650                       # Number of instructions committed
system.switch_cpus2.committedOps            148983650                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses    135633645                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses       1398754                       # Number of float alu accesses
system.switch_cpus2.num_func_calls            4732493                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts     18238080                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts           135633645                       # number of integer instructions
system.switch_cpus2.num_fp_insts              1398754                       # number of float instructions
system.switch_cpus2.num_int_register_reads    193209586                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes     97261216                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads      1002810                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes       942666                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs             49253963                       # number of memory refs
system.switch_cpus2.num_load_insts           31975506                       # Number of load instructions
system.switch_cpus2.num_store_insts          17278457                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      643254.077902                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      149437341.922098                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.995714                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.004286                       # Percentage of idle cycles
system.switch_cpus2.Branches                 24707815                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass     11125963      7.47%      7.47% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu         87532273     58.74%     66.20% # Class of executed instruction
system.switch_cpus2.op_class::IntMult          158056      0.11%     66.31% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     66.31% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd         220384      0.15%     66.46% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp             36      0.00%     66.46% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt            128      0.00%     66.46% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult           115      0.00%     66.46% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv         109566      0.07%     66.53% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     66.53% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     66.53% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     66.53% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     66.53% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     66.53% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     66.53% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     66.53% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     66.53% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     66.53% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     66.53% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     66.53% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     66.53% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     66.53% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     66.53% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     66.53% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     66.53% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     66.53% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     66.53% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     66.53% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     66.53% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     66.53% # Class of executed instruction
system.switch_cpus2.op_class::MemRead        32079876     21.53%     88.06% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite       17280763     11.60%     99.65% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess        517381      0.35%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total         149024541                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               32412                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 3                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses              21                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              18359                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.data_hits               50771                       # DTB hits
system.switch_cpus3.dtb.data_misses                 3                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses              21                       # DTB accesses
system.switch_cpus3.itb.fetch_hits              16746                       # ITB hits
system.switch_cpus3.itb.fetch_misses                0                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses          16746                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles               148270775                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts             153370                       # Number of instructions committed
system.switch_cpus3.committedOps               153370                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses       147441                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses           141                       # Number of float alu accesses
system.switch_cpus3.num_func_calls               6270                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts        11936                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts              147441                       # number of integer instructions
system.switch_cpus3.num_fp_insts                  141                       # number of float instructions
system.switch_cpus3.num_int_register_reads       202993                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       115519                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads           66                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes           68                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs                50878                       # number of memory refs
system.switch_cpus3.num_load_insts              32432                       # Number of load instructions
system.switch_cpus3.num_store_insts             18446                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      148118912.433379                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      151862.566621                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.001024                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.998976                       # Percentage of idle cycles
system.switch_cpus3.Branches                    21073                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass          990      0.65%      0.65% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu            94618     61.69%     62.34% # Class of executed instruction
system.switch_cpus3.op_class::IntMult             576      0.38%     62.71% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     62.71% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd             11      0.01%     62.72% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     62.72% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     62.72% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     62.72% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     62.72% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     62.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     62.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     62.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     62.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     62.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     62.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     62.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     62.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     62.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     62.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     62.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     62.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     62.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     62.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     62.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     62.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     62.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     62.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     62.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     62.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     62.72% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           33018     21.53%     84.25% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          18450     12.03%     96.28% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess          5710      3.72%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            153373                       # Class of executed instruction
system.switch_cpus4.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus4.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus4.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus4.dtb.read_hits               31044                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_hits              16144                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.data_hits               47188                       # DTB hits
system.switch_cpus4.dtb.data_misses                 0                       # DTB misses
system.switch_cpus4.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus4.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus4.itb.fetch_hits              17401                       # ITB hits
system.switch_cpus4.itb.fetch_misses                0                       # ITB misses
system.switch_cpus4.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.itb.fetch_accesses          17401                       # ITB accesses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.data_hits                   0                       # DTB hits
system.switch_cpus4.itb.data_misses                 0                       # DTB misses
system.switch_cpus4.itb.data_acv                    0                       # DTB access violations
system.switch_cpus4.itb.data_accesses               0                       # DTB accesses
system.switch_cpus4.numCycles               148270686                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus4.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_good::kernel            0                      
system.switch_cpus4.kern.mode_good::user            0                      
system.switch_cpus4.kern.mode_good::idle            0                      
system.switch_cpus4.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus4.committedInsts             144372                       # Number of instructions committed
system.switch_cpus4.committedOps               144372                       # Number of ops (including micro ops) committed
system.switch_cpus4.num_int_alu_accesses       138678                       # Number of integer alu accesses
system.switch_cpus4.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus4.num_func_calls               5804                       # number of times a function call or return occured
system.switch_cpus4.num_conditional_control_insts        10918                       # number of instructions that are conditional controls
system.switch_cpus4.num_int_insts              138678                       # number of integer instructions
system.switch_cpus4.num_fp_insts                    0                       # number of float instructions
system.switch_cpus4.num_int_register_reads       190715                       # number of times the integer registers were read
system.switch_cpus4.num_int_register_writes       110329                       # number of times the integer registers were written
system.switch_cpus4.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus4.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus4.num_mem_refs                47265                       # number of memory refs
system.switch_cpus4.num_load_insts              31044                       # Number of load instructions
system.switch_cpus4.num_store_insts             16221                       # Number of store instructions
system.switch_cpus4.num_idle_cycles      148127736.623012                       # Number of idle cycles
system.switch_cpus4.num_busy_cycles      142949.376988                       # Number of busy cycles
system.switch_cpus4.not_idle_fraction        0.000964                       # Percentage of non-idle cycles
system.switch_cpus4.idle_fraction            0.999036                       # Percentage of idle cycles
system.switch_cpus4.Branches                    19587                       # Number of branches fetched
system.switch_cpus4.op_class::No_OpClass          731      0.51%      0.51% # Class of executed instruction
system.switch_cpus4.op_class::IntAlu            89248     61.82%     62.32% # Class of executed instruction
system.switch_cpus4.op_class::IntMult             534      0.37%     62.69% # Class of executed instruction
system.switch_cpus4.op_class::IntDiv                0      0.00%     62.69% # Class of executed instruction
system.switch_cpus4.op_class::FloatAdd              0      0.00%     62.69% # Class of executed instruction
system.switch_cpus4.op_class::FloatCmp              0      0.00%     62.69% # Class of executed instruction
system.switch_cpus4.op_class::FloatCvt              0      0.00%     62.69% # Class of executed instruction
system.switch_cpus4.op_class::FloatMult             0      0.00%     62.69% # Class of executed instruction
system.switch_cpus4.op_class::FloatDiv              0      0.00%     62.69% # Class of executed instruction
system.switch_cpus4.op_class::FloatSqrt             0      0.00%     62.69% # Class of executed instruction
system.switch_cpus4.op_class::SimdAdd               0      0.00%     62.69% # Class of executed instruction
system.switch_cpus4.op_class::SimdAddAcc            0      0.00%     62.69% # Class of executed instruction
system.switch_cpus4.op_class::SimdAlu               0      0.00%     62.69% # Class of executed instruction
system.switch_cpus4.op_class::SimdCmp               0      0.00%     62.69% # Class of executed instruction
system.switch_cpus4.op_class::SimdCvt               0      0.00%     62.69% # Class of executed instruction
system.switch_cpus4.op_class::SimdMisc              0      0.00%     62.69% # Class of executed instruction
system.switch_cpus4.op_class::SimdMult              0      0.00%     62.69% # Class of executed instruction
system.switch_cpus4.op_class::SimdMultAcc            0      0.00%     62.69% # Class of executed instruction
system.switch_cpus4.op_class::SimdShift             0      0.00%     62.69% # Class of executed instruction
system.switch_cpus4.op_class::SimdShiftAcc            0      0.00%     62.69% # Class of executed instruction
system.switch_cpus4.op_class::SimdSqrt              0      0.00%     62.69% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAdd            0      0.00%     62.69% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAlu            0      0.00%     62.69% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCmp            0      0.00%     62.69% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCvt            0      0.00%     62.69% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatDiv            0      0.00%     62.69% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMisc            0      0.00%     62.69% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMult            0      0.00%     62.69% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMultAcc            0      0.00%     62.69% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatSqrt            0      0.00%     62.69% # Class of executed instruction
system.switch_cpus4.op_class::MemRead           31569     21.87%     84.56% # Class of executed instruction
system.switch_cpus4.op_class::MemWrite          16221     11.24%     95.80% # Class of executed instruction
system.switch_cpus4.op_class::IprAccess          6069      4.20%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::total            144372                       # Class of executed instruction
system.switch_cpus5.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus5.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus5.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus5.dtb.read_hits               29416                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_hits              15264                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.data_hits               44680                       # DTB hits
system.switch_cpus5.dtb.data_misses                 0                       # DTB misses
system.switch_cpus5.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus5.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus5.itb.fetch_hits              16051                       # ITB hits
system.switch_cpus5.itb.fetch_misses                0                       # ITB misses
system.switch_cpus5.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.itb.fetch_accesses          16051                       # ITB accesses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.data_hits                   0                       # DTB hits
system.switch_cpus5.itb.data_misses                 0                       # DTB misses
system.switch_cpus5.itb.data_acv                    0                       # DTB access violations
system.switch_cpus5.itb.data_accesses               0                       # DTB accesses
system.switch_cpus5.numCycles               148270601                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus5.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_good::kernel            0                      
system.switch_cpus5.kern.mode_good::user            0                      
system.switch_cpus5.kern.mode_good::idle            0                      
system.switch_cpus5.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus5.committedInsts             136558                       # Number of instructions committed
system.switch_cpus5.committedOps               136558                       # Number of ops (including micro ops) committed
system.switch_cpus5.num_int_alu_accesses       131221                       # Number of integer alu accesses
system.switch_cpus5.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus5.num_func_calls               5514                       # number of times a function call or return occured
system.switch_cpus5.num_conditional_control_insts        10410                       # number of instructions that are conditional controls
system.switch_cpus5.num_int_insts              131221                       # number of integer instructions
system.switch_cpus5.num_fp_insts                    0                       # number of float instructions
system.switch_cpus5.num_int_register_reads       180496                       # number of times the integer registers were read
system.switch_cpus5.num_int_register_writes       104299                       # number of times the integer registers were written
system.switch_cpus5.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus5.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus5.num_mem_refs                44757                       # number of memory refs
system.switch_cpus5.num_load_insts              29416                       # Number of load instructions
system.switch_cpus5.num_store_insts             15341                       # Number of store instructions
system.switch_cpus5.num_idle_cycles      148135392.831067                       # Number of idle cycles
system.switch_cpus5.num_busy_cycles      135208.168933                       # Number of busy cycles
system.switch_cpus5.not_idle_fraction        0.000912                       # Percentage of non-idle cycles
system.switch_cpus5.idle_fraction            0.999088                       # Percentage of idle cycles
system.switch_cpus5.Branches                    18616                       # Number of branches fetched
system.switch_cpus5.op_class::No_OpClass          721      0.53%      0.53% # Class of executed instruction
system.switch_cpus5.op_class::IntAlu            84580     61.94%     62.47% # Class of executed instruction
system.switch_cpus5.op_class::IntMult             530      0.39%     62.85% # Class of executed instruction
system.switch_cpus5.op_class::IntDiv                0      0.00%     62.85% # Class of executed instruction
system.switch_cpus5.op_class::FloatAdd              0      0.00%     62.85% # Class of executed instruction
system.switch_cpus5.op_class::FloatCmp              0      0.00%     62.85% # Class of executed instruction
system.switch_cpus5.op_class::FloatCvt              0      0.00%     62.85% # Class of executed instruction
system.switch_cpus5.op_class::FloatMult             0      0.00%     62.85% # Class of executed instruction
system.switch_cpus5.op_class::FloatDiv              0      0.00%     62.85% # Class of executed instruction
system.switch_cpus5.op_class::FloatSqrt             0      0.00%     62.85% # Class of executed instruction
system.switch_cpus5.op_class::SimdAdd               0      0.00%     62.85% # Class of executed instruction
system.switch_cpus5.op_class::SimdAddAcc            0      0.00%     62.85% # Class of executed instruction
system.switch_cpus5.op_class::SimdAlu               0      0.00%     62.85% # Class of executed instruction
system.switch_cpus5.op_class::SimdCmp               0      0.00%     62.85% # Class of executed instruction
system.switch_cpus5.op_class::SimdCvt               0      0.00%     62.85% # Class of executed instruction
system.switch_cpus5.op_class::SimdMisc              0      0.00%     62.85% # Class of executed instruction
system.switch_cpus5.op_class::SimdMult              0      0.00%     62.85% # Class of executed instruction
system.switch_cpus5.op_class::SimdMultAcc            0      0.00%     62.85% # Class of executed instruction
system.switch_cpus5.op_class::SimdShift             0      0.00%     62.85% # Class of executed instruction
system.switch_cpus5.op_class::SimdShiftAcc            0      0.00%     62.85% # Class of executed instruction
system.switch_cpus5.op_class::SimdSqrt              0      0.00%     62.85% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAdd            0      0.00%     62.85% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAlu            0      0.00%     62.85% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCmp            0      0.00%     62.85% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCvt            0      0.00%     62.85% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatDiv            0      0.00%     62.85% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMisc            0      0.00%     62.85% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMult            0      0.00%     62.85% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMultAcc            0      0.00%     62.85% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatSqrt            0      0.00%     62.85% # Class of executed instruction
system.switch_cpus5.op_class::MemRead           29917     21.91%     84.76% # Class of executed instruction
system.switch_cpus5.op_class::MemWrite          15341     11.23%     96.00% # Class of executed instruction
system.switch_cpus5.op_class::IprAccess          5469      4.00%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::total            136558                       # Class of executed instruction
system.switch_cpus6.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus6.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus6.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus6.dtb.read_hits               23660                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_hits              13152                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.data_hits               36812                       # DTB hits
system.switch_cpus6.dtb.data_misses                 0                       # DTB misses
system.switch_cpus6.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus6.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus6.itb.fetch_hits              16537                       # ITB hits
system.switch_cpus6.itb.fetch_misses                0                       # ITB misses
system.switch_cpus6.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.itb.fetch_accesses          16537                       # ITB accesses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.data_hits                   0                       # DTB hits
system.switch_cpus6.itb.data_misses                 0                       # DTB misses
system.switch_cpus6.itb.data_acv                    0                       # DTB access violations
system.switch_cpus6.itb.data_accesses               0                       # DTB accesses
system.switch_cpus6.numCycles               148270516                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus6.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_good::kernel            0                      
system.switch_cpus6.kern.mode_good::user            0                      
system.switch_cpus6.kern.mode_good::idle            0                      
system.switch_cpus6.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus6.committedInsts             105271                       # Number of instructions committed
system.switch_cpus6.committedOps               105271                       # Number of ops (including micro ops) committed
system.switch_cpus6.num_int_alu_accesses       100244                       # Number of integer alu accesses
system.switch_cpus6.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus6.num_func_calls               4508                       # number of times a function call or return occured
system.switch_cpus6.num_conditional_control_insts         6834                       # number of instructions that are conditional controls
system.switch_cpus6.num_int_insts              100244                       # number of integer instructions
system.switch_cpus6.num_fp_insts                    0                       # number of float instructions
system.switch_cpus6.num_int_register_reads       135872                       # number of times the integer registers were read
system.switch_cpus6.num_int_register_writes        79555                       # number of times the integer registers were written
system.switch_cpus6.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus6.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus6.num_mem_refs                36889                       # number of memory refs
system.switch_cpus6.num_load_insts              23660                       # Number of load instructions
system.switch_cpus6.num_store_insts             13229                       # Number of store instructions
system.switch_cpus6.num_idle_cycles      148166303.106125                       # Number of idle cycles
system.switch_cpus6.num_busy_cycles      104212.893875                       # Number of busy cycles
system.switch_cpus6.not_idle_fraction        0.000703                       # Percentage of non-idle cycles
system.switch_cpus6.idle_fraction            0.999297                       # Percentage of idle cycles
system.switch_cpus6.Branches                    13702                       # Number of branches fetched
system.switch_cpus6.op_class::No_OpClass          684      0.65%      0.65% # Class of executed instruction
system.switch_cpus6.op_class::IntAlu            61123     58.06%     58.71% # Class of executed instruction
system.switch_cpus6.op_class::IntMult             384      0.36%     59.08% # Class of executed instruction
system.switch_cpus6.op_class::IntDiv                0      0.00%     59.08% # Class of executed instruction
system.switch_cpus6.op_class::FloatAdd              0      0.00%     59.08% # Class of executed instruction
system.switch_cpus6.op_class::FloatCmp              0      0.00%     59.08% # Class of executed instruction
system.switch_cpus6.op_class::FloatCvt              0      0.00%     59.08% # Class of executed instruction
system.switch_cpus6.op_class::FloatMult             0      0.00%     59.08% # Class of executed instruction
system.switch_cpus6.op_class::FloatDiv              0      0.00%     59.08% # Class of executed instruction
system.switch_cpus6.op_class::FloatSqrt             0      0.00%     59.08% # Class of executed instruction
system.switch_cpus6.op_class::SimdAdd               0      0.00%     59.08% # Class of executed instruction
system.switch_cpus6.op_class::SimdAddAcc            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus6.op_class::SimdAlu               0      0.00%     59.08% # Class of executed instruction
system.switch_cpus6.op_class::SimdCmp               0      0.00%     59.08% # Class of executed instruction
system.switch_cpus6.op_class::SimdCvt               0      0.00%     59.08% # Class of executed instruction
system.switch_cpus6.op_class::SimdMisc              0      0.00%     59.08% # Class of executed instruction
system.switch_cpus6.op_class::SimdMult              0      0.00%     59.08% # Class of executed instruction
system.switch_cpus6.op_class::SimdMultAcc            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus6.op_class::SimdShift             0      0.00%     59.08% # Class of executed instruction
system.switch_cpus6.op_class::SimdShiftAcc            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus6.op_class::SimdSqrt              0      0.00%     59.08% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAdd            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAlu            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCmp            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCvt            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatDiv            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMisc            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMult            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMultAcc            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatSqrt            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus6.op_class::MemRead           24166     22.96%     82.03% # Class of executed instruction
system.switch_cpus6.op_class::MemWrite          13229     12.57%     94.60% # Class of executed instruction
system.switch_cpus6.op_class::IprAccess          5685      5.40%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::total            105271                       # Class of executed instruction
system.switch_cpus7.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus7.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus7.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus7.dtb.read_hits               29629                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_hits              15339                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.data_hits               44968                       # DTB hits
system.switch_cpus7.dtb.data_misses                 0                       # DTB misses
system.switch_cpus7.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus7.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus7.itb.fetch_hits              16141                       # ITB hits
system.switch_cpus7.itb.fetch_misses                0                       # ITB misses
system.switch_cpus7.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.itb.fetch_accesses          16141                       # ITB accesses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.data_hits                   0                       # DTB hits
system.switch_cpus7.itb.data_misses                 0                       # DTB misses
system.switch_cpus7.itb.data_acv                    0                       # DTB access violations
system.switch_cpus7.itb.data_accesses               0                       # DTB accesses
system.switch_cpus7.numCycles               148270252                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus7.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_good::kernel            0                      
system.switch_cpus7.kern.mode_good::user            0                      
system.switch_cpus7.kern.mode_good::idle            0                      
system.switch_cpus7.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus7.committedInsts             137379                       # Number of instructions committed
system.switch_cpus7.committedOps               137379                       # Number of ops (including micro ops) committed
system.switch_cpus7.num_int_alu_accesses       132012                       # Number of integer alu accesses
system.switch_cpus7.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus7.num_func_calls               5540                       # number of times a function call or return occured
system.switch_cpus7.num_conditional_control_insts        10547                       # number of instructions that are conditional controls
system.switch_cpus7.num_int_insts              132012                       # number of integer instructions
system.switch_cpus7.num_fp_insts                    0                       # number of float instructions
system.switch_cpus7.num_int_register_reads       181489                       # number of times the integer registers were read
system.switch_cpus7.num_int_register_writes       104879                       # number of times the integer registers were written
system.switch_cpus7.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus7.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus7.num_mem_refs                45045                       # number of memory refs
system.switch_cpus7.num_load_insts              29629                       # Number of load instructions
system.switch_cpus7.num_store_insts             15416                       # Number of store instructions
system.switch_cpus7.num_idle_cycles      148134230.807937                       # Number of idle cycles
system.switch_cpus7.num_busy_cycles      136021.192063                       # Number of busy cycles
system.switch_cpus7.not_idle_fraction        0.000917                       # Percentage of non-idle cycles
system.switch_cpus7.idle_fraction            0.999083                       # Percentage of idle cycles
system.switch_cpus7.Branches                    18798                       # Number of branches fetched
system.switch_cpus7.op_class::No_OpClass          717      0.52%      0.52% # Class of executed instruction
system.switch_cpus7.op_class::IntAlu            85072     61.93%     62.45% # Class of executed instruction
system.switch_cpus7.op_class::IntMult             530      0.39%     62.83% # Class of executed instruction
system.switch_cpus7.op_class::IntDiv                0      0.00%     62.83% # Class of executed instruction
system.switch_cpus7.op_class::FloatAdd              0      0.00%     62.83% # Class of executed instruction
system.switch_cpus7.op_class::FloatCmp              0      0.00%     62.83% # Class of executed instruction
system.switch_cpus7.op_class::FloatCvt              0      0.00%     62.83% # Class of executed instruction
system.switch_cpus7.op_class::FloatMult             0      0.00%     62.83% # Class of executed instruction
system.switch_cpus7.op_class::FloatDiv              0      0.00%     62.83% # Class of executed instruction
system.switch_cpus7.op_class::FloatSqrt             0      0.00%     62.83% # Class of executed instruction
system.switch_cpus7.op_class::SimdAdd               0      0.00%     62.83% # Class of executed instruction
system.switch_cpus7.op_class::SimdAddAcc            0      0.00%     62.83% # Class of executed instruction
system.switch_cpus7.op_class::SimdAlu               0      0.00%     62.83% # Class of executed instruction
system.switch_cpus7.op_class::SimdCmp               0      0.00%     62.83% # Class of executed instruction
system.switch_cpus7.op_class::SimdCvt               0      0.00%     62.83% # Class of executed instruction
system.switch_cpus7.op_class::SimdMisc              0      0.00%     62.83% # Class of executed instruction
system.switch_cpus7.op_class::SimdMult              0      0.00%     62.83% # Class of executed instruction
system.switch_cpus7.op_class::SimdMultAcc            0      0.00%     62.83% # Class of executed instruction
system.switch_cpus7.op_class::SimdShift             0      0.00%     62.83% # Class of executed instruction
system.switch_cpus7.op_class::SimdShiftAcc            0      0.00%     62.83% # Class of executed instruction
system.switch_cpus7.op_class::SimdSqrt              0      0.00%     62.83% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAdd            0      0.00%     62.83% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAlu            0      0.00%     62.83% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCmp            0      0.00%     62.83% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCvt            0      0.00%     62.83% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatDiv            0      0.00%     62.83% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMisc            0      0.00%     62.83% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMult            0      0.00%     62.83% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMultAcc            0      0.00%     62.83% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatSqrt            0      0.00%     62.83% # Class of executed instruction
system.switch_cpus7.op_class::MemRead           30134     21.93%     84.77% # Class of executed instruction
system.switch_cpus7.op_class::MemWrite          15417     11.22%     95.99% # Class of executed instruction
system.switch_cpus7.op_class::IprAccess          5509      4.01%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::total            137379                       # Class of executed instruction
system.system_bus.trans_dist::ReadResp          30497                       # Transaction distribution
system.system_bus.trans_dist::WriteReq            308                       # Transaction distribution
system.system_bus.trans_dist::WriteResp           308                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty       275106                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict        23630                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq          539                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq          169                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp          519                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq        268352                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp       268239                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq        30497                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side       895633                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total       895633                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side         2531                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total         2531                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total             898164                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side     36688704                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total     36688704                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side        39648                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total        39648                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total            36728352                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                       416530                       # Total snoops (count)
system.system_bus.snoop_fanout::samples       1014629                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.410030                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.491839                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1              598601     59.00%     59.00% # Request fanout histogram
system.system_bus.snoop_fanout::2              416028     41.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total         1014629                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.151851                       # Number of seconds simulated
sim_ticks                                151850685000                       # Number of ticks simulated
final_tick                               2490646801500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1807702                       # Simulator instruction rate (inst/s)
host_op_rate                                  1807702                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              109906228                       # Simulator tick rate (ticks/s)
host_mem_usage                                 780988                       # Number of bytes of host memory used
host_seconds                                  1381.64                       # Real time elapsed on the host
sim_insts                                  2497590370                       # Number of instructions simulated
sim_ops                                    2497590370                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus0.inst        88064                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus0.data       256960                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.inst       149632                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.data      1404928                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.inst       133568                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.data       576064                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.inst        61760                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.data       500288                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus4.inst        71744                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus4.data      1467584                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus5.inst       138432                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus5.data      1120320                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus6.inst        50432                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus6.data       415424                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus7.inst        42240                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus7.data      1755008                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total           8232448                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus0.inst        88064                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus1.inst       149632                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus2.inst       133568                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus3.inst        61760                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus4.inst        71744                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus5.inst       138432                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus6.inst        50432                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus7.inst        42240                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total       735872                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks      4122624                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total        4122624                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus0.inst         1376                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus0.data         4015                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.inst         2338                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.data        21952                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.inst         2087                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.data         9001                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.inst          965                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.data         7817                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus4.inst         1121                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus4.data        22931                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus5.inst         2163                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus5.data        17505                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus6.inst          788                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus6.data         6491                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus7.inst          660                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus7.data        27422                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             128632                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks        64416                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total             64416                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus0.inst       579938                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus0.data      1692189                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.inst       985389                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.data      9252036                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.inst       879601                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.data      3793621                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.inst       406715                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.data      3294605                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus4.inst       472464                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus4.data      9664652                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus5.inst       911632                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus5.data      7377774                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus6.inst       332116                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus6.data      2735740                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus7.inst       278168                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus7.data     11557459                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             54214099                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus0.inst       579938                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus1.inst       985389                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus2.inst       879601                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus3.inst       406715                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus4.inst       472464                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus5.inst       911632                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus6.inst       332116                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus7.inst       278168                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total         4846024                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks       27149196                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            27149196                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks       27149196                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.inst       579938                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.data      1692189                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.inst       985389                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.data      9252036                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.inst       879601                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.data      3793621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.inst       406715                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.data      3294605                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus4.inst       472464                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus4.data      9664652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus5.inst       911632                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus5.data      7377774                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus6.inst       332116                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus6.data      2735740                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus7.inst       278168                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus7.data     11557459                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            81363294                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus0.inst        27968                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus0.data     10748608                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.inst        14720                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.data     10422592                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.inst        15744                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.data     10743168                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.inst        13888                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.data     10566784                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus4.inst        16896                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus4.data      9741504                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus5.inst        12864                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus5.data     10444352                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus6.inst        10560                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus6.data     11331200                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus7.inst        10688                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus7.data      8246016                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          82367552                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus0.inst        27968                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus1.inst        14720                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus2.inst        15744                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus3.inst        13888                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus4.inst        16896                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus5.inst        12864                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus6.inst        10560                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus7.inst        10688                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total       123328                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks     37825792                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       37825792                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus0.inst          437                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus0.data       167947                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.inst          230                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.data       162853                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.inst          246                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.data       167862                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.inst          217                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.data       165106                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus4.inst          264                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus4.data       152211                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus5.inst          201                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus5.data       163193                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus6.inst          165                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus6.data       177050                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus7.inst          167                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus7.data       128844                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            1286993                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks       591028                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            591028                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus0.inst       184181                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus0.data     70784060                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.inst        96937                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.data     68637109                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.inst       103681                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.data     70748235                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.inst        91458                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.data     69586673                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus4.inst       111267                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus4.data     64151861                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus5.inst        84715                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus5.data     68780408                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus6.inst        69542                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus6.data     74620671                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus7.inst        70385                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus7.data     54303449                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            542424632                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus0.inst       184181                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus1.inst        96937                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus2.inst       103681                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus3.inst        91458                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus4.inst       111267                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus5.inst        84715                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus6.inst        69542                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus7.inst        70385                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total          812166                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks      249098593                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           249098593                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks      249098593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.inst       184181                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.data     70784060                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.inst        96937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.data     68637109                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.inst       103681                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.data     70748235                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.inst        91458                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.data     69586673                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus4.inst       111267                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus4.data     64151861                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus5.inst        84715                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus5.data     68780408                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus6.inst        69542                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus6.data     74620671                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus7.inst        70385                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus7.data     54303449                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           791523226                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      27                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                    303905                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    1124     28.94%     28.94% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     54      1.39%     30.33% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    156      4.02%     34.35% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                     38      0.98%     35.32% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   2512     64.68%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                3884                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     1124     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      54      2.18%     47.63% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     156      6.31%     53.94% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                      38      1.54%     55.48% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    1101     44.52%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 2473                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            151630202500     99.87%     99.87% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                4050000      0.00%     99.87% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                7644000      0.01%     99.88% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                5439500      0.00%     99.88% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              182498500      0.12%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        151829834500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.438296                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.636715                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     1                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                   14      0.00%      0.00% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   22      0.01%      0.01% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.00%      0.01% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 3235      1.10%      1.11% # number of callpals executed
system.cpu0.kern.callpal::rdps                    315      0.11%      1.22% # number of callpals executed
system.cpu0.kern.callpal::rti                     401      0.14%      1.35% # number of callpals executed
system.cpu0.kern.callpal::callsys                  73      0.02%      1.38% # number of callpals executed
system.cpu0.kern.callpal::rdunique             290535     98.62%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                294597                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              421                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                311                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                311                      
system.cpu0.kern.mode_good::user                  311                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.738717                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.849727                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel       86387638000     38.14%     38.14% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        140139926000     61.86%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      22                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements           339771                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          500.977215                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           76576423                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           339771                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           225.376571                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   500.977215                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.978471                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.978471                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          480                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          480                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        154056164                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       154056164                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     62271889                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       62271889                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     13036473                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      13036473                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data       576114                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       576114                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data       568061                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       568061                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     75308362                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        75308362                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     75308362                       # number of overall hits
system.cpu0.dcache.overall_hits::total       75308362                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       311199                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       311199                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data        61234                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        61234                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data         7108                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         7108                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data        14779                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        14779                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       372433                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        372433                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       372433                       # number of overall misses
system.cpu0.dcache.overall_misses::total       372433                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     62583088                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     62583088                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     13097707                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     13097707                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data       583222                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       583222                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data       582840                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       582840                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     75680795                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     75680795                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     75680795                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     75680795                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.004973                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.004973                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.004675                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.004675                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.012187                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.012187                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.025357                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.025357                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.004921                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.004921                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.004921                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.004921                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks       137021                       # number of writebacks
system.cpu0.dcache.writebacks::total           137021                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             8798                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          241678749                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             8798                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         27469.737327                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          206                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           45                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          240                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        561899914                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       561899914                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst    280936760                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      280936760                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst    280936760                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       280936760                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst    280936760                       # number of overall hits
system.cpu0.icache.overall_hits::total      280936760                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         8798                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         8798                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         8798                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          8798                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         8798                       # number of overall misses
system.cpu0.icache.overall_misses::total         8798                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst    280945558                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    280945558                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst    280945558                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    280945558                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst    280945558                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    280945558                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000031                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000031                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000031                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000031                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000031                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000031                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks         8798                       # number of writebacks
system.cpu0.icache.writebacks::total             8798                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      36                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                    190223                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     981     30.21%     30.21% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    156      4.80%     35.02% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                     40      1.23%     36.25% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   2070     63.75%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                3247                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      981     45.99%     45.99% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     156      7.31%     53.31% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                      40      1.88%     55.18% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     956     44.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 2133                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            152585518500     99.90%     99.90% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                7644000      0.01%     99.91% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                5689000      0.00%     99.91% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              134824500      0.09%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        152733676000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.461836                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.656914                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     1                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                   17      0.01%      0.01% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   22      0.01%      0.02% # number of callpals executed
system.cpu1.kern.callpal::tbi                       1      0.00%      0.02% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 2729      1.51%      1.53% # number of callpals executed
system.cpu1.kern.callpal::rdps                    313      0.17%      1.70% # number of callpals executed
system.cpu1.kern.callpal::rti                     323      0.18%      1.88% # number of callpals executed
system.cpu1.kern.callpal::callsys                  26      0.01%      1.89% # number of callpals executed
system.cpu1.kern.callpal::rdunique             177880     98.11%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                181311                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              298                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                281                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 47                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                292                      
system.cpu1.kern.mode_good::user                  281                      
system.cpu1.kern.mode_good::idle                   11                      
system.cpu1.kern.mode_switch_good::kernel     0.979866                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.234043                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.932907                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         275900500      0.12%      0.12% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user        136179637000     60.13%     60.25% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle         90017972000     39.75%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      22                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements           310736                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          490.010166                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           72103053                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           310736                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           232.039587                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data     0.003149                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   490.007017                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.000006                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.957045                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.957051                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          476                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          476                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.929688                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        145143073                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       145143073                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     60078226                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       60078226                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data     11278149                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      11278149                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data       353798                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       353798                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data       353614                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       353614                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     71356375                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        71356375                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     71356375                       # number of overall hits
system.cpu1.dcache.overall_hits::total       71356375                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       282811                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       282811                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data        52522                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        52522                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data         3372                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         3372                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data         3303                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         3303                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       335333                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        335333                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       335333                       # number of overall misses
system.cpu1.dcache.overall_misses::total       335333                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     60361037                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     60361037                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data     11330671                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     11330671                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data       357170                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       357170                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data       356917                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       356917                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     71691708                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     71691708                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     71691708                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     71691708                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.004685                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.004685                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.004635                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.004635                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.009441                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.009441                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.009254                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.009254                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.004677                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.004677                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.004677                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.004677                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks       116938                       # number of writebacks
system.cpu1.dcache.writebacks::total           116938                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             7598                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          246726729                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             7598                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         32472.588708                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     6.950955                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   505.049045                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.013576                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.986424                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          219                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           37                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           39                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          217                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        545895946                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       545895946                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst    272936576                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      272936576                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst    272936576                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       272936576                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst    272936576                       # number of overall hits
system.cpu1.icache.overall_hits::total      272936576                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         7598                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         7598                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         7598                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          7598                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         7598                       # number of overall misses
system.cpu1.icache.overall_misses::total         7598                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst    272944174                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    272944174                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst    272944174                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    272944174                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst    272944174                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    272944174                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000028                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000028                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000028                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000028                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000028                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000028                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         7598                       # number of writebacks
system.cpu1.icache.writebacks::total             7598                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      24                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                    213802                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    1179     32.27%     32.27% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                    156      4.27%     36.55% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                     34      0.93%     37.48% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   2284     62.52%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                3653                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     1179     46.69%     46.69% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                     156      6.18%     52.87% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                      34      1.35%     54.22% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    1156     45.78%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 2525                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            151673856500     99.88%     99.88% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                7644000      0.01%     99.89% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                4795000      0.00%     99.89% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31              164312500      0.11%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        151850608000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.506130                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.691213                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::1                         1      5.00%      5.00% # number of syscalls executed
system.cpu2.kern.syscall::71                        8     40.00%     45.00% # number of syscalls executed
system.cpu2.kern.syscall::73                        3     15.00%     60.00% # number of syscalls executed
system.cpu2.kern.syscall::74                        8     40.00%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    20                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                   84      0.04%      0.04% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   41      0.02%      0.06% # number of callpals executed
system.cpu2.kern.callpal::tbi                       4      0.00%      0.06% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 3075      1.50%      1.57% # number of callpals executed
system.cpu2.kern.callpal::rdps                    321      0.16%      1.72% # number of callpals executed
system.cpu2.kern.callpal::rti                     388      0.19%      1.91% # number of callpals executed
system.cpu2.kern.callpal::callsys                  91      0.04%      1.96% # number of callpals executed
system.cpu2.kern.callpal::rdunique             200447     98.04%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                204451                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              429                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                352                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                352                      
system.cpu2.kern.mode_good::user                  352                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.820513                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.901408                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel       12624770500      8.31%      8.31% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        139225837500     91.69%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      41                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements           313827                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          487.180216                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           75467757                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           313827                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           240.475667                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   487.180216                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.951524                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.951524                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          235                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          277                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        149882663                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       149882663                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     61905147                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       61905147                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data     11716327                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      11716327                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data       398255                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       398255                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data       397658                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       397658                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     73621474                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        73621474                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     73621474                       # number of overall hits
system.cpu2.dcache.overall_hits::total       73621474                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       287910                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       287910                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data        56542                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        56542                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data         4688                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         4688                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data         4899                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         4899                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       344452                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        344452                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       344452                       # number of overall misses
system.cpu2.dcache.overall_misses::total       344452                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     62193057                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     62193057                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     11772869                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     11772869                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data       402943                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       402943                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data       402557                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       402557                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     73965926                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     73965926                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     73965926                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     73965926                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.004629                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.004629                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.004803                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.004803                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.011634                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.011634                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.012170                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.012170                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.004657                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.004657                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.004657                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.004657                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks       128769                       # number of writebacks
system.cpu2.dcache.writebacks::total           128769                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements            13789                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          268592713                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            13789                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         19478.766626                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          295                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           27                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          127                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        558519261                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       558519261                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst    279238947                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      279238947                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst    279238947                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       279238947                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst    279238947                       # number of overall hits
system.cpu2.icache.overall_hits::total      279238947                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst        13789                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        13789                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst        13789                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         13789                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst        13789                       # number of overall misses
system.cpu2.icache.overall_misses::total        13789                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst    279252736                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    279252736                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst    279252736                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    279252736                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst    279252736                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    279252736                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000049                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000049                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000049                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000049                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000049                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000049                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks        13789                       # number of writebacks
system.cpu2.icache.writebacks::total            13789                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      12                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                    175259                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     912     29.24%     29.24% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                    156      5.00%     34.24% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                     37      1.19%     35.43% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                   2014     64.57%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                3119                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      912     45.55%     45.55% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                     156      7.79%     53.35% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                      37      1.85%     55.19% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     897     44.81%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                 2002                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            152599590500     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                7644000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                5439000      0.00%     99.92% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31              123919500      0.08%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        152736593000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.445382                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.641872                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     1                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                   38      0.02%      0.02% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   28      0.02%      0.04% # number of callpals executed
system.cpu3.kern.callpal::tbi                      21      0.01%      0.05% # number of callpals executed
system.cpu3.kern.callpal::swpipl                 2648      1.59%      1.64% # number of callpals executed
system.cpu3.kern.callpal::rdps                    317      0.19%      1.83% # number of callpals executed
system.cpu3.kern.callpal::rti                     281      0.17%      2.00% # number of callpals executed
system.cpu3.kern.callpal::callsys                  14      0.01%      2.01% # number of callpals executed
system.cpu3.kern.callpal::rdunique             163010     97.99%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                166357                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              309                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                262                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                262                      
system.cpu3.kern.mode_good::user                  262                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.847896                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.917688                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel       76144840500     33.45%     33.45% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user        151460877500     66.55%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      28                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements           332018                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          508.680574                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           79169733                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           332018                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           238.450123                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data     0.035957                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   508.644617                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.000070                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.993447                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.993517                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          491                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          491                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.958984                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        159287687                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       159287687                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     66463910                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       66463910                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data     12006266                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      12006266                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data       324544                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       324544                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data       321675                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       321675                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     78470176                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        78470176                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     78470176                       # number of overall hits
system.cpu3.dcache.overall_hits::total       78470176                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       294245                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       294245                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data        54234                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        54234                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data         2414                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         2414                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data         4845                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         4845                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       348479                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        348479                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       348479                       # number of overall misses
system.cpu3.dcache.overall_misses::total       348479                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     66758155                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     66758155                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data     12060500                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     12060500                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data       326958                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       326958                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data       326520                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       326520                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     78818655                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     78818655                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     78818655                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     78818655                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.004408                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.004408                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.004497                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.004497                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.007383                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.007383                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.014838                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.014838                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.004421                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.004421                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.004421                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.004421                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks       129638                       # number of writebacks
system.cpu3.dcache.writebacks::total           129638                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             6708                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          273292433                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             6708                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         40741.269082                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst    12.292985                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   499.707015                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.024010                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.975990                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          241                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           54                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          215                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        606845150                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       606845150                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst    303412513                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      303412513                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst    303412513                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       303412513                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst    303412513                       # number of overall hits
system.cpu3.icache.overall_hits::total      303412513                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         6708                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         6708                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         6708                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          6708                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         6708                       # number of overall misses
system.cpu3.icache.overall_misses::total         6708                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst    303419221                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    303419221                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst    303419221                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    303419221                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst    303419221                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    303419221                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000022                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000022                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000022                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000022                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000022                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000022                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         6708                       # number of writebacks
system.cpu3.icache.writebacks::total             6708                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.fetch_hits                          0                       # ITB hits
system.cpu4.dtb.fetch_misses                        0                       # ITB misses
system.cpu4.dtb.fetch_acv                           0                       # ITB acv
system.cpu4.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.read_acv                            0                       # DTB read access violations
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.write_acv                           0                       # DTB write access violations
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.data_hits                           0                       # DTB hits
system.cpu4.dtb.data_misses                         0                       # DTB misses
system.cpu4.dtb.data_acv                            0                       # DTB access violations
system.cpu4.dtb.data_accesses                       0                       # DTB accesses
system.cpu4.itb.fetch_hits                          0                       # ITB hits
system.cpu4.itb.fetch_misses                        0                       # ITB misses
system.cpu4.itb.fetch_acv                           0                       # ITB acv
system.cpu4.itb.fetch_accesses                      0                       # ITB accesses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.read_acv                            0                       # DTB read access violations
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.write_acv                           0                       # DTB write access violations
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.data_hits                           0                       # DTB hits
system.cpu4.itb.data_misses                         0                       # DTB misses
system.cpu4.itb.data_acv                            0                       # DTB access violations
system.cpu4.itb.data_accesses                       0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                       5                       # number of quiesce instructions executed
system.cpu4.kern.inst.hwrei                    193283                       # number of hwrei instructions executed
system.cpu4.kern.ipl_count::0                     913     29.05%     29.05% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::22                    156      4.96%     34.01% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::30                     27      0.86%     34.87% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::31                   2047     65.13%    100.00% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::total                3143                       # number of times we switched to this ipl
system.cpu4.kern.ipl_good::0                      913     45.65%     45.65% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::22                     156      7.80%     53.45% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::30                      27      1.35%     54.80% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::31                     904     45.20%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::total                 2000                       # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_ticks::0            152604726000     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::22                7644000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::30                4250500      0.00%     99.92% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::31              118398500      0.08%    100.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::total        152735019000                       # number of cycles we spent at this ipl
system.cpu4.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::31                0.441622                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::total             0.636335                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu4.kern.syscall::total                     1                       # number of syscalls executed
system.cpu4.kern.callpal::wripir                   58      0.03%      0.03% # number of callpals executed
system.cpu4.kern.callpal::swpctx                    9      0.00%      0.04% # number of callpals executed
system.cpu4.kern.callpal::tbi                      21      0.01%      0.05% # number of callpals executed
system.cpu4.kern.callpal::swpipl                 2677      1.46%      1.50% # number of callpals executed
system.cpu4.kern.callpal::rdps                    318      0.17%      1.68% # number of callpals executed
system.cpu4.kern.callpal::rti                     284      0.15%      1.83% # number of callpals executed
system.cpu4.kern.callpal::callsys                  18      0.01%      1.84% # number of callpals executed
system.cpu4.kern.callpal::rdunique             180546     98.16%    100.00% # number of callpals executed
system.cpu4.kern.callpal::total                183931                       # number of callpals executed
system.cpu4.kern.mode_switch::kernel              293                       # number of protection mode switches
system.cpu4.kern.mode_switch::user                273                       # number of protection mode switches
system.cpu4.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu4.kern.mode_good::kernel                273                      
system.cpu4.kern.mode_good::user                  273                      
system.cpu4.kern.mode_good::idle                    0                      
system.cpu4.kern.mode_switch_good::kernel     0.931741                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::total     0.964664                       # fraction of useful protection mode switches
system.cpu4.kern.mode_ticks::kernel       75737112000     33.32%     33.32% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::user        151553476000     66.68%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.swap_context                       9                       # number of times the context was actually changed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.dcache.tags.replacements           356526                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          510.619843                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs           79443396                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs           356526                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs           222.826375                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data   510.619843                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.997304                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.997304                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          472                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1          472                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses        159901405                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses       159901405                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data     66748363                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       66748363                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data     11930744                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total      11930744                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data       358629                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total       358629                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data       360334                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total       360334                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     78679107                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        78679107                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     78679107                       # number of overall hits
system.cpu4.dcache.overall_hits::total       78679107                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       314609                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       314609                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data        50456                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total        50456                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::switch_cpus4.data         3696                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total         3696                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::switch_cpus4.data         1669                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total         1669                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       365065                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        365065                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       365065                       # number of overall misses
system.cpu4.dcache.overall_misses::total       365065                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data     67062972                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     67062972                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data     11981200                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total     11981200                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data       362325                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total       362325                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data       362003                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total       362003                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     79044172                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     79044172                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     79044172                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     79044172                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.004691                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.004691                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.004211                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.004211                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::switch_cpus4.data     0.010201                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.010201                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::switch_cpus4.data     0.004610                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.004610                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.004618                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.004618                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.004618                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.004618                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks       139977                       # number of writebacks
system.cpu4.dcache.writebacks::total           139977                       # number of writebacks
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements             6430                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs          258628404                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs             6430                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs         40222.146812                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst     0.092274                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst   511.907726                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.000180                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst     0.999820                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::1          233                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2           41                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          236                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses        607247980                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses       607247980                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst    303614345                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total      303614345                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst    303614345                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total       303614345                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst    303614345                       # number of overall hits
system.cpu4.icache.overall_hits::total      303614345                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst         6430                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total         6430                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst         6430                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total          6430                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst         6430                       # number of overall misses
system.cpu4.icache.overall_misses::total         6430                       # number of overall misses
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst    303620775                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total    303620775                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst    303620775                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total    303620775                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst    303620775                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total    303620775                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000021                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000021                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000021                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000021                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000021                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000021                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.writebacks::writebacks         6430                       # number of writebacks
system.cpu4.icache.writebacks::total             6430                       # number of writebacks
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.fetch_hits                          0                       # ITB hits
system.cpu5.dtb.fetch_misses                        0                       # ITB misses
system.cpu5.dtb.fetch_acv                           0                       # ITB acv
system.cpu5.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.read_acv                            0                       # DTB read access violations
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.write_acv                           0                       # DTB write access violations
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.data_hits                           0                       # DTB hits
system.cpu5.dtb.data_misses                         0                       # DTB misses
system.cpu5.dtb.data_acv                            0                       # DTB access violations
system.cpu5.dtb.data_accesses                       0                       # DTB accesses
system.cpu5.itb.fetch_hits                          0                       # ITB hits
system.cpu5.itb.fetch_misses                        0                       # ITB misses
system.cpu5.itb.fetch_acv                           0                       # ITB acv
system.cpu5.itb.fetch_accesses                      0                       # ITB accesses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.read_acv                            0                       # DTB read access violations
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.write_acv                           0                       # DTB write access violations
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.data_hits                           0                       # DTB hits
system.cpu5.itb.data_misses                         0                       # DTB misses
system.cpu5.itb.data_acv                            0                       # DTB access violations
system.cpu5.itb.data_accesses                       0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                      46                       # number of quiesce instructions executed
system.cpu5.kern.inst.hwrei                    274668                       # number of hwrei instructions executed
system.cpu5.kern.ipl_count::0                    1006     30.55%     30.55% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::22                    156      4.74%     35.29% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::30                     39      1.18%     36.47% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::31                   2092     63.53%    100.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::total                3293                       # number of times we switched to this ipl
system.cpu5.kern.ipl_good::0                     1006     45.87%     45.87% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::22                     156      7.11%     52.99% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::30                      39      1.78%     54.77% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::31                     992     45.23%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::total                 2193                       # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_ticks::0            152579048500     99.90%     99.90% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::22                7644000      0.01%     99.90% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::30                5469500      0.00%     99.91% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::31              143622000      0.09%    100.00% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::total        152735784000                       # number of cycles we spent at this ipl
system.cpu5.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::31                0.474187                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::total             0.665958                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu5.kern.syscall::total                     1                       # number of syscalls executed
system.cpu5.kern.callpal::wripir                   18      0.01%      0.01% # number of callpals executed
system.cpu5.kern.callpal::swpctx                   22      0.01%      0.02% # number of callpals executed
system.cpu5.kern.callpal::tbi                       1      0.00%      0.02% # number of callpals executed
system.cpu5.kern.callpal::swpipl                 2746      1.03%      1.05% # number of callpals executed
system.cpu5.kern.callpal::rdps                    314      0.12%      1.16% # number of callpals executed
system.cpu5.kern.callpal::rti                     352      0.13%      1.30% # number of callpals executed
system.cpu5.kern.callpal::callsys                  53      0.02%      1.32% # number of callpals executed
system.cpu5.kern.callpal::rdunique             262682     98.68%    100.00% # number of callpals executed
system.cpu5.kern.callpal::total                266188                       # number of callpals executed
system.cpu5.kern.mode_switch::kernel              374                       # number of protection mode switches
system.cpu5.kern.mode_switch::user                306                       # number of protection mode switches
system.cpu5.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu5.kern.mode_good::kernel                306                      
system.cpu5.kern.mode_good::user                  306                      
system.cpu5.kern.mode_good::idle                    0                      
system.cpu5.kern.mode_switch_good::kernel     0.818182                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::total     0.900000                       # fraction of useful protection mode switches
system.cpu5.kern.mode_ticks::kernel      105358658000     46.36%     46.36% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::user        121887759000     53.64%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.swap_context                      22                       # number of times the context was actually changed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.dcache.tags.replacements           309028                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          488.386458                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs           66694275                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs           309028                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs           215.819521                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data   488.386458                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.953880                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.953880                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          474                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1          474                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.925781                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses        134355450                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses       134355450                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data     53977726                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       53977726                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data     11646581                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total      11646581                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data       520760                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total       520760                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data       522435                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total       522435                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     65624307                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        65624307                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     65624307                       # number of overall hits
system.cpu5.dcache.overall_hits::total       65624307                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       282702                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       282702                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data        51264                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total        51264                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::switch_cpus5.data         6080                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total         6080                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::switch_cpus5.data         4016                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total         4016                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       333966                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        333966                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       333966                       # number of overall misses
system.cpu5.dcache.overall_misses::total       333966                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data     54260428                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     54260428                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data     11697845                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total     11697845                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data       526840                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total       526840                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data       526451                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total       526451                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     65958273                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     65958273                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     65958273                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     65958273                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.005210                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.005210                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.004382                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.004382                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::switch_cpus5.data     0.011541                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.011541                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::switch_cpus5.data     0.007628                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.007628                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005063                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005063                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005063                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005063                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks       120923                       # number of writebacks
system.cpu5.dcache.writebacks::total           120923                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements             7903                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs          219921345                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs             7903                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs         27827.577502                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst    34.076620                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst   477.923380                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.066556                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst     0.933444                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::1          213                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2           46                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3           37                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          216                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses        488815317                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses       488815317                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst    244395804                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total      244395804                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst    244395804                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total       244395804                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst    244395804                       # number of overall hits
system.cpu5.icache.overall_hits::total      244395804                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst         7903                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total         7903                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst         7903                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total          7903                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst         7903                       # number of overall misses
system.cpu5.icache.overall_misses::total         7903                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst    244403707                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total    244403707                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst    244403707                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total    244403707                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst    244403707                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total    244403707                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000032                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000032                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000032                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.writebacks::writebacks         7903                       # number of writebacks
system.cpu5.icache.writebacks::total             7903                       # number of writebacks
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.fetch_hits                          0                       # ITB hits
system.cpu6.dtb.fetch_misses                        0                       # ITB misses
system.cpu6.dtb.fetch_acv                           0                       # ITB acv
system.cpu6.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.read_acv                            0                       # DTB read access violations
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.write_acv                           0                       # DTB write access violations
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.data_hits                           0                       # DTB hits
system.cpu6.dtb.data_misses                         0                       # DTB misses
system.cpu6.dtb.data_acv                            0                       # DTB access violations
system.cpu6.dtb.data_accesses                       0                       # DTB accesses
system.cpu6.itb.fetch_hits                          0                       # ITB hits
system.cpu6.itb.fetch_misses                        0                       # ITB misses
system.cpu6.itb.fetch_acv                           0                       # ITB acv
system.cpu6.itb.fetch_accesses                      0                       # ITB accesses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.read_acv                            0                       # DTB read access violations
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.write_acv                           0                       # DTB write access violations
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.data_hits                           0                       # DTB hits
system.cpu6.itb.data_misses                         0                       # DTB misses
system.cpu6.itb.data_acv                            0                       # DTB access violations
system.cpu6.itb.data_accesses                       0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                      46                       # number of quiesce instructions executed
system.cpu6.kern.inst.hwrei                    293342                       # number of hwrei instructions executed
system.cpu6.kern.ipl_count::0                    1001     30.52%     30.52% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::22                    156      4.76%     35.27% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::30                     40      1.22%     36.49% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::31                   2083     63.51%    100.00% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::total                3280                       # number of times we switched to this ipl
system.cpu6.kern.ipl_good::0                     1001     45.88%     45.88% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::22                     156      7.15%     53.02% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::30                      40      1.83%     54.86% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::31                     985     45.14%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::total                 2182                       # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_ticks::0            152584661000     99.90%     99.90% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::22                7644000      0.01%     99.91% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::30                5334000      0.00%     99.91% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::31              135939500      0.09%    100.00% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::total        152733578500                       # number of cycles we spent at this ipl
system.cpu6.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::31                0.472876                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::total             0.665244                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu6.kern.syscall::total                     1                       # number of syscalls executed
system.cpu6.kern.callpal::wripir                   32      0.01%      0.01% # number of callpals executed
system.cpu6.kern.callpal::swpctx                   22      0.01%      0.02% # number of callpals executed
system.cpu6.kern.callpal::tbi                       3      0.00%      0.02% # number of callpals executed
system.cpu6.kern.callpal::swpipl                 2758      0.97%      0.99% # number of callpals executed
system.cpu6.kern.callpal::rdps                    315      0.11%      1.10% # number of callpals executed
system.cpu6.kern.callpal::rti                     329      0.12%      1.22% # number of callpals executed
system.cpu6.kern.callpal::callsys                  27      0.01%      1.23% # number of callpals executed
system.cpu6.kern.callpal::rdunique             280981     98.77%    100.00% # number of callpals executed
system.cpu6.kern.callpal::total                284467                       # number of callpals executed
system.cpu6.kern.mode_switch::kernel              351                       # number of protection mode switches
system.cpu6.kern.mode_switch::user                278                       # number of protection mode switches
system.cpu6.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu6.kern.mode_good::kernel                278                      
system.cpu6.kern.mode_good::user                  278                      
system.cpu6.kern.mode_good::idle                    0                      
system.cpu6.kern.mode_switch_good::kernel     0.792023                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::total     0.883943                       # fraction of useful protection mode switches
system.cpu6.kern.mode_ticks::kernel      103054916000     45.41%     45.41% # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::user        123877990500     54.59%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.swap_context                      22                       # number of times the context was actually changed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.dcache.tags.replacements           309239                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          487.746684                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs           68298235                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs           309239                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs           220.859060                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data   487.746684                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.952630                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.952630                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          463                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1          463                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.904297                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses        137531634                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses       137531634                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data     55194390                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total       55194390                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data     11950423                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total      11950423                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data       556226                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total       556226                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data       558385                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total       558385                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     67144813                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        67144813                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     67144813                       # number of overall hits
system.cpu6.dcache.overall_hits::total       67144813                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       281175                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       281175                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data        48377                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total        48377                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::switch_cpus6.data         7172                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total         7172                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::switch_cpus6.data         4682                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total         4682                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       329552                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        329552                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data       329552                       # number of overall misses
system.cpu6.dcache.overall_misses::total       329552                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data     55475565                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total     55475565                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data     11998800                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total     11998800                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data       563398                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total       563398                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data       563067                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total       563067                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     67474365                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     67474365                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     67474365                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     67474365                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.005068                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.005068                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.004032                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.004032                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::switch_cpus6.data     0.012730                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.012730                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::switch_cpus6.data     0.008315                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.008315                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.004884                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.004884                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.004884                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.004884                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks       122300                       # number of writebacks
system.cpu6.dcache.writebacks::total           122300                       # number of writebacks
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements             7659                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs          223262070                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs             7659                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs         29150.289855                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst          512                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::1          212                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2           42                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3           42                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          216                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses        496736069                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses       496736069                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst    248356546                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total      248356546                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst    248356546                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total       248356546                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst    248356546                       # number of overall hits
system.cpu6.icache.overall_hits::total      248356546                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst         7659                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total         7659                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst         7659                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total          7659                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst         7659                       # number of overall misses
system.cpu6.icache.overall_misses::total         7659                       # number of overall misses
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst    248364205                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total    248364205                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst    248364205                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total    248364205                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst    248364205                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total    248364205                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000031                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000031                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000031                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000031                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000031                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000031                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.writebacks::writebacks         7659                       # number of writebacks
system.cpu6.icache.writebacks::total             7659                       # number of writebacks
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.fetch_hits                          0                       # ITB hits
system.cpu7.dtb.fetch_misses                        0                       # ITB misses
system.cpu7.dtb.fetch_acv                           0                       # ITB acv
system.cpu7.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.read_acv                            0                       # DTB read access violations
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.write_acv                           0                       # DTB write access violations
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.data_hits                           0                       # DTB hits
system.cpu7.dtb.data_misses                         0                       # DTB misses
system.cpu7.dtb.data_acv                            0                       # DTB access violations
system.cpu7.dtb.data_accesses                       0                       # DTB accesses
system.cpu7.itb.fetch_hits                          0                       # ITB hits
system.cpu7.itb.fetch_misses                        0                       # ITB misses
system.cpu7.itb.fetch_acv                           0                       # ITB acv
system.cpu7.itb.fetch_accesses                      0                       # ITB accesses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.read_acv                            0                       # DTB read access violations
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.write_acv                           0                       # DTB write access violations
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.data_hits                           0                       # DTB hits
system.cpu7.itb.data_misses                         0                       # DTB misses
system.cpu7.itb.data_acv                            0                       # DTB access violations
system.cpu7.itb.data_accesses                       0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                      28                       # number of quiesce instructions executed
system.cpu7.kern.inst.hwrei                    281430                       # number of hwrei instructions executed
system.cpu7.kern.ipl_count::0                     964     29.53%     29.53% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::22                    156      4.78%     34.31% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::30                     59      1.81%     36.12% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::31                   2085     63.88%    100.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::total                3264                       # number of times we switched to this ipl
system.cpu7.kern.ipl_good::0                      964     44.96%     44.96% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::22                     156      7.28%     52.24% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::30                      59      2.75%     54.99% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::31                     965     45.01%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::total                 2144                       # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_ticks::0            152587081500     99.90%     99.90% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::22                7644000      0.01%     99.91% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::30                6048000      0.00%     99.91% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::31              133379000      0.09%    100.00% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::total        152734152500                       # number of cycles we spent at this ipl
system.cpu7.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::31                0.462830                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::total             0.656863                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu7.kern.syscall::total                     1                       # number of syscalls executed
system.cpu7.kern.callpal::wripir                   24      0.01%      0.01% # number of callpals executed
system.cpu7.kern.callpal::swpctx                   22      0.01%      0.02% # number of callpals executed
system.cpu7.kern.callpal::tbi                       2      0.00%      0.02% # number of callpals executed
system.cpu7.kern.callpal::swpipl                 2752      1.01%      1.03% # number of callpals executed
system.cpu7.kern.callpal::rdps                    314      0.12%      1.14% # number of callpals executed
system.cpu7.kern.callpal::rti                     318      0.12%      1.26% # number of callpals executed
system.cpu7.kern.callpal::callsys                  50      0.02%      1.28% # number of callpals executed
system.cpu7.kern.callpal::rdunique             269135     98.72%    100.00% # number of callpals executed
system.cpu7.kern.callpal::total                272617                       # number of callpals executed
system.cpu7.kern.mode_switch::kernel              340                       # number of protection mode switches
system.cpu7.kern.mode_switch::user                286                       # number of protection mode switches
system.cpu7.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu7.kern.mode_good::kernel                286                      
system.cpu7.kern.mode_good::user                  286                      
system.cpu7.kern.mode_good::idle                    0                      
system.cpu7.kern.mode_switch_good::kernel     0.841176                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::total     0.913738                       # fraction of useful protection mode switches
system.cpu7.kern.mode_ticks::kernel       90000219000     39.67%     39.67% # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::user        136888782000     60.33%    100.00% # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu7.kern.swap_context                      22                       # number of times the context was actually changed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           1                       # Percentage of idle cycles
system.cpu7.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu7.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu7.op_class::IntMult                       0                       # Class of executed instruction
system.cpu7.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu7.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu7.op_class::MemRead                       0                       # Class of executed instruction
system.cpu7.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu7.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu7.op_class::total                         0                       # Class of executed instruction
system.cpu7.dcache.tags.replacements           351817                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          502.824170                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs           74118170                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs           351817                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs           210.672509                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data   502.824170                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.982078                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.982078                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          475                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1          475                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.927734                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses        149284157                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses       149284157                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data     60389632                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total       60389632                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data     12614049                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total      12614049                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data       533603                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total       533603                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data       527759                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total       527759                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     73003681                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        73003681                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     73003681                       # number of overall hits
system.cpu7.dcache.overall_hits::total       73003681                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       317089                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       317089                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data        58606                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total        58606                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::switch_cpus7.data         5942                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total         5942                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::switch_cpus7.data        11418                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total        11418                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       375695                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        375695                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       375695                       # number of overall misses
system.cpu7.dcache.overall_misses::total       375695                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data     60706721                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total     60706721                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data     12672655                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total     12672655                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data       539545                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total       539545                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data       539177                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total       539177                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     73379376                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     73379376                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     73379376                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     73379376                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.005223                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.005223                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.004625                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.004625                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::switch_cpus7.data     0.011013                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.011013                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::switch_cpus7.data     0.021177                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.021177                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.005120                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.005120                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.005120                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.005120                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks       140853                       # number of writebacks
system.cpu7.dcache.writebacks::total           140853                       # number of writebacks
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements             7568                       # number of replacements
system.cpu7.icache.tags.tagsinuse          510.993156                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs          247013019                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs             7568                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs         32639.140988                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst    35.992111                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_blocks::switch_cpus7.inst   475.001045                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.070297                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::switch_cpus7.inst     0.927736                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.998034                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::1          211                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2           42                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3           42                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          216                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses        548617440                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses       548617440                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst    274297365                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total      274297365                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst    274297365                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total       274297365                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst    274297365                       # number of overall hits
system.cpu7.icache.overall_hits::total      274297365                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst         7570                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total         7570                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst         7570                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total          7570                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst         7570                       # number of overall misses
system.cpu7.icache.overall_misses::total         7570                       # number of overall misses
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst    274304935                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total    274304935                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst    274304935                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total    274304935                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst    274304935                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total    274304935                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000028                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000028                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000028                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000028                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000028                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000028                       # miss rate for overall accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.writebacks::writebacks         7568                       # number of writebacks
system.cpu7.icache.writebacks::total             7568                       # number of writebacks
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  334                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 334                       # Transaction distribution
system.iobus.trans_dist::WriteReq                2039                       # Transaction distribution
system.iobus.trans_dist::WriteResp               2039                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         3744                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          434                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          568                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         4746                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    4746                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        14976                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          595                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          284                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        15855                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    15855                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests       2816243                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests      1357822                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests       239006                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops         1300655                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops      1269063                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops        31592                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadReq                 334                       # Transaction distribution
system.l2bus0.trans_dist::ReadResp            1230974                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq               1143                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp              1143                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty       512366                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean        11348                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict           656528                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq            41114                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq          27826                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp           68940                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq            183418                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp           183418                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq          36893                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq       1193747                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu0.icache.mem_side::system.l2cache0.cpu_side        19737                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side      1087414                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.icache.mem_side::system.l2cache0.cpu_side        16078                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side       971162                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu2.icache.mem_side::system.l2cache0.cpu_side        33966                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu2.dcache.mem_side::system.l2cache0.cpu_side       984761                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu3.icache.mem_side::system.l2cache0.cpu_side        15353                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu3.dcache.mem_side::system.l2cache0.cpu_side      1020721                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total                4149192                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.icache.mem_side::system.l2cache0.cpu_side       700096                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side     31969119                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.icache.mem_side::system.l2cache0.cpu_side       542720                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side     28700640                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu2.icache.mem_side::system.l2cache0.cpu_side      1291328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu2.dcache.mem_side::system.l2cache0.cpu_side     29991312                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu3.icache.mem_side::system.l2cache0.cpu_side       553280                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu3.dcache.mem_side::system.l2cache0.cpu_side     30277600                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total               124026095                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                          4004461                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples           6756476                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.280949                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            0.540505                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                 5074939     75.11%     75.11% # Request fanout histogram
system.l2bus0.snoop_fanout::1                 1545604     22.88%     97.99% # Request fanout histogram
system.l2bus0.snoop_fanout::2                   62210      0.92%     98.91% # Request fanout histogram
system.l2bus0.snoop_fanout::3                   66690      0.99%     99.90% # Request fanout histogram
system.l2bus0.snoop_fanout::4                    7033      0.10%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::6                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::7                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::8                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               4                       # Request fanout histogram
system.l2bus0.snoop_fanout::total             6756476                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests       2834685                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests      1369946                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests       197241                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops          397090                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops       359067                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops        38023                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadResp            1248027                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq                896                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp               896                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty       524053                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean         6855                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict           699115                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq            32506                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq          21785                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp           54291                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq            176197                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp           176197                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq          29562                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq       1218465                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu4.icache.mem_side::system.l2cache1.cpu_side        14935                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu4.dcache.mem_side::system.l2cache1.cpu_side      1076101                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu5.icache.mem_side::system.l2cache1.cpu_side        17146                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu5.dcache.mem_side::system.l2cache1.cpu_side       966941                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu6.icache.mem_side::system.l2cache1.cpu_side        16572                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu6.dcache.mem_side::system.l2cache1.cpu_side       970331                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu7.icache.mem_side::system.l2cache1.cpu_side        17326                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu7.dcache.mem_side::system.l2cache1.cpu_side      1109493                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total                4188845                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu4.icache.mem_side::system.l2cache1.cpu_side       544320                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu4.dcache.mem_side::system.l2cache1.cpu_side     32282368                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu5.icache.mem_side::system.l2cache1.cpu_side       591552                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu5.dcache.mem_side::system.l2cache1.cpu_side     29009384                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu6.icache.mem_side::system.l2cache1.cpu_side       570432                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu6.dcache.mem_side::system.l2cache1.cpu_side     28947336                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu7.icache.mem_side::system.l2cache1.cpu_side       624384                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu7.dcache.mem_side::system.l2cache1.cpu_side     32565840                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total               125135616                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                          2561701                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples           5336071                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.174673                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.521185                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                 4634937     86.86%     86.86% # Request fanout histogram
system.l2bus1.snoop_fanout::1                  564927     10.59%     97.45% # Request fanout histogram
system.l2bus1.snoop_fanout::2                   55910      1.05%     98.50% # Request fanout histogram
system.l2bus1.snoop_fanout::3                   65865      1.23%     99.73% # Request fanout histogram
system.l2bus1.snoop_fanout::4                   14432      0.27%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::6                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::7                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::8                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               4                       # Request fanout histogram
system.l2bus1.snoop_fanout::total             5336071                       # Request fanout histogram
system.l2cache0.tags.replacements              755545                       # number of replacements
system.l2cache0.tags.tagsinuse            4014.341807                       # Cycle average of tags in use
system.l2cache0.tags.total_refs               1551215                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs              755545                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs                2.053107                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks   536.206713                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.inst    16.526334                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.data   878.286754                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.inst    15.481491                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.data   911.817722                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus2.inst    13.160058                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus2.data   836.580514                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus3.inst     4.261681                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus3.data   802.020539                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.130910                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.inst     0.004035                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.data     0.214425                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.inst     0.003780                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.data     0.222612                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus2.inst     0.003213                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus2.data     0.204243                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus3.inst     0.001040                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus3.data     0.195806                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.980064                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024         4071                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::0          275                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::1         3795                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.993896                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses            21736166                       # Number of tag accesses
system.l2cache0.tags.data_accesses           21736166                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks       512366                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total       512366                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks        11348                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total        11348                       # number of WritebackClean hits
system.l2cache0.UpgradeReq_hits::switch_cpus0.data           97                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus1.data           57                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus2.data           37                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus3.data            7                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::total            198                       # number of UpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus0.data          201                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus2.data           58                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus3.data            1                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::total          260                       # number of SCUpgradeReq hits
system.l2cache0.ReadExReq_hits::switch_cpus0.data         4169                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus1.data         3853                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus2.data         4152                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus3.data         4379                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total           16553                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus0.inst         6985                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus1.inst         5030                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus2.inst        11456                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus3.inst         5526                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total        28997                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus0.data       147575                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus1.data       128019                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus2.data       140189                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus3.data       145847                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total       561630                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus0.inst         6985                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus0.data       151744                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.inst         5030                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.data       131872                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus2.inst        11456                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus2.data       144341                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus3.inst         5526                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus3.data       150226                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total             607180                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus0.inst         6985                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus0.data       151744                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.inst         5030                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.data       131872                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus2.inst        11456                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus2.data       144341                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus3.inst         5526                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus3.data       150226                       # number of overall hits
system.l2cache0.overall_hits::total            607180                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus0.data         7563                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus1.data         6142                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus2.data         2348                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus3.data         6346                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total        22399                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus0.data         7135                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus1.data         3078                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus2.data          563                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus3.data         4593                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total        15369                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus0.data        37905                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus1.data        40958                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus2.data        41965                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus3.data        40106                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total        160934                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus0.inst         1813                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus1.inst         2568                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus2.inst         2333                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus3.inst         1182                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total         7896                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus0.data       152896                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus1.data       156419                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus2.data       139678                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus3.data       148748                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total       597741                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus0.inst         1813                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus0.data       190801                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.inst         2568                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.data       197377                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus2.inst         2333                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus2.data       181643                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus3.inst         1182                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus3.data       188854                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total           766571                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus0.inst         1813                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus0.data       190801                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.inst         2568                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.data       197377                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus2.inst         2333                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus2.data       181643                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus3.inst         1182                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus3.data       188854                       # number of overall misses
system.l2cache0.overall_misses::total          766571                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks       512366                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total       512366                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks        11348                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total        11348                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus0.data         7660                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus1.data         6199                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus2.data         2385                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus3.data         6353                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total        22597                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus0.data         7336                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus1.data         3078                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus2.data          621                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus3.data         4594                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total        15629                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus0.data        42074                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus1.data        44811                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus2.data        46117                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus3.data        44485                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total       177487                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus0.inst         8798                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus1.inst         7598                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus2.inst        13789                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus3.inst         6708                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total        36893                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus0.data       300471                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus1.data       284438                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus2.data       279867                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus3.data       294595                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total      1159371                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus0.inst         8798                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus0.data       342545                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.inst         7598                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.data       329249                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus2.inst        13789                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus2.data       325984                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus3.inst         6708                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus3.data       339080                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total        1373751                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.inst         8798                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.data       342545                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.inst         7598                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.data       329249                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus2.inst        13789                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus2.data       325984                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus3.inst         6708                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus3.data       339080                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total       1373751                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus0.data     0.987337                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus1.data     0.990805                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus2.data     0.984486                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus3.data     0.998898                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total     0.991238                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus0.data     0.972601                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus2.data     0.906602                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus3.data     0.999782                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total     0.983364                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus0.data     0.900913                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus1.data     0.914017                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus2.data     0.909968                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus3.data     0.901562                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.906737                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus0.inst     0.206070                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus1.inst     0.337984                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus2.inst     0.169193                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus3.inst     0.176208                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.214024                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus0.data     0.508854                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus1.data     0.549923                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus2.data     0.499087                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus3.data     0.504924                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.515574                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus0.inst     0.206070                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus0.data     0.557010                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.inst     0.337984                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.data     0.599476                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus2.inst     0.169193                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus2.data     0.557214                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus3.inst     0.176208                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus3.data     0.556960                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.558013                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus0.inst     0.206070                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus0.data     0.557010                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.inst     0.337984                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.data     0.599476                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus2.inst     0.169193                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus2.data     0.557214                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus3.inst     0.176208                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus3.data     0.556960                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.558013                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks         334933                       # number of writebacks
system.l2cache0.writebacks::total              334933                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements              737915                       # number of replacements
system.l2cache1.tags.tagsinuse            4015.928801                       # Cycle average of tags in use
system.l2cache1.tags.total_refs               1611640                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs              737915                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs                2.184046                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks   483.512245                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu4.inst     0.004290                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu4.data     0.000264                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu6.inst     0.008537                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu6.data     0.002655                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus4.inst     5.359736                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus4.data   819.018422                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus5.inst    24.701909                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus5.data   937.403291                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus6.inst     7.451469                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus6.data  1008.644023                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus7.inst     7.051272                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus7.data   722.770686                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.118045                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu4.inst     0.000001                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu4.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu6.inst     0.000002                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu6.data     0.000001                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus4.inst     0.001309                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus4.data     0.199956                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus5.inst     0.006031                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus5.data     0.228858                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus6.inst     0.001819                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus6.data     0.246251                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus7.inst     0.001722                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus7.data     0.176458                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.980451                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024         3997                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::1         3996                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.975830                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses            22255645                       # Number of tag accesses
system.l2cache1.tags.data_accesses           22255645                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks       524053                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total       524053                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks         6855                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total         6855                       # number of WritebackClean hits
system.l2cache1.UpgradeReq_hits::switch_cpus4.data           27                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus5.data           73                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus6.data            8                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus7.data           28                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::total            136                       # number of UpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus4.data           44                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus5.data           65                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus6.data            1                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus7.data           52                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::total          162                       # number of SCUpgradeReq hits
system.l2cache1.ReadExReq_hits::switch_cpus4.data         4423                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus5.data         4058                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus6.data         3631                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus7.data         4695                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total           16807                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus4.inst         5045                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus5.inst         5539                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus6.inst         6706                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus7.inst         6743                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total        24033                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus4.data       171477                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus5.data       130573                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus6.data       127891                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus7.data       174569                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total       604510                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus4.inst         5045                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus4.data       175900                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus5.inst         5539                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus5.data       134631                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus6.inst         6706                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus6.data       131522                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus7.inst         6743                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus7.data       179264                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total             645350                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus4.inst         5045                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus4.data       175900                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus5.inst         5539                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus5.data       134631                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus6.inst         6706                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus6.data       131522                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus7.inst         6743                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus7.data       179264                       # number of overall hits
system.l2cache1.overall_hits::total            645350                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus4.data         2393                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus5.data         4246                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus6.data         5228                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus7.data         9275                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total        21142                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus4.data          419                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus5.data         1330                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus6.data         4121                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus7.data         7622                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total        13492                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus4.data        38699                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus5.data        38634                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus6.data        37323                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus7.data        38131                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total        152787                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus4.inst         1385                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus5.inst         2364                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus6.inst          953                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus7.inst          827                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total         5529                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus4.data       143149                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus5.data       151499                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus6.data       157701                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus7.data       139515                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total       591864                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus4.inst         1385                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus4.data       181848                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus5.inst         2364                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus5.data       190133                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus6.inst          953                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus6.data       195024                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus7.inst          827                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus7.data       177646                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total           750180                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus4.inst         1385                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus4.data       181848                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus5.inst         2364                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus5.data       190133                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus6.inst          953                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus6.data       195024                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus7.inst          827                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus7.data       177646                       # number of overall misses
system.l2cache1.overall_misses::total          750180                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks       524053                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total       524053                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks         6855                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total         6855                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus4.data         2420                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus5.data         4319                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus6.data         5236                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus7.data         9303                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total        21278                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus4.data          463                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus5.data         1395                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus6.data         4122                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus7.data         7674                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total        13654                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus4.data        43122                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus5.data        42692                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus6.data        40954                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus7.data        42826                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total       169594                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus4.inst         6430                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus5.inst         7903                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus6.inst         7659                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus7.inst         7570                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total        29562                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus4.data       314626                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus5.data       282072                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus6.data       285592                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus7.data       314084                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total      1196374                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus4.inst         6430                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus4.data       357748                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus5.inst         7903                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus5.data       324764                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus6.inst         7659                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus6.data       326546                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus7.inst         7570                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus7.data       356910                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total        1395530                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus4.inst         6430                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus4.data       357748                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus5.inst         7903                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus5.data       324764                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus6.inst         7659                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus6.data       326546                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus7.inst         7570                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus7.data       356910                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total       1395530                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus4.data     0.988843                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus5.data     0.983098                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus6.data     0.998472                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus7.data     0.996990                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total     0.993608                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus4.data     0.904968                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus5.data     0.953405                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus6.data     0.999757                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus7.data     0.993224                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total     0.988135                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus4.data     0.897431                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus5.data     0.904947                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus6.data     0.911340                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus7.data     0.890370                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.900899                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus4.inst     0.215397                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus5.inst     0.299127                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus6.inst     0.124429                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus7.inst     0.109247                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.187031                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus4.data     0.454981                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus5.data     0.537093                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus6.data     0.552190                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus7.data     0.444196                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.494715                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus4.inst     0.215397                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus4.data     0.508313                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus5.inst     0.299127                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus5.data     0.585450                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus6.inst     0.124429                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus6.data     0.597233                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus7.inst     0.109247                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus7.data     0.497733                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.537559                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus4.inst     0.215397                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus4.data     0.508313                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus5.inst     0.299127                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus5.data     0.585450                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus6.inst     0.124429                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus6.data     0.597233                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus7.inst     0.109247                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus7.data     0.497733                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.537559                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks         321393                       # number of writebacks
system.l2cache1.writebacks::total              321393                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadReq                334                       # Transaction distribution
system.membus0.trans_dist::ReadResp            672294                       # Transaction distribution
system.membus0.trans_dist::WriteReq              2039                       # Transaction distribution
system.membus0.trans_dist::WriteResp             2039                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty       376995                       # Transaction distribution
system.membus0.trans_dist::CleanEvict          403396                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq           45932                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq         32305                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp          43341                       # Transaction distribution
system.membus0.trans_dist::ReadExReq           185221                       # Transaction distribution
system.membus0.trans_dist::ReadExResp          178669                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq       671960                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port       162483                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side      2191321                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave         2954                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total      2356758                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port       255975                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave         1792                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total       257767                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total               2614525                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port      4930432                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side     65529344                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave         8687                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total     70468463                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port      8108160                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave         7168                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total      8115328                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total               78583791                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                         3081352                       # Total snoops (count)
system.membus0.snoop_fanout::samples          4738697                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.635368                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.481327                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2                1727882     36.46%     36.46% # Request fanout histogram
system.membus0.snoop_fanout::3                3010815     63.54%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total            4738697                       # Request fanout histogram
system.membus1.trans_dist::ReadResp           1157275                       # Transaction distribution
system.membus1.trans_dist::WriteReq               896                       # Transaction distribution
system.membus1.trans_dist::WriteResp              896                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty       633562                       # Transaction distribution
system.membus1.trans_dist::CleanEvict          617493                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq           71537                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq         45913                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp          68760                       # Transaction distribution
system.membus1.trans_dist::ReadExReq           315429                       # Transaction distribution
system.membus1.trans_dist::ReadExResp          303243                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq      1157275                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port      1965824                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side       264322                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total      2230146                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port      2142133                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total      2142133                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total               4372279                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port     60377344                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side      8174272                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total     68551616                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port     65476672                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total     65476672                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total              134028288                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                          325829                       # Total snoops (count)
system.membus1.snoop_fanout::samples          3265342                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.097070                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.296053                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1                2948375     90.29%     90.29% # Request fanout histogram
system.membus1.snoop_fanout::2                 316967      9.71%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total            3265342                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements       840864                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    15.832537                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs        31183                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs       840864                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.037084                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks     4.753782                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.inst     0.011963                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.data     2.437803                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.inst     0.002253                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.data     2.473696                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus2.inst     0.008591                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus2.data     2.685471                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus3.inst     0.001125                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus3.data     3.457853                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.297111                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.inst     0.000748                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.data     0.152363                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.inst     0.000141                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.data     0.154606                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus2.inst     0.000537                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus2.data     0.167842                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus3.inst     0.000070                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus3.data     0.216116                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.989534                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses     12315849                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses     12315849                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks       312579                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total       312579                       # number of WritebackDirty hits
system.numa_caches_downward0.UpgradeReq_hits::switch_cpus2.data            1                       # number of UpgradeReq hits
system.numa_caches_downward0.UpgradeReq_hits::total            1                       # number of UpgradeReq hits
system.numa_caches_downward0.SCUpgradeReq_hits::switch_cpus0.data            2                       # number of SCUpgradeReq hits
system.numa_caches_downward0.SCUpgradeReq_hits::total            2                       # number of SCUpgradeReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus0.data           17                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus1.data           23                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus2.data           25                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus3.data           25                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::total           90                       # number of ReadExReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus0.data           42                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus1.data           39                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus2.data           48                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus3.data           44                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::total          173                       # number of ReadSharedReq hits
system.numa_caches_downward0.demand_hits::switch_cpus0.data           59                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus1.data           62                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus2.data           73                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus3.data           69                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::total          263                       # number of demand (read+write) hits
system.numa_caches_downward0.overall_hits::switch_cpus0.data           59                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus1.data           62                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus2.data           73                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus3.data           69                       # number of overall hits
system.numa_caches_downward0.overall_hits::total          263                       # number of overall hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus0.data         7173                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus1.data         5755                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus2.data         2182                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus3.data         5728                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total        20838                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus0.data         6901                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus1.data         2331                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus2.data          266                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus3.data         3224                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total        12722                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus0.data        37515                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus1.data        35043                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus2.data        39779                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus3.data        38700                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total       151037                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.inst          437                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.data       148782                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.inst          230                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.data       138056                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus2.inst          246                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus2.data       131733                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus3.inst          217                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus3.data       140316                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total       560017                       # number of ReadSharedReq misses
system.numa_caches_downward0.demand_misses::switch_cpus0.inst          437                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus0.data       186297                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.inst          230                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.data       173099                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus2.inst          246                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus2.data       171512                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus3.inst          217                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus3.data       179016                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total       711054                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus0.inst          437                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus0.data       186297                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.inst          230                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.data       173099                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus2.inst          246                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus2.data       171512                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus3.inst          217                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus3.data       179016                       # number of overall misses
system.numa_caches_downward0.overall_misses::total       711054                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks       312579                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total       312579                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus0.data         7173                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus1.data         5755                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus2.data         2183                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus3.data         5728                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total        20839                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus0.data         6903                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus1.data         2331                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus2.data          266                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus3.data         3224                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total        12724                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus0.data        37532                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus1.data        35066                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus2.data        39804                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus3.data        38725                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total       151127                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.inst          437                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.data       148824                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.inst          230                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.data       138095                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus2.inst          246                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus2.data       131781                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus3.inst          217                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus3.data       140360                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total       560190                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus0.inst          437                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus0.data       186356                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.inst          230                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.data       173161                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus2.inst          246                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus2.data       171585                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus3.inst          217                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus3.data       179085                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total       711317                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.inst          437                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.data       186356                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.inst          230                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.data       173161                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus2.inst          246                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus2.data       171585                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus3.inst          217                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus3.data       179085                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total       711317                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus2.data     0.999542                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total     0.999952                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus0.data     0.999710                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total     0.999843                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus0.data     0.999547                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus1.data     0.999344                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus2.data     0.999372                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus3.data     0.999354                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total     0.999404                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.data     0.999718                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.data     0.999718                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus2.data     0.999636                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus3.data     0.999687                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total     0.999691                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.data     0.999683                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.data     0.999642                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus2.data     0.999575                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus3.data     0.999615                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total     0.999630                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.data     0.999683                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.data     0.999642                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus2.data     0.999575                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus3.data     0.999615                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total     0.999630                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks       312315                       # number of writebacks
system.numa_caches_downward0.writebacks::total       312315                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements       104188                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    15.912950                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs         4279                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs       104188                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.041070                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     5.384768                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus4.inst     0.057478                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus4.data     4.254254                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus5.inst     0.284460                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus5.data     1.712971                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus6.inst     0.125303                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus6.data     1.844026                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus7.inst     0.270130                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus7.data     1.979560                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.336548                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus4.inst     0.003592                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus4.data     0.265891                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus5.inst     0.017779                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus5.data     0.107061                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus6.inst     0.007831                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus6.data     0.115252                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus7.inst     0.016883                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus7.data     0.123722                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.994559                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           13                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses      1468489                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses      1468489                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks        42534                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total        42534                       # number of WritebackDirty hits
system.numa_caches_downward1.UpgradeReq_hits::switch_cpus4.data            1                       # number of UpgradeReq hits
system.numa_caches_downward1.UpgradeReq_hits::switch_cpus5.data            6                       # number of UpgradeReq hits
system.numa_caches_downward1.UpgradeReq_hits::switch_cpus7.data            1                       # number of UpgradeReq hits
system.numa_caches_downward1.UpgradeReq_hits::total            8                       # number of UpgradeReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus5.data            5                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus6.data            3                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus7.data            7                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::total           15                       # number of ReadExReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus4.data           53                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus5.data           58                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus6.data           20                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus7.data           47                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::total          178                       # number of ReadSharedReq hits
system.numa_caches_downward1.demand_hits::switch_cpus4.data           53                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus5.data           63                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus6.data           23                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus7.data           54                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::total          193                       # number of demand (read+write) hits
system.numa_caches_downward1.overall_hits::switch_cpus4.data           53                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus5.data           63                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus6.data           23                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus7.data           54                       # number of overall hits
system.numa_caches_downward1.overall_hits::total          193                       # number of overall hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus4.data          254                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus5.data          442                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus6.data          193                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus7.data         1470                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total         2359                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus4.data          226                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus5.data          719                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus6.data          194                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus7.data         1510                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total         2649                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus4.data         6771                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus5.data         3038                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus6.data         1221                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus7.data         7285                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total        18315                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus4.inst         1121                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus4.data        16772                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus5.inst         2163                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus5.data        15847                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus6.inst          788                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus6.data         5749                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus7.inst          660                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus7.data        23469                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total        66569                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus4.inst         1121                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus4.data        23543                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus5.inst         2163                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus5.data        18885                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus6.inst          788                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus6.data         6970                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus7.inst          660                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus7.data        30754                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total        84884                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus4.inst         1121                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus4.data        23543                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus5.inst         2163                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus5.data        18885                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus6.inst          788                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus6.data         6970                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus7.inst          660                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus7.data        30754                       # number of overall misses
system.numa_caches_downward1.overall_misses::total        84884                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks        42534                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total        42534                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus4.data          255                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus5.data          448                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus6.data          193                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus7.data         1471                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total         2367                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus4.data          226                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus5.data          719                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus6.data          194                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus7.data         1510                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total         2649                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus4.data         6771                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus5.data         3043                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus6.data         1224                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus7.data         7292                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total        18330                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus4.inst         1121                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus4.data        16825                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus5.inst         2163                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus5.data        15905                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus6.inst          788                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus6.data         5769                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus7.inst          660                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus7.data        23516                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total        66747                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus4.inst         1121                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus4.data        23596                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus5.inst         2163                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus5.data        18948                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus6.inst          788                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus6.data         6993                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus7.inst          660                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus7.data        30808                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total        85077                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus4.inst         1121                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus4.data        23596                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus5.inst         2163                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus5.data        18948                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus6.inst          788                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus6.data         6993                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus7.inst          660                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus7.data        30808                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total        85077                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus4.data     0.996078                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus5.data     0.986607                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus7.data     0.999320                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total     0.996620                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus5.data     0.998357                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus6.data     0.997549                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus7.data     0.999040                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total     0.999182                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus4.data     0.996850                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus5.data     0.996353                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus6.data     0.996533                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus7.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus7.data     0.998001                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total     0.997333                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus4.data     0.997754                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus5.data     0.996675                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus6.data     0.996711                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus7.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus7.data     0.998247                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total     0.997731                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus4.data     0.997754                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus5.data     0.996675                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus6.data     0.996711                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus7.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus7.data     0.998247                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total     0.997731                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks        42333                       # number of writebacks
system.numa_caches_downward1.writebacks::total        42333                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements       103740                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    15.879165                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs         4340                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs       103740                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.041835                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     4.589266                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus4.inst     0.065163                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus4.data     4.497511                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus5.inst     0.320164                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus5.data     1.811982                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus6.inst     0.134376                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus6.data     2.126090                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus7.inst     0.290709                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus7.data     2.043902                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.286829                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus4.inst     0.004073                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus4.data     0.281094                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus5.inst     0.020010                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus5.data     0.113249                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus6.inst     0.008399                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus6.data     0.132881                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus7.inst     0.018169                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus7.data     0.127744                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.992448                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           13                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses      1464801                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses      1464801                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks        42333                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total        42333                       # number of WritebackDirty hits
system.numa_caches_upward0.UpgradeReq_hits::switch_cpus5.data            5                       # number of UpgradeReq hits
system.numa_caches_upward0.UpgradeReq_hits::total            5                       # number of UpgradeReq hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus4.data            1                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus5.data            4                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus6.data            2                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus7.data            3                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::total           10                       # number of ReadExReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus4.data           84                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus5.data           42                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus6.data           43                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus7.data           77                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::total          246                       # number of ReadSharedReq hits
system.numa_caches_upward0.demand_hits::switch_cpus4.data           85                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus5.data           46                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus6.data           45                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus7.data           80                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::total          256                       # number of demand (read+write) hits
system.numa_caches_upward0.overall_hits::switch_cpus4.data           85                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus5.data           46                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus6.data           45                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus7.data           80                       # number of overall hits
system.numa_caches_upward0.overall_hits::total          256                       # number of overall hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus4.data          254                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus5.data          437                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus6.data          193                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus7.data         1470                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total         2354                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus4.data          226                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus5.data          719                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus6.data          194                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus7.data         1510                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total         2649                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus4.data         6770                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus5.data         3034                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus6.data         1219                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus7.data         7282                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total        18305                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus4.inst         1121                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus4.data        16688                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus5.inst         2163                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus5.data        15805                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus6.inst          788                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus6.data         5706                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus7.inst          660                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus7.data        23392                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total        66323                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus4.inst         1121                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus4.data        23458                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus5.inst         2163                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus5.data        18839                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus6.inst          788                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus6.data         6925                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus7.inst          660                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus7.data        30674                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total        84628                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus4.inst         1121                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus4.data        23458                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus5.inst         2163                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus5.data        18839                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus6.inst          788                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus6.data         6925                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus7.inst          660                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus7.data        30674                       # number of overall misses
system.numa_caches_upward0.overall_misses::total        84628                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks        42333                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total        42333                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus4.data          254                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus5.data          442                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus6.data          193                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus7.data         1470                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total         2359                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus4.data          226                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus5.data          719                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus6.data          194                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus7.data         1510                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total         2649                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus4.data         6771                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus5.data         3038                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus6.data         1221                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus7.data         7285                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total        18315                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus4.inst         1121                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus4.data        16772                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus5.inst         2163                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus5.data        15847                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus6.inst          788                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus6.data         5749                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus7.inst          660                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus7.data        23469                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total        66569                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus4.inst         1121                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus4.data        23543                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus5.inst         2163                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus5.data        18885                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus6.inst          788                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus6.data         6970                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus7.inst          660                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus7.data        30754                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total        84884                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus4.inst         1121                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus4.data        23543                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus5.inst         2163                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus5.data        18885                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus6.inst          788                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus6.data         6970                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus7.inst          660                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus7.data        30754                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total        84884                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus5.data     0.988688                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total     0.997880                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus4.data     0.999852                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus5.data     0.998683                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus6.data     0.998362                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus7.data     0.999588                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total     0.999454                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus4.data     0.994992                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus5.data     0.997350                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus6.data     0.992520                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus7.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus7.data     0.996719                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total     0.996305                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus4.data     0.996390                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus5.data     0.997564                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus6.data     0.993544                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus7.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus7.data     0.997399                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total     0.996984                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus4.data     0.996390                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus5.data     0.997564                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus6.data     0.993544                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus7.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus7.data     0.997399                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total     0.996984                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks        42062                       # number of writebacks
system.numa_caches_upward0.writebacks::total        42062                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements       840517                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    15.824699                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs        31067                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs       840517                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.036962                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks     4.852613                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.inst     0.011163                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.data     2.433233                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.inst     0.002343                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.data     2.454300                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus2.inst     0.006336                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus2.data     2.651235                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus3.inst     0.000990                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus3.data     3.412485                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.303288                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.inst     0.000698                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.data     0.152077                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.inst     0.000146                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.data     0.153394                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus2.inst     0.000396                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus2.data     0.165702                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus3.inst     0.000062                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus3.data     0.213280                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.989044                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses     12311139                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses     12311139                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks       312315                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total       312315                       # number of WritebackDirty hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus0.data            6                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus1.data            3                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus2.data            2                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus3.data            4                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::total           15                       # number of ReadExReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus0.data           59                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus1.data           15                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus2.data           26                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus3.data           35                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::total          135                       # number of ReadSharedReq hits
system.numa_caches_upward1.demand_hits::switch_cpus0.data           65                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus1.data           18                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus2.data           28                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus3.data           39                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::total          150                       # number of demand (read+write) hits
system.numa_caches_upward1.overall_hits::switch_cpus0.data           65                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus1.data           18                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus2.data           28                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus3.data           39                       # number of overall hits
system.numa_caches_upward1.overall_hits::total          150                       # number of overall hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus0.data         7173                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus1.data         5755                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus2.data         2182                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus3.data         5728                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total        20838                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus0.data         6901                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus1.data         2331                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus2.data          266                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus3.data         3224                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total        12722                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus0.data        37509                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus1.data        35040                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus2.data        39777                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus3.data        38696                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total       151022                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.inst          437                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.data       148723                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.inst          230                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.data       138041                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus2.inst          246                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus2.data       131707                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus3.inst          217                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus3.data       140281                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total       559882                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus0.inst          437                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus0.data       186232                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.inst          230                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.data       173081                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus2.inst          246                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus2.data       171484                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus3.inst          217                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus3.data       178977                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total       710904                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus0.inst          437                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus0.data       186232                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.inst          230                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.data       173081                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus2.inst          246                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus2.data       171484                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus3.inst          217                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus3.data       178977                       # number of overall misses
system.numa_caches_upward1.overall_misses::total       710904                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks       312315                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total       312315                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus0.data         7173                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus1.data         5755                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus2.data         2182                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus3.data         5728                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total        20838                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus0.data         6901                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus1.data         2331                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus2.data          266                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus3.data         3224                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total        12722                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus0.data        37515                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus1.data        35043                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus2.data        39779                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus3.data        38700                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total       151037                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.inst          437                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.data       148782                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.inst          230                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.data       138056                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus2.inst          246                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus2.data       131733                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus3.inst          217                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus3.data       140316                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total       560017                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus0.inst          437                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus0.data       186297                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.inst          230                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.data       173099                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus2.inst          246                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus2.data       171512                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus3.inst          217                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus3.data       179016                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total       711054                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.inst          437                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.data       186297                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.inst          230                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.data       173099                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus2.inst          246                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus2.data       171512                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus3.inst          217                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus3.data       179016                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total       711054                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus0.data     0.999840                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus1.data     0.999914                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus2.data     0.999950                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus3.data     0.999897                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total     0.999901                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.data     0.999603                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.data     0.999891                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus2.data     0.999803                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus3.data     0.999751                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total     0.999759                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.data     0.999651                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.data     0.999896                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus2.data     0.999837                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus3.data     0.999782                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total     0.999789                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.data     0.999651                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.data     0.999896                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus2.data     0.999837                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus3.data     0.999782                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total     0.999789                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks       312169                       # number of writebacks
system.numa_caches_upward1.writebacks::total       312169                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits            62874479                       # DTB read hits
system.switch_cpus0.dtb.read_misses              7516                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses        62758657                       # DTB read accesses
system.switch_cpus0.dtb.write_hits           13681190                       # DTB write hits
system.switch_cpus0.dtb.write_misses             1527                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses       13532711                       # DTB write accesses
system.switch_cpus0.dtb.data_hits            76555669                       # DTB hits
system.switch_cpus0.dtb.data_misses              9043                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses        76291368                       # DTB accesses
system.switch_cpus0.itb.fetch_hits          280336141                       # ITB hits
system.switch_cpus0.itb.fetch_misses               17                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses      280336158                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles               303659445                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts          280936515                       # Number of instructions committed
system.switch_cpus0.committedOps            280936515                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses    206866586                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses      83868423                       # Number of float alu accesses
system.switch_cpus0.num_func_calls            2696809                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts     25201875                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts           206866586                       # number of integer instructions
system.switch_cpus0.num_fp_insts             83868423                       # number of float instructions
system.switch_cpus0.num_int_register_reads    352681837                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes    139784640                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads    100103787                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes     77116123                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs             76857151                       # number of memory refs
system.switch_cpus0.num_load_insts           63174160                       # Number of load instructions
system.switch_cpus0.num_store_insts          13682991                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      22752679.633751                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      280906765.366249                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.925072                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.074928                       # Percentage of idle cycles
system.switch_cpus0.Branches                 29972626                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass     20717150      7.37%      7.37% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu        131132530     46.68%     54.05% # Class of executed instruction
system.switch_cpus0.op_class::IntMult          272799      0.10%     54.15% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     54.15% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd       29997626     10.68%     64.82% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp        4383450      1.56%     66.38% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     66.38% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult      15371740      5.47%     71.86% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv         993340      0.35%     72.21% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt        232000      0.08%     72.29% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     72.29% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     72.29% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     72.29% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     72.29% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     72.29% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     72.29% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     72.29% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     72.29% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     72.29% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     72.29% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     72.29% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     72.29% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     72.29% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     72.29% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     72.29% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     72.29% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     72.29% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     72.29% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     72.29% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     72.29% # Class of executed instruction
system.switch_cpus0.op_class::MemRead        63760339     22.69%     94.99% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite       13683397      4.87%     99.86% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess        401187      0.14%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total         280945558                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits            60539007                       # DTB read hits
system.switch_cpus1.dtb.read_misses              7116                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses        60451048                       # DTB read accesses
system.switch_cpus1.dtb.write_hits           11687893                       # DTB write hits
system.switch_cpus1.dtb.write_misses             1584                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses       11530166                       # DTB write accesses
system.switch_cpus1.dtb.data_hits            72226900                       # DTB hits
system.switch_cpus1.dtb.data_misses              8700                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses        71981214                       # DTB accesses
system.switch_cpus1.itb.fetch_hits          272405494                       # ITB hits
system.switch_cpus1.itb.fetch_misses               17                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses      272405511                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles               305467448                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts          272935474                       # Number of instructions committed
system.switch_cpus1.committedOps            272935474                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses    199444321                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses      85556797                       # Number of float alu accesses
system.switch_cpus1.num_func_calls            2028213                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts     24834473                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts           199444321                       # number of integer instructions
system.switch_cpus1.num_fp_insts             85556797                       # number of float instructions
system.switch_cpus1.num_int_register_reads    344981427                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes    134455926                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads    102124734                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes     78664238                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs             72415078                       # number of memory refs
system.switch_cpus1.num_load_insts           60725323                       # Number of load instructions
system.switch_cpus1.num_store_insts          11689755                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      30936073.729883                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      274531374.270117                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.898725                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.101275                       # Percentage of idle cycles
system.switch_cpus1.Branches                 28307546                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass     19856373      7.27%      7.27% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu        127779557     46.82%     54.09% # Class of executed instruction
system.switch_cpus1.op_class::IntMult          247570      0.09%     54.18% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     54.18% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd       30602695     11.21%     65.39% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp        4471985      1.64%     67.03% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     67.03% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult      15681895      5.75%     72.78% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv        1012800      0.37%     73.15% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt        236385      0.09%     73.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     73.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     73.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     73.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     73.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     73.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     73.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     73.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     73.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     73.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     73.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     73.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     73.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     73.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     73.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     73.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     73.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     73.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     73.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     73.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     73.23% # Class of executed instruction
system.switch_cpus1.op_class::MemRead        61083272     22.38%     95.61% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite       11689897      4.28%     99.90% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess        281745      0.10%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total         272944174                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits            62393804                       # DTB read hits
system.switch_cpus2.dtb.read_misses              7490                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses        62266540                       # DTB read accesses
system.switch_cpus2.dtb.write_hits           12175780                       # DTB write hits
system.switch_cpus2.dtb.write_misses             1569                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses       11985973                       # DTB write accesses
system.switch_cpus2.dtb.data_hits            74569584                       # DTB hits
system.switch_cpus2.dtb.data_misses              9059                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses        74252513                       # DTB accesses
system.switch_cpus2.itb.fetch_hits          278504468                       # ITB hits
system.switch_cpus2.itb.fetch_misses              102                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses      278504570                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles               303701394                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts          279243677                       # Number of instructions committed
system.switch_cpus2.committedOps            279243677                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses    203480534                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses      88466732                       # Number of float alu accesses
system.switch_cpus2.num_func_calls            2188801                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts     25251746                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts           203480534                       # number of integer instructions
system.switch_cpus2.num_fp_insts             88466732                       # number of float instructions
system.switch_cpus2.num_int_register_reads    352714094                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes    136579047                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads    105541575                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes     81375473                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs             74781236                       # number of memory refs
system.switch_cpus2.num_load_insts           62603490                       # Number of load instructions
system.switch_cpus2.num_store_insts          12177746                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      24448557.931886                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      279252836.068114                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.919498                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.080502                       # Percentage of idle cycles
system.switch_cpus2.Branches                 29015784                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass     20205746      7.24%      7.24% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu        129528789     46.38%     53.62% # Class of executed instruction
system.switch_cpus2.op_class::IntMult          248270      0.09%     53.71% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     53.71% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd       31660952     11.34%     65.05% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp        4629755      1.66%     66.70% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0      0.00%     66.70% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult      16205125      5.80%     72.51% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv        1032940      0.37%     72.88% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt        241405      0.09%     72.96% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     72.96% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     72.96% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     72.96% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     72.96% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     72.96% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     72.96% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     72.96% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     72.96% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     72.96% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     72.96% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     72.96% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     72.96% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     72.96% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     72.96% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     72.96% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     72.96% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     72.96% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     72.96% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     72.96% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     72.96% # Class of executed instruction
system.switch_cpus2.op_class::MemRead        63010881     22.56%     95.53% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite       12178010      4.36%     99.89% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess        310863      0.11%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total         279252736                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits            66920729                       # DTB read hits
system.switch_cpus3.dtb.read_misses              7157                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses        66839653                       # DTB read accesses
system.switch_cpus3.dtb.write_hits           12387244                       # DTB write hits
system.switch_cpus3.dtb.write_misses             1533                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses       12266301                       # DTB write accesses
system.switch_cpus3.dtb.data_hits            79307973                       # DTB hits
system.switch_cpus3.dtb.data_misses              8690                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses        79105954                       # DTB accesses
system.switch_cpus3.itb.fetch_hits          302966074                       # ITB hits
system.switch_cpus3.itb.fetch_misses               22                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses      302966096                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles               305473258                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts          303410531                       # Number of instructions committed
system.switch_cpus3.committedOps            303410531                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses    221503304                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses      96073166                       # Number of float alu accesses
system.switch_cpus3.num_func_calls            2036613                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts     27593681                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts           221503304                       # number of integer instructions
system.switch_cpus3.num_fp_insts             96073166                       # number of float instructions
system.switch_cpus3.num_int_register_reads    384546682                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes    149580209                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads    114605302                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes     88352520                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs             79481359                       # number of memory refs
system.switch_cpus3.num_load_insts           67092270                       # Number of load instructions
system.switch_cpus3.num_store_insts          12389089                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      283785.088455                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      305189472.911545                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.999071                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.000929                       # Percentage of idle cycles
system.switch_cpus3.Branches                 31062902                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass     21924371      7.23%      7.23% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu        142755762     47.05%     54.27% # Class of executed instruction
system.switch_cpus3.op_class::IntMult          282402      0.09%     54.37% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     54.37% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd       34381515     11.33%     65.70% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp        5028460      1.66%     67.36% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     67.36% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult      17587380      5.80%     73.15% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv        1121930      0.37%     73.52% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt        261350      0.09%     73.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     73.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     73.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     73.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     73.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     73.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     73.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     73.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     73.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     73.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     73.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     73.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     73.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     73.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     73.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     73.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     73.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     73.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     73.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     73.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     73.61% # Class of executed instruction
system.switch_cpus3.op_class::MemRead        67420799     22.22%     95.83% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite       12389214      4.08%     99.91% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess        266038      0.09%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total         303419221                       # Class of executed instruction
system.switch_cpus4.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus4.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus4.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus4.dtb.read_hits            67243324                       # DTB read hits
system.switch_cpus4.dtb.read_misses              7573                       # DTB read misses
system.switch_cpus4.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.dtb.read_accesses        67162077                       # DTB read accesses
system.switch_cpus4.dtb.write_hits           12343541                       # DTB write hits
system.switch_cpus4.dtb.write_misses             1580                       # DTB write misses
system.switch_cpus4.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.dtb.write_accesses       12214854                       # DTB write accesses
system.switch_cpus4.dtb.data_hits            79586865                       # DTB hits
system.switch_cpus4.dtb.data_misses              9153                       # DTB misses
system.switch_cpus4.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus4.dtb.data_accesses        79376931                       # DTB accesses
system.switch_cpus4.itb.fetch_hits          303150844                       # ITB hits
system.switch_cpus4.itb.fetch_misses               17                       # ITB misses
system.switch_cpus4.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.itb.fetch_accesses      303150861                       # ITB accesses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.data_hits                   0                       # DTB hits
system.switch_cpus4.itb.data_misses                 0                       # DTB misses
system.switch_cpus4.itb.data_acv                    0                       # DTB access violations
system.switch_cpus4.itb.data_accesses               0                       # DTB accesses
system.switch_cpus4.numCycles               305470103                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus4.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_good::kernel            0                      
system.switch_cpus4.kern.mode_good::user            0                      
system.switch_cpus4.kern.mode_good::idle            0                      
system.switch_cpus4.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus4.committedInsts          303611622                       # Number of instructions committed
system.switch_cpus4.committedOps            303611622                       # Number of ops (including micro ops) committed
system.switch_cpus4.num_int_alu_accesses    220544232                       # Number of integer alu accesses
system.switch_cpus4.num_fp_alu_accesses      98679192                       # Number of float alu accesses
system.switch_cpus4.num_func_calls            2157565                       # number of times a function call or return occured
system.switch_cpus4.num_conditional_control_insts     27055829                       # number of instructions that are conditional controls
system.switch_cpus4.num_int_insts           220544232                       # number of integer instructions
system.switch_cpus4.num_fp_insts             98679192                       # number of float instructions
system.switch_cpus4.num_int_register_reads    385517093                       # number of times the integer registers were read
system.switch_cpus4.num_int_register_writes    148309451                       # number of times the integer registers were written
system.switch_cpus4.num_fp_register_reads    117650982                       # number of times the floating registers were read
system.switch_cpus4.num_fp_register_writes     90791954                       # number of times the floating registers were written
system.switch_cpus4.num_mem_refs             79778258                       # number of memory refs
system.switch_cpus4.num_load_insts           67432870                       # Number of load instructions
system.switch_cpus4.num_store_insts          12345388                       # Number of store instructions
system.switch_cpus4.num_idle_cycles      81052.311094                       # Number of idle cycles
system.switch_cpus4.num_busy_cycles      305389050.688906                       # Number of busy cycles
system.switch_cpus4.not_idle_fraction        0.999735                       # Percentage of non-idle cycles
system.switch_cpus4.idle_fraction            0.000265                       # Percentage of idle cycles
system.switch_cpus4.Branches                 30739876                       # Number of branches fetched
system.switch_cpus4.op_class::No_OpClass     21393074      7.05%      7.05% # Class of executed instruction
system.switch_cpus4.op_class::IntAlu        141554930     46.62%     53.67% # Class of executed instruction
system.switch_cpus4.op_class::IntMult          281785      0.09%     53.76% # Class of executed instruction
system.switch_cpus4.op_class::IntDiv                0      0.00%     53.76% # Class of executed instruction
system.switch_cpus4.op_class::FloatAdd       35334843     11.64%     65.40% # Class of executed instruction
system.switch_cpus4.op_class::FloatCmp        5171475      1.70%     67.10% # Class of executed instruction
system.switch_cpus4.op_class::FloatCvt              0      0.00%     67.10% # Class of executed instruction
system.switch_cpus4.op_class::FloatMult      18053835      5.95%     73.05% # Class of executed instruction
system.switch_cpus4.op_class::FloatDiv        1135900      0.37%     73.42% # Class of executed instruction
system.switch_cpus4.op_class::FloatSqrt        265015      0.09%     73.51% # Class of executed instruction
system.switch_cpus4.op_class::SimdAdd               0      0.00%     73.51% # Class of executed instruction
system.switch_cpus4.op_class::SimdAddAcc            0      0.00%     73.51% # Class of executed instruction
system.switch_cpus4.op_class::SimdAlu               0      0.00%     73.51% # Class of executed instruction
system.switch_cpus4.op_class::SimdCmp               0      0.00%     73.51% # Class of executed instruction
system.switch_cpus4.op_class::SimdCvt               0      0.00%     73.51% # Class of executed instruction
system.switch_cpus4.op_class::SimdMisc              0      0.00%     73.51% # Class of executed instruction
system.switch_cpus4.op_class::SimdMult              0      0.00%     73.51% # Class of executed instruction
system.switch_cpus4.op_class::SimdMultAcc            0      0.00%     73.51% # Class of executed instruction
system.switch_cpus4.op_class::SimdShift             0      0.00%     73.51% # Class of executed instruction
system.switch_cpus4.op_class::SimdShiftAcc            0      0.00%     73.51% # Class of executed instruction
system.switch_cpus4.op_class::SimdSqrt              0      0.00%     73.51% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAdd            0      0.00%     73.51% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAlu            0      0.00%     73.51% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCmp            0      0.00%     73.51% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCvt            0      0.00%     73.51% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatDiv            0      0.00%     73.51% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMisc            0      0.00%     73.51% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMult            0      0.00%     73.51% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMultAcc            0      0.00%     73.51% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatSqrt            0      0.00%     73.51% # Class of executed instruction
system.switch_cpus4.op_class::MemRead        67796234     22.33%     95.84% # Class of executed instruction
system.switch_cpus4.op_class::MemWrite       12345564      4.07%     99.91% # Class of executed instruction
system.switch_cpus4.op_class::IprAccess        288120      0.09%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::total         303620775                       # Class of executed instruction
system.switch_cpus5.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus5.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus5.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus5.dtb.read_hits            54523376                       # DTB read hits
system.switch_cpus5.dtb.read_misses              6825                       # DTB read misses
system.switch_cpus5.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.dtb.read_accesses        54422755                       # DTB read accesses
system.switch_cpus5.dtb.write_hits           12224678                       # DTB write hits
system.switch_cpus5.dtb.write_misses             1443                       # DTB write misses
system.switch_cpus5.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.dtb.write_accesses       12061748                       # DTB write accesses
system.switch_cpus5.dtb.data_hits            66748054                       # DTB hits
system.switch_cpus5.dtb.data_misses              8268                       # DTB misses
system.switch_cpus5.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus5.dtb.data_accesses        66484503                       # DTB accesses
system.switch_cpus5.itb.fetch_hits          243822782                       # ITB hits
system.switch_cpus5.itb.fetch_misses               17                       # ITB misses
system.switch_cpus5.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.itb.fetch_accesses      243822799                       # ITB accesses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.data_hits                   0                       # DTB hits
system.switch_cpus5.itb.data_misses                 0                       # DTB misses
system.switch_cpus5.itb.data_acv                    0                       # DTB access violations
system.switch_cpus5.itb.data_accesses               0                       # DTB accesses
system.switch_cpus5.numCycles               305471674                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus5.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_good::kernel            0                      
system.switch_cpus5.kern.mode_good::user            0                      
system.switch_cpus5.kern.mode_good::idle            0                      
system.switch_cpus5.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus5.committedInsts          244395439                       # Number of instructions committed
system.switch_cpus5.committedOps            244395439                       # Number of ops (including micro ops) committed
system.switch_cpus5.num_int_alu_accesses    180994718                       # Number of integer alu accesses
system.switch_cpus5.num_fp_alu_accesses      70657299                       # Number of float alu accesses
system.switch_cpus5.num_func_calls            2385337                       # number of times a function call or return occured
system.switch_cpus5.num_conditional_control_insts     22186811                       # number of instructions that are conditional controls
system.switch_cpus5.num_int_insts           180994718                       # number of integer instructions
system.switch_cpus5.num_fp_insts             70657299                       # number of float instructions
system.switch_cpus5.num_int_register_reads    306113478                       # number of times the integer registers were read
system.switch_cpus5.num_int_register_writes    122796383                       # number of times the integer registers were written
system.switch_cpus5.num_fp_register_reads     84386330                       # number of times the floating registers were read
system.switch_cpus5.num_fp_register_writes     64936343                       # number of times the floating registers were written
system.switch_cpus5.num_mem_refs             67020493                       # number of memory refs
system.switch_cpus5.num_load_insts           54794093                       # Number of load instructions
system.switch_cpus5.num_store_insts          12226400                       # Number of store instructions
system.switch_cpus5.num_idle_cycles      59643343.854748                       # Number of idle cycles
system.switch_cpus5.num_busy_cycles      245828330.145252                       # Number of busy cycles
system.switch_cpus5.not_idle_fraction        0.804750                       # Percentage of non-idle cycles
system.switch_cpus5.idle_fraction            0.195250                       # Percentage of idle cycles
system.switch_cpus5.Branches                 26428171                       # Number of branches fetched
system.switch_cpus5.op_class::No_OpClass     18324102      7.50%      7.50% # Class of executed instruction
system.switch_cpus5.op_class::IntAlu        114978885     47.04%     54.54% # Class of executed instruction
system.switch_cpus5.op_class::IntMult          238339      0.10%     54.64% # Class of executed instruction
system.switch_cpus5.op_class::IntDiv                0      0.00%     54.64% # Class of executed instruction
system.switch_cpus5.op_class::FloatAdd       25255520     10.33%     64.97% # Class of executed instruction
system.switch_cpus5.op_class::FloatCmp        3687480      1.51%     66.48% # Class of executed instruction
system.switch_cpus5.op_class::FloatCvt              0      0.00%     66.48% # Class of executed instruction
system.switch_cpus5.op_class::FloatMult      12959865      5.30%     71.78% # Class of executed instruction
system.switch_cpus5.op_class::FloatDiv         850305      0.35%     72.13% # Class of executed instruction
system.switch_cpus5.op_class::FloatSqrt        198360      0.08%     72.21% # Class of executed instruction
system.switch_cpus5.op_class::SimdAdd               0      0.00%     72.21% # Class of executed instruction
system.switch_cpus5.op_class::SimdAddAcc            0      0.00%     72.21% # Class of executed instruction
system.switch_cpus5.op_class::SimdAlu               0      0.00%     72.21% # Class of executed instruction
system.switch_cpus5.op_class::SimdCmp               0      0.00%     72.21% # Class of executed instruction
system.switch_cpus5.op_class::SimdCvt               0      0.00%     72.21% # Class of executed instruction
system.switch_cpus5.op_class::SimdMisc              0      0.00%     72.21% # Class of executed instruction
system.switch_cpus5.op_class::SimdMult              0      0.00%     72.21% # Class of executed instruction
system.switch_cpus5.op_class::SimdMultAcc            0      0.00%     72.21% # Class of executed instruction
system.switch_cpus5.op_class::SimdShift             0      0.00%     72.21% # Class of executed instruction
system.switch_cpus5.op_class::SimdShiftAcc            0      0.00%     72.21% # Class of executed instruction
system.switch_cpus5.op_class::SimdSqrt              0      0.00%     72.21% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAdd            0      0.00%     72.21% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAlu            0      0.00%     72.21% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCmp            0      0.00%     72.21% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCvt            0      0.00%     72.21% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatDiv            0      0.00%     72.21% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMisc            0      0.00%     72.21% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMult            0      0.00%     72.21% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMultAcc            0      0.00%     72.21% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatSqrt            0      0.00%     72.21% # Class of executed instruction
system.switch_cpus5.op_class::MemRead        55321597     22.64%     94.85% # Class of executed instruction
system.switch_cpus5.op_class::MemWrite       12226544      5.00%     99.85% # Class of executed instruction
system.switch_cpus5.op_class::IprAccess        362710      0.15%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::total         244403707                       # Class of executed instruction
system.switch_cpus6.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus6.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus6.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus6.dtb.read_hits            55756524                       # DTB read hits
system.switch_cpus6.dtb.read_misses              7188                       # DTB read misses
system.switch_cpus6.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.dtb.read_accesses        55665402                       # DTB read accesses
system.switch_cpus6.dtb.write_hits           12562202                       # DTB write hits
system.switch_cpus6.dtb.write_misses             1477                       # DTB write misses
system.switch_cpus6.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.dtb.write_accesses       12397744                       # DTB write accesses
system.switch_cpus6.dtb.data_hits            68318726                       # DTB hits
system.switch_cpus6.dtb.data_misses              8665                       # DTB misses
system.switch_cpus6.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus6.dtb.data_accesses        68063146                       # DTB accesses
system.switch_cpus6.itb.fetch_hits          247802961                       # ITB hits
system.switch_cpus6.itb.fetch_misses               17                       # ITB misses
system.switch_cpus6.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.itb.fetch_accesses      247802978                       # ITB accesses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.data_hits                   0                       # DTB hits
system.switch_cpus6.itb.data_misses                 0                       # DTB misses
system.switch_cpus6.itb.data_acv                    0                       # DTB access violations
system.switch_cpus6.itb.data_accesses               0                       # DTB accesses
system.switch_cpus6.numCycles               305467263                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus6.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_good::kernel            0                      
system.switch_cpus6.kern.mode_good::user            0                      
system.switch_cpus6.kern.mode_good::idle            0                      
system.switch_cpus6.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus6.committedInsts          248355540                       # Number of instructions committed
system.switch_cpus6.committedOps            248355540                       # Number of ops (including micro ops) committed
system.switch_cpus6.num_int_alu_accesses    183426862                       # Number of integer alu accesses
system.switch_cpus6.num_fp_alu_accesses      72622850                       # Number of float alu accesses
system.switch_cpus6.num_func_calls            2510297                       # number of times a function call or return occured
system.switch_cpus6.num_conditional_control_insts     22411410                       # number of instructions that are conditional controls
system.switch_cpus6.num_int_insts           183426862                       # number of integer instructions
system.switch_cpus6.num_fp_insts             72622850                       # number of float instructions
system.switch_cpus6.num_int_register_reads    310894752                       # number of times the integer registers were read
system.switch_cpus6.num_int_register_writes    123988658                       # number of times the integer registers were written
system.switch_cpus6.num_fp_register_reads     86703020                       # number of times the floating registers were read
system.switch_cpus6.num_fp_register_writes     66766373                       # number of times the floating registers were written
system.switch_cpus6.num_mem_refs             68610121                       # number of memory refs
system.switch_cpus6.num_load_insts           56046151                       # Number of load instructions
system.switch_cpus6.num_store_insts          12563970                       # Number of store instructions
system.switch_cpus6.num_idle_cycles      55658956.012545                       # Number of idle cycles
system.switch_cpus6.num_busy_cycles      249808306.987455                       # Number of busy cycles
system.switch_cpus6.not_idle_fraction        0.817791                       # Percentage of non-idle cycles
system.switch_cpus6.idle_fraction            0.182209                       # Percentage of idle cycles
system.switch_cpus6.Branches                 26877196                       # Number of branches fetched
system.switch_cpus6.op_class::No_OpClass     18538962      7.46%      7.46% # Class of executed instruction
system.switch_cpus6.op_class::IntAlu        115881147     46.66%     54.12% # Class of executed instruction
system.switch_cpus6.op_class::IntMult          238181      0.10%     54.22% # Class of executed instruction
system.switch_cpus6.op_class::IntDiv                0      0.00%     54.22% # Class of executed instruction
system.switch_cpus6.op_class::FloatAdd       25968542     10.46%     64.67% # Class of executed instruction
system.switch_cpus6.op_class::FloatCmp        3793285      1.53%     66.20% # Class of executed instruction
system.switch_cpus6.op_class::FloatCvt              0      0.00%     66.20% # Class of executed instruction
system.switch_cpus6.op_class::FloatMult      13316320      5.36%     71.56% # Class of executed instruction
system.switch_cpus6.op_class::FloatDiv         865585      0.35%     71.91% # Class of executed instruction
system.switch_cpus6.op_class::FloatSqrt        202225      0.08%     71.99% # Class of executed instruction
system.switch_cpus6.op_class::SimdAdd               0      0.00%     71.99% # Class of executed instruction
system.switch_cpus6.op_class::SimdAddAcc            0      0.00%     71.99% # Class of executed instruction
system.switch_cpus6.op_class::SimdAlu               0      0.00%     71.99% # Class of executed instruction
system.switch_cpus6.op_class::SimdCmp               0      0.00%     71.99% # Class of executed instruction
system.switch_cpus6.op_class::SimdCvt               0      0.00%     71.99% # Class of executed instruction
system.switch_cpus6.op_class::SimdMisc              0      0.00%     71.99% # Class of executed instruction
system.switch_cpus6.op_class::SimdMult              0      0.00%     71.99% # Class of executed instruction
system.switch_cpus6.op_class::SimdMultAcc            0      0.00%     71.99% # Class of executed instruction
system.switch_cpus6.op_class::SimdShift             0      0.00%     71.99% # Class of executed instruction
system.switch_cpus6.op_class::SimdShiftAcc            0      0.00%     71.99% # Class of executed instruction
system.switch_cpus6.op_class::SimdSqrt              0      0.00%     71.99% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAdd            0      0.00%     71.99% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAlu            0      0.00%     71.99% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCmp            0      0.00%     71.99% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCvt            0      0.00%     71.99% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatDiv            0      0.00%     71.99% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMisc            0      0.00%     71.99% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMult            0      0.00%     71.99% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMultAcc            0      0.00%     71.99% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatSqrt            0      0.00%     71.99% # Class of executed instruction
system.switch_cpus6.op_class::MemRead        56611179     22.79%     94.79% # Class of executed instruction
system.switch_cpus6.op_class::MemWrite       12564137      5.06%     99.85% # Class of executed instruction
system.switch_cpus6.op_class::IprAccess        384642      0.15%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::total         248364205                       # Class of executed instruction
system.switch_cpus7.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus7.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus7.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus7.dtb.read_hits            60975801                       # DTB read hits
system.switch_cpus7.dtb.read_misses              7096                       # DTB read misses
system.switch_cpus7.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.dtb.read_accesses        60890531                       # DTB read accesses
system.switch_cpus7.dtb.write_hits           13212175                       # DTB write hits
system.switch_cpus7.dtb.write_misses             1506                       # DTB write misses
system.switch_cpus7.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.dtb.write_accesses       13086239                       # DTB write accesses
system.switch_cpus7.dtb.data_hits            74187976                       # DTB hits
system.switch_cpus7.dtb.data_misses              8602                       # DTB misses
system.switch_cpus7.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus7.dtb.data_accesses        73976770                       # DTB accesses
system.switch_cpus7.itb.fetch_hits          273823421                       # ITB hits
system.switch_cpus7.itb.fetch_misses               17                       # ITB misses
system.switch_cpus7.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.itb.fetch_accesses      273823438                       # ITB accesses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.data_hits                   0                       # DTB hits
system.switch_cpus7.itb.data_misses                 0                       # DTB misses
system.switch_cpus7.itb.data_acv                    0                       # DTB access violations
system.switch_cpus7.itb.data_accesses               0                       # DTB accesses
system.switch_cpus7.numCycles               305468393                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus7.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_good::kernel            0                      
system.switch_cpus7.kern.mode_good::user            0                      
system.switch_cpus7.kern.mode_good::idle            0                      
system.switch_cpus7.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus7.committedInsts          274296333                       # Number of instructions committed
system.switch_cpus7.committedOps            274296333                       # Number of ops (including micro ops) committed
system.switch_cpus7.num_int_alu_accesses    202565340                       # Number of integer alu accesses
system.switch_cpus7.num_fp_alu_accesses      80882015                       # Number of float alu accesses
system.switch_cpus7.num_func_calls            2536153                       # number of times a function call or return occured
system.switch_cpus7.num_conditional_control_insts     24765249                       # number of instructions that are conditional controls
system.switch_cpus7.num_int_insts           202565340                       # number of integer instructions
system.switch_cpus7.num_fp_insts             80882015                       # number of float instructions
system.switch_cpus7.num_int_register_reads    344508486                       # number of times the integer registers were read
system.switch_cpus7.num_int_register_writes    137422074                       # number of times the integer registers were written
system.switch_cpus7.num_fp_register_reads     96592900                       # number of times the floating registers were read
system.switch_cpus7.num_fp_register_writes     74335533                       # number of times the floating registers were written
system.switch_cpus7.num_mem_refs             74467327                       # number of memory refs
system.switch_cpus7.num_load_insts           61253362                       # Number of load instructions
system.switch_cpus7.num_store_insts          13213965                       # Number of store instructions
system.switch_cpus7.num_idle_cycles      29567483.084067                       # Number of idle cycles
system.switch_cpus7.num_busy_cycles      275900909.915933                       # Number of busy cycles
system.switch_cpus7.not_idle_fraction        0.903206                       # Percentage of non-idle cycles
system.switch_cpus7.idle_fraction            0.096794                       # Percentage of idle cycles
system.switch_cpus7.Branches                 29252540                       # Number of branches fetched
system.switch_cpus7.op_class::No_OpClass     20337912      7.41%      7.41% # Class of executed instruction
system.switch_cpus7.op_class::IntAlu        129148462     47.08%     54.50% # Class of executed instruction
system.switch_cpus7.op_class::IntMult          272066      0.10%     54.60% # Class of executed instruction
system.switch_cpus7.op_class::IntDiv                0      0.00%     54.60% # Class of executed instruction
system.switch_cpus7.op_class::FloatAdd       28912636     10.54%     65.14% # Class of executed instruction
system.switch_cpus7.op_class::FloatCmp        4221935      1.54%     66.68% # Class of executed instruction
system.switch_cpus7.op_class::FloatCvt              0      0.00%     66.68% # Class of executed instruction
system.switch_cpus7.op_class::FloatMult      14833695      5.41%     72.08% # Class of executed instruction
system.switch_cpus7.op_class::FloatDiv         971730      0.35%     72.44% # Class of executed instruction
system.switch_cpus7.op_class::FloatSqrt        226635      0.08%     72.52% # Class of executed instruction
system.switch_cpus7.op_class::SimdAdd               0      0.00%     72.52% # Class of executed instruction
system.switch_cpus7.op_class::SimdAddAcc            0      0.00%     72.52% # Class of executed instruction
system.switch_cpus7.op_class::SimdAlu               0      0.00%     72.52% # Class of executed instruction
system.switch_cpus7.op_class::SimdCmp               0      0.00%     72.52% # Class of executed instruction
system.switch_cpus7.op_class::SimdCvt               0      0.00%     72.52% # Class of executed instruction
system.switch_cpus7.op_class::SimdMisc              0      0.00%     72.52% # Class of executed instruction
system.switch_cpus7.op_class::SimdMult              0      0.00%     72.52% # Class of executed instruction
system.switch_cpus7.op_class::SimdMultAcc            0      0.00%     72.52% # Class of executed instruction
system.switch_cpus7.op_class::SimdShift             0      0.00%     72.52% # Class of executed instruction
system.switch_cpus7.op_class::SimdShiftAcc            0      0.00%     72.52% # Class of executed instruction
system.switch_cpus7.op_class::SimdSqrt              0      0.00%     72.52% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAdd            0      0.00%     72.52% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAlu            0      0.00%     72.52% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCmp            0      0.00%     72.52% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCvt            0      0.00%     72.52% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatDiv            0      0.00%     72.52% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMisc            0      0.00%     72.52% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMult            0      0.00%     72.52% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMultAcc            0      0.00%     72.52% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatSqrt            0      0.00%     72.52% # Class of executed instruction
system.switch_cpus7.op_class::MemRead        61793630     22.53%     95.05% # Class of executed instruction
system.switch_cpus7.op_class::MemWrite       13214106      4.82%     99.86% # Class of executed instruction
system.switch_cpus7.op_class::IprAccess        372128      0.14%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::total         274304935                       # Class of executed instruction
system.system_bus.trans_dist::ReadResp         626586                       # Transaction distribution
system.system_bus.trans_dist::WriteReq            896                       # Transaction distribution
system.system_bus.trans_dist::WriteResp           896                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty       354648                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict       389066                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq        43052                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq        29029                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp        38568                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq        175556                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp       169352                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq       626586                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side      2190518                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total      2190518                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side       263717                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total       263717                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total            2454235                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side     65495616                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total     65495616                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side      8149056                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total      8149056                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total            73644672                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                      2462162                       # Total snoops (count)
system.system_bus.snoop_fanout::samples       4001563                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.595450                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.490805                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1             1618833     40.46%     40.46% # Request fanout histogram
system.system_bus.snoop_fanout::2             2382730     59.54%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total         4001563                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.053723                       # Number of seconds simulated
sim_ticks                                 53723285500                       # Number of ticks simulated
final_tick                               2544370087000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               37733497                       # Simulator instruction rate (inst/s)
host_op_rate                                 37733483                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              777937191                       # Simulator tick rate (ticks/s)
host_mem_usage                                 782044                       # Number of bytes of host memory used
host_seconds                                    69.06                       # Real time elapsed on the host
sim_insts                                  2605822225                       # Number of instructions simulated
sim_ops                                    2605822225                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus0.inst         9664                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus0.data         7680                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.inst          192                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.data         2112                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.inst       476736                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.data      1025600                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.inst        36224                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.data        20608                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus4.inst       112256                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus4.data        78528                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus5.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus5.data         1024                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus6.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus6.data          960                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus7.inst         3008                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus7.data         2624                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total           1779520                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus0.inst         9664                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus1.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus2.inst       476736                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus3.inst        36224                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus4.inst       112256                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus5.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus6.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus7.inst         3008                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total       640384                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks       682816                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total         682816                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus0.inst          151                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus0.data          120                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.data           33                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.inst         7449                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.data        16025                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.inst          566                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.data          322                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus4.inst         1754                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus4.data         1227                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus5.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus5.data           16                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus6.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus6.data           15                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus7.inst           47                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus7.data           41                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total              27805                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks        10669                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total             10669                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus0.inst       179885                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus0.data       142955                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.inst         3574                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.data        39313                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.inst      8873917                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.data     19090418                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.inst       674270                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.data       383595                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus4.inst      2089522                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus4.data      1461713                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus5.inst        19061                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus5.data        19061                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus6.inst        23826                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus6.data        17869                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus7.inst        55991                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus7.data        48843                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             33123812                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus0.inst       179885                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus1.inst         3574                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus2.inst      8873917                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus3.inst       674270                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus4.inst      2089522                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus5.inst        19061                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus6.inst        23826                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus7.inst        55991                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total        11920045                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks       12709870                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            12709870                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks       12709870                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.inst       179885                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.data       142955                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.inst         3574                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.data        39313                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.inst      8873917                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.data     19090418                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.inst       674270                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.data       383595                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus4.inst      2089522                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus4.data      1461713                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus5.inst        19061                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus5.data        19061                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus6.inst        23826                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus6.data        17869                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus7.inst        55991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus7.data        48843                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            45833682                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus0.data          640                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.data         1856                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.inst        49792                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.data     12341120                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.data        66304                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus4.inst        11072                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus4.data       510848                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus5.data         1728                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus6.data         2304                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus7.data         1984                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::tsunami.ide        89280                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          13080256                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus2.inst        49792                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus3.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus4.inst        11072                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total        64192                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks     10422400                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       10422400                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus0.data           10                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.data           29                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.inst          778                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.data       192830                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.inst           52                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.data         1036                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus4.inst          173                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus4.data         7982                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus5.data           27                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus6.data           36                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus7.data           31                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::tsunami.ide         1395                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             204379                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks       162850                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            162850                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus0.data        11913                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.data        34547                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.inst       926823                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.data    229716405                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.inst        61947                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.data      1234176                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus4.inst       206093                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus4.data      9508875                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus5.data        32165                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus6.data        42886                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus7.data        36930                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::tsunami.ide        1661849                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            243474610                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus2.inst       926823                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus3.inst        61947                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus4.inst       206093                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total         1194864                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks      194001538                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           194001538                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks      194001538                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.data        11913                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.data        34547                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.inst       926823                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.data    229716405                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.inst        61947                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.data      1234176                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus4.inst       206093                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus4.data      9508875                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus5.data        32165                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus6.data        42886                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus7.data        36930                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::tsunami.ide       1661849                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           437476148                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      59                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      2196                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     704     33.80%     33.80% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                    156      7.49%     41.29% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                     55      2.64%     43.93% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.05%     43.98% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   1167     56.02%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                2083                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      704     43.48%     43.48% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                     156      9.64%     53.12% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                      55      3.40%     56.52% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.06%     56.58% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     703     43.42%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 1619                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             53410064500     99.76%     99.76% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               11700000      0.02%     99.79% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                2695000      0.01%     99.79% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.00%     99.79% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              111640000      0.21%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total         53536264000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.602399                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.777244                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::swpipl                 1659     83.62%     83.62% # number of callpals executed
system.cpu0.kern.callpal::rdps                    113      5.70%     89.31% # number of callpals executed
system.cpu0.kern.callpal::rti                     212     10.69%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  1984                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              212                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements              208                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          482.766138                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             118378                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              672                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           176.157738                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   482.766138                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.942903                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.942903                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          464                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          445                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           201603                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          201603                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        62804                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          62804                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        34594                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         34594                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1444                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1444                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1213                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1213                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        97398                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           97398                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        97398                       # number of overall hits
system.cpu0.dcache.overall_hits::total          97398                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data          236                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          236                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          246                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          246                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data           29                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           29                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           85                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           85                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data          482                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total           482                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data          482                       # number of overall misses
system.cpu0.dcache.overall_misses::total          482                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        63040                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        63040                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        34840                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        34840                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1473                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1473                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1298                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1298                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        97880                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        97880                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        97880                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        97880                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.003744                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.003744                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.007061                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.007061                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.019688                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.019688                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.065485                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.065485                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.004924                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.004924                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.004924                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.004924                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           95                       # number of writebacks
system.cpu0.dcache.writebacks::total               95                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              498                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           39877628                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             1010                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         39482.800000                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           43                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          462                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           623950                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          623950                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       311228                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         311228                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       311228                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          311228                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       311228                       # number of overall hits
system.cpu0.icache.overall_hits::total         311228                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst          498                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          498                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst          498                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           498                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst          498                       # number of overall misses
system.cpu0.icache.overall_misses::total          498                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       311726                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       311726                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       311726                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       311726                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       311726                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       311726                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.001598                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.001598                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.001598                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.001598                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.001598                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.001598                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks          498                       # number of writebacks
system.cpu0.icache.writebacks::total              498                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      56                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       961                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     227     26.67%     26.67% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                     55      6.46%     33.14% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.12%     33.25% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    568     66.75%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 851                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      227     44.60%     44.60% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                      55     10.81%     55.40% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.20%     55.60% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     226     44.40%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  509                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             53505138000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                2695000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               29157500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total         53537155000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.397887                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.598120                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.callpal::swpipl                  739     81.66%     81.66% # number of callpals executed
system.cpu1.kern.callpal::rdps                    110     12.15%     93.81% # number of callpals executed
system.cpu1.kern.callpal::rti                      56      6.19%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   905                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel                0                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 56                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                  0                      
system.cpu1.kern.mode_good::user                    0                      
system.cpu1.kern.mode_good::idle                    0                      
system.cpu1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle             0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu1.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements              207                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          471.603240                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              30627                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs              649                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            47.191063                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   471.603240                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.921100                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.921100                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          442                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          434                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.863281                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            53165                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           53165                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        16743                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          16743                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data         8963                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          8963                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          186                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          186                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          161                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          161                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        25706                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           25706                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        25706                       # number of overall hits
system.cpu1.dcache.overall_hits::total          25706                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data          286                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          286                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           46                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           46                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           15                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           15                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           21                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           21                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data          332                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           332                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data          332                       # number of overall misses
system.cpu1.dcache.overall_misses::total          332                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        17029                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        17029                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data         9009                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total         9009                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          201                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          201                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          182                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          182                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        26038                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        26038                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        26038                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        26038                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.016795                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.016795                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.005106                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.005106                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.074627                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.074627                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.115385                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.115385                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.012751                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.012751                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.012751                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.012751                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks           50                       # number of writebacks
system.cpu1.dcache.writebacks::total               50                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements              286                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           26424684                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              798                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         33113.639098                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst            4                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst          508                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.007812                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.992188                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          494                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           150640                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          150640                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst        74891                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          74891                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst        74891                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           74891                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst        74891                       # number of overall hits
system.cpu1.icache.overall_hits::total          74891                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst          286                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          286                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst          286                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           286                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst          286                       # number of overall misses
system.cpu1.icache.overall_misses::total          286                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst        75177                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        75177                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst        75177                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        75177                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst        75177                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        75177                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.003804                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003804                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.003804                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003804                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.003804                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003804                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks          286                       # number of writebacks
system.cpu1.icache.writebacks::total              286                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      18                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                     14115                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    4422     46.55%     46.55% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                      5      0.05%     46.60% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                     55      0.58%     47.18% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.01%     47.19% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   5016     52.81%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                9499                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     4422     49.66%     49.66% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                       5      0.06%     49.72% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                      55      0.62%     50.34% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.01%     50.35% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    4421     49.65%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 8904                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0             52869206000     98.79%     98.79% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                 357500      0.00%     98.79% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                2695000      0.01%     98.80% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 164500      0.00%     98.80% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31              643026500      1.20%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total         53515449500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.881380                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.937362                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::2                         1      0.56%      0.56% # number of syscalls executed
system.cpu2.kern.syscall::3                         1      0.56%      1.12% # number of syscalls executed
system.cpu2.kern.syscall::4                         6      3.35%      4.47% # number of syscalls executed
system.cpu2.kern.syscall::6                         1      0.56%      5.03% # number of syscalls executed
system.cpu2.kern.syscall::17                        1      0.56%      5.59% # number of syscalls executed
system.cpu2.kern.syscall::19                        1      0.56%      6.15% # number of syscalls executed
system.cpu2.kern.syscall::45                        1      0.56%      6.70% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      0.56%      7.26% # number of syscalls executed
system.cpu2.kern.syscall::71                        1      0.56%      7.82% # number of syscalls executed
system.cpu2.kern.syscall::73                        5      2.79%     10.61% # number of syscalls executed
system.cpu2.kern.syscall::121                     160     89.39%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                   179                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    1      0.01%      0.01% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   40      0.37%      0.38% # number of callpals executed
system.cpu2.kern.callpal::tbi                       2      0.02%      0.40% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 9167     84.68%     85.08% # number of callpals executed
system.cpu2.kern.callpal::rdps                    778      7.19%     92.27% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     1      0.01%     92.28% # number of callpals executed
system.cpu2.kern.callpal::rti                     271      2.50%     94.78% # number of callpals executed
system.cpu2.kern.callpal::callsys                 188      1.74%     96.52% # number of callpals executed
system.cpu2.kern.callpal::imb                       5      0.05%     96.56% # number of callpals executed
system.cpu2.kern.callpal::rdunique                372      3.44%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                 10825                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              312                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                262                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                263                      
system.cpu2.kern.mode_good::user                  262                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.842949                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.914634                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel        2190131500      4.10%      4.10% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user         51255259500     95.90%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      40                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements           266427                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          511.326870                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           36067175                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           266834                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           135.167089                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   511.326870                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.998685                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.998685                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          407                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          407                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.794922                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         72916926                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        72916926                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     21938413                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       21938413                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data     13942220                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      13942220                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        88183                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        88183                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        89371                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        89371                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     35880633                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        35880633                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     35880633                       # number of overall hits
system.cpu2.dcache.overall_hits::total       35880633                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       229352                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       229352                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data        36106                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        36106                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data         1410                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1410                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data           52                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           52                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       265458                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        265458                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       265458                       # number of overall misses
system.cpu2.dcache.overall_misses::total       265458                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     22167765                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     22167765                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     13978326                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     13978326                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        89593                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        89593                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        89423                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        89423                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     36146091                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     36146091                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     36146091                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     36146091                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010346                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010346                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.002583                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.002583                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.015738                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.015738                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.000582                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.000582                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007344                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007344                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007344                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007344                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks       199448                       # number of writebacks
system.cpu2.dcache.writebacks::total           199448                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements            56836                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.999806                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          120045389                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            57348                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          2093.279434                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.999806                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     1.000000                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        213783633                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       213783633                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst    106806555                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      106806555                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst    106806555                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       106806555                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst    106806555                       # number of overall hits
system.cpu2.icache.overall_hits::total      106806555                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst        56841                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        56841                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst        56841                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         56841                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst        56841                       # number of overall misses
system.cpu2.icache.overall_misses::total        56841                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst    106863396                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    106863396                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst    106863396                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    106863396                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst    106863396                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    106863396                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000532                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000532                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000532                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000532                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000532                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000532                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks        56836                       # number of writebacks
system.cpu2.icache.writebacks::total            56836                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      57                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      1763                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     331     30.96%     30.96% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                     55      5.14%     36.11% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      2      0.19%     36.30% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    681     63.70%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                1069                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      331     46.16%     46.16% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                      55      7.67%     53.84% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       2      0.28%     54.11% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     329     45.89%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  717                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0             53495115500     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                2695000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 330500      0.00%     99.93% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               36236000      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total         53534377000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.483113                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.670720                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu3.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     3                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    1      0.08%      0.08% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   58      4.85%      4.93% # number of callpals executed
system.cpu3.kern.callpal::tbi                       4      0.33%      5.27% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  888     74.25%     79.52% # number of callpals executed
system.cpu3.kern.callpal::rdps                    111      9.28%     88.80% # number of callpals executed
system.cpu3.kern.callpal::rti                     124     10.37%     99.16% # number of callpals executed
system.cpu3.kern.callpal::callsys                   9      0.75%     99.92% # number of callpals executed
system.cpu3.kern.callpal::imb                       1      0.08%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                  1196                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              182                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 67                      
system.cpu3.kern.mode_good::user                   67                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.368132                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.538153                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel       53508240500     99.98%     99.98% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user             8186500      0.02%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements             2294                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          470.675941                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs              66653                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             2700                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            24.686296                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   470.675941                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.919289                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.919289                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          406                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          403                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.792969                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           133720                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          133720                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        39661                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          39661                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        21932                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         21932                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          656                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          656                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          657                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          657                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data        61593                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           61593                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data        61593                       # number of overall hits
system.cpu3.dcache.overall_hits::total          61593                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1848                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1848                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          728                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          728                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data           55                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           55                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           35                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           35                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         2576                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          2576                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         2576                       # number of overall misses
system.cpu3.dcache.overall_misses::total         2576                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        41509                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        41509                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        22660                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        22660                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          711                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          711                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          692                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          692                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data        64169                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        64169                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data        64169                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        64169                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.044520                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.044520                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.032127                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.032127                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.077356                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.077356                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.050578                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.050578                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.040144                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.040144                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.040144                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.040144                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1090                       # number of writebacks
system.cpu3.dcache.writebacks::total             1090                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             1587                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           30462580                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2099                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         14512.901382                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst     5.995107                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   506.004893                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.011709                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.988291                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          453                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           59                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           432821                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          432821                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       214030                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         214030                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       214030                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          214030                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       214030                       # number of overall hits
system.cpu3.icache.overall_hits::total         214030                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         1587                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         1587                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         1587                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          1587                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         1587                       # number of overall misses
system.cpu3.icache.overall_misses::total         1587                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       215617                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       215617                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       215617                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       215617                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       215617                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       215617                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.007360                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.007360                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.007360                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.007360                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.007360                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.007360                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         1587                       # number of writebacks
system.cpu3.icache.writebacks::total             1587                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.fetch_hits                          0                       # ITB hits
system.cpu4.dtb.fetch_misses                        0                       # ITB misses
system.cpu4.dtb.fetch_acv                           0                       # ITB acv
system.cpu4.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.read_acv                            0                       # DTB read access violations
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.write_acv                           0                       # DTB write access violations
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.data_hits                           0                       # DTB hits
system.cpu4.dtb.data_misses                         0                       # DTB misses
system.cpu4.dtb.data_acv                            0                       # DTB access violations
system.cpu4.dtb.data_accesses                       0                       # DTB accesses
system.cpu4.itb.fetch_hits                          0                       # ITB hits
system.cpu4.itb.fetch_misses                        0                       # ITB misses
system.cpu4.itb.fetch_acv                           0                       # ITB acv
system.cpu4.itb.fetch_accesses                      0                       # ITB accesses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.read_acv                            0                       # DTB read access violations
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.write_acv                           0                       # DTB write access violations
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.data_hits                           0                       # DTB hits
system.cpu4.itb.data_misses                         0                       # DTB misses
system.cpu4.itb.data_acv                            0                       # DTB access violations
system.cpu4.itb.data_accesses                       0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                      55                       # number of quiesce instructions executed
system.cpu4.kern.inst.hwrei                      2176                       # number of hwrei instructions executed
system.cpu4.kern.ipl_count::0                     479     35.40%     35.40% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::22                     55      4.07%     39.47% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::30                      1      0.07%     39.54% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::31                    818     60.46%    100.00% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::total                1353                       # number of times we switched to this ipl
system.cpu4.kern.ipl_good::0                      477     47.27%     47.27% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::22                      55      5.45%     52.73% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::30                       1      0.10%     52.82% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::31                     476     47.18%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::total                 1009                       # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_ticks::0             53699920000     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::22                2695000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::30                 112000      0.00%     99.92% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::31               40873500      0.08%    100.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::total         53743600500                       # number of cycles we spent at this ipl
system.cpu4.kern.ipl_used::0                 0.995825                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::31                0.581907                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::total             0.745750                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu4.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu4.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu4.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu4.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu4.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu4.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu4.kern.syscall::total                    12                       # number of syscalls executed
system.cpu4.kern.callpal::wripir                    7      0.47%      0.47% # number of callpals executed
system.cpu4.kern.callpal::swpctx                   53      3.57%      4.04% # number of callpals executed
system.cpu4.kern.callpal::swpipl                 1142     76.85%     80.89% # number of callpals executed
system.cpu4.kern.callpal::rdps                    111      7.47%     88.36% # number of callpals executed
system.cpu4.kern.callpal::wrusp                     1      0.07%     88.43% # number of callpals executed
system.cpu4.kern.callpal::rti                     155     10.43%     98.86% # number of callpals executed
system.cpu4.kern.callpal::callsys                  15      1.01%     99.87% # number of callpals executed
system.cpu4.kern.callpal::imb                       2      0.13%    100.00% # number of callpals executed
system.cpu4.kern.callpal::total                  1486                       # number of callpals executed
system.cpu4.kern.mode_switch::kernel              207                       # number of protection mode switches
system.cpu4.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu4.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu4.kern.mode_good::kernel                 96                      
system.cpu4.kern.mode_good::user                   97                      
system.cpu4.kern.mode_good::idle                    0                      
system.cpu4.kern.mode_switch_good::kernel     0.463768                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::total     0.634868                       # fraction of useful protection mode switches
system.cpu4.kern.mode_ticks::kernel       53672821500     99.86%     99.86% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::user            75501500      0.14%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.dcache.tags.replacements            12896                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          463.687245                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs             193019                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs            13408                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            14.395808                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data   463.687245                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.905639                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.905639                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0          454                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1           57                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses           412022                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses          412022                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        93686                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          93686                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        89762                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         89762                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         1329                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         1329                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         1351                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         1351                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       183448                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          183448                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       183448                       # number of overall hits
system.cpu4.dcache.overall_hits::total         183448                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         6062                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         6062                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data         7009                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         7009                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::switch_cpus4.data          150                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total          150                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::switch_cpus4.data          104                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total          104                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        13071                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         13071                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        13071                       # number of overall misses
system.cpu4.dcache.overall_misses::total        13071                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data        99748                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        99748                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        96771                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        96771                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         1479                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         1479                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         1455                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         1455                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       196519                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       196519                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       196519                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       196519                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.060773                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.060773                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.072429                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.072429                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::switch_cpus4.data     0.101420                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.101420                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::switch_cpus4.data     0.071478                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.071478                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.066513                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.066513                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.066513                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.066513                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         8327                       # number of writebacks
system.cpu4.dcache.writebacks::total             8327                       # number of writebacks
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements             4792                       # number of replacements
system.cpu4.icache.tags.tagsinuse          511.999104                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs           45663078                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs             5303                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs          8610.801056                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst   511.999104                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst     0.999998                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::1          124                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2          326                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses          1068677                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses         1068677                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       527149                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         527149                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       527149                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          527149                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       527149                       # number of overall hits
system.cpu4.icache.overall_hits::total         527149                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst         4793                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total         4793                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst         4793                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total          4793                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst         4793                       # number of overall misses
system.cpu4.icache.overall_misses::total         4793                       # number of overall misses
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       531942                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       531942                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       531942                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       531942                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       531942                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       531942                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.009010                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.009010                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.009010                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.009010                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.009010                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.009010                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.writebacks::writebacks         4792                       # number of writebacks
system.cpu4.icache.writebacks::total             4792                       # number of writebacks
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.fetch_hits                          0                       # ITB hits
system.cpu5.dtb.fetch_misses                        0                       # ITB misses
system.cpu5.dtb.fetch_acv                           0                       # ITB acv
system.cpu5.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.read_acv                            0                       # DTB read access violations
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.write_acv                           0                       # DTB write access violations
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.data_hits                           0                       # DTB hits
system.cpu5.dtb.data_misses                         0                       # DTB misses
system.cpu5.dtb.data_acv                            0                       # DTB access violations
system.cpu5.dtb.data_accesses                       0                       # DTB accesses
system.cpu5.itb.fetch_hits                          0                       # ITB hits
system.cpu5.itb.fetch_misses                        0                       # ITB misses
system.cpu5.itb.fetch_acv                           0                       # ITB acv
system.cpu5.itb.fetch_accesses                      0                       # ITB accesses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.read_acv                            0                       # DTB read access violations
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.write_acv                           0                       # DTB write access violations
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.data_hits                           0                       # DTB hits
system.cpu5.itb.data_misses                         0                       # DTB misses
system.cpu5.itb.data_acv                            0                       # DTB access violations
system.cpu5.itb.data_accesses                       0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                      56                       # number of quiesce instructions executed
system.cpu5.kern.inst.hwrei                       961                       # number of hwrei instructions executed
system.cpu5.kern.ipl_count::0                     227     26.67%     26.67% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::22                     55      6.46%     33.14% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::30                      1      0.12%     33.25% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::31                    568     66.75%    100.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::total                 851                       # number of times we switched to this ipl
system.cpu5.kern.ipl_good::0                      227     44.60%     44.60% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::22                      55     10.81%     55.40% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::30                       1      0.20%     55.60% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::31                     226     44.40%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::total                  509                       # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_ticks::0             53503486500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::22                2695000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::30                 164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::31               28828500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::total         53535174500                       # number of cycles we spent at this ipl
system.cpu5.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::31                0.397887                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::total             0.598120                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.callpal::swpipl                  739     81.66%     81.66% # number of callpals executed
system.cpu5.kern.callpal::rdps                    110     12.15%     93.81% # number of callpals executed
system.cpu5.kern.callpal::rti                      56      6.19%    100.00% # number of callpals executed
system.cpu5.kern.callpal::total                   905                       # number of callpals executed
system.cpu5.kern.mode_switch::kernel               56                       # number of protection mode switches
system.cpu5.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu5.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu5.kern.mode_good::kernel                  0                      
system.cpu5.kern.mode_good::user                    0                      
system.cpu5.kern.mode_good::idle                    0                      
system.cpu5.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu5.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu5.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.dcache.tags.replacements              373                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          460.694739                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs              29692                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs              815                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            36.431902                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data   460.694739                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.899794                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.899794                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          442                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4          432                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.863281                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses            52779                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses           52779                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data        16332                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          16332                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data         8966                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total          8966                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          133                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          133                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          160                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          160                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data        25298                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total           25298                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data        25298                       # number of overall hits
system.cpu5.dcache.overall_hits::total          25298                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data          409                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total          409                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           51                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           51                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::switch_cpus5.data           67                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total           67                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::switch_cpus5.data           22                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total           22                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data          460                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total           460                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data          460                       # number of overall misses
system.cpu5.dcache.overall_misses::total          460                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data        16741                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        16741                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data         9017                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total         9017                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          200                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          200                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          182                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          182                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data        25758                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total        25758                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data        25758                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total        25758                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.024431                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.024431                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.005656                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.005656                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::switch_cpus5.data     0.335000                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.335000                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::switch_cpus5.data     0.120879                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.120879                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.017859                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.017859                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.017859                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.017859                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          104                       # number of writebacks
system.cpu5.dcache.writebacks::total              104                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements              291                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs           24704915                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs              803                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs         30765.772105                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst    19.021027                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst   492.978973                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.037150                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst     0.962850                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          494                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses           149569                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses          149569                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst        74348                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total          74348                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst        74348                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total           74348                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst        74348                       # number of overall hits
system.cpu5.icache.overall_hits::total          74348                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst          291                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total          291                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst          291                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total           291                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst          291                       # number of overall misses
system.cpu5.icache.overall_misses::total          291                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst        74639                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total        74639                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst        74639                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total        74639                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst        74639                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total        74639                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.003899                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.003899                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.003899                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.003899                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.003899                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.003899                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.writebacks::writebacks          291                       # number of writebacks
system.cpu5.icache.writebacks::total              291                       # number of writebacks
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.fetch_hits                          0                       # ITB hits
system.cpu6.dtb.fetch_misses                        0                       # ITB misses
system.cpu6.dtb.fetch_acv                           0                       # ITB acv
system.cpu6.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.read_acv                            0                       # DTB read access violations
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.write_acv                           0                       # DTB write access violations
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.data_hits                           0                       # DTB hits
system.cpu6.dtb.data_misses                         0                       # DTB misses
system.cpu6.dtb.data_acv                            0                       # DTB access violations
system.cpu6.dtb.data_accesses                       0                       # DTB accesses
system.cpu6.itb.fetch_hits                          0                       # ITB hits
system.cpu6.itb.fetch_misses                        0                       # ITB misses
system.cpu6.itb.fetch_acv                           0                       # ITB acv
system.cpu6.itb.fetch_accesses                      0                       # ITB accesses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.read_acv                            0                       # DTB read access violations
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.write_acv                           0                       # DTB write access violations
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.data_hits                           0                       # DTB hits
system.cpu6.itb.data_misses                         0                       # DTB misses
system.cpu6.itb.data_acv                            0                       # DTB access violations
system.cpu6.itb.data_accesses                       0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                      56                       # number of quiesce instructions executed
system.cpu6.kern.inst.hwrei                       973                       # number of hwrei instructions executed
system.cpu6.kern.ipl_count::0                     227     26.30%     26.30% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::22                     55      6.37%     32.68% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::30                      1      0.12%     32.79% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::31                    580     67.21%    100.00% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::total                 863                       # number of times we switched to this ipl
system.cpu6.kern.ipl_good::0                      227     44.60%     44.60% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::22                      55     10.81%     55.40% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::30                       1      0.20%     55.60% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::31                     226     44.40%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::total                  509                       # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_ticks::0             53505705500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::22                2695000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::30                 164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::31               28857500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::total         53537422500                       # number of cycles we spent at this ipl
system.cpu6.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::31                0.389655                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::total             0.589803                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.callpal::swpipl                  751     81.90%     81.90% # number of callpals executed
system.cpu6.kern.callpal::rdps                    110     12.00%     93.89% # number of callpals executed
system.cpu6.kern.callpal::rti                      56      6.11%    100.00% # number of callpals executed
system.cpu6.kern.callpal::total                   917                       # number of callpals executed
system.cpu6.kern.mode_switch::kernel               56                       # number of protection mode switches
system.cpu6.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu6.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu6.kern.mode_good::kernel                  0                      
system.cpu6.kern.mode_good::user                    0                      
system.cpu6.kern.mode_good::idle                    0                      
system.cpu6.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu6.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu6.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.dcache.tags.replacements              380                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          468.369062                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs              33748                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs              800                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            42.185000                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data   468.369062                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.914783                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.914783                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          420                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          404                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.820312                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses            60106                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses           60106                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        18828                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          18828                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        10001                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         10001                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          183                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          183                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          165                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          165                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data        28829                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total           28829                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data        28829                       # number of overall hits
system.cpu6.dcache.overall_hits::total          28829                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data          503                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total          503                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           58                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           58                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::switch_cpus6.data           17                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total           17                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::switch_cpus6.data           17                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total           17                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data          561                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total           561                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data          561                       # number of overall misses
system.cpu6.dcache.overall_misses::total          561                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data        19331                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        19331                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        10059                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        10059                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          200                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          200                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          182                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          182                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data        29390                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total        29390                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data        29390                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total        29390                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.026020                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.026020                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.005766                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.005766                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::switch_cpus6.data     0.085000                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.085000                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::switch_cpus6.data     0.093407                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.093407                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.019088                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.019088                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.019088                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.019088                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks           84                       # number of writebacks
system.cpu6.dcache.writebacks::total               84                       # number of writebacks
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements              422                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs           25309453                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs              934                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs         27097.915418                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst          512                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          482                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses           177948                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses          177948                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst        88341                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total          88341                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst        88341                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total           88341                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst        88341                       # number of overall hits
system.cpu6.icache.overall_hits::total          88341                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst          422                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total          422                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst          422                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total           422                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst          422                       # number of overall misses
system.cpu6.icache.overall_misses::total          422                       # number of overall misses
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst        88763                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total        88763                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst        88763                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total        88763                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst        88763                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total        88763                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.004754                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.004754                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.004754                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.004754                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.004754                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.004754                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.writebacks::writebacks          422                       # number of writebacks
system.cpu6.icache.writebacks::total              422                       # number of writebacks
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.fetch_hits                          0                       # ITB hits
system.cpu7.dtb.fetch_misses                        0                       # ITB misses
system.cpu7.dtb.fetch_acv                           0                       # ITB acv
system.cpu7.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.read_acv                            0                       # DTB read access violations
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.write_acv                           0                       # DTB write access violations
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.data_hits                           0                       # DTB hits
system.cpu7.dtb.data_misses                         0                       # DTB misses
system.cpu7.dtb.data_acv                            0                       # DTB access violations
system.cpu7.dtb.data_accesses                       0                       # DTB accesses
system.cpu7.itb.fetch_hits                          0                       # ITB hits
system.cpu7.itb.fetch_misses                        0                       # ITB misses
system.cpu7.itb.fetch_acv                           0                       # ITB acv
system.cpu7.itb.fetch_accesses                      0                       # ITB accesses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.read_acv                            0                       # DTB read access violations
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.write_acv                           0                       # DTB write access violations
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.data_hits                           0                       # DTB hits
system.cpu7.itb.data_misses                         0                       # DTB misses
system.cpu7.itb.data_acv                            0                       # DTB access violations
system.cpu7.itb.data_accesses                       0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                      56                       # number of quiesce instructions executed
system.cpu7.kern.inst.hwrei                       963                       # number of hwrei instructions executed
system.cpu7.kern.ipl_count::0                     227     26.61%     26.61% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::22                     55      6.45%     33.06% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::30                      2      0.23%     33.29% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::31                    569     66.71%    100.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::total                 853                       # number of times we switched to this ipl
system.cpu7.kern.ipl_good::0                      227     44.42%     44.42% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::22                      55     10.76%     55.19% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::30                       2      0.39%     55.58% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::31                     227     44.42%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::total                  511                       # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_ticks::0             53505434500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::22                2695000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::30                 195000      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::31               28611500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::total         53536936000                       # number of cycles we spent at this ipl
system.cpu7.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::31                0.398946                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::total             0.599062                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.callpal::swpipl                  741     81.70%     81.70% # number of callpals executed
system.cpu7.kern.callpal::rdps                    110     12.13%     93.83% # number of callpals executed
system.cpu7.kern.callpal::rti                      56      6.17%    100.00% # number of callpals executed
system.cpu7.kern.callpal::total                   907                       # number of callpals executed
system.cpu7.kern.mode_switch::kernel               56                       # number of protection mode switches
system.cpu7.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu7.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu7.kern.mode_good::kernel                  0                      
system.cpu7.kern.mode_good::user                    0                      
system.cpu7.kern.mode_good::idle                    0                      
system.cpu7.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu7.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           1                       # Percentage of idle cycles
system.cpu7.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu7.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu7.op_class::IntMult                       0                       # Class of executed instruction
system.cpu7.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu7.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu7.op_class::MemRead                       0                       # Class of executed instruction
system.cpu7.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu7.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu7.op_class::total                         0                       # Class of executed instruction
system.cpu7.dcache.tags.replacements              216                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          469.794669                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs              40641                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs              670                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            60.658209                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data   469.794669                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.917568                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.917568                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          454                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          439                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.886719                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses            52341                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses           52341                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data        16290                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total          16290                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data         8973                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total          8973                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          191                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          191                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          163                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          163                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data        25263                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total           25263                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data        25263                       # number of overall hits
system.cpu7.dcache.overall_hits::total          25263                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data          306                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total          306                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           49                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           49                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::switch_cpus7.data           10                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total           10                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::switch_cpus7.data           20                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total           20                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data          355                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total           355                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data          355                       # number of overall misses
system.cpu7.dcache.overall_misses::total          355                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data        16596                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total        16596                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data         9022                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total         9022                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          201                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          201                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          183                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          183                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data        25618                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total        25618                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data        25618                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total        25618                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.018438                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.018438                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.005431                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.005431                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::switch_cpus7.data     0.049751                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.049751                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::switch_cpus7.data     0.109290                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.109290                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.013857                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.013857                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.013857                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.013857                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks           58                       # number of writebacks
system.cpu7.dcache.writebacks::total               58                       # number of writebacks
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements              282                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 511                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs           27561273                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs              793                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs         34755.703657                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst    21.067896                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_blocks::switch_cpus7.inst   489.932104                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.041148                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::switch_cpus7.inst     0.956899                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.998047                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          491                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses           149022                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses          149022                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst        74088                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total          74088                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst        74088                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total           74088                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst        74088                       # number of overall hits
system.cpu7.icache.overall_hits::total          74088                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst          282                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total          282                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst          282                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total           282                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst          282                       # number of overall misses
system.cpu7.icache.overall_misses::total          282                       # number of overall misses
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst        74370                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total        74370                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst        74370                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total        74370                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst        74370                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total        74370                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.003792                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.003792                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.003792                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.003792                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.003792                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.003792                       # miss rate for overall accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.writebacks::writebacks          282                       # number of writebacks
system.cpu7.icache.writebacks::total              282                       # number of writebacks
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   9                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                    90112                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         13                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  997                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 997                       # Transaction distribution
system.iobus.trans_dist::WriteReq                2585                       # Transaction distribution
system.iobus.trans_dist::WriteResp               2585                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1258                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio         1248                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1572                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          240                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         4334                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side         2830                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total         2830                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    7164                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         5032                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           64                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1716                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          786                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          135                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         7733                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        90168                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        90168                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    97901                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                 1415                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 1431                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                12735                       # Number of tag accesses
system.iocache.tags.data_accesses               12735                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide            7                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                7                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide         1408                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total         1408                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide            7                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 7                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide            7                       # number of overall misses
system.iocache.overall_misses::total                7                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide            7                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              7                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide         1408                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total         1408                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide            7                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               7                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide            7                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              7                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks            1408                       # number of writebacks
system.iocache.writebacks::total                 1408                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests        658105                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests       316576                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests        28527                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops          350978                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops       347560                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops         3418                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadReq                 990                       # Transaction distribution
system.l2bus0.trans_dist::ReadResp             293433                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq                946                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp               946                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty       200683                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean        50379                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict            61555                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq              445                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq            193                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp             638                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq             36681                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp            36681                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq          59212                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq        233231                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu0.icache.mem_side::system.l2cache0.cpu_side         1127                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side         4606                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.icache.mem_side::system.l2cache0.cpu_side          617                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side          927                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu2.icache.mem_side::system.l2cache0.cpu_side       163260                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu2.dcache.mem_side::system.l2cache0.cpu_side       794362                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu3.icache.mem_side::system.l2cache0.cpu_side         3799                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu3.dcache.mem_side::system.l2cache0.cpu_side         7315                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total                 976013                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.icache.mem_side::system.l2cache0.cpu_side        40256                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side        29539                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.icache.mem_side::system.l2cache0.cpu_side        21184                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side        24320                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu2.icache.mem_side::system.l2cache0.cpu_side      6810816                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu2.dcache.mem_side::system.l2cache0.cpu_side     29835018                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu3.icache.mem_side::system.l2cache0.cpu_side       141568                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu3.dcache.mem_side::system.l2cache0.cpu_side       235088                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total                37137789                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                           912474                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples           1572160                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.276572                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            0.543712                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                 1188817     75.62%     75.62% # Request fanout histogram
system.l2bus0.snoop_fanout::1                  355033     22.58%     98.20% # Request fanout histogram
system.l2bus0.snoop_fanout::2                    5618      0.36%     98.56% # Request fanout histogram
system.l2bus0.snoop_fanout::3                   22222      1.41%     99.97% # Request fanout histogram
system.l2bus0.snoop_fanout::4                     470      0.03%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::6                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::7                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::8                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               4                       # Request fanout histogram
system.l2bus0.snoop_fanout::total             1572160                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests         40294                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests        17930                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests         4786                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops           10952                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops         7431                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops         3521                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadResp              13312                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq                231                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp               231                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty         8573                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean         4006                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict             4349                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq              177                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq            163                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp             340                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq              6990                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp             6990                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq           5788                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq          7524                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu4.icache.mem_side::system.l2cache1.cpu_side        13390                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu4.dcache.mem_side::system.l2cache1.cpu_side        39123                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu5.icache.mem_side::system.l2cache1.cpu_side          586                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu5.dcache.mem_side::system.l2cache1.cpu_side         1402                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu6.icache.mem_side::system.l2cache1.cpu_side          895                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu6.dcache.mem_side::system.l2cache1.cpu_side         1490                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu7.icache.mem_side::system.l2cache1.cpu_side          711                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu7.dcache.mem_side::system.l2cache1.cpu_side         1077                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total                  58674                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu4.icache.mem_side::system.l2cache1.cpu_side       550208                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu4.dcache.mem_side::system.l2cache1.cpu_side      1372856                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu5.icache.mem_side::system.l2cache1.cpu_side        18880                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu5.dcache.mem_side::system.l2cache1.cpu_side        39040                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu6.icache.mem_side::system.l2cache1.cpu_side        30272                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu6.dcache.mem_side::system.l2cache1.cpu_side        41792                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu7.icache.mem_side::system.l2cache1.cpu_side        27456                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu7.dcache.mem_side::system.l2cache1.cpu_side        25728                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total                 2106232                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                           465084                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples            504907                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.064863                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.410741                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                  488383     96.73%     96.73% # Request fanout histogram
system.l2bus1.snoop_fanout::1                    8850      1.75%     98.48% # Request fanout histogram
system.l2bus1.snoop_fanout::2                    1622      0.32%     98.80% # Request fanout histogram
system.l2bus1.snoop_fanout::3                    3552      0.70%     99.50% # Request fanout histogram
system.l2bus1.snoop_fanout::4                    2500      0.50%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::6                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::7                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::8                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               4                       # Request fanout histogram
system.l2bus1.snoop_fanout::total              504907                       # Request fanout histogram
system.l2cache0.tags.replacements              223816                       # number of replacements
system.l2cache0.tags.tagsinuse            3979.994734                       # Cycle average of tags in use
system.l2cache0.tags.total_refs                381192                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs              226745                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs                1.681148                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks  1231.804010                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.inst    12.826637                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.data     8.527562                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.inst     3.060230                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.data     8.466258                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus2.inst   369.255202                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus2.data  2312.849736                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus3.inst    17.607473                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus3.data    15.597626                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.300733                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.inst     0.003132                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.data     0.002082                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.inst     0.000747                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.data     0.002067                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus2.inst     0.090150                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus2.data     0.564661                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus3.inst     0.004299                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus3.data     0.003808                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.971678                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024         2929                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2         2914                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.715088                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses             5386162                       # Number of tag accesses
system.l2cache0.tags.data_accesses            5386162                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks       200683                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total       200683                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks        50379                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total        50379                       # number of WritebackClean hits
system.l2cache0.UpgradeReq_hits::switch_cpus0.data            2                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus2.data           59                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus3.data            4                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::total             65                       # number of UpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus0.data            1                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus2.data            3                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::total            4                       # number of SCUpgradeReq hits
system.l2cache0.ReadExReq_hits::switch_cpus0.data            1                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus2.data        11604                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus3.data           91                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total           11696                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus0.inst          347                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus1.inst          283                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus2.inst        48614                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus3.inst          969                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total        50213                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus0.data           98                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus1.data          175                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus2.data        42539                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus3.data          929                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total        43741                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus0.inst          347                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus0.data           99                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.inst          283                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.data          175                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus2.inst        48614                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus2.data        54143                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus3.inst          969                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus3.data         1020                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total             105650                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus0.inst          347                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus0.data           99                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.inst          283                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.data          175                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus2.inst        48614                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus2.data        54143                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus3.inst          969                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus3.data         1020                       # number of overall hits
system.l2cache0.overall_hits::total            105650                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus0.data          195                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus1.data           21                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus2.data           60                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus3.data           36                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total          312                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus0.data           69                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus1.data           12                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus2.data           18                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus3.data           22                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total          121                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus0.data           31                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus1.data           20                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus2.data        24327                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus3.data          582                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total         24960                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus0.inst          151                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus1.inst            3                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus2.inst         8227                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus3.inst          618                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total         8999                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus0.data          111                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus1.data           43                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus2.data       186970                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus3.data          823                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total       187947                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus0.inst          151                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus0.data          142                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.inst            3                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.data           63                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus2.inst         8227                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus2.data       211297                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus3.inst          618                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus3.data         1405                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total           221906                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus0.inst          151                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus0.data          142                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.inst            3                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.data           63                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus2.inst         8227                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus2.data       211297                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus3.inst          618                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus3.data         1405                       # number of overall misses
system.l2cache0.overall_misses::total          221906                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks       200683                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total       200683                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks        50379                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total        50379                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus0.data          197                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus1.data           21                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus2.data          119                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus3.data           40                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total          377                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus0.data           70                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus1.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus2.data           21                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus3.data           22                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total          125                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus0.data           32                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus1.data           20                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus2.data        35931                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus3.data          673                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total        36656                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus0.inst          498                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus1.inst          286                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus2.inst        56841                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus3.inst         1587                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total        59212                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus0.data          209                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus1.data          218                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus2.data       229509                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus3.data         1752                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total       231688                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus0.inst          498                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus0.data          241                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.inst          286                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.data          238                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus2.inst        56841                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus2.data       265440                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus3.inst         1587                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus3.data         2425                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total         327556                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.inst          498                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.data          241                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.inst          286                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.data          238                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus2.inst        56841                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus2.data       265440                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus3.inst         1587                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus3.data         2425                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total        327556                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus0.data     0.989848                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus2.data     0.504202                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus3.data     0.900000                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total     0.827586                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus0.data     0.985714                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus2.data     0.857143                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total     0.968000                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus0.data     0.968750                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus2.data     0.677048                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus3.data     0.864785                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.680925                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus0.inst     0.303213                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus1.inst     0.010490                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus2.inst     0.144737                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus3.inst     0.389414                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.151979                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus0.data     0.531100                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus1.data     0.197248                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus2.data     0.814652                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus3.data     0.469749                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.811207                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus0.inst     0.303213                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus0.data     0.589212                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.inst     0.010490                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.data     0.264706                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus2.inst     0.144737                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus2.data     0.796025                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus3.inst     0.389414                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus3.data     0.579381                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.677460                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus0.inst     0.303213                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus0.data     0.589212                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.inst     0.010490                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.data     0.264706                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus2.inst     0.144737                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus2.data     0.796025                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus3.inst     0.389414                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus3.data     0.579381                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.677460                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks         166871                       # number of writebacks
system.l2cache0.writebacks::total              166871                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements               12075                       # number of replacements
system.l2cache1.tags.tagsinuse            4001.194783                       # Cycle average of tags in use
system.l2cache1.tags.total_refs                 21160                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs               16131                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs                1.311760                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks  1206.019648                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus4.inst    70.121883                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus4.data  1204.188963                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus5.inst     8.661603                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus5.data   239.834968                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus6.inst   234.716930                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus6.data   324.813228                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus7.inst    42.879463                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus7.data   669.958096                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.294438                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus4.inst     0.017120                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus4.data     0.293991                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus5.inst     0.002115                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus5.data     0.058553                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus6.inst     0.057304                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus6.data     0.079300                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus7.inst     0.010469                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus7.data     0.163564                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.976854                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024         4056                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::0          909                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::1         2928                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2          208                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses              317867                       # Number of tag accesses
system.l2cache1.tags.data_accesses             317867                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks         8573                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total         8573                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks         4006                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total         4006                       # number of WritebackClean hits
system.l2cache1.UpgradeReq_hits::switch_cpus4.data            1                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus5.data            1                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus6.data            1                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus7.data            1                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::total              4                       # number of UpgradeReq hits
system.l2cache1.ReadExReq_hits::switch_cpus4.data          431                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus6.data            5                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total             436                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus4.inst         2866                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus5.inst          275                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus6.inst          402                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus7.inst          235                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total         3778                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus4.data         2581                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus5.data          412                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus6.data          324                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus7.data          229                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total         3546                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus4.inst         2866                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus4.data         3012                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus5.inst          275                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus5.data          412                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus6.inst          402                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus6.data          329                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus7.inst          235                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus7.data          229                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total               7760                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus4.inst         2866                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus4.data         3012                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus5.inst          275                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus5.data          412                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus6.inst          402                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus6.data          329                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus7.inst          235                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus7.data          229                       # number of overall hits
system.l2cache1.overall_hits::total              7760                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus4.data          102                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus5.data           23                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus6.data           12                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus7.data           25                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total          162                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus4.data           99                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus5.data            7                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus6.data            8                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus7.data           14                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total          128                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus4.data         6446                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus5.data           20                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus6.data           35                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus7.data           21                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total          6522                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus4.inst         1927                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus5.inst           16                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus6.inst           20                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus7.inst           47                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total         2010                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus4.data         3593                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus5.data           25                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus6.data          102                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus7.data           58                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total         3778                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus4.inst         1927                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus4.data        10039                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus5.inst           16                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus5.data           45                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus6.inst           20                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus6.data          137                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus7.inst           47                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus7.data           79                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total            12310                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus4.inst         1927                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus4.data        10039                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus5.inst           16                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus5.data           45                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus6.inst           20                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus6.data          137                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus7.inst           47                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus7.data           79                       # number of overall misses
system.l2cache1.overall_misses::total           12310                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks         8573                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total         8573                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks         4006                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total         4006                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus4.data          103                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus5.data           24                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus6.data           13                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus7.data           26                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total          166                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus4.data           99                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus5.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus6.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus7.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total          128                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus4.data         6877                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus5.data           20                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus6.data           40                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus7.data           21                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total         6958                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus4.inst         4793                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus5.inst          291                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus6.inst          422                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus7.inst          282                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total         5788                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus4.data         6174                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus5.data          437                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus6.data          426                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus7.data          287                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total         7324                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus4.inst         4793                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus4.data        13051                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus5.inst          291                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus5.data          457                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus6.inst          422                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus6.data          466                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus7.inst          282                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus7.data          308                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total          20070                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus4.inst         4793                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus4.data        13051                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus5.inst          291                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus5.data          457                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus6.inst          422                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus6.data          466                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus7.inst          282                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus7.data          308                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total         20070                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus4.data     0.990291                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus5.data     0.958333                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus6.data     0.923077                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus7.data     0.961538                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total     0.975904                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus4.data     0.937327                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus6.data     0.875000                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus7.data            1                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.937338                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus4.inst     0.402045                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus5.inst     0.054983                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus6.inst     0.047393                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus7.inst     0.166667                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.347270                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus4.data     0.581957                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus5.data     0.057208                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus6.data     0.239437                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus7.data     0.202091                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.515838                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus4.inst     0.402045                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus4.data     0.769213                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus5.inst     0.054983                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus5.data     0.098468                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus6.inst     0.047393                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus6.data     0.293991                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus7.inst     0.166667                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus7.data     0.256494                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.613353                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus4.inst     0.402045                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus4.data     0.769213                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus5.inst     0.054983                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus5.data     0.098468                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus6.inst     0.047393                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus6.data     0.293991                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus7.inst     0.166667                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus7.data     0.256494                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.613353                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks           5326                       # number of writebacks
system.l2cache1.writebacks::total                5326                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadReq                990                       # Transaction distribution
system.membus0.trans_dist::ReadResp            200886                       # Transaction distribution
system.membus0.trans_dist::WriteReq              1177                       # Transaction distribution
system.membus0.trans_dist::WriteResp             1177                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty       168914                       # Transaction distribution
system.membus0.trans_dist::CleanEvict           52262                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq             479                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq           324                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp            622                       # Transaction distribution
system.membus0.trans_dist::ReadExReq            25448                       # Transaction distribution
system.membus0.trans_dist::ReadExResp           25391                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq       199896                       # Transaction distribution
system.membus0.trans_dist::InvalidateReq         1408                       # Transaction distribution
system.membus0.trans_dist::InvalidateResp         1408                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port        71621                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side       590665                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave         3872                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total       666158                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port         9524                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave          462                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total         9986                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.numa_caches_downward0.cpu_side         4238                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::total         4238                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total                680382                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port      2254720                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side     22626432                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave         5885                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total     24887037                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port       257152                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave         1848                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total       259000                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.numa_caches_downward0.cpu_side        90560                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::total        90560                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total               25236597                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                          679588                       # Total snoops (count)
system.membus0.snoop_fanout::samples          1131211                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.600095                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.489879                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2                 452377     39.99%     39.99% # Request fanout histogram
system.membus0.snoop_fanout::3                 678834     60.01%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total            1131211                       # Request fanout histogram
system.membus1.trans_dist::ReadResp            178608                       # Transaction distribution
system.membus1.trans_dist::WriteReq               231                       # Transaction distribution
system.membus1.trans_dist::WriteResp              231                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty       163499                       # Transaction distribution
system.membus1.trans_dist::CleanEvict           42812                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq             283                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq           184                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp            364                       # Transaction distribution
system.membus1.trans_dist::ReadExReq            31773                       # Transaction distribution
system.membus1.trans_dist::ReadExResp           31724                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq       178608                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port        25741                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side        10451                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total        36192                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port       592125                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total       592125                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total                628317                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port       869248                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side       260024                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total      1129272                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port     22797760                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total     22797760                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total               23927032                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                           56275                       # Total snoops (count)
system.membus1.snoop_fanout::samples           475782                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.117117                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.321560                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1                 420060     88.29%     88.29% # Request fanout histogram
system.membus1.snoop_fanout::2                  55722     11.71%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total             475782                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements       331039                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    15.931990                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs           82                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs       331050                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.000248                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks     6.505291                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.data     0.000572                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.data     0.005405                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus2.inst     0.008926                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus2.data     9.401892                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus3.inst     0.001375                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus3.data     0.008529                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.406581                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.data     0.000036                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.data     0.000338                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus2.inst     0.000558                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus2.data     0.587618                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus3.inst     0.000086                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus3.data     0.000533                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.995749                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           11                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024     0.687500                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses      3528070                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses      3528070                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks       158245                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total       158245                       # number of WritebackDirty hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus2.data            1                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus3.data            1                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::total            2                       # number of ReadExReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus2.data           54                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::total           54                       # number of ReadSharedReq hits
system.numa_caches_downward0.demand_hits::switch_cpus2.data           55                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus3.data            1                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::total           56                       # number of demand (read+write) hits
system.numa_caches_downward0.overall_hits::switch_cpus2.data           55                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus3.data            1                       # number of overall hits
system.numa_caches_downward0.overall_hits::total           56                       # number of overall hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus0.data            2                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus2.data           42                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus3.data            5                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total           49                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus0.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus2.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus3.data            3                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total            5                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus0.data            1                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus1.data           19                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus2.data        23235                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus3.data          561                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total        23816                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.data           11                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.data           10                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus2.inst          778                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus2.data       171492                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus3.inst           52                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus3.data          482                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total       172825                       # number of ReadSharedReq misses
system.numa_caches_downward0.InvalidateReq_misses::tsunami.ide         1408                       # number of InvalidateReq misses
system.numa_caches_downward0.InvalidateReq_misses::total         1408                       # number of InvalidateReq misses
system.numa_caches_downward0.demand_misses::switch_cpus0.data           12                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.data           29                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus2.inst          778                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus2.data       194727                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus3.inst           52                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus3.data         1043                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total       196641                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus0.data           12                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.data           29                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus2.inst          778                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus2.data       194727                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus3.inst           52                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus3.data         1043                       # number of overall misses
system.numa_caches_downward0.overall_misses::total       196641                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks       158245                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total       158245                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus0.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus2.data           42                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus3.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total           49                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus2.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus3.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total            5                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus0.data            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus1.data           19                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus2.data        23236                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus3.data          562                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total        23818                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.data           11                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.data           10                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus2.inst          778                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus2.data       171546                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus3.inst           52                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus3.data          482                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total       172879                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::tsunami.ide         1408                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::total         1408                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus0.data           12                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.data           29                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus2.inst          778                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus2.data       194782                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus3.inst           52                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus3.data         1044                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total       196697                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.data           12                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.data           29                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus2.inst          778                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus2.data       194782                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus3.inst           52                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus3.data         1044                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total       196697                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus2.data     0.999957                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus3.data     0.998221                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total     0.999916                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus2.data     0.999685                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total     0.999688                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus2.data     0.999718                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus3.data     0.999042                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total     0.999715                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus2.data     0.999718                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus3.data     0.999042                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total     0.999715                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks       158185                       # number of writebacks
system.numa_caches_downward0.writebacks::total       158185                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements         3363                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    10.211195                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs           73                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs         3379                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.021604                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     1.350914                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus4.inst     0.647591                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus4.data     0.944982                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus5.inst     1.817755                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus5.data     0.496456                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus6.inst     2.301416                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus6.data     1.524867                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus7.inst     0.490949                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus7.data     0.636265                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.084432                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus4.inst     0.040474                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus4.data     0.059061                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus5.inst     0.113610                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus5.data     0.031029                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus6.inst     0.143839                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus6.data     0.095304                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus7.inst     0.030684                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus7.data     0.039767                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.638200                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses        54808                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses        54808                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks          649                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total          649                       # number of WritebackDirty hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus4.data            1                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::total            1                       # number of ReadExReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus4.data            1                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::total            1                       # number of ReadSharedReq hits
system.numa_caches_downward1.demand_hits::switch_cpus4.data            2                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::total            2                       # number of demand (read+write) hits
system.numa_caches_downward1.overall_hits::switch_cpus4.data            2                       # number of overall hits
system.numa_caches_downward1.overall_hits::total            2                       # number of overall hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus4.data           26                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus5.data           21                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus6.data           12                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus7.data           20                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total           79                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus4.data           77                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus5.data            5                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus6.data            6                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus7.data           13                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total          101                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus4.data          429                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus5.data            2                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus6.data            7                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus7.data            2                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total          440                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus4.inst         1754                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus4.data          954                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus5.inst           16                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus5.data           14                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus6.inst           20                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus6.data           93                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus7.inst           47                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus7.data           45                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total         2943                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus4.inst         1754                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus4.data         1383                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus5.inst           16                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus5.data           16                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus6.inst           20                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus6.data          100                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus7.inst           47                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus7.data           47                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total         3383                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus4.inst         1754                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus4.data         1383                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus5.inst           16                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus5.data           16                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus6.inst           20                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus6.data          100                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus7.inst           47                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus7.data           47                       # number of overall misses
system.numa_caches_downward1.overall_misses::total         3383                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks          649                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total          649                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus4.data           26                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus5.data           21                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus6.data           12                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus7.data           20                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total           79                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus4.data           77                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus5.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus6.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus7.data           13                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total          101                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus4.data          430                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus5.data            2                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus6.data            7                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus7.data            2                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total          441                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus4.inst         1754                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus4.data          955                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus5.inst           16                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus5.data           14                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus6.inst           20                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus6.data           93                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus7.inst           47                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus7.data           45                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total         2944                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus4.inst         1754                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus4.data         1385                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus5.inst           16                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus5.data           16                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus6.inst           20                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus6.data          100                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus7.inst           47                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus7.data           47                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total         3385                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus4.inst         1754                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus4.data         1385                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus5.inst           16                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus5.data           16                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus6.inst           20                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus6.data          100                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus7.inst           47                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus7.data           47                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total         3385                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus4.data     0.997674                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus7.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total     0.997732                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus4.data     0.998953                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus7.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus7.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total     0.999660                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus4.data     0.998556                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus5.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus6.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus7.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus7.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total     0.999409                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus4.data     0.998556                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus5.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus6.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus7.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus7.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total     0.999409                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks          644                       # number of writebacks
system.numa_caches_downward1.writebacks::total          644                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements         3361                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    10.392779                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs           71                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs         3377                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.021025                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     1.295286                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus4.inst     0.646808                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus4.data     0.947439                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus5.inst     1.908711                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus5.data     0.517459                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus6.inst     1.843326                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus6.data     1.706632                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus7.inst     0.872677                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus7.data     0.654442                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.080955                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus4.inst     0.040426                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus4.data     0.059215                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus5.inst     0.119294                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus5.data     0.032341                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus6.inst     0.115208                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus6.data     0.106665                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus7.inst     0.054542                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus7.data     0.040903                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.649549                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses        54747                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses        54747                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks          644                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total          644                       # number of WritebackDirty hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus4.data           26                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus5.data           21                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus6.data           12                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus7.data           20                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total           79                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus4.data           77                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus5.data            5                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus6.data            6                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus7.data           13                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total          101                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus4.data          429                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus5.data            2                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus6.data            7                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus7.data            2                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total          440                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus4.inst         1754                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus4.data          954                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus5.inst           16                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus5.data           14                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus6.inst           20                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus6.data           93                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus7.inst           47                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus7.data           45                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total         2943                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus4.inst         1754                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus4.data         1383                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus5.inst           16                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus5.data           16                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus6.inst           20                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus6.data          100                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus7.inst           47                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus7.data           47                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total         3383                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus4.inst         1754                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus4.data         1383                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus5.inst           16                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus5.data           16                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus6.inst           20                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus6.data          100                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus7.inst           47                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus7.data           47                       # number of overall misses
system.numa_caches_upward0.overall_misses::total         3383                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks          644                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total          644                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus4.data           26                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus5.data           21                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus6.data           12                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus7.data           20                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total           79                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus4.data           77                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus5.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus6.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus7.data           13                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total          101                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus4.data          429                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus5.data            2                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus6.data            7                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus7.data            2                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total          440                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus4.inst         1754                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus4.data          954                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus5.inst           16                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus5.data           14                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus6.inst           20                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus6.data           93                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus7.inst           47                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus7.data           45                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total         2943                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus4.inst         1754                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus4.data         1383                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus5.inst           16                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus5.data           16                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus6.inst           20                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus6.data          100                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus7.inst           47                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus7.data           47                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total         3383                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus4.inst         1754                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus4.data         1383                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus5.inst           16                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus5.data           16                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus6.inst           20                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus6.data          100                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus7.inst           47                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus7.data           47                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total         3383                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus7.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus7.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus7.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus4.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus5.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus6.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus7.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus7.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus4.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus5.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus6.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus7.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus7.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks          635                       # number of writebacks
system.numa_caches_upward0.writebacks::total          635                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements       330975                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    15.917048                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs           30                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs       330982                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.000091                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks     6.539929                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.data     0.000199                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.data     0.006003                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus2.inst     0.009441                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus2.data     9.351239                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus3.inst     0.001320                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus3.data     0.008918                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.408746                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.data     0.000012                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.data     0.000375                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus2.inst     0.000590                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus2.data     0.584452                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus3.inst     0.000082                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus3.data     0.000557                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.994815                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024            7                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024     0.437500                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses      3528467                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses      3528467                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks       158185                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total       158185                       # number of WritebackDirty hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus2.data            1                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::tsunami.ide            1                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::total            2                       # number of ReadExReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus2.data            4                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus3.data            1                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::total            5                       # number of ReadSharedReq hits
system.numa_caches_upward1.demand_hits::switch_cpus2.data            5                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus3.data            1                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::tsunami.ide            1                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::total            7                       # number of demand (read+write) hits
system.numa_caches_upward1.overall_hits::switch_cpus2.data            5                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus3.data            1                       # number of overall hits
system.numa_caches_upward1.overall_hits::tsunami.ide            1                       # number of overall hits
system.numa_caches_upward1.overall_hits::total            7                       # number of overall hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus0.data            2                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus2.data           42                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus3.data            5                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total           49                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus0.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus2.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus3.data            3                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total            5                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus0.data            1                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus1.data           19                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus2.data        23234                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus3.data          561                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::tsunami.ide         1407                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total        25222                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.data           11                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.data           10                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus2.inst          778                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus2.data       171488                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus3.inst           52                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus3.data          481                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total       172820                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus0.data           12                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.data           29                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus2.inst          778                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus2.data       194722                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus3.inst           52                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus3.data         1042                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::tsunami.ide         1407                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total       198042                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus0.data           12                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.data           29                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus2.inst          778                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus2.data       194722                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus3.inst           52                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus3.data         1042                       # number of overall misses
system.numa_caches_upward1.overall_misses::tsunami.ide         1407                       # number of overall misses
system.numa_caches_upward1.overall_misses::total       198042                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks       158185                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total       158185                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus0.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus2.data           42                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus3.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total           49                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus2.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus3.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total            5                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus0.data            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus1.data           19                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus2.data        23235                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus3.data          561                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::tsunami.ide         1408                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total        25224                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.data           11                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.data           10                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus2.inst          778                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus2.data       171492                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus3.inst           52                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus3.data          482                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total       172825                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus0.data           12                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.data           29                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus2.inst          778                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus2.data       194727                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus3.inst           52                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus3.data         1043                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::tsunami.ide         1408                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total       198049                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.data           12                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.data           29                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus2.inst          778                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus2.data       194727                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus3.inst           52                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus3.data         1043                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::tsunami.ide         1408                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total       198049                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus2.data     0.999957                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::tsunami.ide     0.999290                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total     0.999921                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus2.data     0.999977                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus3.data     0.997925                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total     0.999971                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus2.data     0.999974                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus3.data     0.999041                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::tsunami.ide     0.999290                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total     0.999965                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus2.data     0.999974                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus3.data     0.999041                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::tsunami.ide     0.999290                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total     0.999965                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks       158173                       # number of writebacks
system.numa_caches_upward1.writebacks::total       158173                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               65137                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              36995                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.data_hits              102132                       # DTB hits
system.switch_cpus0.dtb.data_misses                 0                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              35248                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          35248                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles               107072527                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts             311726                       # Number of instructions committed
system.switch_cpus0.committedOps               311726                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses       298993                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_func_calls              24154                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts        21096                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts              298993                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_int_register_reads       387251                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       232277                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs               102500                       # number of memory refs
system.switch_cpus0.num_load_insts              65449                       # Number of load instructions
system.switch_cpus0.num_store_insts             37051                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      106761944.978058                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      310582.021942                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.002901                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.997099                       # Percentage of idle cycles
system.switch_cpus0.Branches                    50016                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass         1443      0.46%      0.46% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu           192731     61.83%     62.29% # Class of executed instruction
system.switch_cpus0.op_class::IntMult             543      0.17%     62.46% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     62.46% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     62.46% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     62.46% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     62.46% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     62.46% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     62.46% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     62.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     62.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     62.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     62.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     62.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     62.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     62.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     62.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     62.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus0.op_class::MemRead           69606     22.33%     84.79% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          37163     11.92%     96.72% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess         10240      3.28%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            311726                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               17230                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_hits               9265                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.data_hits               26495                       # DTB hits
system.switch_cpus1.dtb.data_misses                 0                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.fetch_hits              11515                       # ITB hits
system.switch_cpus1.itb.fetch_misses                0                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses          11515                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles               107074306                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts              75177                       # Number of instructions committed
system.switch_cpus1.committedOps                75177                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses        71632                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus1.num_func_calls               3186                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts         5424                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts               71632                       # number of integer instructions
system.switch_cpus1.num_fp_insts                    0                       # number of float instructions
system.switch_cpus1.num_int_register_reads        96605                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes        56451                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                26551                       # number of memory refs
system.switch_cpus1.num_load_insts              17230                       # Number of load instructions
system.switch_cpus1.num_store_insts              9321                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      106999445.268140                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      74860.731860                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.000699                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.999301                       # Percentage of idle cycles
system.switch_cpus1.Branches                    10276                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass          493      0.66%      0.66% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu            43579     57.97%     58.62% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             277      0.37%     58.99% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     58.99% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd              0      0.00%     58.99% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     58.99% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     58.99% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     58.99% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     58.99% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     58.99% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     58.99% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     58.99% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     58.99% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     58.99% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     58.99% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     58.99% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     58.99% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     58.99% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     58.99% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     58.99% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     58.99% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     58.99% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     58.99% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     58.99% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     58.99% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     58.99% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     58.99% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     58.99% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     58.99% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     58.99% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           17599     23.41%     82.40% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite           9321     12.40%     94.80% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          3908      5.20%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total             75177                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits            22256429                       # DTB read hits
system.switch_cpus2.dtb.read_misses              2829                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses        21633945                       # DTB read accesses
system.switch_cpus2.dtb.write_hits           14067992                       # DTB write hits
system.switch_cpus2.dtb.write_misses               67                       # DTB write misses
system.switch_cpus2.dtb.write_acv                  12                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses       13546786                       # DTB write accesses
system.switch_cpus2.dtb.data_hits            36324421                       # DTB hits
system.switch_cpus2.dtb.data_misses              2896                       # DTB misses
system.switch_cpus2.dtb.data_acv                   12                       # DTB access violations
system.switch_cpus2.dtb.data_accesses        35180731                       # DTB accesses
system.switch_cpus2.itb.fetch_hits          102607621                       # ITB hits
system.switch_cpus2.itb.fetch_misses              321                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses      102607942                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles               107030704                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts          106860488                       # Number of instructions committed
system.switch_cpus2.committedOps            106860488                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses     95067247                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses          1694                       # Number of float alu accesses
system.switch_cpus2.num_func_calls            7328756                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts     10174284                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts            95067247                       # number of integer instructions
system.switch_cpus2.num_fp_insts                 1694                       # number of float instructions
system.switch_cpus2.num_int_register_reads    126814833                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes     67256693                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads          716                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes          665                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs             36328489                       # number of memory refs
system.switch_cpus2.num_load_insts           22260241                       # Number of load instructions
system.switch_cpus2.num_store_insts          14068248                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      580614.319393                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      106450089.680607                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.994575                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.005425                       # Percentage of idle cycles
system.switch_cpus2.Branches                 18601956                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass     10580423      9.90%      9.90% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu         59768451     55.93%     65.83% # Class of executed instruction
system.switch_cpus2.op_class::IntMult           10400      0.01%     65.84% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     65.84% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd            515      0.00%     65.84% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              1      0.00%     65.84% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              5      0.00%     65.84% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             1      0.00%     65.84% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv             16      0.00%     65.84% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     65.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     65.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     65.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     65.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     65.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     65.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     65.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     65.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     65.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     65.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     65.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     65.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     65.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     65.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     65.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     65.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     65.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     65.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     65.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     65.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     65.84% # Class of executed instruction
system.switch_cpus2.op_class::MemRead        22362258     20.93%     86.77% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite       14068903     13.17%     99.93% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess         72423      0.07%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total         106863396                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               41674                       # DTB read hits
system.switch_cpus3.dtb.read_misses               326                       # DTB read misses
system.switch_cpus3.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses            1824                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              23319                       # DTB write hits
system.switch_cpus3.dtb.write_misses               38                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus3.dtb.data_hits               64993                       # DTB hits
system.switch_cpus3.dtb.data_misses               364                       # DTB misses
system.switch_cpus3.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus3.dtb.data_accesses            2699                       # DTB accesses
system.switch_cpus3.itb.fetch_hits              34731                       # ITB hits
system.switch_cpus3.itb.fetch_misses              125                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses          34856                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles               107068751                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts             215232                       # Number of instructions committed
system.switch_cpus3.committedOps               215232                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses       206372                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses           296                       # Number of float alu accesses
system.switch_cpus3.num_func_calls               6001                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts        22137                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts              206372                       # number of integer instructions
system.switch_cpus3.num_fp_insts                  296                       # number of float instructions
system.switch_cpus3.num_int_register_reads       275769                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       159233                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs                66156                       # number of memory refs
system.switch_cpus3.num_load_insts              42558                       # Number of load instructions
system.switch_cpus3.num_store_insts             23598                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      106853824.424456                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      214926.575544                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.002007                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.997993                       # Percentage of idle cycles
system.switch_cpus3.Branches                    30863                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass         3266      1.51%      1.51% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu           134012     62.15%     63.67% # Class of executed instruction
system.switch_cpus3.op_class::IntMult             373      0.17%     63.84% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     63.84% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd             24      0.01%     63.85% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     63.85% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     63.85% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     63.85% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              3      0.00%     63.85% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     63.85% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     63.85% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     63.85% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     63.85% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     63.85% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     63.85% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     63.85% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     63.85% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     63.85% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     63.85% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     63.85% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     63.85% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     63.85% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     63.85% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     63.85% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     63.85% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     63.85% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     63.85% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     63.85% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     63.85% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     63.85% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           43987     20.40%     84.25% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          23607     10.95%     95.20% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess         10345      4.80%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            215617                       # Class of executed instruction
system.switch_cpus4.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus4.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus4.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus4.dtb.read_hits              100759                       # DTB read hits
system.switch_cpus4.dtb.read_misses               371                       # DTB read misses
system.switch_cpus4.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.dtb.read_accesses           34049                       # DTB read accesses
system.switch_cpus4.dtb.write_hits              98239                       # DTB write hits
system.switch_cpus4.dtb.write_misses              106                       # DTB write misses
system.switch_cpus4.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus4.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus4.dtb.data_hits              198998                       # DTB hits
system.switch_cpus4.dtb.data_misses               477                       # DTB misses
system.switch_cpus4.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus4.dtb.data_accesses           49565                       # DTB accesses
system.switch_cpus4.itb.fetch_hits             173318                       # ITB hits
system.switch_cpus4.itb.fetch_misses              152                       # ITB misses
system.switch_cpus4.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.itb.fetch_accesses         173470                       # ITB accesses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.data_hits                   0                       # DTB hits
system.switch_cpus4.itb.data_misses                 0                       # DTB misses
system.switch_cpus4.itb.data_acv                    0                       # DTB access violations
system.switch_cpus4.itb.data_accesses               0                       # DTB accesses
system.switch_cpus4.numCycles               107487589                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus4.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_good::kernel            0                      
system.switch_cpus4.kern.mode_good::user            0                      
system.switch_cpus4.kern.mode_good::idle            0                      
system.switch_cpus4.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus4.committedInsts             531460                       # Number of instructions committed
system.switch_cpus4.committedOps               531460                       # Number of ops (including micro ops) committed
system.switch_cpus4.num_int_alu_accesses       510912                       # Number of integer alu accesses
system.switch_cpus4.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus4.num_func_calls              11947                       # number of times a function call or return occured
system.switch_cpus4.num_conditional_control_insts        52740                       # number of instructions that are conditional controls
system.switch_cpus4.num_int_insts              510912                       # number of integer instructions
system.switch_cpus4.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus4.num_int_register_reads       728833                       # number of times the integer registers were read
system.switch_cpus4.num_int_register_writes       355203                       # number of times the integer registers were written
system.switch_cpus4.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus4.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus4.num_mem_refs               200170                       # number of memory refs
system.switch_cpus4.num_load_insts             101598                       # Number of load instructions
system.switch_cpus4.num_store_insts             98572                       # Number of store instructions
system.switch_cpus4.num_idle_cycles      106955347.891158                       # Number of idle cycles
system.switch_cpus4.num_busy_cycles      532241.108842                       # Number of busy cycles
system.switch_cpus4.not_idle_fraction        0.004952                       # Percentage of non-idle cycles
system.switch_cpus4.idle_fraction            0.995048                       # Percentage of idle cycles
system.switch_cpus4.Branches                    69261                       # Number of branches fetched
system.switch_cpus4.op_class::No_OpClass        10221      1.92%      1.92% # Class of executed instruction
system.switch_cpus4.op_class::IntAlu           303767     57.11%     59.03% # Class of executed instruction
system.switch_cpus4.op_class::IntMult             791      0.15%     59.18% # Class of executed instruction
system.switch_cpus4.op_class::IntDiv                0      0.00%     59.18% # Class of executed instruction
system.switch_cpus4.op_class::FloatAdd           1172      0.22%     59.40% # Class of executed instruction
system.switch_cpus4.op_class::FloatCmp              0      0.00%     59.40% # Class of executed instruction
system.switch_cpus4.op_class::FloatCvt              0      0.00%     59.40% # Class of executed instruction
system.switch_cpus4.op_class::FloatMult             0      0.00%     59.40% # Class of executed instruction
system.switch_cpus4.op_class::FloatDiv            227      0.04%     59.44% # Class of executed instruction
system.switch_cpus4.op_class::FloatSqrt             0      0.00%     59.44% # Class of executed instruction
system.switch_cpus4.op_class::SimdAdd               0      0.00%     59.44% # Class of executed instruction
system.switch_cpus4.op_class::SimdAddAcc            0      0.00%     59.44% # Class of executed instruction
system.switch_cpus4.op_class::SimdAlu               0      0.00%     59.44% # Class of executed instruction
system.switch_cpus4.op_class::SimdCmp               0      0.00%     59.44% # Class of executed instruction
system.switch_cpus4.op_class::SimdCvt               0      0.00%     59.44% # Class of executed instruction
system.switch_cpus4.op_class::SimdMisc              0      0.00%     59.44% # Class of executed instruction
system.switch_cpus4.op_class::SimdMult              0      0.00%     59.44% # Class of executed instruction
system.switch_cpus4.op_class::SimdMultAcc            0      0.00%     59.44% # Class of executed instruction
system.switch_cpus4.op_class::SimdShift             0      0.00%     59.44% # Class of executed instruction
system.switch_cpus4.op_class::SimdShiftAcc            0      0.00%     59.44% # Class of executed instruction
system.switch_cpus4.op_class::SimdSqrt              0      0.00%     59.44% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAdd            0      0.00%     59.44% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAlu            0      0.00%     59.44% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCmp            0      0.00%     59.44% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCvt            0      0.00%     59.44% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatDiv            0      0.00%     59.44% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMisc            0      0.00%     59.44% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMult            0      0.00%     59.44% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMultAcc            0      0.00%     59.44% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatSqrt            0      0.00%     59.44% # Class of executed instruction
system.switch_cpus4.op_class::MemRead          104213     19.59%     79.03% # Class of executed instruction
system.switch_cpus4.op_class::MemWrite          98643     18.54%     97.57% # Class of executed instruction
system.switch_cpus4.op_class::IprAccess         12908      2.43%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::total            531942                       # Class of executed instruction
system.switch_cpus5.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus5.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus5.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus5.dtb.read_hits               16941                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_hits               9272                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.data_hits               26213                       # DTB hits
system.switch_cpus5.dtb.data_misses                 0                       # DTB misses
system.switch_cpus5.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus5.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus5.itb.fetch_hits              11515                       # ITB hits
system.switch_cpus5.itb.fetch_misses                0                       # ITB misses
system.switch_cpus5.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.itb.fetch_accesses          11515                       # ITB accesses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.data_hits                   0                       # DTB hits
system.switch_cpus5.itb.data_misses                 0                       # DTB misses
system.switch_cpus5.itb.data_acv                    0                       # DTB access violations
system.switch_cpus5.itb.data_accesses               0                       # DTB accesses
system.switch_cpus5.numCycles               107070345                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus5.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_good::kernel            0                      
system.switch_cpus5.kern.mode_good::user            0                      
system.switch_cpus5.kern.mode_good::idle            0                      
system.switch_cpus5.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus5.committedInsts              74639                       # Number of instructions committed
system.switch_cpus5.committedOps                74639                       # Number of ops (including micro ops) committed
system.switch_cpus5.num_int_alu_accesses        71093                       # Number of integer alu accesses
system.switch_cpus5.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus5.num_func_calls               3186                       # number of times a function call or return occured
system.switch_cpus5.num_conditional_control_insts         5129                       # number of instructions that are conditional controls
system.switch_cpus5.num_int_insts               71093                       # number of integer instructions
system.switch_cpus5.num_fp_insts                    0                       # number of float instructions
system.switch_cpus5.num_int_register_reads        96097                       # number of times the integer registers were read
system.switch_cpus5.num_int_register_writes        56199                       # number of times the integer registers were written
system.switch_cpus5.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus5.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus5.num_mem_refs                26269                       # number of memory refs
system.switch_cpus5.num_load_insts              16941                       # Number of load instructions
system.switch_cpus5.num_store_insts              9328                       # Number of store instructions
system.switch_cpus5.num_idle_cycles      106996023.153647                       # Number of idle cycles
system.switch_cpus5.num_busy_cycles      74321.846353                       # Number of busy cycles
system.switch_cpus5.not_idle_fraction        0.000694                       # Percentage of non-idle cycles
system.switch_cpus5.idle_fraction            0.999306                       # Percentage of idle cycles
system.switch_cpus5.Branches                     9980                       # Number of branches fetched
system.switch_cpus5.op_class::No_OpClass          495      0.66%      0.66% # Class of executed instruction
system.switch_cpus5.op_class::IntAlu            43321     58.04%     58.70% # Class of executed instruction
system.switch_cpus5.op_class::IntMult             277      0.37%     59.08% # Class of executed instruction
system.switch_cpus5.op_class::IntDiv                0      0.00%     59.08% # Class of executed instruction
system.switch_cpus5.op_class::FloatAdd              0      0.00%     59.08% # Class of executed instruction
system.switch_cpus5.op_class::FloatCmp              0      0.00%     59.08% # Class of executed instruction
system.switch_cpus5.op_class::FloatCvt              0      0.00%     59.08% # Class of executed instruction
system.switch_cpus5.op_class::FloatMult             0      0.00%     59.08% # Class of executed instruction
system.switch_cpus5.op_class::FloatDiv              0      0.00%     59.08% # Class of executed instruction
system.switch_cpus5.op_class::FloatSqrt             0      0.00%     59.08% # Class of executed instruction
system.switch_cpus5.op_class::SimdAdd               0      0.00%     59.08% # Class of executed instruction
system.switch_cpus5.op_class::SimdAddAcc            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus5.op_class::SimdAlu               0      0.00%     59.08% # Class of executed instruction
system.switch_cpus5.op_class::SimdCmp               0      0.00%     59.08% # Class of executed instruction
system.switch_cpus5.op_class::SimdCvt               0      0.00%     59.08% # Class of executed instruction
system.switch_cpus5.op_class::SimdMisc              0      0.00%     59.08% # Class of executed instruction
system.switch_cpus5.op_class::SimdMult              0      0.00%     59.08% # Class of executed instruction
system.switch_cpus5.op_class::SimdMultAcc            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus5.op_class::SimdShift             0      0.00%     59.08% # Class of executed instruction
system.switch_cpus5.op_class::SimdShiftAcc            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus5.op_class::SimdSqrt              0      0.00%     59.08% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAdd            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAlu            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCmp            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCvt            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatDiv            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMisc            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMult            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMultAcc            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatSqrt            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus5.op_class::MemRead           17310     23.19%     82.27% # Class of executed instruction
system.switch_cpus5.op_class::MemWrite           9328     12.50%     94.76% # Class of executed instruction
system.switch_cpus5.op_class::IprAccess          3908      5.24%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::total             74639                       # Class of executed instruction
system.switch_cpus6.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus6.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus6.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus6.dtb.read_hits               19531                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_hits              10314                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.data_hits               29845                       # DTB hits
system.switch_cpus6.dtb.data_misses                 0                       # DTB misses
system.switch_cpus6.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus6.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus6.itb.fetch_hits              11623                       # ITB hits
system.switch_cpus6.itb.fetch_misses                0                       # ITB misses
system.switch_cpus6.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.itb.fetch_accesses          11623                       # ITB accesses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.data_hits                   0                       # DTB hits
system.switch_cpus6.itb.data_misses                 0                       # DTB misses
system.switch_cpus6.itb.data_acv                    0                       # DTB access violations
system.switch_cpus6.itb.data_accesses               0                       # DTB accesses
system.switch_cpus6.numCycles               107074841                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus6.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_good::kernel            0                      
system.switch_cpus6.kern.mode_good::user            0                      
system.switch_cpus6.kern.mode_good::idle            0                      
system.switch_cpus6.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus6.committedInsts              88763                       # Number of instructions committed
system.switch_cpus6.committedOps                88763                       # Number of ops (including micro ops) committed
system.switch_cpus6.num_int_alu_accesses        85009                       # Number of integer alu accesses
system.switch_cpus6.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus6.num_func_calls               3654                       # number of times a function call or return occured
system.switch_cpus6.num_conditional_control_insts         6602                       # number of instructions that are conditional controls
system.switch_cpus6.num_int_insts               85009                       # number of integer instructions
system.switch_cpus6.num_fp_insts                    0                       # number of float instructions
system.switch_cpus6.num_int_register_reads       116089                       # number of times the integer registers were read
system.switch_cpus6.num_int_register_writes        67378                       # number of times the integer registers were written
system.switch_cpus6.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus6.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus6.num_mem_refs                29901                       # number of memory refs
system.switch_cpus6.num_load_insts              19531                       # Number of load instructions
system.switch_cpus6.num_store_insts             10370                       # Number of store instructions
system.switch_cpus6.num_idle_cycles      106986440.897214                       # Number of idle cycles
system.switch_cpus6.num_busy_cycles      88400.102786                       # Number of busy cycles
system.switch_cpus6.not_idle_fraction        0.000826                       # Percentage of non-idle cycles
system.switch_cpus6.idle_fraction            0.999174                       # Percentage of idle cycles
system.switch_cpus6.Branches                    12095                       # Number of branches fetched
system.switch_cpus6.op_class::No_OpClass          511      0.58%      0.58% # Class of executed instruction
system.switch_cpus6.op_class::IntAlu            53683     60.48%     61.05% # Class of executed instruction
system.switch_cpus6.op_class::IntMult             337      0.38%     61.43% # Class of executed instruction
system.switch_cpus6.op_class::IntDiv                0      0.00%     61.43% # Class of executed instruction
system.switch_cpus6.op_class::FloatAdd              0      0.00%     61.43% # Class of executed instruction
system.switch_cpus6.op_class::FloatCmp              0      0.00%     61.43% # Class of executed instruction
system.switch_cpus6.op_class::FloatCvt              0      0.00%     61.43% # Class of executed instruction
system.switch_cpus6.op_class::FloatMult             0      0.00%     61.43% # Class of executed instruction
system.switch_cpus6.op_class::FloatDiv              0      0.00%     61.43% # Class of executed instruction
system.switch_cpus6.op_class::FloatSqrt             0      0.00%     61.43% # Class of executed instruction
system.switch_cpus6.op_class::SimdAdd               0      0.00%     61.43% # Class of executed instruction
system.switch_cpus6.op_class::SimdAddAcc            0      0.00%     61.43% # Class of executed instruction
system.switch_cpus6.op_class::SimdAlu               0      0.00%     61.43% # Class of executed instruction
system.switch_cpus6.op_class::SimdCmp               0      0.00%     61.43% # Class of executed instruction
system.switch_cpus6.op_class::SimdCvt               0      0.00%     61.43% # Class of executed instruction
system.switch_cpus6.op_class::SimdMisc              0      0.00%     61.43% # Class of executed instruction
system.switch_cpus6.op_class::SimdMult              0      0.00%     61.43% # Class of executed instruction
system.switch_cpus6.op_class::SimdMultAcc            0      0.00%     61.43% # Class of executed instruction
system.switch_cpus6.op_class::SimdShift             0      0.00%     61.43% # Class of executed instruction
system.switch_cpus6.op_class::SimdShiftAcc            0      0.00%     61.43% # Class of executed instruction
system.switch_cpus6.op_class::SimdSqrt              0      0.00%     61.43% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAdd            0      0.00%     61.43% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAlu            0      0.00%     61.43% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCmp            0      0.00%     61.43% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCvt            0      0.00%     61.43% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatDiv            0      0.00%     61.43% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMisc            0      0.00%     61.43% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMult            0      0.00%     61.43% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMultAcc            0      0.00%     61.43% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatSqrt            0      0.00%     61.43% # Class of executed instruction
system.switch_cpus6.op_class::MemRead           19906     22.43%     83.86% # Class of executed instruction
system.switch_cpus6.op_class::MemWrite          10370     11.68%     95.54% # Class of executed instruction
system.switch_cpus6.op_class::IprAccess          3956      4.46%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::total             88763                       # Class of executed instruction
system.switch_cpus7.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus7.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus7.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus7.dtb.read_hits               16797                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_hits               9279                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.data_hits               26076                       # DTB hits
system.switch_cpus7.dtb.data_misses                 0                       # DTB misses
system.switch_cpus7.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus7.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus7.itb.fetch_hits              11533                       # ITB hits
system.switch_cpus7.itb.fetch_misses                0                       # ITB misses
system.switch_cpus7.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.itb.fetch_accesses          11533                       # ITB accesses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.data_hits                   0                       # DTB hits
system.switch_cpus7.itb.data_misses                 0                       # DTB misses
system.switch_cpus7.itb.data_acv                    0                       # DTB access violations
system.switch_cpus7.itb.data_accesses               0                       # DTB accesses
system.switch_cpus7.numCycles               107073868                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus7.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_good::kernel            0                      
system.switch_cpus7.kern.mode_good::user            0                      
system.switch_cpus7.kern.mode_good::idle            0                      
system.switch_cpus7.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus7.committedInsts              74370                       # Number of instructions committed
system.switch_cpus7.committedOps                74370                       # Number of ops (including micro ops) committed
system.switch_cpus7.num_int_alu_accesses        70818                       # Number of integer alu accesses
system.switch_cpus7.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus7.num_func_calls               3190                       # number of times a function call or return occured
system.switch_cpus7.num_conditional_control_insts         4980                       # number of instructions that are conditional controls
system.switch_cpus7.num_int_insts               70818                       # number of integer instructions
system.switch_cpus7.num_fp_insts                    0                       # number of float instructions
system.switch_cpus7.num_int_register_reads        95821                       # number of times the integer registers were read
system.switch_cpus7.num_int_register_writes        56068                       # number of times the integer registers were written
system.switch_cpus7.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus7.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus7.num_mem_refs                26132                       # number of memory refs
system.switch_cpus7.num_load_insts              16797                       # Number of load instructions
system.switch_cpus7.num_store_insts              9335                       # Number of store instructions
system.switch_cpus7.num_idle_cycles      106999811.775103                       # Number of idle cycles
system.switch_cpus7.num_busy_cycles      74056.224897                       # Number of busy cycles
system.switch_cpus7.not_idle_fraction        0.000692                       # Percentage of non-idle cycles
system.switch_cpus7.idle_fraction            0.999308                       # Percentage of idle cycles
system.switch_cpus7.Branches                     9838                       # Number of branches fetched
system.switch_cpus7.op_class::No_OpClass          493      0.66%      0.66% # Class of executed instruction
system.switch_cpus7.op_class::IntAlu            43180     58.06%     58.72% # Class of executed instruction
system.switch_cpus7.op_class::IntMult             277      0.37%     59.10% # Class of executed instruction
system.switch_cpus7.op_class::IntDiv                0      0.00%     59.10% # Class of executed instruction
system.switch_cpus7.op_class::FloatAdd              0      0.00%     59.10% # Class of executed instruction
system.switch_cpus7.op_class::FloatCmp              0      0.00%     59.10% # Class of executed instruction
system.switch_cpus7.op_class::FloatCvt              0      0.00%     59.10% # Class of executed instruction
system.switch_cpus7.op_class::FloatMult             0      0.00%     59.10% # Class of executed instruction
system.switch_cpus7.op_class::FloatDiv              0      0.00%     59.10% # Class of executed instruction
system.switch_cpus7.op_class::FloatSqrt             0      0.00%     59.10% # Class of executed instruction
system.switch_cpus7.op_class::SimdAdd               0      0.00%     59.10% # Class of executed instruction
system.switch_cpus7.op_class::SimdAddAcc            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus7.op_class::SimdAlu               0      0.00%     59.10% # Class of executed instruction
system.switch_cpus7.op_class::SimdCmp               0      0.00%     59.10% # Class of executed instruction
system.switch_cpus7.op_class::SimdCvt               0      0.00%     59.10% # Class of executed instruction
system.switch_cpus7.op_class::SimdMisc              0      0.00%     59.10% # Class of executed instruction
system.switch_cpus7.op_class::SimdMult              0      0.00%     59.10% # Class of executed instruction
system.switch_cpus7.op_class::SimdMultAcc            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus7.op_class::SimdShift             0      0.00%     59.10% # Class of executed instruction
system.switch_cpus7.op_class::SimdShiftAcc            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus7.op_class::SimdSqrt              0      0.00%     59.10% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAdd            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAlu            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCmp            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCvt            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatDiv            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMisc            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMult            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMultAcc            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatSqrt            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus7.op_class::MemRead           17168     23.08%     82.18% # Class of executed instruction
system.switch_cpus7.op_class::MemWrite           9336     12.55%     94.73% # Class of executed instruction
system.switch_cpus7.op_class::IprAccess          3916      5.27%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::total             74370                       # Class of executed instruction
system.system_bus.trans_dist::ReadResp         175768                       # Transaction distribution
system.system_bus.trans_dist::WriteReq            231                       # Transaction distribution
system.system_bus.trans_dist::WriteResp           231                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty       158829                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict        42375                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq          180                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq          156                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp          234                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq         25713                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp        25664                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq       175768                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side       594707                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total       594707                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side        10442                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total        10442                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total             605149                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side     22798976                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total     22798976                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side       259576                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total       259576                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total            23058552                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                       401465                       # Total snoops (count)
system.system_bus.snoop_fanout::samples        803406                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.498072                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.499997                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1              403252     50.19%     50.19% # Request fanout histogram
system.system_bus.snoop_fanout::2              400154     49.81%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total          803406                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------
