; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -mtriple=riscv64 -mattr=+experimental-matrix -mattr=+experimental-v,+d,+experimental-zfh \
; RUN:   -verify-machineinstrs < %s | FileCheck %s

declare <vscale x 128 x i8> @llvm.riscv.mla.m.nxv8i8(
  <vscale x 128 x i8>*,
  i64, i64)

declare void @llvm.riscv.msa.m.nxv8i8(
  <vscale x 128 x i8>,
  <vscale x 128 x i8>*,
  i64, i64)

declare <vscale x 64 x i16> @llvm.riscv.mla.m.nxv4i16(
  <vscale x 64 x i16>*,
  i64, i64)

declare void @llvm.riscv.msa.m.nxv4i16(
  <vscale x 64 x i16>,
  <vscale x 64 x i16>*,
  i64, i64)

declare <vscale x 32 x i32> @llvm.riscv.mla.m.nxv2i32(
  <vscale x 32 x i32>*,
  i64, i64)

declare void @llvm.riscv.msa.m.nxv2i32(
  <vscale x 32 x i32>,
  <vscale x 32 x i32>*,
  i64, i64)

declare <vscale x 16 x i64> @llvm.riscv.mla.m.nxv1i64(
  <vscale x 16 x i64>*,
  i64, i64)

declare void @llvm.riscv.msa.m.nxv1i64(
  <vscale x 16 x i64>,
  <vscale x 16 x i64>*,
  i64, i64)



declare <vscale x 256 x i8> @llvm.riscv.mla.m.nxv16i8(
  <vscale x 256 x i8>*,
  i64, i64)

declare void @llvm.riscv.msa.m.nxv16i8(
  <vscale x 256 x i8>,
  <vscale x 256 x i8>*,
  i64, i64)

declare <vscale x 128 x i16> @llvm.riscv.mla.m.nxv8i16(
  <vscale x 128 x i16>*,
  i64, i64)

declare void @llvm.riscv.msa.m.nxv8i16(
  <vscale x 128 x i16>,
  <vscale x 128 x i16>*,
  i64, i64)

declare <vscale x 64 x i32> @llvm.riscv.mla.m.nxv4i32(
  <vscale x 64 x i32>*,
  i64, i64)

declare void @llvm.riscv.msa.m.nxv4i32(
  <vscale x 64 x i32>,
  <vscale x 64 x i32>*,
  i64, i64)

declare <vscale x 32 x i64> @llvm.riscv.mla.m.nxv2i64(
  <vscale x 32 x i64>*,
  i64, i64)

declare void @llvm.riscv.msa.m.nxv2i64(
  <vscale x 32 x i64>,
  <vscale x 32 x i64>*,
  i64, i64)



declare <vscale x 512 x i8> @llvm.riscv.mla.m.nxv32i8(
  <vscale x 512 x i8>*,
  i64, i64)

declare void @llvm.riscv.msa.m.nxv32i8(
  <vscale x 512 x i8>,
  <vscale x 512 x i8>*,
  i64, i64)

declare <vscale x 256 x i16> @llvm.riscv.mla.m.nxv16i16(
  <vscale x 256 x i16>*,
  i64, i64)

declare void @llvm.riscv.msa.m.nxv16i16(
  <vscale x 256 x i16>,
  <vscale x 256 x i16>*,
  i64, i64)

declare <vscale x 128 x i32> @llvm.riscv.mla.m.nxv8i32(
  <vscale x 128 x i32>*,
  i64, i64)

declare void @llvm.riscv.msa.m.nxv8i32(
  <vscale x 128 x i32>,
  <vscale x 128 x i32>*,
  i64, i64)

declare <vscale x 64 x i64> @llvm.riscv.mla.m.nxv4i64(
  <vscale x 64 x i64>*,
  i64, i64)

declare void @llvm.riscv.msa.m.nxv4i64(
  <vscale x 64 x i64>,
  <vscale x 64 x i64>*,
  i64, i64)


declare <vscale x 128 x i32> @llvm.riscv.msqma.mm.nxv8i32.nxv8i8.nxv8i8.nxv8i32(
  <vscale x 128 x i32>,
  <vscale x 128 x i8>,
  <vscale x 128 x i8>)

declare <vscale x 64 x i64> @llvm.riscv.msqma.mm.nxv4i64.nxv4i16.nxv4i16.nxv4i64(
  <vscale x 64 x i64>,
  <vscale x 64 x i16>,
  <vscale x 64 x i16>)


define void @intrinsic_mlae_msqma_mm_msae_i8(<vscale x 128 x i8>* %0, <vscale x 128 x i8>* %1, <vscale x 128 x i32>* %2, i64 %3, i64 %4) nounwind {
; CHECK-LABEL: intrinsic_mlae_msqma_mm_msae_i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    mlae8.m tr0, (a0), a3, m1
; CHECK-NEXT:    mlae8.m tr1, (a1), a3, m1
; CHECK-NEXT:    mlae32.m tr4, (a2), a3, m1
; CHECK-NEXT:    msqma.mm tr4, tr0, tr1
; CHECK-NEXT:    msae32.m tr4, (a2), a3, m2
; CHECK-NEXT:    ret
entry:

  %5 = call <vscale x 128 x i8> @llvm.riscv.mla.m.nxv8i8(
    <vscale x 128 x i8>* %0,
    i64 %3, i64 0)

  %6 = call <vscale x 128 x i8> @llvm.riscv.mla.m.nxv8i8(
    <vscale x 128 x i8>* %1,
    i64 %3, i64 0)

  %7 = call <vscale x 128 x i32> @llvm.riscv.mla.m.nxv8i32(
    <vscale x 128 x i32>* %2,
    i64 %3, i64 0)

  %8 = call <vscale x 128 x i32> @llvm.riscv.msqma.mm.nxv8i32.nxv8i8.nxv8i8.nxv8i32(
    <vscale x 128 x i32> %7,
    <vscale x 128 x i8> %5,
    <vscale x 128 x i8> %6)

  call void @llvm.riscv.msa.m.nxv8i32(
    <vscale x 128 x i32> %8,
    <vscale x 128 x i32>* %2,
    i64 %3, i64 1)

  ret void
}


define void @intrinsic_mlae_msqma_mm_msae_i16(<vscale x 64 x i16>* %0, <vscale x 64 x i16>* %1, <vscale x 64 x i64>* %2, i64 %3, i64 %4) nounwind {
; CHECK-LABEL: intrinsic_mlae_msqma_mm_msae_i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    mlae16.m tr0, (a0), a3, m1
; CHECK-NEXT:    mlae16.m tr1, (a1), a3, m1
; CHECK-NEXT:    mlae64.m tr4, (a2), a3, m4
; CHECK-NEXT:    msqma.mm tr4, tr0, tr1
; CHECK-NEXT:    msae64.m tr4, (a2), a3, m4
; CHECK-NEXT:    ret
entry:

  %5 = call <vscale x 64 x i16> @llvm.riscv.mla.m.nxv4i16(
    <vscale x 64 x i16>* %0,
    i64 %3, i64 0)

  %6 = call <vscale x 64 x i16> @llvm.riscv.mla.m.nxv4i16(
    <vscale x 64 x i16>* %1,
    i64 %3, i64 0)

  %7 = call <vscale x 64 x i64> @llvm.riscv.mla.m.nxv4i64(
    <vscale x 64 x i64>* %2,
    i64 %3, i64 2)

  %8 = call <vscale x 64 x i64> @llvm.riscv.msqma.mm.nxv4i64.nxv4i16.nxv4i16.nxv4i64(
    <vscale x 64 x i64> %7,
    <vscale x 64 x i16> %5,
    <vscale x 64 x i16> %6)

  call void @llvm.riscv.msa.m.nxv4i64(
    <vscale x 64 x i64> %8,
    <vscale x 64 x i64>* %2,
    i64 %3, i64 2)

  ret void
}
