C:\lscc\diamond\3.13\synpbase\bin64\c_hdl.exe  -osyn  C:\Project\2024\Refael\Lightning\Vhdl\LastVer\Winner2\Clarity\Pll27MHz\Module_Pll27MHz\syn_results\synwork\Module_Pll27MHz_comp.srs  -top  Module_Pll27MHz  -hdllog  C:\Project\2024\Refael\Lightning\Vhdl\LastVer\Winner2\Clarity\Pll27MHz\Module_Pll27MHz\syn_results\synlog\Module_Pll27MHz_compiler.srr  -encrypt  -mp  4  -verification_mode 0  -vhdl  -prodtype  synplify_pro  -dspmac -fixsmult -infer_seqShift -nram -sdff_counter -divnmod -nostructver  -lattice  -encrypt  -pro  -dmgen  C:\Project\2024\Refael\Lightning\Vhdl\LastVer\Winner2\Clarity\Pll27MHz\Module_Pll27MHz\syn_results\dm  -lite -ui -fid2 -ram -sharing on -ll 2000 -autosm  -work_is_curlib 0  -ignore_undefined_lib  -lib work C:\Project\2024\Refael\Lightning\Vhdl\LastVer\Winner2\Clarity\Pll27MHz\Module_Pll27MHz\Module_Pll27MHz.vhd  -jobname  "compiler" 
relcom:..\..\..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.13\synpbase\bin64\c_hdl.exe -osyn ..\synwork\Module_Pll27MHz_comp.srs -top Module_Pll27MHz -hdllog ..\synlog\Module_Pll27MHz_compiler.srr -encrypt -mp 4 -verification_mode 0 -vhdl -prodtype synplify_pro -dspmac -fixsmult -infer_seqShift -nram -sdff_counter -divnmod -nostructver -lattice -encrypt -pro -dmgen ..\dm -lite -ui -fid2 -ram -sharing on -ll 2000 -autosm -work_is_curlib 0 -ignore_undefined_lib -lib work ..\..\Module_Pll27MHz.vhd -jobname "compiler"
rc:0 success:1 runtime:2
file:..\synwork\module_pll27mhz_comp.srs|io:o|time:1743490186|size:5271|exec:0|csum:
file:..\synlog\module_pll27mhz_compiler.srr|io:o|time:1743490186|size:5741|exec:0|csum:
file:..\..\module_pll27mhz.vhd|io:i|time:1743490185|size:3268|exec:0|csum:D4E313D06D93478B392AB0CC07321475
file:..\..\..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.13\synpbase\bin64\c_hdl.exe|io:i|time:1691653422|size:7462400|exec:1|csum:94C8F48B2D70AC7BA2E9C211B1E4F4C0
