Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.2 (lin64) Build 2348494 Mon Oct  1 18:25:39 MDT 2018
| Date         : Fri May 24 15:25:08 2019
| Host         : elsa running 64-bit Antergos Linux
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.922   -10811.697                  14288                37688        0.024        0.000                      0                37688        0.750        0.000                       0                 14555  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -2.922   -10811.697                  14288                37688        0.024        0.000                      0                37688        0.750        0.000                       0                 14555  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :        14288  Failing Endpoints,  Worst Slack       -2.922ns,  Total Violation   -10811.697ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.922ns  (required time - arrival time)
  Source:                 design_1_i/sobel_0/inst/ap_CS_fsm_reg[98]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/sobel_0/inst/input_buffer_12_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@4.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.093ns  (logic 1.076ns (17.661%)  route 5.017ns (82.339%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 6.763 - 4.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.120ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14556, routed)       1.721     3.015    design_1_i/sobel_0/inst/ap_clk
    SLICE_X56Y16         FDRE                                         r  design_1_i/sobel_0/inst/ap_CS_fsm_reg[98]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y16         FDRE (Prop_fdre_C_Q)         0.456     3.471 r  design_1_i/sobel_0/inst/ap_CS_fsm_reg[98]/Q
                         net (fo=180, routed)         1.029     4.500    design_1_i/sobel_0/inst/input_buffer_20_U/sobel_input_buffebkb_ram_U/Q[78]
    SLICE_X57Y19         LUT5 (Prop_lut5_I2_O)        0.124     4.624 r  design_1_i/sobel_0/inst/input_buffer_20_U/sobel_input_buffebkb_ram_U/ram_reg_i_223__1/O
                         net (fo=59, routed)          1.241     5.865    design_1_i/sobel_0/inst/input_buffer_12_U/sobel_input_buffebkb_ram_U/ap_CS_fsm_reg[97]_1
    SLICE_X46Y20         LUT6 (Prop_lut6_I0_O)        0.124     5.989 r  design_1_i/sobel_0/inst/input_buffer_12_U/sobel_input_buffebkb_ram_U/ram_reg_i_373__0/O
                         net (fo=1, routed)           0.305     6.295    design_1_i/sobel_0/inst/input_buffer_12_U/sobel_input_buffebkb_ram_U/ram_reg_i_373__0_n_2
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.124     6.419 r  design_1_i/sobel_0/inst/input_buffer_12_U/sobel_input_buffebkb_ram_U/ram_reg_i_245__2/O
                         net (fo=1, routed)           0.787     7.205    design_1_i/sobel_0/inst/input_buffer_12_U/sobel_input_buffebkb_ram_U/ram_reg_i_245__2_n_2
    SLICE_X52Y23         LUT6 (Prop_lut6_I3_O)        0.124     7.329 r  design_1_i/sobel_0/inst/input_buffer_12_U/sobel_input_buffebkb_ram_U/ram_reg_i_95__8/O
                         net (fo=1, routed)           0.960     8.289    design_1_i/sobel_0/inst/input_buffer_12_U/sobel_input_buffebkb_ram_U/ram_reg_i_95__8_n_2
    SLICE_X54Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.413 r  design_1_i/sobel_0/inst/input_buffer_12_U/sobel_input_buffebkb_ram_U/ram_reg_i_22__2/O
                         net (fo=1, routed)           0.695     9.108    design_1_i/sobel_0/inst/input_buffer_12_U/sobel_input_buffebkb_ram_U/ram_reg_i_22__2_n_2
    RAMB18_X3Y10         RAMB18E1                                     r  design_1_i/sobel_0/inst/input_buffer_12_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     5.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14556, routed)       1.584     6.763    design_1_i/sobel_0/inst/input_buffer_12_U/sobel_input_buffebkb_ram_U/ap_clk
    RAMB18_X3Y10         RAMB18E1                                     r  design_1_i/sobel_0/inst/input_buffer_12_U/sobel_input_buffebkb_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.230     6.992    
                         clock uncertainty           -0.070     6.923    
    RAMB18_X3Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[2])
                                                     -0.737     6.186    design_1_i/sobel_0/inst/input_buffer_12_U/sobel_input_buffebkb_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                          6.186    
                         arrival time                          -9.108    
  -------------------------------------------------------------------
                         slack                                 -2.922    

Slack (VIOLATED) :        -2.834ns  (required time - arrival time)
  Source:                 design_1_i/sobel_0/inst/ap_CS_fsm_reg[68]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/sobel_0/inst/input_buffer_25_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@4.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.327ns  (logic 1.214ns (19.187%)  route 5.113ns (80.813%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.847ns = ( 6.847 - 4.000 ) 
    Source Clock Delay      (SCD):    2.948ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.120ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14556, routed)       1.654     2.948    design_1_i/sobel_0/inst/ap_clk
    SLICE_X53Y9          FDRE                                         r  design_1_i/sobel_0/inst/ap_CS_fsm_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y9          FDRE (Prop_fdre_C_Q)         0.419     3.367 r  design_1_i/sobel_0/inst/ap_CS_fsm_reg[68]/Q
                         net (fo=58, routed)          1.021     4.388    design_1_i/sobel_0/inst/input_buffer_11_U/sobel_input_buffebkb_ram_U/Q[3]
    SLICE_X65Y9          LUT2 (Prop_lut2_I0_O)        0.299     4.687 r  design_1_i/sobel_0/inst/input_buffer_11_U/sobel_input_buffebkb_ram_U/ram_reg_i_69__2/O
                         net (fo=5, routed)           0.479     5.166    design_1_i/sobel_0/inst/input_buffer_31_U/sobel_input_buffebkb_ram_U/ap_CS_fsm_reg[68]
    SLICE_X65Y9          LUT6 (Prop_lut6_I0_O)        0.124     5.290 r  design_1_i/sobel_0/inst/input_buffer_31_U/sobel_input_buffebkb_ram_U/ram_reg_i_56__2/O
                         net (fo=8, routed)           0.425     5.715    design_1_i/sobel_0/inst/input_buffer_31_U/sobel_input_buffebkb_ram_U/ram_reg_i_56__2_n_2
    SLICE_X67Y8          LUT6 (Prop_lut6_I5_O)        0.124     5.839 f  design_1_i/sobel_0/inst/input_buffer_31_U/sobel_input_buffebkb_ram_U/ram_reg_i_67__0/O
                         net (fo=4, routed)           1.373     7.213    design_1_i/sobel_0/inst/input_buffer_31_U/sobel_input_buffebkb_ram_U/ram_reg_i_67__0_n_2
    SLICE_X90Y8          LUT6 (Prop_lut6_I0_O)        0.124     7.337 r  design_1_i/sobel_0/inst/input_buffer_31_U/sobel_input_buffebkb_ram_U/ram_reg_i_25/O
                         net (fo=2, routed)           0.667     8.004    design_1_i/sobel_0/inst/input_buffer_31_U/sobel_input_buffebkb_ram_U/ram_reg_i_25_n_2
    SLICE_X91Y8          LUT6 (Prop_lut6_I5_O)        0.124     8.128 r  design_1_i/sobel_0/inst/input_buffer_31_U/sobel_input_buffebkb_ram_U/ram_reg_i_3__3/O
                         net (fo=10, routed)          1.148     9.275    design_1_i/sobel_0/inst/input_buffer_25_U/sobel_input_buffebkb_ram_U/ADDRARDADDR[6]
    RAMB18_X5Y2          RAMB18E1                                     r  design_1_i/sobel_0/inst/input_buffer_25_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     5.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14556, routed)       1.668     6.847    design_1_i/sobel_0/inst/input_buffer_25_U/sobel_input_buffebkb_ram_U/ap_clk
    RAMB18_X5Y2          RAMB18E1                                     r  design_1_i/sobel_0/inst/input_buffer_25_U/sobel_input_buffebkb_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.230     7.076    
                         clock uncertainty           -0.070     7.007    
    RAMB18_X5Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566     6.441    design_1_i/sobel_0/inst/input_buffer_25_U/sobel_input_buffebkb_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                          6.441    
                         arrival time                          -9.275    
  -------------------------------------------------------------------
                         slack                                 -2.834    

Slack (VIOLATED) :        -2.834ns  (required time - arrival time)
  Source:                 design_1_i/sobel_0/inst/ap_CS_fsm_reg[68]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/sobel_0/inst/input_buffer_27_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@4.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.327ns  (logic 1.214ns (19.187%)  route 5.113ns (80.813%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.847ns = ( 6.847 - 4.000 ) 
    Source Clock Delay      (SCD):    2.948ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.120ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14556, routed)       1.654     2.948    design_1_i/sobel_0/inst/ap_clk
    SLICE_X53Y9          FDRE                                         r  design_1_i/sobel_0/inst/ap_CS_fsm_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y9          FDRE (Prop_fdre_C_Q)         0.419     3.367 r  design_1_i/sobel_0/inst/ap_CS_fsm_reg[68]/Q
                         net (fo=58, routed)          1.021     4.388    design_1_i/sobel_0/inst/input_buffer_11_U/sobel_input_buffebkb_ram_U/Q[3]
    SLICE_X65Y9          LUT2 (Prop_lut2_I0_O)        0.299     4.687 r  design_1_i/sobel_0/inst/input_buffer_11_U/sobel_input_buffebkb_ram_U/ram_reg_i_69__2/O
                         net (fo=5, routed)           0.479     5.166    design_1_i/sobel_0/inst/input_buffer_31_U/sobel_input_buffebkb_ram_U/ap_CS_fsm_reg[68]
    SLICE_X65Y9          LUT6 (Prop_lut6_I0_O)        0.124     5.290 r  design_1_i/sobel_0/inst/input_buffer_31_U/sobel_input_buffebkb_ram_U/ram_reg_i_56__2/O
                         net (fo=8, routed)           0.425     5.715    design_1_i/sobel_0/inst/input_buffer_31_U/sobel_input_buffebkb_ram_U/ram_reg_i_56__2_n_2
    SLICE_X67Y8          LUT6 (Prop_lut6_I5_O)        0.124     5.839 f  design_1_i/sobel_0/inst/input_buffer_31_U/sobel_input_buffebkb_ram_U/ram_reg_i_67__0/O
                         net (fo=4, routed)           1.373     7.213    design_1_i/sobel_0/inst/input_buffer_31_U/sobel_input_buffebkb_ram_U/ram_reg_i_67__0_n_2
    SLICE_X90Y8          LUT6 (Prop_lut6_I0_O)        0.124     7.337 r  design_1_i/sobel_0/inst/input_buffer_31_U/sobel_input_buffebkb_ram_U/ram_reg_i_25/O
                         net (fo=2, routed)           0.667     8.004    design_1_i/sobel_0/inst/input_buffer_31_U/sobel_input_buffebkb_ram_U/ram_reg_i_25_n_2
    SLICE_X91Y8          LUT6 (Prop_lut6_I5_O)        0.124     8.128 r  design_1_i/sobel_0/inst/input_buffer_31_U/sobel_input_buffebkb_ram_U/ram_reg_i_3__3/O
                         net (fo=10, routed)          1.148     9.275    design_1_i/sobel_0/inst/input_buffer_27_U/sobel_input_buffebkb_ram_U/ADDRARDADDR[6]
    RAMB18_X5Y3          RAMB18E1                                     r  design_1_i/sobel_0/inst/input_buffer_27_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     5.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14556, routed)       1.668     6.847    design_1_i/sobel_0/inst/input_buffer_27_U/sobel_input_buffebkb_ram_U/ap_clk
    RAMB18_X5Y3          RAMB18E1                                     r  design_1_i/sobel_0/inst/input_buffer_27_U/sobel_input_buffebkb_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.230     7.076    
                         clock uncertainty           -0.070     7.007    
    RAMB18_X5Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566     6.441    design_1_i/sobel_0/inst/input_buffer_27_U/sobel_input_buffebkb_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                          6.441    
                         arrival time                          -9.275    
  -------------------------------------------------------------------
                         slack                                 -2.834    

Slack (VIOLATED) :        -2.825ns  (required time - arrival time)
  Source:                 design_1_i/sobel_0/inst/ap_CS_fsm_reg[90]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/sobel_0/inst/input_buffer_19_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@4.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.001ns  (logic 1.138ns (18.963%)  route 4.863ns (81.037%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.765ns = ( 6.765 - 4.000 ) 
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.120ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14556, routed)       1.718     3.012    design_1_i/sobel_0/inst/ap_clk
    SLICE_X66Y21         FDRE                                         r  design_1_i/sobel_0/inst/ap_CS_fsm_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y21         FDRE (Prop_fdre_C_Q)         0.518     3.530 r  design_1_i/sobel_0/inst/ap_CS_fsm_reg[90]/Q
                         net (fo=187, routed)         0.558     4.088    design_1_i/sobel_0/inst/input_buffer_13_U/sobel_input_buffebkb_ram_U/ap_CS_fsm_reg[111][9]
    SLICE_X64Y21         LUT2 (Prop_lut2_I0_O)        0.124     4.212 f  design_1_i/sobel_0/inst/input_buffer_13_U/sobel_input_buffebkb_ram_U/ram_reg_i_145__4/O
                         net (fo=29, routed)          0.867     5.079    design_1_i/sobel_0/inst/input_buffer_14_U/sobel_input_buffebkb_ram_U/ap_CS_fsm_reg[90]
    SLICE_X66Y17         LUT6 (Prop_lut6_I5_O)        0.124     5.203 f  design_1_i/sobel_0/inst/input_buffer_14_U/sobel_input_buffebkb_ram_U/ram_reg_i_76__12/O
                         net (fo=69, routed)          1.063     6.266    design_1_i/sobel_0/inst/input_buffer_19_U/sobel_input_buffebkb_ram_U/ap_CS_fsm_reg[93]_rep
    SLICE_X74Y26         LUT4 (Prop_lut4_I3_O)        0.124     6.390 r  design_1_i/sobel_0/inst/input_buffer_19_U/sobel_input_buffebkb_ram_U/ram_reg_i_227__8/O
                         net (fo=1, routed)           0.667     7.057    design_1_i/sobel_0/inst/input_buffer_19_U/sobel_input_buffebkb_ram_U/ram_reg_i_227__8_n_2
    SLICE_X74Y26         LUT6 (Prop_lut6_I0_O)        0.124     7.181 f  design_1_i/sobel_0/inst/input_buffer_19_U/sobel_input_buffebkb_ram_U/ram_reg_i_89__12/O
                         net (fo=1, routed)           0.693     7.874    design_1_i/sobel_0/inst/input_buffer_19_U/sobel_input_buffebkb_ram_U/ram_reg_i_89__12_n_2
    SLICE_X69Y30         LUT6 (Prop_lut6_I0_O)        0.124     7.998 r  design_1_i/sobel_0/inst/input_buffer_19_U/sobel_input_buffebkb_ram_U/ram_reg_i_15__14/O
                         net (fo=1, routed)           1.015     9.013    design_1_i/sobel_0/inst/input_buffer_19_U/sobel_input_buffebkb_ram_U/ram_reg_i_15__14_n_2
    RAMB18_X3Y12         RAMB18E1                                     r  design_1_i/sobel_0/inst/input_buffer_19_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     5.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14556, routed)       1.586     6.765    design_1_i/sobel_0/inst/input_buffer_19_U/sobel_input_buffebkb_ram_U/ap_clk
    RAMB18_X3Y12         RAMB18E1                                     r  design_1_i/sobel_0/inst/input_buffer_19_U/sobel_input_buffebkb_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.230     6.994    
                         clock uncertainty           -0.070     6.925    
    RAMB18_X3Y12         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                     -0.737     6.188    design_1_i/sobel_0/inst/input_buffer_19_U/sobel_input_buffebkb_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                          6.188    
                         arrival time                          -9.013    
  -------------------------------------------------------------------
                         slack                                 -2.825    

Slack (VIOLATED) :        -2.799ns  (required time - arrival time)
  Source:                 design_1_i/sobel_0/inst/ap_CS_fsm_reg[88]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/sobel_0/inst/input_buffer_20_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@4.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.977ns  (logic 1.151ns (19.256%)  route 4.826ns (80.744%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.768ns = ( 6.768 - 4.000 ) 
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.120ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14556, routed)       1.718     3.012    design_1_i/sobel_0/inst/ap_clk
    SLICE_X66Y21         FDRE                                         r  design_1_i/sobel_0/inst/ap_CS_fsm_reg[88]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y21         FDRE (Prop_fdre_C_Q)         0.478     3.490 f  design_1_i/sobel_0/inst/ap_CS_fsm_reg[88]/Q
                         net (fo=224, routed)         1.526     5.016    design_1_i/sobel_0/inst/input_buffer_12_U/sobel_input_buffebkb_ram_U/Q[9]
    SLICE_X69Y12         LUT3 (Prop_lut3_I2_O)        0.301     5.317 f  design_1_i/sobel_0/inst/input_buffer_12_U/sobel_input_buffebkb_ram_U/ram_reg_i_406__0/O
                         net (fo=4, routed)           1.114     6.431    design_1_i/sobel_0/inst/input_buffer_20_U/sobel_input_buffebkb_ram_U/ap_CS_fsm_reg[87]_rep_0
    SLICE_X81Y20         LUT6 (Prop_lut6_I1_O)        0.124     6.555 r  design_1_i/sobel_0/inst/input_buffer_20_U/sobel_input_buffebkb_ram_U/ram_reg_i_184__6/O
                         net (fo=1, routed)           0.600     7.154    design_1_i/sobel_0/inst/input_buffer_20_U/sobel_input_buffebkb_ram_U/ram_reg_i_184__6_n_2
    SLICE_X73Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.278 r  design_1_i/sobel_0/inst/input_buffer_20_U/sobel_input_buffebkb_ram_U/ram_reg_i_65__6/O
                         net (fo=1, routed)           0.554     7.832    design_1_i/sobel_0/inst/input_buffer_20_U/sobel_input_buffebkb_ram_U/ram_reg_i_65__6_n_2
    SLICE_X73Y19         LUT6 (Prop_lut6_I3_O)        0.124     7.956 r  design_1_i/sobel_0/inst/input_buffer_20_U/sobel_input_buffebkb_ram_U/ram_reg_i_12__10/O
                         net (fo=1, routed)           1.033     8.989    design_1_i/sobel_0/inst/input_buffer_20_U/sobel_input_buffebkb_ram_U/ram_reg_i_12__10_n_2
    RAMB18_X3Y7          RAMB18E1                                     r  design_1_i/sobel_0/inst/input_buffer_20_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     5.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14556, routed)       1.589     6.768    design_1_i/sobel_0/inst/input_buffer_20_U/sobel_input_buffebkb_ram_U/ap_clk
    RAMB18_X3Y7          RAMB18E1                                     r  design_1_i/sobel_0/inst/input_buffer_20_U/sobel_input_buffebkb_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.230     6.997    
                         clock uncertainty           -0.070     6.928    
    RAMB18_X3Y7          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[4])
                                                     -0.737     6.191    design_1_i/sobel_0/inst/input_buffer_20_U/sobel_input_buffebkb_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                          6.191    
                         arrival time                          -8.989    
  -------------------------------------------------------------------
                         slack                                 -2.799    

Slack (VIOLATED) :        -2.781ns  (required time - arrival time)
  Source:                 design_1_i/sobel_0/inst/ap_CS_fsm_reg[89]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/sobel_0/inst/input_buffer_18_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@4.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.961ns  (logic 1.014ns (17.009%)  route 4.947ns (82.991%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 6.770 - 4.000 ) 
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.120ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14556, routed)       1.718     3.012    design_1_i/sobel_0/inst/ap_clk
    SLICE_X66Y21         FDRE                                         r  design_1_i/sobel_0/inst/ap_CS_fsm_reg[89]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y21         FDRE (Prop_fdre_C_Q)         0.518     3.530 r  design_1_i/sobel_0/inst/ap_CS_fsm_reg[89]/Q
                         net (fo=177, routed)         1.509     5.039    design_1_i/sobel_0/inst/input_buffer_18_U/sobel_input_buffebkb_ram_U/ap_CS_fsm_reg[111][8]
    SLICE_X56Y29         LUT5 (Prop_lut5_I2_O)        0.124     5.163 r  design_1_i/sobel_0/inst/input_buffer_18_U/sobel_input_buffebkb_ram_U/ram_reg_i_215__3/O
                         net (fo=1, routed)           0.604     5.767    design_1_i/sobel_0/inst/input_buffer_18_U/sobel_input_buffebkb_ram_U/ram_reg_i_215__3_n_2
    SLICE_X56Y27         LUT6 (Prop_lut6_I0_O)        0.124     5.891 r  design_1_i/sobel_0/inst/input_buffer_18_U/sobel_input_buffebkb_ram_U/ram_reg_i_108__7/O
                         net (fo=1, routed)           0.421     6.312    design_1_i/sobel_0/inst/input_buffer_18_U/sobel_input_buffebkb_ram_U/ram_reg_i_108__7_n_2
    SLICE_X56Y28         LUT6 (Prop_lut6_I1_O)        0.124     6.436 f  design_1_i/sobel_0/inst/input_buffer_18_U/sobel_input_buffebkb_ram_U/ram_reg_i_31__12/O
                         net (fo=1, routed)           1.461     7.898    design_1_i/sobel_0/inst/input_buffer_18_U/sobel_input_buffebkb_ram_U/ram_reg_i_31__12_n_2
    SLICE_X53Y21         LUT6 (Prop_lut6_I4_O)        0.124     8.022 r  design_1_i/sobel_0/inst/input_buffer_18_U/sobel_input_buffebkb_ram_U/ram_reg_i_3__13/O
                         net (fo=1, routed)           0.952     8.973    design_1_i/sobel_0/inst/input_buffer_18_U/sobel_input_buffebkb_ram_U/ram_reg_i_3__13_n_2
    RAMB18_X3Y5          RAMB18E1                                     r  design_1_i/sobel_0/inst/input_buffer_18_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     5.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14556, routed)       1.591     6.770    design_1_i/sobel_0/inst/input_buffer_18_U/sobel_input_buffebkb_ram_U/ap_clk
    RAMB18_X3Y5          RAMB18E1                                     r  design_1_i/sobel_0/inst/input_buffer_18_U/sobel_input_buffebkb_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.230     6.999    
                         clock uncertainty           -0.070     6.930    
    RAMB18_X3Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[5])
                                                     -0.737     6.193    design_1_i/sobel_0/inst/input_buffer_18_U/sobel_input_buffebkb_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                          6.193    
                         arrival time                          -8.973    
  -------------------------------------------------------------------
                         slack                                 -2.781    

Slack (VIOLATED) :        -2.741ns  (required time - arrival time)
  Source:                 design_1_i/sobel_0/inst/ap_CS_fsm_reg[68]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/sobel_0/inst/input_buffer_24_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@4.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.221ns  (logic 1.214ns (19.514%)  route 5.007ns (80.486%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 6.834 - 4.000 ) 
    Source Clock Delay      (SCD):    2.948ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.120ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14556, routed)       1.654     2.948    design_1_i/sobel_0/inst/ap_clk
    SLICE_X53Y9          FDRE                                         r  design_1_i/sobel_0/inst/ap_CS_fsm_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y9          FDRE (Prop_fdre_C_Q)         0.419     3.367 r  design_1_i/sobel_0/inst/ap_CS_fsm_reg[68]/Q
                         net (fo=58, routed)          1.021     4.388    design_1_i/sobel_0/inst/input_buffer_11_U/sobel_input_buffebkb_ram_U/Q[3]
    SLICE_X65Y9          LUT2 (Prop_lut2_I0_O)        0.299     4.687 r  design_1_i/sobel_0/inst/input_buffer_11_U/sobel_input_buffebkb_ram_U/ram_reg_i_69__2/O
                         net (fo=5, routed)           0.479     5.166    design_1_i/sobel_0/inst/input_buffer_31_U/sobel_input_buffebkb_ram_U/ap_CS_fsm_reg[68]
    SLICE_X65Y9          LUT6 (Prop_lut6_I0_O)        0.124     5.290 r  design_1_i/sobel_0/inst/input_buffer_31_U/sobel_input_buffebkb_ram_U/ram_reg_i_56__2/O
                         net (fo=8, routed)           0.425     5.715    design_1_i/sobel_0/inst/input_buffer_31_U/sobel_input_buffebkb_ram_U/ram_reg_i_56__2_n_2
    SLICE_X67Y8          LUT6 (Prop_lut6_I5_O)        0.124     5.839 f  design_1_i/sobel_0/inst/input_buffer_31_U/sobel_input_buffebkb_ram_U/ram_reg_i_67__0/O
                         net (fo=4, routed)           1.373     7.213    design_1_i/sobel_0/inst/input_buffer_31_U/sobel_input_buffebkb_ram_U/ram_reg_i_67__0_n_2
    SLICE_X90Y8          LUT6 (Prop_lut6_I0_O)        0.124     7.337 r  design_1_i/sobel_0/inst/input_buffer_31_U/sobel_input_buffebkb_ram_U/ram_reg_i_25/O
                         net (fo=2, routed)           0.667     8.004    design_1_i/sobel_0/inst/input_buffer_31_U/sobel_input_buffebkb_ram_U/ram_reg_i_25_n_2
    SLICE_X91Y8          LUT6 (Prop_lut6_I5_O)        0.124     8.128 r  design_1_i/sobel_0/inst/input_buffer_31_U/sobel_input_buffebkb_ram_U/ram_reg_i_3__3/O
                         net (fo=10, routed)          1.042     9.169    design_1_i/sobel_0/inst/input_buffer_24_U/sobel_input_buffebkb_ram_U/ADDRARDADDR[6]
    RAMB18_X4Y7          RAMB18E1                                     r  design_1_i/sobel_0/inst/input_buffer_24_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     5.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14556, routed)       1.655     6.834    design_1_i/sobel_0/inst/input_buffer_24_U/sobel_input_buffebkb_ram_U/ap_clk
    RAMB18_X4Y7          RAMB18E1                                     r  design_1_i/sobel_0/inst/input_buffer_24_U/sobel_input_buffebkb_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.230     7.063    
                         clock uncertainty           -0.070     6.994    
    RAMB18_X4Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566     6.428    design_1_i/sobel_0/inst/input_buffer_24_U/sobel_input_buffebkb_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                          6.428    
                         arrival time                          -9.169    
  -------------------------------------------------------------------
                         slack                                 -2.741    

Slack (VIOLATED) :        -2.741ns  (required time - arrival time)
  Source:                 design_1_i/sobel_0/inst/ap_CS_fsm_reg[68]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/sobel_0/inst/input_buffer_29_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@4.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.221ns  (logic 1.214ns (19.514%)  route 5.007ns (80.486%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 6.834 - 4.000 ) 
    Source Clock Delay      (SCD):    2.948ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.120ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14556, routed)       1.654     2.948    design_1_i/sobel_0/inst/ap_clk
    SLICE_X53Y9          FDRE                                         r  design_1_i/sobel_0/inst/ap_CS_fsm_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y9          FDRE (Prop_fdre_C_Q)         0.419     3.367 r  design_1_i/sobel_0/inst/ap_CS_fsm_reg[68]/Q
                         net (fo=58, routed)          1.021     4.388    design_1_i/sobel_0/inst/input_buffer_11_U/sobel_input_buffebkb_ram_U/Q[3]
    SLICE_X65Y9          LUT2 (Prop_lut2_I0_O)        0.299     4.687 r  design_1_i/sobel_0/inst/input_buffer_11_U/sobel_input_buffebkb_ram_U/ram_reg_i_69__2/O
                         net (fo=5, routed)           0.479     5.166    design_1_i/sobel_0/inst/input_buffer_31_U/sobel_input_buffebkb_ram_U/ap_CS_fsm_reg[68]
    SLICE_X65Y9          LUT6 (Prop_lut6_I0_O)        0.124     5.290 r  design_1_i/sobel_0/inst/input_buffer_31_U/sobel_input_buffebkb_ram_U/ram_reg_i_56__2/O
                         net (fo=8, routed)           0.425     5.715    design_1_i/sobel_0/inst/input_buffer_31_U/sobel_input_buffebkb_ram_U/ram_reg_i_56__2_n_2
    SLICE_X67Y8          LUT6 (Prop_lut6_I5_O)        0.124     5.839 f  design_1_i/sobel_0/inst/input_buffer_31_U/sobel_input_buffebkb_ram_U/ram_reg_i_67__0/O
                         net (fo=4, routed)           1.373     7.213    design_1_i/sobel_0/inst/input_buffer_31_U/sobel_input_buffebkb_ram_U/ram_reg_i_67__0_n_2
    SLICE_X90Y8          LUT6 (Prop_lut6_I0_O)        0.124     7.337 r  design_1_i/sobel_0/inst/input_buffer_31_U/sobel_input_buffebkb_ram_U/ram_reg_i_25/O
                         net (fo=2, routed)           0.667     8.004    design_1_i/sobel_0/inst/input_buffer_31_U/sobel_input_buffebkb_ram_U/ram_reg_i_25_n_2
    SLICE_X91Y8          LUT6 (Prop_lut6_I5_O)        0.124     8.128 r  design_1_i/sobel_0/inst/input_buffer_31_U/sobel_input_buffebkb_ram_U/ram_reg_i_3__3/O
                         net (fo=10, routed)          1.042     9.169    design_1_i/sobel_0/inst/input_buffer_29_U/sobel_input_buffebkb_ram_U/ADDRARDADDR[6]
    RAMB18_X4Y6          RAMB18E1                                     r  design_1_i/sobel_0/inst/input_buffer_29_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     5.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14556, routed)       1.655     6.834    design_1_i/sobel_0/inst/input_buffer_29_U/sobel_input_buffebkb_ram_U/ap_clk
    RAMB18_X4Y6          RAMB18E1                                     r  design_1_i/sobel_0/inst/input_buffer_29_U/sobel_input_buffebkb_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.230     7.063    
                         clock uncertainty           -0.070     6.994    
    RAMB18_X4Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566     6.428    design_1_i/sobel_0/inst/input_buffer_29_U/sobel_input_buffebkb_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                          6.428    
                         arrival time                          -9.169    
  -------------------------------------------------------------------
                         slack                                 -2.741    

Slack (VIOLATED) :        -2.738ns  (required time - arrival time)
  Source:                 design_1_i/sobel_0/inst/ap_CS_fsm_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/sobel_0/inst/input_buffer_19_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@4.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.152ns  (logic 1.088ns (17.686%)  route 5.064ns (82.314%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.768ns = ( 6.768 - 4.000 ) 
    Source Clock Delay      (SCD):    2.948ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.120ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14556, routed)       1.654     2.948    design_1_i/sobel_0/inst/ap_clk
    SLICE_X53Y9          FDRE                                         r  design_1_i/sobel_0/inst/ap_CS_fsm_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y9          FDRE (Prop_fdre_C_Q)         0.419     3.367 r  design_1_i/sobel_0/inst/ap_CS_fsm_reg[32]/Q
                         net (fo=45, routed)          1.411     4.778    design_1_i/sobel_0/inst/input_buffer_20_U/sobel_input_buffebkb_ram_U/Q[15]
    SLICE_X53Y14         LUT6 (Prop_lut6_I1_O)        0.297     5.075 r  design_1_i/sobel_0/inst/input_buffer_20_U/sobel_input_buffebkb_ram_U/ram_reg_i_193__5/O
                         net (fo=1, routed)           1.045     6.120    design_1_i/sobel_0/inst/input_buffer_20_U/sobel_input_buffebkb_ram_U/ram_reg_i_193__5_n_2
    SLICE_X55Y13         LUT5 (Prop_lut5_I4_O)        0.124     6.244 f  design_1_i/sobel_0/inst/input_buffer_20_U/sobel_input_buffebkb_ram_U/ram_reg_i_67__12/O
                         net (fo=4, routed)           0.602     6.846    design_1_i/sobel_0/inst/input_buffer_20_U/sobel_input_buffebkb_ram_U/ram_reg_1
    SLICE_X54Y14         LUT6 (Prop_lut6_I0_O)        0.124     6.970 f  design_1_i/sobel_0/inst/input_buffer_20_U/sobel_input_buffebkb_ram_U/ram_reg_i_57__13/O
                         net (fo=1, routed)           0.680     7.650    design_1_i/sobel_0/inst/input_buffer_20_U/sobel_input_buffebkb_ram_U/ram_reg_i_57__13_n_2
    SLICE_X54Y14         LUT6 (Prop_lut6_I0_O)        0.124     7.774 r  design_1_i/sobel_0/inst/input_buffer_20_U/sobel_input_buffebkb_ram_U/ram_reg_i_8__0/O
                         net (fo=10, routed)          1.326     9.100    design_1_i/sobel_0/inst/input_buffer_19_U/sobel_input_buffebkb_ram_U/ADDRARDADDR[1]
    RAMB18_X3Y12         RAMB18E1                                     r  design_1_i/sobel_0/inst/input_buffer_19_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     5.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14556, routed)       1.589     6.768    design_1_i/sobel_0/inst/input_buffer_19_U/sobel_input_buffebkb_ram_U/ap_clk
    RAMB18_X3Y12         RAMB18E1                                     r  design_1_i/sobel_0/inst/input_buffer_19_U/sobel_input_buffebkb_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.230     6.997    
                         clock uncertainty           -0.070     6.928    
    RAMB18_X3Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566     6.362    design_1_i/sobel_0/inst/input_buffer_19_U/sobel_input_buffebkb_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                          6.362    
                         arrival time                          -9.100    
  -------------------------------------------------------------------
                         slack                                 -2.738    

Slack (VIOLATED) :        -2.728ns  (required time - arrival time)
  Source:                 design_1_i/sobel_0/inst/ap_CS_fsm_reg[88]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/sobel_0/inst/input_buffer_19_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@4.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.078ns  (logic 1.151ns (18.937%)  route 4.927ns (81.063%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.768ns = ( 6.768 - 4.000 ) 
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.120ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14556, routed)       1.718     3.012    design_1_i/sobel_0/inst/ap_clk
    SLICE_X66Y21         FDRE                                         r  design_1_i/sobel_0/inst/ap_CS_fsm_reg[88]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y21         FDRE (Prop_fdre_C_Q)         0.478     3.490 r  design_1_i/sobel_0/inst/ap_CS_fsm_reg[88]/Q
                         net (fo=224, routed)         1.161     4.651    design_1_i/sobel_0/inst/input_buffer_20_U/sobel_input_buffebkb_ram_U/Q[69]
    SLICE_X70Y14         LUT2 (Prop_lut2_I1_O)        0.301     4.952 f  design_1_i/sobel_0/inst/input_buffer_20_U/sobel_input_buffebkb_ram_U/ram_reg_i_338__0/O
                         net (fo=2, routed)           0.773     5.725    design_1_i/sobel_0/inst/input_buffer_20_U/sobel_input_buffebkb_ram_U/ram_reg_i_338__0_n_2
    SLICE_X59Y14         LUT6 (Prop_lut6_I0_O)        0.124     5.849 f  design_1_i/sobel_0/inst/input_buffer_20_U/sobel_input_buffebkb_ram_U/ram_reg_i_157/O
                         net (fo=4, routed)           0.829     6.679    design_1_i/sobel_0/inst/input_buffer_20_U/sobel_input_buffebkb_ram_U/ram_reg_i_157_n_2
    SLICE_X56Y14         LUT6 (Prop_lut6_I1_O)        0.124     6.803 f  design_1_i/sobel_0/inst/input_buffer_20_U/sobel_input_buffebkb_ram_U/ram_reg_i_51__0/O
                         net (fo=2, routed)           0.871     7.673    design_1_i/sobel_0/inst/input_buffer_20_U/sobel_input_buffebkb_ram_U/ram_reg_i_51__0_n_2
    SLICE_X56Y15         LUT6 (Prop_lut6_I0_O)        0.124     7.797 r  design_1_i/sobel_0/inst/input_buffer_20_U/sobel_input_buffebkb_ram_U/ram_reg_i_6__0/O
                         net (fo=10, routed)          1.293     9.090    design_1_i/sobel_0/inst/input_buffer_19_U/sobel_input_buffebkb_ram_U/ADDRARDADDR[3]
    RAMB18_X3Y12         RAMB18E1                                     r  design_1_i/sobel_0/inst/input_buffer_19_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     5.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14556, routed)       1.589     6.768    design_1_i/sobel_0/inst/input_buffer_19_U/sobel_input_buffebkb_ram_U/ap_clk
    RAMB18_X3Y12         RAMB18E1                                     r  design_1_i/sobel_0/inst/input_buffer_19_U/sobel_input_buffebkb_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.230     6.997    
                         clock uncertainty           -0.070     6.928    
    RAMB18_X3Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     6.362    design_1_i/sobel_0/inst/input_buffer_19_U/sobel_input_buffebkb_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                          6.362    
                         arrival time                          -9.090    
  -------------------------------------------------------------------
                         slack                                 -2.728    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/sobel_0/inst/output_read_reg_25145_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/sobel_0/inst/tmp_5_cast_reg_25162_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.720%)  route 0.214ns (60.280%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14556, routed)       0.542     0.878    design_1_i/sobel_0/inst/ap_clk
    SLICE_X48Y74         FDRE                                         r  design_1_i/sobel_0/inst/output_read_reg_25145_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y74         FDRE (Prop_fdre_C_Q)         0.141     1.019 r  design_1_i/sobel_0/inst/output_read_reg_25145_reg[12]/Q
                         net (fo=1, routed)           0.214     1.233    design_1_i/sobel_0/inst/output_read_reg_25145[12]
    SLICE_X51Y71         FDRE                                         r  design_1_i/sobel_0/inst/tmp_5_cast_reg_25162_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14556, routed)       0.808     1.174    design_1_i/sobel_0/inst/ap_clk
    SLICE_X51Y71         FDRE                                         r  design_1_i/sobel_0/inst/tmp_5_cast_reg_25162_reg[12]/C
                         clock pessimism             -0.035     1.139    
    SLICE_X51Y71         FDRE (Hold_fdre_C_D)         0.070     1.209    design_1_i/sobel_0/inst/tmp_5_cast_reg_25162_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_1_i/sobel_0/inst/output_read_reg_25145_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/sobel_0/inst/tmp_5_cast_reg_25162_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.585%)  route 0.215ns (60.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14556, routed)       0.544     0.880    design_1_i/sobel_0/inst/ap_clk
    SLICE_X47Y73         FDRE                                         r  design_1_i/sobel_0/inst/output_read_reg_25145_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y73         FDRE (Prop_fdre_C_Q)         0.141     1.021 r  design_1_i/sobel_0/inst/output_read_reg_25145_reg[9]/Q
                         net (fo=1, routed)           0.215     1.236    design_1_i/sobel_0/inst/output_read_reg_25145[9]
    SLICE_X52Y72         FDRE                                         r  design_1_i/sobel_0/inst/tmp_5_cast_reg_25162_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14556, routed)       0.807     1.173    design_1_i/sobel_0/inst/ap_clk
    SLICE_X52Y72         FDRE                                         r  design_1_i/sobel_0/inst/tmp_5_cast_reg_25162_reg[9]/C
                         clock pessimism             -0.035     1.138    
    SLICE_X52Y72         FDRE (Hold_fdre_C_D)         0.070     1.208    design_1_i/sobel_0/inst/tmp_5_cast_reg_25162_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid2vector_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1085]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.213ns (50.043%)  route 0.213ns (49.957%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14556, routed)       0.574     0.910    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/aclk
    SLICE_X26Y51         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid2vector_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y51         FDRE (Prop_fdre_C_Q)         0.164     1.074 r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid2vector_q_reg/Q
                         net (fo=67, routed)          0.213     1.286    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid2vector_q
    SLICE_X24Y48         LUT3 (Prop_lut3_I2_O)        0.049     1.335 r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i[1085]_i_1/O
                         net (fo=1, routed)           0.000     1.335    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i[1085]_i_1_n_0
    SLICE_X24Y48         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1085]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14556, routed)       0.860     1.226    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/aclk
    SLICE_X24Y48         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1085]/C
                         clock pessimism             -0.030     1.196    
    SLICE_X24Y48         FDRE (Hold_fdre_C_D)         0.107     1.303    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1085]
  -------------------------------------------------------------------
                         required time                         -1.303    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14556, routed)       0.595     0.931    design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X23Y46         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][12]/Q
                         net (fo=1, routed)           0.056     1.127    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/DIA0
    SLICE_X22Y46         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14556, routed)       0.863     1.229    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/WCLK
    SLICE_X22Y46         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/CLK
                         clock pessimism             -0.285     0.944    
    SLICE_X22Y46         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.090    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.127    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14556, routed)       0.590     0.926    design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X27Y42         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.141     1.067 r  design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][18]/Q
                         net (fo=1, routed)           0.056     1.122    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/DIA0
    SLICE_X26Y42         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14556, routed)       0.858     1.224    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/WCLK
    SLICE_X26Y42         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/CLK
                         clock pessimism             -0.285     0.939    
    SLICE_X26Y42         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.086    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           1.122    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[last_offset][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14556, routed)       0.556     0.892    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X43Y54         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[last_offset][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[last_offset][3]/Q
                         net (fo=1, routed)           0.056     1.088    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/DIA0
    SLICE_X42Y54         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14556, routed)       0.824     1.190    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/WCLK
    SLICE_X42Y54         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/CLK
                         clock pessimism             -0.285     0.905    
    SLICE_X42Y54         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.052    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/sobel_0/inst/output_read_reg_25145_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/sobel_0/inst/tmp_5_cast_reg_25162_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.194%)  route 0.210ns (59.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14556, routed)       0.543     0.879    design_1_i/sobel_0/inst/ap_clk
    SLICE_X48Y73         FDRE                                         r  design_1_i/sobel_0/inst/output_read_reg_25145_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDRE (Prop_fdre_C_Q)         0.141     1.020 r  design_1_i/sobel_0/inst/output_read_reg_25145_reg[22]/Q
                         net (fo=1, routed)           0.210     1.229    design_1_i/sobel_0/inst/output_read_reg_25145[22]
    SLICE_X50Y71         FDRE                                         r  design_1_i/sobel_0/inst/tmp_5_cast_reg_25162_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14556, routed)       0.808     1.174    design_1_i/sobel_0/inst/ap_clk
    SLICE_X50Y71         FDRE                                         r  design_1_i/sobel_0/inst/tmp_5_cast_reg_25162_reg[22]/C
                         clock pessimism             -0.035     1.139    
    SLICE_X50Y71         FDRE (Hold_fdre_C_D)         0.052     1.191    design_1_i/sobel_0/inst/tmp_5_cast_reg_25162_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[105]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.164ns (43.371%)  route 0.214ns (56.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14556, routed)       0.552     0.888    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X50Y55         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[105]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y55         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[105]/Q
                         net (fo=1, routed)           0.214     1.266    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/s_axi_awaddr[10]
    SLICE_X47Y53         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14556, routed)       0.824     1.190    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X47Y53         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[10]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X47Y53         FDRE (Hold_fdre_C_D)         0.070     1.225    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[107]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.164ns (43.332%)  route 0.214ns (56.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14556, routed)       0.552     0.888    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X50Y55         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[107]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y55         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[107]/Q
                         net (fo=1, routed)           0.214     1.266    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/s_axi_awaddr[12]
    SLICE_X47Y54         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14556, routed)       0.824     1.190    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X47Y54         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[12]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X47Y54         FDRE (Hold_fdre_C_D)         0.070     1.225    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid2vector_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1084]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.209ns (49.570%)  route 0.213ns (50.431%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14556, routed)       0.574     0.910    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/aclk
    SLICE_X26Y51         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid2vector_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y51         FDRE (Prop_fdre_C_Q)         0.164     1.074 r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid2vector_q_reg/Q
                         net (fo=67, routed)          0.213     1.286    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid2vector_q
    SLICE_X24Y48         LUT3 (Prop_lut3_I2_O)        0.045     1.331 r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i[1084]_i_1/O
                         net (fo=1, routed)           0.000     1.331    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i[1084]_i_1_n_0
    SLICE_X24Y48         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1084]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14556, routed)       0.860     1.226    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/aclk
    SLICE_X24Y48         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1084]/C
                         clock pessimism             -0.030     1.196    
    SLICE_X24Y48         FDRE (Hold_fdre_C_D)         0.092     1.288    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1084]
  -------------------------------------------------------------------
                         required time                         -1.288    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.043    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         4.000       1.056      RAMB18_X1Y14  design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         4.000       1.056      RAMB18_X1Y14  design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         4.000       1.056      RAMB18_X2Y16  design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         4.000       1.424      RAMB18_X5Y3   design_1_i/sobel_0/inst/input_buffer_27_U/sobel_input_buffebkb_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         4.000       1.424      RAMB18_X5Y3   design_1_i/sobel_0/inst/input_buffer_27_U/sobel_input_buffebkb_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         4.000       1.424      RAMB18_X4Y3   design_1_i/sobel_0/inst/input_buffer_28_U/sobel_input_buffebkb_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         4.000       1.424      RAMB18_X4Y3   design_1_i/sobel_0/inst/input_buffer_28_U/sobel_input_buffebkb_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         4.000       1.424      RAMB18_X4Y6   design_1_i/sobel_0/inst/input_buffer_29_U/sobel_input_buffebkb_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         4.000       1.424      RAMB18_X4Y6   design_1_i/sobel_0/inst/input_buffer_29_U/sobel_input_buffebkb_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         4.000       1.424      RAMB18_X2Y6   design_1_i/sobel_0/inst/input_buffer_2_U/sobel_input_buffebkb_ram_U/ram_reg/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.000       0.750      SLICE_X20Y44  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.000       0.750      SLICE_X20Y44  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.000       0.750      SLICE_X20Y44  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.000       0.750      SLICE_X20Y44  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.000       0.750      SLICE_X20Y44  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.000       0.750      SLICE_X20Y44  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         2.000       0.750      SLICE_X20Y44  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         2.000       0.750      SLICE_X20Y44  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.000       0.750      SLICE_X20Y46  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.000       0.750      SLICE_X20Y46  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.000       0.750      SLICE_X30Y66  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.000       0.750      SLICE_X30Y66  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.000       0.750      SLICE_X30Y66  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.000       0.750      SLICE_X30Y66  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.000       0.750      SLICE_X30Y66  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.000       0.750      SLICE_X30Y66  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         2.000       0.750      SLICE_X30Y66  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         2.000       0.750      SLICE_X30Y66  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.000       0.750      SLICE_X26Y62  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.000       0.750      SLICE_X26Y62  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/CLK



