(S (NP (NNS FPGAs)) (VP (VBP have) (VP (VBN shown) (NP (JJ great) (NN potential)) (PP (IN in) (S (VP (VBG providing) (NP (NP (ADJP (NN low-latency) (CC and) (JJ energy-efficient)) (NNS solutions)) (PP (IN for) (NP (JJ deep) (JJ neural) (NN network) (PRN (-LRB- -LRB-) (NNP DNN) (-RRB- -RRB-)) (NN inference) (NNS applications))))))))) (. .))
(S (NP (JJ Such) (NNS designs)) (VP (VBP lead) (PP (TO to) (NP (NP (NP (NP (JJ poor) (NN isolation)) (CC and) (NP (JJ heavy) (NN performance) (NN loss))) (PP (IN for) (NP (JJ multiple) (NNS users)))) (, ,) (SBAR (WHNP (WDT which)) (S (VP (VBP are) (ADVP (RB far) (RB away) (PP (IN from) (S (VP (VBG providing) (NP (ADJP (JJ efficient) (CC and) (JJ flexible)) (NNP FPGA) (NN virtualization)) (PP (IN for) (NP (ADJP (DT neither) (JJ public) (CC nor) (JJ private)) (NN cloud) (NNS scenarios))))))))))))) (. .))
(S (S (VP (TO To) (VP (VB solve) (NP (DT these) (NNS problems))))) (, ,) (NP (PRP we)) (VP (VBP introduce) (NP (NP (DT a) (JJ novel) (NN virtualization) (NN framework)) (PP (IN for) (NP (NP (NN instruction) (NN architecture) (VBN set)) (PRN (-LRB- -LRB-) (NP (NNP ISA)) (-RRB- -RRB-)))) (VP (VBN based) (PP (IN on) (NP (NNP DNN) (NNS accelerators)))) (PP (IN by) (S (VP (VBG sharing) (NP (DT a) (JJ single) (NNP FPGA))))))) (. .))
(S (NP (PRP We)) (VP (VBP enable) (NP (DT the) (NN isolation)) (PP (IN by) (S (VP (VBG introducing) (NP (NP (DT a) (JJ two-level) (NN instruction) (NN dispatch) (NN module)) (CC and) (NP (DT a) (ADJP (NN multi-core) (VBN based)) (JJ hardware) (NNS resources) (NN pool))))))) (. .))
(S (NP (JJ Such) (NNS designs)) (VP (VBP provide) (NP (ADJP (VBN isolated) (CC and) (JJ runtime-programmable)) (NN hardware) (NNS resources)) (, ,) (S (ADVP (RB further)) (VP (VBG leading) (PP (TO to) (NP (NP (NN performance) (NN isolation)) (PP (IN for) (NP (JJ multiple) (NNS users)))))))) (. .))
(S (PP (IN On) (NP (DT the) (JJ other) (NN hand))) (, ,) (S (VP (TO to) (VP (VB overcome) (NP (DT the) (JJ heavy) (NN re-compilation) (NNS overheads))))) (, ,) (NP (PRP we)) (VP (VBP propose) (NP (NP (DT a) (JJ tiling-based) (NN instruction) (NN frame) (NN package) (NN design)) (CC and) (NP (JJ two-stage) (JJ static-dynamic) (NN compilation)))) (. .))
(S (NP (PRP$ Our) (JJ extensive) (JJ experimental) (NNS results)) (VP (VBP show) (SBAR (IN that) (S (NP (DT the) (VBN proposed) (NN virtualization) (NN design)) (VP (VBZ achieves) (NP (NP (ADJP (JJ 1.07-1.69x) (CC and) (JJ 1.88-3.12x)) (NN throughput) (NN improvement)) (PP (IN over) (NP (NP (JJ previous) (JJ static) (NNS designs)) (VP (VBG using) (NP (NP (DT the) (NN single-core) (CC and) (DT the) (NN multi-core) (NNS architectures)) (, ,) (ADVP (RB respectively))))))))))) (. .))
