Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Sep 30 16:56:31 2022
| Host         : IP5P-ym running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: A/sclk_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: myclk_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: six25mhz/slow_clk_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: twentykhz/slow_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 316 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.002        0.000                      0                  221        0.261        0.000                      0                  221        4.500        0.000                       0                   114  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.002        0.000                      0                  221        0.261        0.000                      0                  221        4.500        0.000                       0                   114  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.002ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.002ns  (required time - arrival time)
  Source:                 tenhz/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tenhz/slow_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.065ns  (logic 1.164ns (22.981%)  route 3.901ns (77.019%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.791     5.312    tenhz/CLK_IBUF_BUFG
    SLICE_X2Y123         FDRE                                         r  tenhz/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y123         FDRE (Prop_fdre_C_Q)         0.518     5.830 r  tenhz/COUNT_reg[3]/Q
                         net (fo=2, routed)           1.088     6.918    tenhz/COUNT_reg[3]
    SLICE_X3Y123         LUT6 (Prop_lut6_I1_O)        0.124     7.042 r  tenhz/COUNT[0]_i_10/O
                         net (fo=1, routed)           0.462     7.504    tenhz/COUNT[0]_i_10_n_0
    SLICE_X3Y125         LUT6 (Prop_lut6_I0_O)        0.124     7.628 r  tenhz/COUNT[0]_i_8__1/O
                         net (fo=1, routed)           0.402     8.031    tenhz/COUNT[0]_i_8__1_n_0
    SLICE_X3Y126         LUT6 (Prop_lut6_I4_O)        0.124     8.155 r  tenhz/COUNT[0]_i_3__1/O
                         net (fo=1, routed)           0.403     8.557    tenhz/COUNT[0]_i_3__1_n_0
    SLICE_X3Y128         LUT6 (Prop_lut6_I0_O)        0.124     8.681 r  tenhz/COUNT[0]_i_1__1/O
                         net (fo=33, routed)          1.546    10.227    tenhz/COUNT[0]_i_1__1_n_0
    SLICE_X2Y117         LUT2 (Prop_lut2_I0_O)        0.150    10.377 r  tenhz/slow_clk_i_1__0/O
                         net (fo=1, routed)           0.000    10.377    tenhz/slow_clk_i_1__0_n_0
    SLICE_X2Y117         FDRE                                         r  tenhz/slow_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.675    15.016    tenhz/CLK_IBUF_BUFG
    SLICE_X2Y117         FDRE                                         r  tenhz/slow_clk_reg/C
                         clock pessimism              0.281    15.297    
                         clock uncertainty           -0.035    15.262    
    SLICE_X2Y117         FDRE (Setup_fdre_C_D)        0.118    15.380    tenhz/slow_clk_reg
  -------------------------------------------------------------------
                         required time                         15.380    
                         arrival time                         -10.377    
  -------------------------------------------------------------------
                         slack                                  5.002    

Slack (MET) :             5.153ns  (required time - arrival time)
  Source:                 tenhz/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tenhz/COUNT_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.249ns  (logic 1.014ns (23.863%)  route 3.235ns (76.137%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.791     5.312    tenhz/CLK_IBUF_BUFG
    SLICE_X2Y123         FDRE                                         r  tenhz/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y123         FDRE (Prop_fdre_C_Q)         0.518     5.830 r  tenhz/COUNT_reg[3]/Q
                         net (fo=2, routed)           1.088     6.918    tenhz/COUNT_reg[3]
    SLICE_X3Y123         LUT6 (Prop_lut6_I1_O)        0.124     7.042 r  tenhz/COUNT[0]_i_10/O
                         net (fo=1, routed)           0.462     7.504    tenhz/COUNT[0]_i_10_n_0
    SLICE_X3Y125         LUT6 (Prop_lut6_I0_O)        0.124     7.628 r  tenhz/COUNT[0]_i_8__1/O
                         net (fo=1, routed)           0.402     8.031    tenhz/COUNT[0]_i_8__1_n_0
    SLICE_X3Y126         LUT6 (Prop_lut6_I4_O)        0.124     8.155 r  tenhz/COUNT[0]_i_3__1/O
                         net (fo=1, routed)           0.403     8.557    tenhz/COUNT[0]_i_3__1_n_0
    SLICE_X3Y128         LUT6 (Prop_lut6_I0_O)        0.124     8.681 r  tenhz/COUNT[0]_i_1__1/O
                         net (fo=33, routed)          0.880     9.562    tenhz/COUNT[0]_i_1__1_n_0
    SLICE_X2Y125         FDRE                                         r  tenhz/COUNT_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.666    15.007    tenhz/CLK_IBUF_BUFG
    SLICE_X2Y125         FDRE                                         r  tenhz/COUNT_reg[10]/C
                         clock pessimism              0.267    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X2Y125         FDRE (Setup_fdre_C_R)       -0.524    14.715    tenhz/COUNT_reg[10]
  -------------------------------------------------------------------
                         required time                         14.715    
                         arrival time                          -9.562    
  -------------------------------------------------------------------
                         slack                                  5.153    

Slack (MET) :             5.153ns  (required time - arrival time)
  Source:                 tenhz/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tenhz/COUNT_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.249ns  (logic 1.014ns (23.863%)  route 3.235ns (76.137%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.791     5.312    tenhz/CLK_IBUF_BUFG
    SLICE_X2Y123         FDRE                                         r  tenhz/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y123         FDRE (Prop_fdre_C_Q)         0.518     5.830 r  tenhz/COUNT_reg[3]/Q
                         net (fo=2, routed)           1.088     6.918    tenhz/COUNT_reg[3]
    SLICE_X3Y123         LUT6 (Prop_lut6_I1_O)        0.124     7.042 r  tenhz/COUNT[0]_i_10/O
                         net (fo=1, routed)           0.462     7.504    tenhz/COUNT[0]_i_10_n_0
    SLICE_X3Y125         LUT6 (Prop_lut6_I0_O)        0.124     7.628 r  tenhz/COUNT[0]_i_8__1/O
                         net (fo=1, routed)           0.402     8.031    tenhz/COUNT[0]_i_8__1_n_0
    SLICE_X3Y126         LUT6 (Prop_lut6_I4_O)        0.124     8.155 r  tenhz/COUNT[0]_i_3__1/O
                         net (fo=1, routed)           0.403     8.557    tenhz/COUNT[0]_i_3__1_n_0
    SLICE_X3Y128         LUT6 (Prop_lut6_I0_O)        0.124     8.681 r  tenhz/COUNT[0]_i_1__1/O
                         net (fo=33, routed)          0.880     9.562    tenhz/COUNT[0]_i_1__1_n_0
    SLICE_X2Y125         FDRE                                         r  tenhz/COUNT_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.666    15.007    tenhz/CLK_IBUF_BUFG
    SLICE_X2Y125         FDRE                                         r  tenhz/COUNT_reg[11]/C
                         clock pessimism              0.267    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X2Y125         FDRE (Setup_fdre_C_R)       -0.524    14.715    tenhz/COUNT_reg[11]
  -------------------------------------------------------------------
                         required time                         14.715    
                         arrival time                          -9.562    
  -------------------------------------------------------------------
                         slack                                  5.153    

Slack (MET) :             5.153ns  (required time - arrival time)
  Source:                 tenhz/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tenhz/COUNT_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.249ns  (logic 1.014ns (23.863%)  route 3.235ns (76.137%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.791     5.312    tenhz/CLK_IBUF_BUFG
    SLICE_X2Y123         FDRE                                         r  tenhz/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y123         FDRE (Prop_fdre_C_Q)         0.518     5.830 r  tenhz/COUNT_reg[3]/Q
                         net (fo=2, routed)           1.088     6.918    tenhz/COUNT_reg[3]
    SLICE_X3Y123         LUT6 (Prop_lut6_I1_O)        0.124     7.042 r  tenhz/COUNT[0]_i_10/O
                         net (fo=1, routed)           0.462     7.504    tenhz/COUNT[0]_i_10_n_0
    SLICE_X3Y125         LUT6 (Prop_lut6_I0_O)        0.124     7.628 r  tenhz/COUNT[0]_i_8__1/O
                         net (fo=1, routed)           0.402     8.031    tenhz/COUNT[0]_i_8__1_n_0
    SLICE_X3Y126         LUT6 (Prop_lut6_I4_O)        0.124     8.155 r  tenhz/COUNT[0]_i_3__1/O
                         net (fo=1, routed)           0.403     8.557    tenhz/COUNT[0]_i_3__1_n_0
    SLICE_X3Y128         LUT6 (Prop_lut6_I0_O)        0.124     8.681 r  tenhz/COUNT[0]_i_1__1/O
                         net (fo=33, routed)          0.880     9.562    tenhz/COUNT[0]_i_1__1_n_0
    SLICE_X2Y125         FDRE                                         r  tenhz/COUNT_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.666    15.007    tenhz/CLK_IBUF_BUFG
    SLICE_X2Y125         FDRE                                         r  tenhz/COUNT_reg[8]/C
                         clock pessimism              0.267    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X2Y125         FDRE (Setup_fdre_C_R)       -0.524    14.715    tenhz/COUNT_reg[8]
  -------------------------------------------------------------------
                         required time                         14.715    
                         arrival time                          -9.562    
  -------------------------------------------------------------------
                         slack                                  5.153    

Slack (MET) :             5.153ns  (required time - arrival time)
  Source:                 tenhz/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tenhz/COUNT_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.249ns  (logic 1.014ns (23.863%)  route 3.235ns (76.137%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.791     5.312    tenhz/CLK_IBUF_BUFG
    SLICE_X2Y123         FDRE                                         r  tenhz/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y123         FDRE (Prop_fdre_C_Q)         0.518     5.830 r  tenhz/COUNT_reg[3]/Q
                         net (fo=2, routed)           1.088     6.918    tenhz/COUNT_reg[3]
    SLICE_X3Y123         LUT6 (Prop_lut6_I1_O)        0.124     7.042 r  tenhz/COUNT[0]_i_10/O
                         net (fo=1, routed)           0.462     7.504    tenhz/COUNT[0]_i_10_n_0
    SLICE_X3Y125         LUT6 (Prop_lut6_I0_O)        0.124     7.628 r  tenhz/COUNT[0]_i_8__1/O
                         net (fo=1, routed)           0.402     8.031    tenhz/COUNT[0]_i_8__1_n_0
    SLICE_X3Y126         LUT6 (Prop_lut6_I4_O)        0.124     8.155 r  tenhz/COUNT[0]_i_3__1/O
                         net (fo=1, routed)           0.403     8.557    tenhz/COUNT[0]_i_3__1_n_0
    SLICE_X3Y128         LUT6 (Prop_lut6_I0_O)        0.124     8.681 r  tenhz/COUNT[0]_i_1__1/O
                         net (fo=33, routed)          0.880     9.562    tenhz/COUNT[0]_i_1__1_n_0
    SLICE_X2Y125         FDRE                                         r  tenhz/COUNT_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.666    15.007    tenhz/CLK_IBUF_BUFG
    SLICE_X2Y125         FDRE                                         r  tenhz/COUNT_reg[9]/C
                         clock pessimism              0.267    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X2Y125         FDRE (Setup_fdre_C_R)       -0.524    14.715    tenhz/COUNT_reg[9]
  -------------------------------------------------------------------
                         required time                         14.715    
                         arrival time                          -9.562    
  -------------------------------------------------------------------
                         slack                                  5.153    

Slack (MET) :             5.228ns  (required time - arrival time)
  Source:                 tenhz/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tenhz/COUNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.212ns  (logic 1.014ns (24.072%)  route 3.198ns (75.928%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.791     5.312    tenhz/CLK_IBUF_BUFG
    SLICE_X2Y123         FDRE                                         r  tenhz/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y123         FDRE (Prop_fdre_C_Q)         0.518     5.830 r  tenhz/COUNT_reg[3]/Q
                         net (fo=2, routed)           1.088     6.918    tenhz/COUNT_reg[3]
    SLICE_X3Y123         LUT6 (Prop_lut6_I1_O)        0.124     7.042 r  tenhz/COUNT[0]_i_10/O
                         net (fo=1, routed)           0.462     7.504    tenhz/COUNT[0]_i_10_n_0
    SLICE_X3Y125         LUT6 (Prop_lut6_I0_O)        0.124     7.628 r  tenhz/COUNT[0]_i_8__1/O
                         net (fo=1, routed)           0.402     8.031    tenhz/COUNT[0]_i_8__1_n_0
    SLICE_X3Y126         LUT6 (Prop_lut6_I4_O)        0.124     8.155 r  tenhz/COUNT[0]_i_3__1/O
                         net (fo=1, routed)           0.403     8.557    tenhz/COUNT[0]_i_3__1_n_0
    SLICE_X3Y128         LUT6 (Prop_lut6_I0_O)        0.124     8.681 r  tenhz/COUNT[0]_i_1__1/O
                         net (fo=33, routed)          0.843     9.525    tenhz/COUNT[0]_i_1__1_n_0
    SLICE_X2Y123         FDRE                                         r  tenhz/COUNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.668    15.009    tenhz/CLK_IBUF_BUFG
    SLICE_X2Y123         FDRE                                         r  tenhz/COUNT_reg[0]/C
                         clock pessimism              0.303    15.312    
                         clock uncertainty           -0.035    15.277    
    SLICE_X2Y123         FDRE (Setup_fdre_C_R)       -0.524    14.753    tenhz/COUNT_reg[0]
  -------------------------------------------------------------------
                         required time                         14.753    
                         arrival time                          -9.525    
  -------------------------------------------------------------------
                         slack                                  5.228    

Slack (MET) :             5.228ns  (required time - arrival time)
  Source:                 tenhz/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tenhz/COUNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.212ns  (logic 1.014ns (24.072%)  route 3.198ns (75.928%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.791     5.312    tenhz/CLK_IBUF_BUFG
    SLICE_X2Y123         FDRE                                         r  tenhz/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y123         FDRE (Prop_fdre_C_Q)         0.518     5.830 r  tenhz/COUNT_reg[3]/Q
                         net (fo=2, routed)           1.088     6.918    tenhz/COUNT_reg[3]
    SLICE_X3Y123         LUT6 (Prop_lut6_I1_O)        0.124     7.042 r  tenhz/COUNT[0]_i_10/O
                         net (fo=1, routed)           0.462     7.504    tenhz/COUNT[0]_i_10_n_0
    SLICE_X3Y125         LUT6 (Prop_lut6_I0_O)        0.124     7.628 r  tenhz/COUNT[0]_i_8__1/O
                         net (fo=1, routed)           0.402     8.031    tenhz/COUNT[0]_i_8__1_n_0
    SLICE_X3Y126         LUT6 (Prop_lut6_I4_O)        0.124     8.155 r  tenhz/COUNT[0]_i_3__1/O
                         net (fo=1, routed)           0.403     8.557    tenhz/COUNT[0]_i_3__1_n_0
    SLICE_X3Y128         LUT6 (Prop_lut6_I0_O)        0.124     8.681 r  tenhz/COUNT[0]_i_1__1/O
                         net (fo=33, routed)          0.843     9.525    tenhz/COUNT[0]_i_1__1_n_0
    SLICE_X2Y123         FDRE                                         r  tenhz/COUNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.668    15.009    tenhz/CLK_IBUF_BUFG
    SLICE_X2Y123         FDRE                                         r  tenhz/COUNT_reg[1]/C
                         clock pessimism              0.303    15.312    
                         clock uncertainty           -0.035    15.277    
    SLICE_X2Y123         FDRE (Setup_fdre_C_R)       -0.524    14.753    tenhz/COUNT_reg[1]
  -------------------------------------------------------------------
                         required time                         14.753    
                         arrival time                          -9.525    
  -------------------------------------------------------------------
                         slack                                  5.228    

Slack (MET) :             5.228ns  (required time - arrival time)
  Source:                 tenhz/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tenhz/COUNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.212ns  (logic 1.014ns (24.072%)  route 3.198ns (75.928%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.791     5.312    tenhz/CLK_IBUF_BUFG
    SLICE_X2Y123         FDRE                                         r  tenhz/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y123         FDRE (Prop_fdre_C_Q)         0.518     5.830 r  tenhz/COUNT_reg[3]/Q
                         net (fo=2, routed)           1.088     6.918    tenhz/COUNT_reg[3]
    SLICE_X3Y123         LUT6 (Prop_lut6_I1_O)        0.124     7.042 r  tenhz/COUNT[0]_i_10/O
                         net (fo=1, routed)           0.462     7.504    tenhz/COUNT[0]_i_10_n_0
    SLICE_X3Y125         LUT6 (Prop_lut6_I0_O)        0.124     7.628 r  tenhz/COUNT[0]_i_8__1/O
                         net (fo=1, routed)           0.402     8.031    tenhz/COUNT[0]_i_8__1_n_0
    SLICE_X3Y126         LUT6 (Prop_lut6_I4_O)        0.124     8.155 r  tenhz/COUNT[0]_i_3__1/O
                         net (fo=1, routed)           0.403     8.557    tenhz/COUNT[0]_i_3__1_n_0
    SLICE_X3Y128         LUT6 (Prop_lut6_I0_O)        0.124     8.681 r  tenhz/COUNT[0]_i_1__1/O
                         net (fo=33, routed)          0.843     9.525    tenhz/COUNT[0]_i_1__1_n_0
    SLICE_X2Y123         FDRE                                         r  tenhz/COUNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.668    15.009    tenhz/CLK_IBUF_BUFG
    SLICE_X2Y123         FDRE                                         r  tenhz/COUNT_reg[2]/C
                         clock pessimism              0.303    15.312    
                         clock uncertainty           -0.035    15.277    
    SLICE_X2Y123         FDRE (Setup_fdre_C_R)       -0.524    14.753    tenhz/COUNT_reg[2]
  -------------------------------------------------------------------
                         required time                         14.753    
                         arrival time                          -9.525    
  -------------------------------------------------------------------
                         slack                                  5.228    

Slack (MET) :             5.228ns  (required time - arrival time)
  Source:                 tenhz/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tenhz/COUNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.212ns  (logic 1.014ns (24.072%)  route 3.198ns (75.928%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.791     5.312    tenhz/CLK_IBUF_BUFG
    SLICE_X2Y123         FDRE                                         r  tenhz/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y123         FDRE (Prop_fdre_C_Q)         0.518     5.830 r  tenhz/COUNT_reg[3]/Q
                         net (fo=2, routed)           1.088     6.918    tenhz/COUNT_reg[3]
    SLICE_X3Y123         LUT6 (Prop_lut6_I1_O)        0.124     7.042 r  tenhz/COUNT[0]_i_10/O
                         net (fo=1, routed)           0.462     7.504    tenhz/COUNT[0]_i_10_n_0
    SLICE_X3Y125         LUT6 (Prop_lut6_I0_O)        0.124     7.628 r  tenhz/COUNT[0]_i_8__1/O
                         net (fo=1, routed)           0.402     8.031    tenhz/COUNT[0]_i_8__1_n_0
    SLICE_X3Y126         LUT6 (Prop_lut6_I4_O)        0.124     8.155 r  tenhz/COUNT[0]_i_3__1/O
                         net (fo=1, routed)           0.403     8.557    tenhz/COUNT[0]_i_3__1_n_0
    SLICE_X3Y128         LUT6 (Prop_lut6_I0_O)        0.124     8.681 r  tenhz/COUNT[0]_i_1__1/O
                         net (fo=33, routed)          0.843     9.525    tenhz/COUNT[0]_i_1__1_n_0
    SLICE_X2Y123         FDRE                                         r  tenhz/COUNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.668    15.009    tenhz/CLK_IBUF_BUFG
    SLICE_X2Y123         FDRE                                         r  tenhz/COUNT_reg[3]/C
                         clock pessimism              0.303    15.312    
                         clock uncertainty           -0.035    15.277    
    SLICE_X2Y123         FDRE (Setup_fdre_C_R)       -0.524    14.753    tenhz/COUNT_reg[3]
  -------------------------------------------------------------------
                         required time                         14.753    
                         arrival time                          -9.525    
  -------------------------------------------------------------------
                         slack                                  5.228    

Slack (MET) :             5.307ns  (required time - arrival time)
  Source:                 tenhz/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tenhz/COUNT_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.102ns  (logic 1.014ns (24.719%)  route 3.088ns (75.281%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.791     5.312    tenhz/CLK_IBUF_BUFG
    SLICE_X2Y123         FDRE                                         r  tenhz/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y123         FDRE (Prop_fdre_C_Q)         0.518     5.830 r  tenhz/COUNT_reg[3]/Q
                         net (fo=2, routed)           1.088     6.918    tenhz/COUNT_reg[3]
    SLICE_X3Y123         LUT6 (Prop_lut6_I1_O)        0.124     7.042 r  tenhz/COUNT[0]_i_10/O
                         net (fo=1, routed)           0.462     7.504    tenhz/COUNT[0]_i_10_n_0
    SLICE_X3Y125         LUT6 (Prop_lut6_I0_O)        0.124     7.628 r  tenhz/COUNT[0]_i_8__1/O
                         net (fo=1, routed)           0.402     8.031    tenhz/COUNT[0]_i_8__1_n_0
    SLICE_X3Y126         LUT6 (Prop_lut6_I4_O)        0.124     8.155 r  tenhz/COUNT[0]_i_3__1/O
                         net (fo=1, routed)           0.403     8.557    tenhz/COUNT[0]_i_3__1_n_0
    SLICE_X3Y128         LUT6 (Prop_lut6_I0_O)        0.124     8.681 r  tenhz/COUNT[0]_i_1__1/O
                         net (fo=33, routed)          0.733     9.414    tenhz/COUNT[0]_i_1__1_n_0
    SLICE_X2Y130         FDRE                                         r  tenhz/COUNT_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.672    15.013    tenhz/CLK_IBUF_BUFG
    SLICE_X2Y130         FDRE                                         r  tenhz/COUNT_reg[28]/C
                         clock pessimism              0.267    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X2Y130         FDRE (Setup_fdre_C_R)       -0.524    14.721    tenhz/COUNT_reg[28]
  -------------------------------------------------------------------
                         required time                         14.721    
                         arrival time                          -9.414    
  -------------------------------------------------------------------
                         slack                                  5.307    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 twentykhz/COUNT_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            twentykhz/COUNT_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.669     1.553    twentykhz/CLK_IBUF_BUFG
    SLICE_X1Y132         FDRE                                         r  twentykhz/COUNT_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y132         FDRE (Prop_fdre_C_Q)         0.141     1.694 r  twentykhz/COUNT_reg[31]/Q
                         net (fo=2, routed)           0.117     1.811    twentykhz/COUNT_reg[31]
    SLICE_X1Y132         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.919 r  twentykhz/COUNT_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.919    twentykhz/COUNT_reg[28]_i_1_n_4
    SLICE_X1Y132         FDRE                                         r  twentykhz/COUNT_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.942     2.070    twentykhz/CLK_IBUF_BUFG
    SLICE_X1Y132         FDRE                                         r  twentykhz/COUNT_reg[31]/C
                         clock pessimism             -0.517     1.553    
    SLICE_X1Y132         FDRE (Hold_fdre_C_D)         0.105     1.658    twentykhz/COUNT_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 six25mhz/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            six25mhz/COUNT_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.563     1.446    six25mhz/CLK_IBUF_BUFG
    SLICE_X39Y45         FDRE                                         r  six25mhz/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  six25mhz/COUNT_reg[19]/Q
                         net (fo=2, routed)           0.117     1.704    six25mhz/COUNT_reg[19]
    SLICE_X39Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  six25mhz/COUNT_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.812    six25mhz/COUNT_reg[16]_i_1__0_n_4
    SLICE_X39Y45         FDRE                                         r  six25mhz/COUNT_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.832     1.959    six25mhz/CLK_IBUF_BUFG
    SLICE_X39Y45         FDRE                                         r  six25mhz/COUNT_reg[19]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X39Y45         FDRE (Hold_fdre_C_D)         0.105     1.551    six25mhz/COUNT_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 twentykhz/COUNT_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            twentykhz/COUNT_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.668     1.552    twentykhz/CLK_IBUF_BUFG
    SLICE_X1Y131         FDRE                                         r  twentykhz/COUNT_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y131         FDRE (Prop_fdre_C_Q)         0.141     1.693 r  twentykhz/COUNT_reg[27]/Q
                         net (fo=2, routed)           0.117     1.810    twentykhz/COUNT_reg[27]
    SLICE_X1Y131         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.918 r  twentykhz/COUNT_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.918    twentykhz/COUNT_reg[24]_i_1_n_4
    SLICE_X1Y131         FDRE                                         r  twentykhz/COUNT_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.941     2.069    twentykhz/CLK_IBUF_BUFG
    SLICE_X1Y131         FDRE                                         r  twentykhz/COUNT_reg[27]/C
                         clock pessimism             -0.517     1.552    
    SLICE_X1Y131         FDRE (Hold_fdre_C_D)         0.105     1.657    twentykhz/COUNT_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 twentykhz/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            twentykhz/COUNT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.662     1.546    twentykhz/CLK_IBUF_BUFG
    SLICE_X1Y125         FDRE                                         r  twentykhz/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.141     1.687 r  twentykhz/COUNT_reg[3]/Q
                         net (fo=2, routed)           0.117     1.804    twentykhz/COUNT_reg[3]
    SLICE_X1Y125         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.912 r  twentykhz/COUNT_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.912    twentykhz/COUNT_reg[0]_i_2_n_4
    SLICE_X1Y125         FDRE                                         r  twentykhz/COUNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.934     2.062    twentykhz/CLK_IBUF_BUFG
    SLICE_X1Y125         FDRE                                         r  twentykhz/COUNT_reg[3]/C
                         clock pessimism             -0.516     1.546    
    SLICE_X1Y125         FDRE (Hold_fdre_C_D)         0.105     1.651    twentykhz/COUNT_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 twentykhz/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            twentykhz/COUNT_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.666     1.550    twentykhz/CLK_IBUF_BUFG
    SLICE_X1Y129         FDRE                                         r  twentykhz/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y129         FDRE (Prop_fdre_C_Q)         0.141     1.691 r  twentykhz/COUNT_reg[19]/Q
                         net (fo=2, routed)           0.117     1.808    twentykhz/COUNT_reg[19]
    SLICE_X1Y129         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.916 r  twentykhz/COUNT_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.916    twentykhz/COUNT_reg[16]_i_1_n_4
    SLICE_X1Y129         FDRE                                         r  twentykhz/COUNT_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.939     2.067    twentykhz/CLK_IBUF_BUFG
    SLICE_X1Y129         FDRE                                         r  twentykhz/COUNT_reg[19]/C
                         clock pessimism             -0.517     1.550    
    SLICE_X1Y129         FDRE (Hold_fdre_C_D)         0.105     1.655    twentykhz/COUNT_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 six25mhz/COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            six25mhz/COUNT_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.563     1.446    six25mhz/CLK_IBUF_BUFG
    SLICE_X39Y44         FDRE                                         r  six25mhz/COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  six25mhz/COUNT_reg[15]/Q
                         net (fo=2, routed)           0.119     1.706    six25mhz/COUNT_reg[15]
    SLICE_X39Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  six25mhz/COUNT_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.814    six25mhz/COUNT_reg[12]_i_1__0_n_4
    SLICE_X39Y44         FDRE                                         r  six25mhz/COUNT_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.832     1.959    six25mhz/CLK_IBUF_BUFG
    SLICE_X39Y44         FDRE                                         r  six25mhz/COUNT_reg[15]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X39Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    six25mhz/COUNT_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 six25mhz/COUNT_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            six25mhz/COUNT_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.564     1.447    six25mhz/CLK_IBUF_BUFG
    SLICE_X39Y47         FDRE                                         r  six25mhz/COUNT_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  six25mhz/COUNT_reg[27]/Q
                         net (fo=2, routed)           0.119     1.707    six25mhz/COUNT_reg[27]
    SLICE_X39Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  six25mhz/COUNT_reg[24]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.815    six25mhz/COUNT_reg[24]_i_1__0_n_4
    SLICE_X39Y47         FDRE                                         r  six25mhz/COUNT_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.833     1.960    six25mhz/CLK_IBUF_BUFG
    SLICE_X39Y47         FDRE                                         r  six25mhz/COUNT_reg[27]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X39Y47         FDRE (Hold_fdre_C_D)         0.105     1.552    six25mhz/COUNT_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 twentykhz/COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            twentykhz/COUNT_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.665     1.549    twentykhz/CLK_IBUF_BUFG
    SLICE_X1Y128         FDRE                                         r  twentykhz/COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y128         FDRE (Prop_fdre_C_Q)         0.141     1.690 r  twentykhz/COUNT_reg[15]/Q
                         net (fo=2, routed)           0.119     1.809    twentykhz/COUNT_reg[15]
    SLICE_X1Y128         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.917 r  twentykhz/COUNT_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.917    twentykhz/COUNT_reg[12]_i_1_n_4
    SLICE_X1Y128         FDRE                                         r  twentykhz/COUNT_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.938     2.066    twentykhz/CLK_IBUF_BUFG
    SLICE_X1Y128         FDRE                                         r  twentykhz/COUNT_reg[15]/C
                         clock pessimism             -0.517     1.549    
    SLICE_X1Y128         FDRE (Hold_fdre_C_D)         0.105     1.654    twentykhz/COUNT_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 twentykhz/COUNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            twentykhz/COUNT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.663     1.547    twentykhz/CLK_IBUF_BUFG
    SLICE_X1Y126         FDRE                                         r  twentykhz/COUNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y126         FDRE (Prop_fdre_C_Q)         0.141     1.688 r  twentykhz/COUNT_reg[7]/Q
                         net (fo=2, routed)           0.120     1.808    twentykhz/COUNT_reg[7]
    SLICE_X1Y126         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.916 r  twentykhz/COUNT_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.916    twentykhz/COUNT_reg[4]_i_1_n_4
    SLICE_X1Y126         FDRE                                         r  twentykhz/COUNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.935     2.063    twentykhz/CLK_IBUF_BUFG
    SLICE_X1Y126         FDRE                                         r  twentykhz/COUNT_reg[7]/C
                         clock pessimism             -0.516     1.547    
    SLICE_X1Y126         FDRE (Hold_fdre_C_D)         0.105     1.652    twentykhz/COUNT_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 six25mhz/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            six25mhz/COUNT_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.563     1.446    six25mhz/CLK_IBUF_BUFG
    SLICE_X39Y43         FDRE                                         r  six25mhz/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  six25mhz/COUNT_reg[11]/Q
                         net (fo=2, routed)           0.120     1.707    six25mhz/COUNT_reg[11]
    SLICE_X39Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  six25mhz/COUNT_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.815    six25mhz/COUNT_reg[8]_i_1__0_n_4
    SLICE_X39Y43         FDRE                                         r  six25mhz/COUNT_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.832     1.959    six25mhz/CLK_IBUF_BUFG
    SLICE_X39Y43         FDRE                                         r  six25mhz/COUNT_reg[11]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X39Y43         FDRE (Hold_fdre_C_D)         0.105     1.551    six25mhz/COUNT_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y123   A/count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y125   A/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y125   A/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y123   A/count2_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y123   A/count2_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y123   A/count2_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y124   A/count2_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y124   A/count2_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y124   A/count2_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y43   six25mhz/COUNT_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y43   six25mhz/COUNT_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y44   six25mhz/COUNT_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y46   six25mhz/COUNT_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y46   six25mhz/COUNT_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y46   six25mhz/COUNT_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y47   six25mhz/COUNT_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y47   six25mhz/COUNT_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y47   six25mhz/COUNT_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y47   six25mhz/COUNT_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y125   A/count2_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y125   A/count2_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y124   A/count2_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y124   A/count2_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y124   A/count2_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y124   A/count2_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y125   A/count2_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y125   tenhz/COUNT_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y125   tenhz/COUNT_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y129   tenhz/COUNT_reg[24]/C



