Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: filter_opt_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "filter_opt_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "filter_opt_top"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : filter_opt_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\javier\Documents\Proyectos Xilinx\LabDigitales\Proyecto1Filtro\sumador.v" into library work
Parsing module <sumador>.
Analyzing Verilog file "C:\Users\javier\Documents\Proyectos Xilinx\LabDigitales\Proyecto1Filtro\resgister_fil.v" into library work
Parsing module <resgister_fil>.
Analyzing Verilog file "C:\Users\javier\Documents\Proyectos Xilinx\LabDigitales\Proyecto1Filtro\multiplicador.v" into library work
Parsing module <multiplicador>.
Analyzing Verilog file "C:\Users\javier\Documents\Proyectos Xilinx\LabDigitales\Proyecto1Filtro\filter_pb5000.v" into library work
Parsing module <filter_pb5000>.
Analyzing Verilog file "C:\Users\javier\Documents\Proyectos Xilinx\LabDigitales\Proyecto1Filtro\filter_pb20000.v" into library work
Parsing module <filter_pb20000>.
Analyzing Verilog file "C:\Users\javier\Documents\Proyectos Xilinx\LabDigitales\Proyecto1Filtro\filter_pb200.v" into library work
Parsing module <filter_pb200>.
Analyzing Verilog file "C:\Users\javier\Documents\Proyectos Xilinx\LabDigitales\Proyecto1Filtro\filter_pa5000.v" into library work
Parsing module <filter_pa5000>.
Analyzing Verilog file "C:\Users\javier\Documents\Proyectos Xilinx\LabDigitales\Proyecto1Filtro\filter_pa200.v" into library work
Parsing module <filter_pa200>.
Analyzing Verilog file "C:\Users\javier\Documents\Proyectos Xilinx\LabDigitales\Proyecto1Filtro\filter_pa20.v" into library work
Parsing module <filter_pa20>.
Analyzing Verilog file "C:\Users\javier\Documents\Proyectos Xilinx\LabDigitales\Proyecto1Filtro\filter_opt_top.v" into library work
Parsing module <filter_opt_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <filter_opt_top>.

Elaborating module <filter_pb200(largo=22,mag=6,pres=16)>.

Elaborating module <sumador(largo=22)>.

Elaborating module <multiplicador(largo=22,mag=6,pres=16)>.

Elaborating module <resgister_fil(largo=22)>.

Elaborating module <filter_pa20(largo=22,mag=6,pres=16)>.

Elaborating module <filter_pb5000(largo=22,mag=6,pres=16)>.

Elaborating module <filter_pa200(largo=22,mag=6,pres=16)>.

Elaborating module <filter_pb20000(largo=22,mag=6,pres=16)>.

Elaborating module <filter_pa5000(largo=22,mag=6,pres=16)>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <filter_opt_top>.
    Related source file is "C:\Users\javier\Documents\Proyectos Xilinx\LabDigitales\Proyecto1Filtro\filter_opt_top.v".
        largo = 22
        mag = 6
        pres = 16
    Summary:
	no macro.
Unit <filter_opt_top> synthesized.

Synthesizing Unit <filter_pb200>.
    Related source file is "C:\Users\javier\Documents\Proyectos Xilinx\LabDigitales\Proyecto1Filtro\filter_pb200.v".
        largo = 22
        mag = 6
        pres = 16
    Summary:
	no macro.
Unit <filter_pb200> synthesized.

Synthesizing Unit <sumador>.
    Related source file is "C:\Users\javier\Documents\Proyectos Xilinx\LabDigitales\Proyecto1Filtro\sumador.v".
        largo = 22
    Found 24-bit adder for signal <y1> created at line 29.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <sumador> synthesized.

Synthesizing Unit <multiplicador>.
    Related source file is "C:\Users\javier\Documents\Proyectos Xilinx\LabDigitales\Proyecto1Filtro\multiplicador.v".
        largo = 22
        mag = 6
        pres = 16
    Found 23x23-bit multiplier for signal <y1> created at line 28.
    Found 1-bit comparator equal for signal <a[22]_b[22]_equal_3_o> created at line 31
    Summary:
	inferred   1 Multiplier(s).
	inferred   1 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <multiplicador> synthesized.

Synthesizing Unit <resgister_fil>.
    Related source file is "C:\Users\javier\Documents\Proyectos Xilinx\LabDigitales\Proyecto1Filtro\resgister_fil.v".
        largo = 22
    Found 23-bit register for signal <data>.
    Summary:
	inferred  23 D-type flip-flop(s).
Unit <resgister_fil> synthesized.

Synthesizing Unit <filter_pa20>.
    Related source file is "C:\Users\javier\Documents\Proyectos Xilinx\LabDigitales\Proyecto1Filtro\filter_pa20.v".
        largo = 22
        mag = 6
        pres = 16
    Summary:
	no macro.
Unit <filter_pa20> synthesized.

Synthesizing Unit <filter_pb5000>.
    Related source file is "C:\Users\javier\Documents\Proyectos Xilinx\LabDigitales\Proyecto1Filtro\filter_pb5000.v".
        largo = 22
        mag = 6
        pres = 16
    Summary:
	no macro.
Unit <filter_pb5000> synthesized.

Synthesizing Unit <filter_pa200>.
    Related source file is "C:\Users\javier\Documents\Proyectos Xilinx\LabDigitales\Proyecto1Filtro\filter_pa200.v".
        largo = 22
        mag = 6
        pres = 16
    Summary:
	no macro.
Unit <filter_pa200> synthesized.

Synthesizing Unit <filter_pb20000>.
    Related source file is "C:\Users\javier\Documents\Proyectos Xilinx\LabDigitales\Proyecto1Filtro\filter_pb20000.v".
        largo = 22
        mag = 6
        pres = 16
    Summary:
	no macro.
Unit <filter_pb20000> synthesized.

Synthesizing Unit <filter_pa5000>.
    Related source file is "C:\Users\javier\Documents\Proyectos Xilinx\LabDigitales\Proyecto1Filtro\filter_pa5000.v".
        largo = 22
        mag = 6
        pres = 16
    Summary:
	no macro.
Unit <filter_pa5000> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 30
 23x23-bit multiplier                                  : 30
# Adders/Subtractors                                   : 24
 24-bit adder                                          : 24
# Registers                                            : 12
 23-bit register                                       : 12
# Comparators                                          : 30
 1-bit comparator equal                                : 30
# Multiplexers                                         : 138
 1-bit 2-to-1 multiplexer                              : 30
 23-bit 2-to-1 multiplexer                             : 108

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 30
 23x23-bit multiplier                                  : 30
# Adders/Subtractors                                   : 24
 24-bit adder                                          : 24
# Registers                                            : 276
 Flip-Flops                                            : 276
# Comparators                                          : 30
 1-bit comparator equal                                : 30
# Multiplexers                                         : 138
 1-bit 2-to-1 multiplexer                              : 30
 23-bit 2-to-1 multiplexer                             : 108

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <resgister_fil> ...

Optimizing unit <filter_opt_top> ...

Optimizing unit <filter_pb200> ...

Optimizing unit <filter_pb5000> ...

Optimizing unit <filter_pb20000> ...
WARNING:Xst:1710 - FF/Latch <filter_20_200_a/R1/data_22> (without init value) has a constant value of 0 in block <filter_opt_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <filter_200_5000_a/R1/data_22> (without init value) has a constant value of 0 in block <filter_opt_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <filter_5000_20000_a/R1/data_22> (without init value) has a constant value of 0 in block <filter_opt_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <filter_20_200_a/R2/data_22> (without init value) has a constant value of 0 in block <filter_opt_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <filter_200_5000_a/R2/data_22> (without init value) has a constant value of 0 in block <filter_opt_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <filter_5000_20000_a/R2/data_22> (without init value) has a constant value of 0 in block <filter_opt_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <filter_20_200_a/Multi_a2/Mmult_y1> is unconnected in block <filter_opt_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <filter_20_200_a/Multi_a2/Mmult_y11> is unconnected in block <filter_opt_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <filter_200_5000_a/Multi_a2/Mmult_y1> is unconnected in block <filter_opt_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <filter_200_5000_a/Multi_a2/Mmult_y11> is unconnected in block <filter_opt_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <filter_5000_20000_a/Multi_a1/Mmult_y1> is unconnected in block <filter_opt_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <filter_5000_20000_a/Multi_a1/Mmult_y11> is unconnected in block <filter_opt_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <filter_5000_20000_a/Multi_a2/Mmult_y1> is unconnected in block <filter_opt_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <filter_5000_20000_a/Multi_a2/Mmult_y11> is unconnected in block <filter_opt_top>.
INFO:Xst:2261 - The FF/Latch <filter_20_200_a/R2/data_1> in Unit <filter_opt_top> is equivalent to the following 21 FFs/Latches, which will be removed : <filter_20_200_a/R2/data_2> <filter_20_200_a/R2/data_3> <filter_20_200_a/R2/data_4> <filter_20_200_a/R2/data_5> <filter_20_200_a/R2/data_6> <filter_20_200_a/R2/data_7> <filter_20_200_a/R2/data_8> <filter_20_200_a/R2/data_9> <filter_20_200_a/R2/data_10> <filter_20_200_a/R2/data_11> <filter_20_200_a/R2/data_12> <filter_20_200_a/R2/data_13> <filter_20_200_a/R2/data_14> <filter_20_200_a/R2/data_15> <filter_20_200_a/R2/data_16> <filter_20_200_a/R2/data_17> <filter_20_200_a/R2/data_18> <filter_20_200_a/R2/data_19> <filter_20_200_a/R2/data_20> <filter_20_200_a/R2/data_21> <filter_5000_20000_a/R2/data_21> 
INFO:Xst:2261 - The FF/Latch <filter_20_200_a/R1/data_1> in Unit <filter_opt_top> is equivalent to the following 20 FFs/Latches, which will be removed : <filter_20_200_a/R1/data_3> <filter_20_200_a/R1/data_4> <filter_20_200_a/R1/data_5> <filter_20_200_a/R1/data_6> <filter_20_200_a/R1/data_7> <filter_20_200_a/R1/data_8> <filter_20_200_a/R1/data_9> <filter_20_200_a/R1/data_10> <filter_20_200_a/R1/data_11> <filter_20_200_a/R1/data_12> <filter_20_200_a/R1/data_13> <filter_20_200_a/R1/data_14> <filter_20_200_a/R1/data_15> <filter_20_200_a/R1/data_16> <filter_20_200_a/R1/data_17> <filter_20_200_a/R1/data_18> <filter_20_200_a/R1/data_19> <filter_20_200_a/R1/data_20> <filter_20_200_a/R1/data_21> <filter_5000_20000_a/R1/data_21> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block filter_opt_top, actual ratio is 71.
FlipFlop filter_20_200_b/R1/data_0 has been replicated 1 time(s)
FlipFlop filter_20_200_b/R1/data_10 has been replicated 3 time(s)
FlipFlop filter_20_200_b/R1/data_11 has been replicated 2 time(s)
FlipFlop filter_20_200_b/R1/data_12 has been replicated 2 time(s)
FlipFlop filter_20_200_b/R1/data_13 has been replicated 3 time(s)
FlipFlop filter_20_200_b/R1/data_14 has been replicated 1 time(s)
FlipFlop filter_20_200_b/R1/data_15 has been replicated 1 time(s)
FlipFlop filter_20_200_b/R1/data_16 has been replicated 3 time(s)
FlipFlop filter_20_200_b/R1/data_17 has been replicated 2 time(s)
FlipFlop filter_20_200_b/R1/data_18 has been replicated 2 time(s)
FlipFlop filter_20_200_b/R1/data_2 has been replicated 1 time(s)
FlipFlop filter_20_200_b/R1/data_22 has been replicated 2 time(s)
FlipFlop filter_20_200_b/R1/data_3 has been replicated 3 time(s)
FlipFlop filter_20_200_b/R1/data_4 has been replicated 2 time(s)
FlipFlop filter_20_200_b/R1/data_6 has been replicated 3 time(s)
FlipFlop filter_20_200_b/R1/data_7 has been replicated 3 time(s)
FlipFlop filter_20_200_b/R1/data_8 has been replicated 1 time(s)
FlipFlop filter_20_200_b/R2/data_13 has been replicated 1 time(s)
FlipFlop filter_20_200_b/R2/data_16 has been replicated 1 time(s)
FlipFlop filter_20_200_b/R2/data_17 has been replicated 1 time(s)
FlipFlop filter_20_200_b/R2/data_18 has been replicated 1 time(s)
FlipFlop filter_20_200_b/R2/data_22 has been replicated 1 time(s)
FlipFlop filter_20_200_b/R2/data_3 has been replicated 1 time(s)
FlipFlop filter_20_200_b/R2/data_4 has been replicated 1 time(s)
FlipFlop filter_20_200_b/R2/data_6 has been replicated 2 time(s)
FlipFlop filter_5000_20000_b/R1/data_10 has been replicated 1 time(s)
FlipFlop filter_5000_20000_b/R1/data_12 has been replicated 3 time(s)
FlipFlop filter_5000_20000_b/R1/data_15 has been replicated 2 time(s)
FlipFlop filter_5000_20000_b/R1/data_16 has been replicated 1 time(s)
FlipFlop filter_5000_20000_b/R1/data_17 has been replicated 1 time(s)
FlipFlop filter_5000_20000_b/R1/data_18 has been replicated 2 time(s)
FlipFlop filter_5000_20000_b/R1/data_21 has been replicated 1 time(s)
FlipFlop filter_5000_20000_b/R1/data_22 has been replicated 2 time(s)
FlipFlop filter_5000_20000_b/R1/data_4 has been replicated 2 time(s)
FlipFlop filter_5000_20000_b/R1/data_6 has been replicated 3 time(s)
FlipFlop filter_5000_20000_b/R1/data_7 has been replicated 1 time(s)
FlipFlop filter_5000_20000_b/R1/data_8 has been replicated 1 time(s)
FlipFlop filter_5000_20000_b/R2/data_12 has been replicated 1 time(s)
FlipFlop filter_5000_20000_b/R2/data_22 has been replicated 1 time(s)
FlipFlop filter_5000_20000_b/R2/data_6 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 296
 Flip-Flops                                            : 296

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : filter_opt_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 12467
#      GND                         : 1
#      INV                         : 373
#      LUT1                        : 323
#      LUT2                        : 2465
#      LUT3                        : 275
#      LUT4                        : 449
#      LUT5                        : 461
#      LUT6                        : 435
#      MUXCY                       : 3938
#      MUXF7                       : 6
#      VCC                         : 1
#      XORCY                       : 3740
# FlipFlops/Latches                : 296
#      FDCE                        : 296
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 94
#      IBUF                        : 25
#      OBUF                        : 69
# DSPs                             : 8
#      DSP48A1                     : 8

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             296  out of  18224     1%  
 Number of Slice LUTs:                 4781  out of   9112    52%  
    Number used as Logic:              4781  out of   9112    52%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   4931
   Number with an unused Flip Flop:    4635  out of   4931    93%  
   Number with an unused LUT:           150  out of   4931     3%  
   Number of fully used LUT-FF pairs:   146  out of   4931     2%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                          94
 Number of bonded IOBs:                  94  out of    232    40%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  
 Number of DSP48A1s:                      8  out of     32    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | IBUF+BUFG              | 296   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 25.261ns (Maximum Frequency: 39.587MHz)
   Minimum input arrival time before clock: 18.795ns
   Maximum output required time after clock: 41.216ns
   Maximum combinational path delay: 34.768ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 25.261ns (frequency: 39.587MHz)
  Total number of paths / destination ports: 340454435542426320000 / 296
-------------------------------------------------------------------------
Delay:               25.261ns (Levels of Logic = 172)
  Source:            filter_5000_20000_b/R1/data_3 (FF)
  Destination:       filter_5000_20000_a/R1/data_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: filter_5000_20000_b/R1/data_3 to filter_5000_20000_a/R1/data_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            17   0.447   1.132  filter_5000_20000_b/R1/data_3 (filter_5000_20000_b/R1/data_3)
     LUT2:I0->O            1   0.203   0.000  filter_5000_20000_b/Multi_a1/Mmult_y1_Madd2_lut<5> (filter_5000_20000_b/Multi_a1/Mmult_y1_Madd2_lut<5>)
     MUXCY:S->O            1   0.172   0.000  filter_5000_20000_b/Multi_a1/Mmult_y1_Madd2_cy<5> (filter_5000_20000_b/Multi_a1/Mmult_y1_Madd2_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Multi_a1/Mmult_y1_Madd2_cy<6> (filter_5000_20000_b/Multi_a1/Mmult_y1_Madd2_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Multi_a1/Mmult_y1_Madd2_cy<7> (filter_5000_20000_b/Multi_a1/Mmult_y1_Madd2_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Multi_a1/Mmult_y1_Madd2_cy<8> (filter_5000_20000_b/Multi_a1/Mmult_y1_Madd2_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Multi_a1/Mmult_y1_Madd2_cy<9> (filter_5000_20000_b/Multi_a1/Mmult_y1_Madd2_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Multi_a1/Mmult_y1_Madd2_cy<10> (filter_5000_20000_b/Multi_a1/Mmult_y1_Madd2_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Multi_a1/Mmult_y1_Madd2_cy<11> (filter_5000_20000_b/Multi_a1/Mmult_y1_Madd2_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Multi_a1/Mmult_y1_Madd2_cy<12> (filter_5000_20000_b/Multi_a1/Mmult_y1_Madd2_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Multi_a1/Mmult_y1_Madd2_cy<13> (filter_5000_20000_b/Multi_a1/Mmult_y1_Madd2_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Multi_a1/Mmult_y1_Madd2_cy<14> (filter_5000_20000_b/Multi_a1/Mmult_y1_Madd2_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Multi_a1/Mmult_y1_Madd2_cy<15> (filter_5000_20000_b/Multi_a1/Mmult_y1_Madd2_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Multi_a1/Mmult_y1_Madd2_cy<16> (filter_5000_20000_b/Multi_a1/Mmult_y1_Madd2_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Multi_a1/Mmult_y1_Madd2_cy<17> (filter_5000_20000_b/Multi_a1/Mmult_y1_Madd2_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Multi_a1/Mmult_y1_Madd2_cy<18> (filter_5000_20000_b/Multi_a1/Mmult_y1_Madd2_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Multi_a1/Mmult_y1_Madd2_cy<19> (filter_5000_20000_b/Multi_a1/Mmult_y1_Madd2_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Multi_a1/Mmult_y1_Madd2_cy<20> (filter_5000_20000_b/Multi_a1/Mmult_y1_Madd2_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Multi_a1/Mmult_y1_Madd2_cy<21> (filter_5000_20000_b/Multi_a1/Mmult_y1_Madd2_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Multi_a1/Mmult_y1_Madd2_cy<22> (filter_5000_20000_b/Multi_a1/Mmult_y1_Madd2_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Multi_a1/Mmult_y1_Madd2_cy<23> (filter_5000_20000_b/Multi_a1/Mmult_y1_Madd2_cy<23>)
     MUXCY:CI->O           1   0.213   0.580  filter_5000_20000_b/Multi_a1/Mmult_y1_Madd2_cy<24> (filter_5000_20000_b/Multi_a1/Mmult_y1_Madd2_cy<24>)
     LUT5:I4->O            1   0.205   0.000  filter_5000_20000_b/Multi_a1/Mmult_y1_Madd4_lut<26> (filter_5000_20000_b/Multi_a1/Mmult_y1_Madd4_lut<26>)
     MUXCY:S->O            1   0.172   0.000  filter_5000_20000_b/Multi_a1/Mmult_y1_Madd4_cy<26> (filter_5000_20000_b/Multi_a1/Mmult_y1_Madd4_cy<26>)
     MUXCY:CI->O           1   0.213   0.684  filter_5000_20000_b/Multi_a1/Mmult_y1_Madd4_cy<27> (filter_5000_20000_b/Multi_a1/Mmult_y1_Madd4_cy<27>)
     LUT2:I0->O            1   0.203   0.000  filter_5000_20000_b/Multi_a1/Mmult_y1_Madd6_lut<30> (filter_5000_20000_b/Multi_a1/Mmult_y1_Madd6_lut<30>)
     MUXCY:S->O            1   0.172   0.000  filter_5000_20000_b/Multi_a1/Mmult_y1_Madd6_cy<30> (filter_5000_20000_b/Multi_a1/Mmult_y1_Madd6_cy<30>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Multi_a1/Mmult_y1_Madd6_cy<31> (filter_5000_20000_b/Multi_a1/Mmult_y1_Madd6_cy<31>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Multi_a1/Mmult_y1_Madd6_cy<32> (filter_5000_20000_b/Multi_a1/Mmult_y1_Madd6_cy<32>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Multi_a1/Mmult_y1_Madd6_cy<33> (filter_5000_20000_b/Multi_a1/Mmult_y1_Madd6_cy<33>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Multi_a1/Mmult_y1_Madd6_cy<34> (filter_5000_20000_b/Multi_a1/Mmult_y1_Madd6_cy<34>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Multi_a1/Mmult_y1_Madd6_cy<35> (filter_5000_20000_b/Multi_a1/Mmult_y1_Madd6_cy<35>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Multi_a1/Mmult_y1_Madd6_cy<36> (filter_5000_20000_b/Multi_a1/Mmult_y1_Madd6_cy<36>)
     XORCY:CI->O           1   0.180   0.580  filter_5000_20000_b/Multi_a1/Mmult_y1_Madd6_xor<37> (filter_5000_20000_b/Multi_a1/Mmult_y1_Madd_373)
     LUT1:I0->O            1   0.205   0.000  filter_5000_20000_b/Multi_a1/Mmult_y1_Madd7_cy<37>_rt (filter_5000_20000_b/Multi_a1/Mmult_y1_Madd7_cy<37>_rt)
     MUXCY:S->O            0   0.172   0.000  filter_5000_20000_b/Multi_a1/Mmult_y1_Madd7_cy<37> (filter_5000_20000_b/Multi_a1/Mmult_y1_Madd7_cy<37>)
     XORCY:CI->O          22   0.180   1.134  filter_5000_20000_b/Multi_a1/Mmult_y1_Madd7_xor<38> (filter_5000_20000_b/Multi_a1/y1<38>)
     LUT6:I5->O            1   0.205   0.000  filter_5000_20000_b/Suma_a/Madd_y1_lut<0> (filter_5000_20000_b/Suma_a/Madd_y1_lut<0>)
     MUXCY:S->O            1   0.172   0.000  filter_5000_20000_b/Suma_a/Madd_y1_cy<0> (filter_5000_20000_b/Suma_a/Madd_y1_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Suma_a/Madd_y1_cy<1> (filter_5000_20000_b/Suma_a/Madd_y1_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Suma_a/Madd_y1_cy<2> (filter_5000_20000_b/Suma_a/Madd_y1_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Suma_a/Madd_y1_cy<3> (filter_5000_20000_b/Suma_a/Madd_y1_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Suma_a/Madd_y1_cy<4> (filter_5000_20000_b/Suma_a/Madd_y1_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Suma_a/Madd_y1_cy<5> (filter_5000_20000_b/Suma_a/Madd_y1_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Suma_a/Madd_y1_cy<6> (filter_5000_20000_b/Suma_a/Madd_y1_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Suma_a/Madd_y1_cy<7> (filter_5000_20000_b/Suma_a/Madd_y1_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Suma_a/Madd_y1_cy<8> (filter_5000_20000_b/Suma_a/Madd_y1_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Suma_a/Madd_y1_cy<9> (filter_5000_20000_b/Suma_a/Madd_y1_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Suma_a/Madd_y1_cy<10> (filter_5000_20000_b/Suma_a/Madd_y1_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Suma_a/Madd_y1_cy<11> (filter_5000_20000_b/Suma_a/Madd_y1_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Suma_a/Madd_y1_cy<12> (filter_5000_20000_b/Suma_a/Madd_y1_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Suma_a/Madd_y1_cy<13> (filter_5000_20000_b/Suma_a/Madd_y1_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Suma_a/Madd_y1_cy<14> (filter_5000_20000_b/Suma_a/Madd_y1_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Suma_a/Madd_y1_cy<15> (filter_5000_20000_b/Suma_a/Madd_y1_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Suma_a/Madd_y1_cy<16> (filter_5000_20000_b/Suma_a/Madd_y1_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Suma_a/Madd_y1_cy<17> (filter_5000_20000_b/Suma_a/Madd_y1_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Suma_a/Madd_y1_cy<18> (filter_5000_20000_b/Suma_a/Madd_y1_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Suma_a/Madd_y1_cy<19> (filter_5000_20000_b/Suma_a/Madd_y1_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Suma_a/Madd_y1_cy<20> (filter_5000_20000_b/Suma_a/Madd_y1_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Suma_a/Madd_y1_cy<21> (filter_5000_20000_b/Suma_a/Madd_y1_cy<21>)
     XORCY:CI->O          24   0.180   1.277  filter_5000_20000_b/Suma_a/Madd_y1_xor<22> (filter_5000_20000_b/Suma_a/y1<22>)
     LUT5:I3->O            1   0.203   0.000  filter_5000_20000_b/Suma_in/Madd_y1_lut<0> (filter_5000_20000_b/Suma_in/Madd_y1_lut<0>)
     MUXCY:S->O            1   0.172   0.000  filter_5000_20000_b/Suma_in/Madd_y1_cy<0> (filter_5000_20000_b/Suma_in/Madd_y1_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Suma_in/Madd_y1_cy<1> (filter_5000_20000_b/Suma_in/Madd_y1_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Suma_in/Madd_y1_cy<2> (filter_5000_20000_b/Suma_in/Madd_y1_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Suma_in/Madd_y1_cy<3> (filter_5000_20000_b/Suma_in/Madd_y1_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Suma_in/Madd_y1_cy<4> (filter_5000_20000_b/Suma_in/Madd_y1_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Suma_in/Madd_y1_cy<5> (filter_5000_20000_b/Suma_in/Madd_y1_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Suma_in/Madd_y1_cy<6> (filter_5000_20000_b/Suma_in/Madd_y1_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Suma_in/Madd_y1_cy<7> (filter_5000_20000_b/Suma_in/Madd_y1_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Suma_in/Madd_y1_cy<8> (filter_5000_20000_b/Suma_in/Madd_y1_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Suma_in/Madd_y1_cy<9> (filter_5000_20000_b/Suma_in/Madd_y1_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Suma_in/Madd_y1_cy<10> (filter_5000_20000_b/Suma_in/Madd_y1_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Suma_in/Madd_y1_cy<11> (filter_5000_20000_b/Suma_in/Madd_y1_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Suma_in/Madd_y1_cy<12> (filter_5000_20000_b/Suma_in/Madd_y1_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Suma_in/Madd_y1_cy<13> (filter_5000_20000_b/Suma_in/Madd_y1_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Suma_in/Madd_y1_cy<14> (filter_5000_20000_b/Suma_in/Madd_y1_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Suma_in/Madd_y1_cy<15> (filter_5000_20000_b/Suma_in/Madd_y1_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Suma_in/Madd_y1_cy<16> (filter_5000_20000_b/Suma_in/Madd_y1_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Suma_in/Madd_y1_cy<17> (filter_5000_20000_b/Suma_in/Madd_y1_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Suma_in/Madd_y1_cy<18> (filter_5000_20000_b/Suma_in/Madd_y1_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Suma_in/Madd_y1_cy<19> (filter_5000_20000_b/Suma_in/Madd_y1_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Suma_in/Madd_y1_cy<20> (filter_5000_20000_b/Suma_in/Madd_y1_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Suma_in/Madd_y1_cy<21> (filter_5000_20000_b/Suma_in/Madd_y1_cy<21>)
     XORCY:CI->O         192   0.180   2.151  filter_5000_20000_b/Suma_in/Madd_y1_xor<22> (filter_5000_20000_b/Suma_in/y1<22>)
     LUT4:I2->O           17   0.203   1.027  filter_5000_20000_b/Suma_in/Mmux_y211 (filter_5000_20000_b/Multi_b0/Mmult_y1_Madd_cy<2>)
     MUXCY:DI->O           1   0.145   0.000  filter_5000_20000_b/Multi_b0/Mmult_y1_Madd1_cy<5> (filter_5000_20000_b/Multi_b0/Mmult_y1_Madd1_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Multi_b0/Mmult_y1_Madd1_cy<6> (filter_5000_20000_b/Multi_b0/Mmult_y1_Madd1_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Multi_b0/Mmult_y1_Madd1_cy<7> (filter_5000_20000_b/Multi_b0/Mmult_y1_Madd1_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Multi_b0/Mmult_y1_Madd1_cy<8> (filter_5000_20000_b/Multi_b0/Mmult_y1_Madd1_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Multi_b0/Mmult_y1_Madd1_cy<9> (filter_5000_20000_b/Multi_b0/Mmult_y1_Madd1_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Multi_b0/Mmult_y1_Madd1_cy<10> (filter_5000_20000_b/Multi_b0/Mmult_y1_Madd1_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Multi_b0/Mmult_y1_Madd1_cy<11> (filter_5000_20000_b/Multi_b0/Mmult_y1_Madd1_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Multi_b0/Mmult_y1_Madd1_cy<12> (filter_5000_20000_b/Multi_b0/Mmult_y1_Madd1_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Multi_b0/Mmult_y1_Madd1_cy<13> (filter_5000_20000_b/Multi_b0/Mmult_y1_Madd1_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Multi_b0/Mmult_y1_Madd1_cy<14> (filter_5000_20000_b/Multi_b0/Mmult_y1_Madd1_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Multi_b0/Mmult_y1_Madd1_cy<15> (filter_5000_20000_b/Multi_b0/Mmult_y1_Madd1_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Multi_b0/Mmult_y1_Madd1_cy<16> (filter_5000_20000_b/Multi_b0/Mmult_y1_Madd1_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Multi_b0/Mmult_y1_Madd1_cy<17> (filter_5000_20000_b/Multi_b0/Mmult_y1_Madd1_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Multi_b0/Mmult_y1_Madd1_cy<18> (filter_5000_20000_b/Multi_b0/Mmult_y1_Madd1_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Multi_b0/Mmult_y1_Madd1_cy<19> (filter_5000_20000_b/Multi_b0/Mmult_y1_Madd1_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Multi_b0/Mmult_y1_Madd1_cy<20> (filter_5000_20000_b/Multi_b0/Mmult_y1_Madd1_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Multi_b0/Mmult_y1_Madd1_cy<21> (filter_5000_20000_b/Multi_b0/Mmult_y1_Madd1_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Multi_b0/Mmult_y1_Madd1_cy<22> (filter_5000_20000_b/Multi_b0/Mmult_y1_Madd1_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Multi_b0/Mmult_y1_Madd1_cy<23> (filter_5000_20000_b/Multi_b0/Mmult_y1_Madd1_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Multi_b0/Mmult_y1_Madd1_cy<24> (filter_5000_20000_b/Multi_b0/Mmult_y1_Madd1_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Multi_b0/Mmult_y1_Madd1_cy<25> (filter_5000_20000_b/Multi_b0/Mmult_y1_Madd1_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Multi_b0/Mmult_y1_Madd1_cy<26> (filter_5000_20000_b/Multi_b0/Mmult_y1_Madd1_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Multi_b0/Mmult_y1_Madd1_cy<27> (filter_5000_20000_b/Multi_b0/Mmult_y1_Madd1_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Multi_b0/Mmult_y1_Madd1_cy<28> (filter_5000_20000_b/Multi_b0/Mmult_y1_Madd1_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Multi_b0/Mmult_y1_Madd1_cy<29> (filter_5000_20000_b/Multi_b0/Mmult_y1_Madd1_cy<29>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Multi_b0/Mmult_y1_Madd1_cy<30> (filter_5000_20000_b/Multi_b0/Mmult_y1_Madd1_cy<30>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Multi_b0/Mmult_y1_Madd1_cy<31> (filter_5000_20000_b/Multi_b0/Mmult_y1_Madd1_cy<31>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Multi_b0/Mmult_y1_Madd1_cy<32> (filter_5000_20000_b/Multi_b0/Mmult_y1_Madd1_cy<32>)
     XORCY:CI->O           1   0.180   0.580  filter_5000_20000_b/Multi_b0/Mmult_y1_Madd1_xor<33> (filter_5000_20000_b/Multi_b0/Mmult_y1_Madd_351)
     LUT1:I0->O            1   0.205   0.000  filter_5000_20000_b/Multi_b0/Mmult_y1_Madd6_cy<35>_rt (filter_5000_20000_b/Multi_b0/Mmult_y1_Madd6_cy<35>_rt)
     MUXCY:S->O            1   0.172   0.000  filter_5000_20000_b/Multi_b0/Mmult_y1_Madd6_cy<35> (filter_5000_20000_b/Multi_b0/Mmult_y1_Madd6_cy<35>)
     XORCY:CI->O           1   0.180   0.580  filter_5000_20000_b/Multi_b0/Mmult_y1_Madd6_xor<36> (filter_5000_20000_b/Multi_b0/Mmult_y1_Madd_362)
     LUT1:I0->O            1   0.205   0.000  filter_5000_20000_b/Multi_b0/Mmult_y1_Madd7_cy<36>_rt (filter_5000_20000_b/Multi_b0/Mmult_y1_Madd7_cy<36>_rt)
     MUXCY:S->O            1   0.172   0.000  filter_5000_20000_b/Multi_b0/Mmult_y1_Madd7_cy<36> (filter_5000_20000_b/Multi_b0/Mmult_y1_Madd7_cy<36>)
     XORCY:CI->O           1   0.180   0.580  filter_5000_20000_b/Multi_b0/Mmult_y1_Madd7_xor<37> (filter_5000_20000_b/Multi_b0/Mmult_y1_Madd_373)
     LUT2:I1->O            1   0.205   0.000  filter_5000_20000_b/Multi_b0/Mmult_y1_Madd8_lut<37> (filter_5000_20000_b/Multi_b0/Mmult_y1_Madd8_lut<37>)
     MUXCY:S->O            0   0.172   0.000  filter_5000_20000_b/Multi_b0/Mmult_y1_Madd8_cy<37> (filter_5000_20000_b/Multi_b0/Mmult_y1_Madd8_cy<37>)
     XORCY:CI->O          44   0.180   1.463  filter_5000_20000_b/Multi_b0/Mmult_y1_Madd8_xor<38> (filter_5000_20000_b/Multi_b0/y1<38>)
     LUT6:I5->O            1   0.205   0.000  filter_5000_20000_b/Suma_out/Madd_y1_lut<0> (filter_5000_20000_b/Suma_out/Madd_y1_lut<0>)
     MUXCY:S->O            1   0.172   0.000  filter_5000_20000_b/Suma_out/Madd_y1_cy<0> (filter_5000_20000_b/Suma_out/Madd_y1_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Suma_out/Madd_y1_cy<1> (filter_5000_20000_b/Suma_out/Madd_y1_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Suma_out/Madd_y1_cy<2> (filter_5000_20000_b/Suma_out/Madd_y1_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Suma_out/Madd_y1_cy<3> (filter_5000_20000_b/Suma_out/Madd_y1_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Suma_out/Madd_y1_cy<4> (filter_5000_20000_b/Suma_out/Madd_y1_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Suma_out/Madd_y1_cy<5> (filter_5000_20000_b/Suma_out/Madd_y1_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Suma_out/Madd_y1_cy<6> (filter_5000_20000_b/Suma_out/Madd_y1_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Suma_out/Madd_y1_cy<7> (filter_5000_20000_b/Suma_out/Madd_y1_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Suma_out/Madd_y1_cy<8> (filter_5000_20000_b/Suma_out/Madd_y1_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Suma_out/Madd_y1_cy<9> (filter_5000_20000_b/Suma_out/Madd_y1_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Suma_out/Madd_y1_cy<10> (filter_5000_20000_b/Suma_out/Madd_y1_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Suma_out/Madd_y1_cy<11> (filter_5000_20000_b/Suma_out/Madd_y1_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Suma_out/Madd_y1_cy<12> (filter_5000_20000_b/Suma_out/Madd_y1_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Suma_out/Madd_y1_cy<13> (filter_5000_20000_b/Suma_out/Madd_y1_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Suma_out/Madd_y1_cy<14> (filter_5000_20000_b/Suma_out/Madd_y1_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Suma_out/Madd_y1_cy<15> (filter_5000_20000_b/Suma_out/Madd_y1_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Suma_out/Madd_y1_cy<16> (filter_5000_20000_b/Suma_out/Madd_y1_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Suma_out/Madd_y1_cy<17> (filter_5000_20000_b/Suma_out/Madd_y1_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Suma_out/Madd_y1_cy<18> (filter_5000_20000_b/Suma_out/Madd_y1_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Suma_out/Madd_y1_cy<19> (filter_5000_20000_b/Suma_out/Madd_y1_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_b/Suma_out/Madd_y1_cy<20> (filter_5000_20000_b/Suma_out/Madd_y1_cy<20>)
     MUXCY:CI->O           0   0.019   0.000  filter_5000_20000_b/Suma_out/Madd_y1_cy<21> (filter_5000_20000_b/Suma_out/Madd_y1_cy<21>)
     XORCY:CI->O          44   0.180   1.463  filter_5000_20000_b/Suma_out/Madd_y1_xor<22> (filter_5000_20000_b/Suma_out/y1<22>)
     LUT2:I1->O            1   0.205   0.000  filter_5000_20000_a/Suma_in/Madd_y1_lut<0>1 (filter_5000_20000_a/Suma_in/Madd_y1_lut<0>)
     MUXCY:S->O            1   0.172   0.000  filter_5000_20000_a/Suma_in/Madd_y1_cy<0> (filter_5000_20000_a/Suma_in/Madd_y1_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_a/Suma_in/Madd_y1_cy<1> (filter_5000_20000_a/Suma_in/Madd_y1_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_a/Suma_in/Madd_y1_cy<2> (filter_5000_20000_a/Suma_in/Madd_y1_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_a/Suma_in/Madd_y1_cy<3> (filter_5000_20000_a/Suma_in/Madd_y1_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_a/Suma_in/Madd_y1_cy<4> (filter_5000_20000_a/Suma_in/Madd_y1_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_a/Suma_in/Madd_y1_cy<5> (filter_5000_20000_a/Suma_in/Madd_y1_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_a/Suma_in/Madd_y1_cy<6> (filter_5000_20000_a/Suma_in/Madd_y1_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_a/Suma_in/Madd_y1_cy<7> (filter_5000_20000_a/Suma_in/Madd_y1_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_a/Suma_in/Madd_y1_cy<8> (filter_5000_20000_a/Suma_in/Madd_y1_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_a/Suma_in/Madd_y1_cy<9> (filter_5000_20000_a/Suma_in/Madd_y1_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_a/Suma_in/Madd_y1_cy<10> (filter_5000_20000_a/Suma_in/Madd_y1_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_a/Suma_in/Madd_y1_cy<11> (filter_5000_20000_a/Suma_in/Madd_y1_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_a/Suma_in/Madd_y1_cy<12> (filter_5000_20000_a/Suma_in/Madd_y1_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_a/Suma_in/Madd_y1_cy<13> (filter_5000_20000_a/Suma_in/Madd_y1_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_a/Suma_in/Madd_y1_cy<14> (filter_5000_20000_a/Suma_in/Madd_y1_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_a/Suma_in/Madd_y1_cy<15> (filter_5000_20000_a/Suma_in/Madd_y1_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_a/Suma_in/Madd_y1_cy<16> (filter_5000_20000_a/Suma_in/Madd_y1_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_a/Suma_in/Madd_y1_cy<17> (filter_5000_20000_a/Suma_in/Madd_y1_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_a/Suma_in/Madd_y1_cy<18> (filter_5000_20000_a/Suma_in/Madd_y1_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_a/Suma_in/Madd_y1_cy<19> (filter_5000_20000_a/Suma_in/Madd_y1_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  filter_5000_20000_a/Suma_in/Madd_y1_cy<20> (filter_5000_20000_a/Suma_in/Madd_y1_cy<20>)
     MUXCY:CI->O           0   0.019   0.000  filter_5000_20000_a/Suma_in/Madd_y1_cy<21> (filter_5000_20000_a/Suma_in/Madd_y1_cy<21>)
     XORCY:CI->O         146   0.180   1.998  filter_5000_20000_a/Suma_in/Madd_y1_xor<22> (filter_5000_20000_a/Suma_in/y1<22>)
     LUT2:I1->O            1   0.205   0.000  filter_5000_20000_a/Suma_in/Mmux_y15 (filter_5000_20000_a/data_fk<0>)
     FDCE:D                    0.102          filter_5000_20000_a/R1/data_0
    ----------------------------------------
    Total                     25.261ns (10.034ns logic, 15.227ns route)
                                       (39.7% logic, 60.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 7483324993336 / 762
-------------------------------------------------------------------------
Offset:              18.795ns (Levels of Logic = 75)
  Source:            data_i<22> (PAD)
  Destination:       filter_20_200_a/R1/data_0 (FF)
  Destination Clock: clk rising

  Data Path: data_i<22> to filter_20_200_a/R1/data_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           433   1.222   2.330  data_i_22_IBUF (data_i_22_IBUF)
     LUT4:I0->O            1   0.203   0.000  filter_20_200_b/Suma_in/Madd_y1_lut<22>1 (filter_20_200_b/Suma_in/Madd_y1_lut<22>1)
     MUXCY:S->O            0   0.172   0.000  filter_20_200_b/Suma_in/Madd_y1_cy<22> (filter_20_200_b/Suma_in/Madd_y1_cy<22>)
     XORCY:CI->O         188   0.180   2.043  filter_20_200_b/Suma_in/Madd_y1_xor<23> (filter_20_200_b/Suma_in/y1<23>)
     LUT2:I1->O           14   0.205   1.062  filter_20_200_b/Multi_b0/Mmult_y1_Madd_xor<9>111 (filter_20_200_b/Multi_b0/Mmult_y1_Madd_xor<9>11)
     LUT6:I4->O            1   0.203   0.808  filter_20_200_b/Multi_b0/Mmult_y1_Madd1_xor<18>111 (filter_20_200_b/Multi_b0/Mmult_y1_Madd1_xor<18>112)
     LUT6:I3->O            2   0.205   0.721  filter_20_200_b/Multi_b0/Mmult_y1_Madd1_xor<18>113 (filter_20_200_b/Multi_b0/Mmult_y1_Madd1_xor<18>11)
     LUT5:I3->O            1   0.203   0.000  filter_20_200_b/Multi_b0/Mmult_y1_Madd9_lut<23> (filter_20_200_b/Multi_b0/Mmult_y1_Madd9_lut<23>)
     MUXCY:S->O            1   0.172   0.000  filter_20_200_b/Multi_b0/Mmult_y1_Madd9_cy<23> (filter_20_200_b/Multi_b0/Mmult_y1_Madd9_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Multi_b0/Mmult_y1_Madd9_cy<24> (filter_20_200_b/Multi_b0/Mmult_y1_Madd9_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Multi_b0/Mmult_y1_Madd9_cy<25> (filter_20_200_b/Multi_b0/Mmult_y1_Madd9_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Multi_b0/Mmult_y1_Madd9_cy<26> (filter_20_200_b/Multi_b0/Mmult_y1_Madd9_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Multi_b0/Mmult_y1_Madd9_cy<27> (filter_20_200_b/Multi_b0/Mmult_y1_Madd9_cy<27>)
     XORCY:CI->O           3   0.180   0.651  filter_20_200_b/Multi_b0/Mmult_y1_Madd9_xor<28> (filter_20_200_b/Multi_b0/Mmult_y1_Madd_309)
     LUT5:I4->O            1   0.205   0.000  filter_20_200_b/Multi_b0/Mmult_y1_Madd11_lut<29> (filter_20_200_b/Multi_b0/Mmult_y1_Madd11_lut<29>)
     MUXCY:S->O            1   0.172   0.000  filter_20_200_b/Multi_b0/Mmult_y1_Madd11_cy<29> (filter_20_200_b/Multi_b0/Mmult_y1_Madd11_cy<29>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Multi_b0/Mmult_y1_Madd11_cy<30> (filter_20_200_b/Multi_b0/Mmult_y1_Madd11_cy<30>)
     XORCY:CI->O           3   0.180   0.651  filter_20_200_b/Multi_b0/Mmult_y1_Madd11_xor<31> (filter_20_200_b/Multi_b0/Mmult_y1_Madd_3213)
     LUT2:I1->O            1   0.205   0.000  filter_20_200_b/Multi_b0/Mmult_y1_Madd12_lut<32> (filter_20_200_b/Multi_b0/Mmult_y1_Madd12_lut<32>)
     MUXCY:S->O            1   0.172   0.000  filter_20_200_b/Multi_b0/Mmult_y1_Madd12_cy<32> (filter_20_200_b/Multi_b0/Mmult_y1_Madd12_cy<32>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Multi_b0/Mmult_y1_Madd12_cy<33> (filter_20_200_b/Multi_b0/Mmult_y1_Madd12_cy<33>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Multi_b0/Mmult_y1_Madd12_cy<34> (filter_20_200_b/Multi_b0/Mmult_y1_Madd12_cy<34>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Multi_b0/Mmult_y1_Madd12_cy<35> (filter_20_200_b/Multi_b0/Mmult_y1_Madd12_cy<35>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Multi_b0/Mmult_y1_Madd12_cy<36> (filter_20_200_b/Multi_b0/Mmult_y1_Madd12_cy<36>)
     MUXCY:CI->O           0   0.019   0.000  filter_20_200_b/Multi_b0/Mmult_y1_Madd12_cy<37> (filter_20_200_b/Multi_b0/Mmult_y1_Madd12_cy<37>)
     XORCY:CI->O          44   0.180   1.463  filter_20_200_b/Multi_b0/Mmult_y1_Madd12_xor<38> (filter_20_200_b/Multi_b0/y1<38>)
     LUT6:I5->O            1   0.205   0.000  filter_20_200_b/Suma_out/Madd_y1_lut<0> (filter_20_200_b/Suma_out/Madd_y1_lut<0>)
     MUXCY:S->O            1   0.172   0.000  filter_20_200_b/Suma_out/Madd_y1_cy<0> (filter_20_200_b/Suma_out/Madd_y1_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Suma_out/Madd_y1_cy<1> (filter_20_200_b/Suma_out/Madd_y1_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Suma_out/Madd_y1_cy<2> (filter_20_200_b/Suma_out/Madd_y1_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Suma_out/Madd_y1_cy<3> (filter_20_200_b/Suma_out/Madd_y1_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Suma_out/Madd_y1_cy<4> (filter_20_200_b/Suma_out/Madd_y1_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Suma_out/Madd_y1_cy<5> (filter_20_200_b/Suma_out/Madd_y1_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Suma_out/Madd_y1_cy<6> (filter_20_200_b/Suma_out/Madd_y1_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Suma_out/Madd_y1_cy<7> (filter_20_200_b/Suma_out/Madd_y1_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Suma_out/Madd_y1_cy<8> (filter_20_200_b/Suma_out/Madd_y1_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Suma_out/Madd_y1_cy<9> (filter_20_200_b/Suma_out/Madd_y1_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Suma_out/Madd_y1_cy<10> (filter_20_200_b/Suma_out/Madd_y1_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Suma_out/Madd_y1_cy<11> (filter_20_200_b/Suma_out/Madd_y1_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Suma_out/Madd_y1_cy<12> (filter_20_200_b/Suma_out/Madd_y1_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Suma_out/Madd_y1_cy<13> (filter_20_200_b/Suma_out/Madd_y1_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Suma_out/Madd_y1_cy<14> (filter_20_200_b/Suma_out/Madd_y1_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Suma_out/Madd_y1_cy<15> (filter_20_200_b/Suma_out/Madd_y1_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Suma_out/Madd_y1_cy<16> (filter_20_200_b/Suma_out/Madd_y1_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Suma_out/Madd_y1_cy<17> (filter_20_200_b/Suma_out/Madd_y1_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Suma_out/Madd_y1_cy<18> (filter_20_200_b/Suma_out/Madd_y1_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Suma_out/Madd_y1_cy<19> (filter_20_200_b/Suma_out/Madd_y1_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Suma_out/Madd_y1_cy<20> (filter_20_200_b/Suma_out/Madd_y1_cy<20>)
     MUXCY:CI->O           0   0.019   0.000  filter_20_200_b/Suma_out/Madd_y1_cy<21> (filter_20_200_b/Suma_out/Madd_y1_cy<21>)
     XORCY:CI->O          44   0.180   1.463  filter_20_200_b/Suma_out/Madd_y1_xor<22> (filter_20_200_b/Suma_out/y1<22>)
     LUT4:I3->O            1   0.205   0.000  filter_20_200_a/Suma_in/Madd_y1_lut<0> (filter_20_200_a/Suma_in/Madd_y1_lut<0>)
     MUXCY:S->O            1   0.172   0.000  filter_20_200_a/Suma_in/Madd_y1_cy<0> (filter_20_200_a/Suma_in/Madd_y1_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_a/Suma_in/Madd_y1_cy<1> (filter_20_200_a/Suma_in/Madd_y1_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_a/Suma_in/Madd_y1_cy<2> (filter_20_200_a/Suma_in/Madd_y1_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_a/Suma_in/Madd_y1_cy<3> (filter_20_200_a/Suma_in/Madd_y1_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_a/Suma_in/Madd_y1_cy<4> (filter_20_200_a/Suma_in/Madd_y1_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_a/Suma_in/Madd_y1_cy<5> (filter_20_200_a/Suma_in/Madd_y1_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_a/Suma_in/Madd_y1_cy<6> (filter_20_200_a/Suma_in/Madd_y1_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_a/Suma_in/Madd_y1_cy<7> (filter_20_200_a/Suma_in/Madd_y1_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_a/Suma_in/Madd_y1_cy<8> (filter_20_200_a/Suma_in/Madd_y1_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_a/Suma_in/Madd_y1_cy<9> (filter_20_200_a/Suma_in/Madd_y1_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_a/Suma_in/Madd_y1_cy<10> (filter_20_200_a/Suma_in/Madd_y1_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_a/Suma_in/Madd_y1_cy<11> (filter_20_200_a/Suma_in/Madd_y1_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_a/Suma_in/Madd_y1_cy<12> (filter_20_200_a/Suma_in/Madd_y1_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_a/Suma_in/Madd_y1_cy<13> (filter_20_200_a/Suma_in/Madd_y1_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_a/Suma_in/Madd_y1_cy<14> (filter_20_200_a/Suma_in/Madd_y1_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_a/Suma_in/Madd_y1_cy<15> (filter_20_200_a/Suma_in/Madd_y1_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_a/Suma_in/Madd_y1_cy<16> (filter_20_200_a/Suma_in/Madd_y1_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_a/Suma_in/Madd_y1_cy<17> (filter_20_200_a/Suma_in/Madd_y1_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_a/Suma_in/Madd_y1_cy<18> (filter_20_200_a/Suma_in/Madd_y1_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_a/Suma_in/Madd_y1_cy<19> (filter_20_200_a/Suma_in/Madd_y1_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_a/Suma_in/Madd_y1_cy<20> (filter_20_200_a/Suma_in/Madd_y1_cy<20>)
     MUXCY:CI->O           0   0.019   0.000  filter_20_200_a/Suma_in/Madd_y1_cy<21> (filter_20_200_a/Suma_in/Madd_y1_cy<21>)
     XORCY:CI->O          22   0.180   1.134  filter_20_200_a/Suma_in/Madd_y1_xor<22> (filter_20_200_a/Suma_in/Mmux_y102)
     LUT2:I1->O            2   0.205   0.000  filter_20_200_a/Suma_in/Mmux_y11 (filter_20_200_a/data_fk<0>)
     FDCE:D                    0.102          filter_20_200_a/R1/data_0
    ----------------------------------------
    Total                     18.795ns (6.468ns logic, 12.327ns route)
                                       (34.4% logic, 65.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1908768340305549800000000000 / 66
-------------------------------------------------------------------------
Offset:              41.216ns (Levels of Logic = 181)
  Source:            filter_20_200_b/R1/data_1 (FF)
  Destination:       data_outa<21> (PAD)
  Source Clock:      clk rising

  Data Path: filter_20_200_b/R1/data_1 to data_outa<21>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            18   0.447   1.050  filter_20_200_b/R1/data_1 (filter_20_200_b/R1/data_1)
     LUT2:I1->O            1   0.205   0.000  filter_20_200_b/Multi_a1/Mmult_y1_Madd1_lut<9> (filter_20_200_b/Multi_a1/Mmult_y1_Madd1_lut<9>)
     MUXCY:S->O            1   0.172   0.000  filter_20_200_b/Multi_a1/Mmult_y1_Madd1_cy<9> (filter_20_200_b/Multi_a1/Mmult_y1_Madd1_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Multi_a1/Mmult_y1_Madd1_cy<10> (filter_20_200_b/Multi_a1/Mmult_y1_Madd1_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Multi_a1/Mmult_y1_Madd1_cy<11> (filter_20_200_b/Multi_a1/Mmult_y1_Madd1_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Multi_a1/Mmult_y1_Madd1_cy<12> (filter_20_200_b/Multi_a1/Mmult_y1_Madd1_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Multi_a1/Mmult_y1_Madd1_cy<13> (filter_20_200_b/Multi_a1/Mmult_y1_Madd1_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Multi_a1/Mmult_y1_Madd1_cy<14> (filter_20_200_b/Multi_a1/Mmult_y1_Madd1_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Multi_a1/Mmult_y1_Madd1_cy<15> (filter_20_200_b/Multi_a1/Mmult_y1_Madd1_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Multi_a1/Mmult_y1_Madd1_cy<16> (filter_20_200_b/Multi_a1/Mmult_y1_Madd1_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Multi_a1/Mmult_y1_Madd1_cy<17> (filter_20_200_b/Multi_a1/Mmult_y1_Madd1_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Multi_a1/Mmult_y1_Madd1_cy<18> (filter_20_200_b/Multi_a1/Mmult_y1_Madd1_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Multi_a1/Mmult_y1_Madd1_cy<19> (filter_20_200_b/Multi_a1/Mmult_y1_Madd1_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Multi_a1/Mmult_y1_Madd1_cy<20> (filter_20_200_b/Multi_a1/Mmult_y1_Madd1_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Multi_a1/Mmult_y1_Madd1_cy<21> (filter_20_200_b/Multi_a1/Mmult_y1_Madd1_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Multi_a1/Mmult_y1_Madd1_cy<22> (filter_20_200_b/Multi_a1/Mmult_y1_Madd1_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Multi_a1/Mmult_y1_Madd1_cy<23> (filter_20_200_b/Multi_a1/Mmult_y1_Madd1_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Multi_a1/Mmult_y1_Madd1_cy<24> (filter_20_200_b/Multi_a1/Mmult_y1_Madd1_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Multi_a1/Mmult_y1_Madd1_cy<25> (filter_20_200_b/Multi_a1/Mmult_y1_Madd1_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Multi_a1/Mmult_y1_Madd1_cy<26> (filter_20_200_b/Multi_a1/Mmult_y1_Madd1_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Multi_a1/Mmult_y1_Madd1_cy<27> (filter_20_200_b/Multi_a1/Mmult_y1_Madd1_cy<27>)
     XORCY:CI->O           4   0.180   0.684  filter_20_200_b/Multi_a1/Mmult_y1_Madd1_xor<28> (filter_20_200_b/Multi_a1/Mmult_y1_Madd_301)
     LUT5:I4->O            1   0.205   0.000  filter_20_200_b/Multi_a1/Mmult_y1_Madd10_lut<28> (filter_20_200_b/Multi_a1/Mmult_y1_Madd10_lut<28>)
     MUXCY:S->O            1   0.172   0.000  filter_20_200_b/Multi_a1/Mmult_y1_Madd10_cy<28> (filter_20_200_b/Multi_a1/Mmult_y1_Madd10_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Multi_a1/Mmult_y1_Madd10_cy<29> (filter_20_200_b/Multi_a1/Mmult_y1_Madd10_cy<29>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Multi_a1/Mmult_y1_Madd10_cy<30> (filter_20_200_b/Multi_a1/Mmult_y1_Madd10_cy<30>)
     XORCY:CI->O           4   0.180   0.788  filter_20_200_b/Multi_a1/Mmult_y1_Madd10_xor<31> (filter_20_200_b/Multi_a1/Mmult_y1_Madd_3310)
     LUT2:I0->O            1   0.203   0.000  filter_20_200_b/Multi_a1/Mmult_y1_Madd12_lut<34> (filter_20_200_b/Multi_a1/Mmult_y1_Madd12_lut<34>)
     MUXCY:S->O            1   0.172   0.000  filter_20_200_b/Multi_a1/Mmult_y1_Madd12_cy<34> (filter_20_200_b/Multi_a1/Mmult_y1_Madd12_cy<34>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Multi_a1/Mmult_y1_Madd12_cy<35> (filter_20_200_b/Multi_a1/Mmult_y1_Madd12_cy<35>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Multi_a1/Mmult_y1_Madd12_cy<36> (filter_20_200_b/Multi_a1/Mmult_y1_Madd12_cy<36>)
     XORCY:CI->O           1   0.180   0.580  filter_20_200_b/Multi_a1/Mmult_y1_Madd12_xor<37> (filter_20_200_b/Multi_a1/Mmult_y1_Madd_378)
     LUT2:I1->O            1   0.205   0.000  filter_20_200_b/Multi_a1/Mmult_y1_Madd13_lut<37> (filter_20_200_b/Multi_a1/Mmult_y1_Madd13_lut<37>)
     MUXCY:S->O            0   0.172   0.000  filter_20_200_b/Multi_a1/Mmult_y1_Madd13_cy<37> (filter_20_200_b/Multi_a1/Mmult_y1_Madd13_cy<37>)
     XORCY:CI->O          22   0.180   1.134  filter_20_200_b/Multi_a1/Mmult_y1_Madd13_xor<38> (filter_20_200_b/Multi_a1/y1<38>)
     LUT6:I5->O            1   0.205   0.000  filter_20_200_b/Suma_a/Madd_y1_lut<0> (filter_20_200_b/Suma_a/Madd_y1_lut<0>)
     MUXCY:S->O            1   0.172   0.000  filter_20_200_b/Suma_a/Madd_y1_cy<0> (filter_20_200_b/Suma_a/Madd_y1_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Suma_a/Madd_y1_cy<1> (filter_20_200_b/Suma_a/Madd_y1_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Suma_a/Madd_y1_cy<2> (filter_20_200_b/Suma_a/Madd_y1_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Suma_a/Madd_y1_cy<3> (filter_20_200_b/Suma_a/Madd_y1_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Suma_a/Madd_y1_cy<4> (filter_20_200_b/Suma_a/Madd_y1_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Suma_a/Madd_y1_cy<5> (filter_20_200_b/Suma_a/Madd_y1_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Suma_a/Madd_y1_cy<6> (filter_20_200_b/Suma_a/Madd_y1_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Suma_a/Madd_y1_cy<7> (filter_20_200_b/Suma_a/Madd_y1_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Suma_a/Madd_y1_cy<8> (filter_20_200_b/Suma_a/Madd_y1_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Suma_a/Madd_y1_cy<9> (filter_20_200_b/Suma_a/Madd_y1_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Suma_a/Madd_y1_cy<10> (filter_20_200_b/Suma_a/Madd_y1_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Suma_a/Madd_y1_cy<11> (filter_20_200_b/Suma_a/Madd_y1_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Suma_a/Madd_y1_cy<12> (filter_20_200_b/Suma_a/Madd_y1_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Suma_a/Madd_y1_cy<13> (filter_20_200_b/Suma_a/Madd_y1_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Suma_a/Madd_y1_cy<14> (filter_20_200_b/Suma_a/Madd_y1_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Suma_a/Madd_y1_cy<15> (filter_20_200_b/Suma_a/Madd_y1_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Suma_a/Madd_y1_cy<16> (filter_20_200_b/Suma_a/Madd_y1_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Suma_a/Madd_y1_cy<17> (filter_20_200_b/Suma_a/Madd_y1_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Suma_a/Madd_y1_cy<18> (filter_20_200_b/Suma_a/Madd_y1_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Suma_a/Madd_y1_cy<19> (filter_20_200_b/Suma_a/Madd_y1_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Suma_a/Madd_y1_cy<20> (filter_20_200_b/Suma_a/Madd_y1_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Suma_a/Madd_y1_cy<21> (filter_20_200_b/Suma_a/Madd_y1_cy<21>)
     XORCY:CI->O          24   0.180   1.277  filter_20_200_b/Suma_a/Madd_y1_xor<22> (filter_20_200_b/Suma_a/y1<22>)
     LUT5:I3->O            1   0.203   0.000  filter_20_200_b/Suma_in/Madd_y1_lut<0> (filter_20_200_b/Suma_in/Madd_y1_lut<0>)
     MUXCY:S->O            1   0.172   0.000  filter_20_200_b/Suma_in/Madd_y1_cy<0> (filter_20_200_b/Suma_in/Madd_y1_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Suma_in/Madd_y1_cy<1> (filter_20_200_b/Suma_in/Madd_y1_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Suma_in/Madd_y1_cy<2> (filter_20_200_b/Suma_in/Madd_y1_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Suma_in/Madd_y1_cy<3> (filter_20_200_b/Suma_in/Madd_y1_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Suma_in/Madd_y1_cy<4> (filter_20_200_b/Suma_in/Madd_y1_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Suma_in/Madd_y1_cy<5> (filter_20_200_b/Suma_in/Madd_y1_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Suma_in/Madd_y1_cy<6> (filter_20_200_b/Suma_in/Madd_y1_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Suma_in/Madd_y1_cy<7> (filter_20_200_b/Suma_in/Madd_y1_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Suma_in/Madd_y1_cy<8> (filter_20_200_b/Suma_in/Madd_y1_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Suma_in/Madd_y1_cy<9> (filter_20_200_b/Suma_in/Madd_y1_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Suma_in/Madd_y1_cy<10> (filter_20_200_b/Suma_in/Madd_y1_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Suma_in/Madd_y1_cy<11> (filter_20_200_b/Suma_in/Madd_y1_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Suma_in/Madd_y1_cy<12> (filter_20_200_b/Suma_in/Madd_y1_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Suma_in/Madd_y1_cy<13> (filter_20_200_b/Suma_in/Madd_y1_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Suma_in/Madd_y1_cy<14> (filter_20_200_b/Suma_in/Madd_y1_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Suma_in/Madd_y1_cy<15> (filter_20_200_b/Suma_in/Madd_y1_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Suma_in/Madd_y1_cy<16> (filter_20_200_b/Suma_in/Madd_y1_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Suma_in/Madd_y1_cy<17> (filter_20_200_b/Suma_in/Madd_y1_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Suma_in/Madd_y1_cy<18> (filter_20_200_b/Suma_in/Madd_y1_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Suma_in/Madd_y1_cy<19> (filter_20_200_b/Suma_in/Madd_y1_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Suma_in/Madd_y1_cy<20> (filter_20_200_b/Suma_in/Madd_y1_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Suma_in/Madd_y1_cy<21> (filter_20_200_b/Suma_in/Madd_y1_cy<21>)
     XORCY:CI->O         187   0.180   2.146  filter_20_200_b/Suma_in/Madd_y1_xor<22> (filter_20_200_b/Suma_in/y1<22>)
     LUT5:I3->O            7   0.203   1.002  filter_20_200_b/Multi_b0/Mmult_y1_Madd1_lut<16>1 (filter_20_200_b/Multi_b0/Mmult_y1_Madd1_lut<16>)
     LUT6:I3->O            1   0.205   0.808  filter_20_200_b/Multi_b0/Mmult_y1_Madd1_xor<18>111 (filter_20_200_b/Multi_b0/Mmult_y1_Madd1_xor<18>112)
     LUT6:I3->O            2   0.205   0.721  filter_20_200_b/Multi_b0/Mmult_y1_Madd1_xor<18>113 (filter_20_200_b/Multi_b0/Mmult_y1_Madd1_xor<18>11)
     LUT5:I3->O            1   0.203   0.000  filter_20_200_b/Multi_b0/Mmult_y1_Madd9_lut<23> (filter_20_200_b/Multi_b0/Mmult_y1_Madd9_lut<23>)
     MUXCY:S->O            1   0.172   0.000  filter_20_200_b/Multi_b0/Mmult_y1_Madd9_cy<23> (filter_20_200_b/Multi_b0/Mmult_y1_Madd9_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Multi_b0/Mmult_y1_Madd9_cy<24> (filter_20_200_b/Multi_b0/Mmult_y1_Madd9_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Multi_b0/Mmult_y1_Madd9_cy<25> (filter_20_200_b/Multi_b0/Mmult_y1_Madd9_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Multi_b0/Mmult_y1_Madd9_cy<26> (filter_20_200_b/Multi_b0/Mmult_y1_Madd9_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Multi_b0/Mmult_y1_Madd9_cy<27> (filter_20_200_b/Multi_b0/Mmult_y1_Madd9_cy<27>)
     XORCY:CI->O           3   0.180   0.651  filter_20_200_b/Multi_b0/Mmult_y1_Madd9_xor<28> (filter_20_200_b/Multi_b0/Mmult_y1_Madd_309)
     LUT5:I4->O            1   0.205   0.000  filter_20_200_b/Multi_b0/Mmult_y1_Madd11_lut<29> (filter_20_200_b/Multi_b0/Mmult_y1_Madd11_lut<29>)
     MUXCY:S->O            1   0.172   0.000  filter_20_200_b/Multi_b0/Mmult_y1_Madd11_cy<29> (filter_20_200_b/Multi_b0/Mmult_y1_Madd11_cy<29>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Multi_b0/Mmult_y1_Madd11_cy<30> (filter_20_200_b/Multi_b0/Mmult_y1_Madd11_cy<30>)
     XORCY:CI->O           3   0.180   0.651  filter_20_200_b/Multi_b0/Mmult_y1_Madd11_xor<31> (filter_20_200_b/Multi_b0/Mmult_y1_Madd_3213)
     LUT2:I1->O            1   0.205   0.000  filter_20_200_b/Multi_b0/Mmult_y1_Madd12_lut<32> (filter_20_200_b/Multi_b0/Mmult_y1_Madd12_lut<32>)
     MUXCY:S->O            1   0.172   0.000  filter_20_200_b/Multi_b0/Mmult_y1_Madd12_cy<32> (filter_20_200_b/Multi_b0/Mmult_y1_Madd12_cy<32>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Multi_b0/Mmult_y1_Madd12_cy<33> (filter_20_200_b/Multi_b0/Mmult_y1_Madd12_cy<33>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Multi_b0/Mmult_y1_Madd12_cy<34> (filter_20_200_b/Multi_b0/Mmult_y1_Madd12_cy<34>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Multi_b0/Mmult_y1_Madd12_cy<35> (filter_20_200_b/Multi_b0/Mmult_y1_Madd12_cy<35>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Multi_b0/Mmult_y1_Madd12_cy<36> (filter_20_200_b/Multi_b0/Mmult_y1_Madd12_cy<36>)
     MUXCY:CI->O           0   0.019   0.000  filter_20_200_b/Multi_b0/Mmult_y1_Madd12_cy<37> (filter_20_200_b/Multi_b0/Mmult_y1_Madd12_cy<37>)
     XORCY:CI->O          44   0.180   1.463  filter_20_200_b/Multi_b0/Mmult_y1_Madd12_xor<38> (filter_20_200_b/Multi_b0/y1<38>)
     LUT6:I5->O            1   0.205   0.000  filter_20_200_b/Suma_out/Madd_y1_lut<0> (filter_20_200_b/Suma_out/Madd_y1_lut<0>)
     MUXCY:S->O            1   0.172   0.000  filter_20_200_b/Suma_out/Madd_y1_cy<0> (filter_20_200_b/Suma_out/Madd_y1_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Suma_out/Madd_y1_cy<1> (filter_20_200_b/Suma_out/Madd_y1_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Suma_out/Madd_y1_cy<2> (filter_20_200_b/Suma_out/Madd_y1_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Suma_out/Madd_y1_cy<3> (filter_20_200_b/Suma_out/Madd_y1_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Suma_out/Madd_y1_cy<4> (filter_20_200_b/Suma_out/Madd_y1_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Suma_out/Madd_y1_cy<5> (filter_20_200_b/Suma_out/Madd_y1_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Suma_out/Madd_y1_cy<6> (filter_20_200_b/Suma_out/Madd_y1_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Suma_out/Madd_y1_cy<7> (filter_20_200_b/Suma_out/Madd_y1_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Suma_out/Madd_y1_cy<8> (filter_20_200_b/Suma_out/Madd_y1_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Suma_out/Madd_y1_cy<9> (filter_20_200_b/Suma_out/Madd_y1_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Suma_out/Madd_y1_cy<10> (filter_20_200_b/Suma_out/Madd_y1_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Suma_out/Madd_y1_cy<11> (filter_20_200_b/Suma_out/Madd_y1_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Suma_out/Madd_y1_cy<12> (filter_20_200_b/Suma_out/Madd_y1_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Suma_out/Madd_y1_cy<13> (filter_20_200_b/Suma_out/Madd_y1_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Suma_out/Madd_y1_cy<14> (filter_20_200_b/Suma_out/Madd_y1_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Suma_out/Madd_y1_cy<15> (filter_20_200_b/Suma_out/Madd_y1_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Suma_out/Madd_y1_cy<16> (filter_20_200_b/Suma_out/Madd_y1_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Suma_out/Madd_y1_cy<17> (filter_20_200_b/Suma_out/Madd_y1_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Suma_out/Madd_y1_cy<18> (filter_20_200_b/Suma_out/Madd_y1_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Suma_out/Madd_y1_cy<19> (filter_20_200_b/Suma_out/Madd_y1_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Suma_out/Madd_y1_cy<20> (filter_20_200_b/Suma_out/Madd_y1_cy<20>)
     MUXCY:CI->O           0   0.019   0.000  filter_20_200_b/Suma_out/Madd_y1_cy<21> (filter_20_200_b/Suma_out/Madd_y1_cy<21>)
     XORCY:CI->O          44   0.180   1.463  filter_20_200_b/Suma_out/Madd_y1_xor<22> (filter_20_200_b/Suma_out/y1<22>)
     LUT4:I3->O            1   0.205   0.000  filter_20_200_a/Suma_in/Madd_y1_lut<0> (filter_20_200_a/Suma_in/Madd_y1_lut<0>)
     MUXCY:S->O            1   0.172   0.000  filter_20_200_a/Suma_in/Madd_y1_cy<0> (filter_20_200_a/Suma_in/Madd_y1_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_a/Suma_in/Madd_y1_cy<1> (filter_20_200_a/Suma_in/Madd_y1_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_a/Suma_in/Madd_y1_cy<2> (filter_20_200_a/Suma_in/Madd_y1_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_a/Suma_in/Madd_y1_cy<3> (filter_20_200_a/Suma_in/Madd_y1_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_a/Suma_in/Madd_y1_cy<4> (filter_20_200_a/Suma_in/Madd_y1_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_a/Suma_in/Madd_y1_cy<5> (filter_20_200_a/Suma_in/Madd_y1_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_a/Suma_in/Madd_y1_cy<6> (filter_20_200_a/Suma_in/Madd_y1_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_a/Suma_in/Madd_y1_cy<7> (filter_20_200_a/Suma_in/Madd_y1_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_a/Suma_in/Madd_y1_cy<8> (filter_20_200_a/Suma_in/Madd_y1_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_a/Suma_in/Madd_y1_cy<9> (filter_20_200_a/Suma_in/Madd_y1_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_a/Suma_in/Madd_y1_cy<10> (filter_20_200_a/Suma_in/Madd_y1_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_a/Suma_in/Madd_y1_cy<11> (filter_20_200_a/Suma_in/Madd_y1_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_a/Suma_in/Madd_y1_cy<12> (filter_20_200_a/Suma_in/Madd_y1_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_a/Suma_in/Madd_y1_cy<13> (filter_20_200_a/Suma_in/Madd_y1_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_a/Suma_in/Madd_y1_cy<14> (filter_20_200_a/Suma_in/Madd_y1_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_a/Suma_in/Madd_y1_cy<15> (filter_20_200_a/Suma_in/Madd_y1_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_a/Suma_in/Madd_y1_cy<16> (filter_20_200_a/Suma_in/Madd_y1_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_a/Suma_in/Madd_y1_cy<17> (filter_20_200_a/Suma_in/Madd_y1_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_a/Suma_in/Madd_y1_cy<18> (filter_20_200_a/Suma_in/Madd_y1_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_a/Suma_in/Madd_y1_cy<19> (filter_20_200_a/Suma_in/Madd_y1_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_a/Suma_in/Madd_y1_cy<20> (filter_20_200_a/Suma_in/Madd_y1_cy<20>)
     MUXCY:CI->O           0   0.019   0.000  filter_20_200_a/Suma_in/Madd_y1_cy<21> (filter_20_200_a/Suma_in/Madd_y1_cy<21>)
     XORCY:CI->O          22   0.180   1.238  filter_20_200_a/Suma_in/Madd_y1_xor<22> (filter_20_200_a/Suma_in/Mmux_y102)
     LUT2:I0->O            1   0.203   0.579  filter_20_200_a/Suma_in/Mmux_y24 (filter_20_200_a/data_fk<10>)
     DSP48A1:A10->P47     18   4.560   1.049  filter_20_200_a/Multi_b0/Mmult_y1 (filter_20_200_a/Multi_b0/Mmult_y1_P47_to_Multi_b0/Mmult_y11)
     DSP48A1:C30->P10     33   2.687   1.553  filter_20_200_a/Multi_b0/Mmult_y11 (filter_20_200_a/Multi_b0/y1<27>)
     LUT4:I0->O            1   0.203   0.000  filter_20_200_a/Suma_out/Madd_y1_lut<0> (filter_20_200_a/Suma_out/Madd_y1_lut<0>)
     MUXCY:S->O            1   0.172   0.000  filter_20_200_a/Suma_out/Madd_y1_cy<0> (filter_20_200_a/Suma_out/Madd_y1_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_a/Suma_out/Madd_y1_cy<1> (filter_20_200_a/Suma_out/Madd_y1_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_a/Suma_out/Madd_y1_cy<2> (filter_20_200_a/Suma_out/Madd_y1_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_a/Suma_out/Madd_y1_cy<3> (filter_20_200_a/Suma_out/Madd_y1_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_a/Suma_out/Madd_y1_cy<4> (filter_20_200_a/Suma_out/Madd_y1_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_a/Suma_out/Madd_y1_cy<5> (filter_20_200_a/Suma_out/Madd_y1_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_a/Suma_out/Madd_y1_cy<6> (filter_20_200_a/Suma_out/Madd_y1_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_a/Suma_out/Madd_y1_cy<7> (filter_20_200_a/Suma_out/Madd_y1_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_a/Suma_out/Madd_y1_cy<8> (filter_20_200_a/Suma_out/Madd_y1_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_a/Suma_out/Madd_y1_cy<9> (filter_20_200_a/Suma_out/Madd_y1_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_a/Suma_out/Madd_y1_cy<10> (filter_20_200_a/Suma_out/Madd_y1_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_a/Suma_out/Madd_y1_cy<11> (filter_20_200_a/Suma_out/Madd_y1_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_a/Suma_out/Madd_y1_cy<12> (filter_20_200_a/Suma_out/Madd_y1_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_a/Suma_out/Madd_y1_cy<13> (filter_20_200_a/Suma_out/Madd_y1_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_a/Suma_out/Madd_y1_cy<14> (filter_20_200_a/Suma_out/Madd_y1_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_a/Suma_out/Madd_y1_cy<15> (filter_20_200_a/Suma_out/Madd_y1_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_a/Suma_out/Madd_y1_cy<16> (filter_20_200_a/Suma_out/Madd_y1_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_a/Suma_out/Madd_y1_cy<17> (filter_20_200_a/Suma_out/Madd_y1_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_a/Suma_out/Madd_y1_cy<18> (filter_20_200_a/Suma_out/Madd_y1_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_a/Suma_out/Madd_y1_cy<19> (filter_20_200_a/Suma_out/Madd_y1_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_a/Suma_out/Madd_y1_cy<20> (filter_20_200_a/Suma_out/Madd_y1_cy<20>)
     MUXCY:CI->O           0   0.019   0.000  filter_20_200_a/Suma_out/Madd_y1_cy<21> (filter_20_200_a/Suma_out/Madd_y1_cy<21>)
     XORCY:CI->O          22   0.180   1.238  filter_20_200_a/Suma_out/Madd_y1_xor<22> (filter_20_200_a/Suma_out/y1<22>)
     LUT2:I0->O            1   0.203   0.579  filter_20_200_a/Suma_out/Mmux_y24 (data_outa_10_OBUF)
     OBUF:I->O                 2.571          data_outa_10_OBUF (data_outa<10>)
    ----------------------------------------
    Total                     41.216ns (20.563ns logic, 20.653ns route)
                                       (49.9% logic, 50.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 41340799207355425000 / 66
-------------------------------------------------------------------------
Delay:               34.768ns (Levels of Logic = 103)
  Source:            data_i<22> (PAD)
  Destination:       data_outa<21> (PAD)

  Data Path: data_i<22> to data_outa<21>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           433   1.222   2.330  data_i_22_IBUF (data_i_22_IBUF)
     LUT4:I0->O            1   0.203   0.000  filter_20_200_b/Suma_in/Madd_y1_lut<22>1 (filter_20_200_b/Suma_in/Madd_y1_lut<22>1)
     MUXCY:S->O            0   0.172   0.000  filter_20_200_b/Suma_in/Madd_y1_cy<22> (filter_20_200_b/Suma_in/Madd_y1_cy<22>)
     XORCY:CI->O         188   0.180   2.043  filter_20_200_b/Suma_in/Madd_y1_xor<23> (filter_20_200_b/Suma_in/y1<23>)
     LUT2:I1->O           14   0.205   1.062  filter_20_200_b/Multi_b0/Mmult_y1_Madd_xor<9>111 (filter_20_200_b/Multi_b0/Mmult_y1_Madd_xor<9>11)
     LUT6:I4->O            1   0.203   0.808  filter_20_200_b/Multi_b0/Mmult_y1_Madd1_xor<18>111 (filter_20_200_b/Multi_b0/Mmult_y1_Madd1_xor<18>112)
     LUT6:I3->O            2   0.205   0.721  filter_20_200_b/Multi_b0/Mmult_y1_Madd1_xor<18>113 (filter_20_200_b/Multi_b0/Mmult_y1_Madd1_xor<18>11)
     LUT5:I3->O            1   0.203   0.000  filter_20_200_b/Multi_b0/Mmult_y1_Madd9_lut<23> (filter_20_200_b/Multi_b0/Mmult_y1_Madd9_lut<23>)
     MUXCY:S->O            1   0.172   0.000  filter_20_200_b/Multi_b0/Mmult_y1_Madd9_cy<23> (filter_20_200_b/Multi_b0/Mmult_y1_Madd9_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Multi_b0/Mmult_y1_Madd9_cy<24> (filter_20_200_b/Multi_b0/Mmult_y1_Madd9_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Multi_b0/Mmult_y1_Madd9_cy<25> (filter_20_200_b/Multi_b0/Mmult_y1_Madd9_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Multi_b0/Mmult_y1_Madd9_cy<26> (filter_20_200_b/Multi_b0/Mmult_y1_Madd9_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Multi_b0/Mmult_y1_Madd9_cy<27> (filter_20_200_b/Multi_b0/Mmult_y1_Madd9_cy<27>)
     XORCY:CI->O           3   0.180   0.651  filter_20_200_b/Multi_b0/Mmult_y1_Madd9_xor<28> (filter_20_200_b/Multi_b0/Mmult_y1_Madd_309)
     LUT5:I4->O            1   0.205   0.000  filter_20_200_b/Multi_b0/Mmult_y1_Madd11_lut<29> (filter_20_200_b/Multi_b0/Mmult_y1_Madd11_lut<29>)
     MUXCY:S->O            1   0.172   0.000  filter_20_200_b/Multi_b0/Mmult_y1_Madd11_cy<29> (filter_20_200_b/Multi_b0/Mmult_y1_Madd11_cy<29>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Multi_b0/Mmult_y1_Madd11_cy<30> (filter_20_200_b/Multi_b0/Mmult_y1_Madd11_cy<30>)
     XORCY:CI->O           3   0.180   0.651  filter_20_200_b/Multi_b0/Mmult_y1_Madd11_xor<31> (filter_20_200_b/Multi_b0/Mmult_y1_Madd_3213)
     LUT2:I1->O            1   0.205   0.000  filter_20_200_b/Multi_b0/Mmult_y1_Madd12_lut<32> (filter_20_200_b/Multi_b0/Mmult_y1_Madd12_lut<32>)
     MUXCY:S->O            1   0.172   0.000  filter_20_200_b/Multi_b0/Mmult_y1_Madd12_cy<32> (filter_20_200_b/Multi_b0/Mmult_y1_Madd12_cy<32>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Multi_b0/Mmult_y1_Madd12_cy<33> (filter_20_200_b/Multi_b0/Mmult_y1_Madd12_cy<33>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Multi_b0/Mmult_y1_Madd12_cy<34> (filter_20_200_b/Multi_b0/Mmult_y1_Madd12_cy<34>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Multi_b0/Mmult_y1_Madd12_cy<35> (filter_20_200_b/Multi_b0/Mmult_y1_Madd12_cy<35>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Multi_b0/Mmult_y1_Madd12_cy<36> (filter_20_200_b/Multi_b0/Mmult_y1_Madd12_cy<36>)
     MUXCY:CI->O           0   0.019   0.000  filter_20_200_b/Multi_b0/Mmult_y1_Madd12_cy<37> (filter_20_200_b/Multi_b0/Mmult_y1_Madd12_cy<37>)
     XORCY:CI->O          44   0.180   1.463  filter_20_200_b/Multi_b0/Mmult_y1_Madd12_xor<38> (filter_20_200_b/Multi_b0/y1<38>)
     LUT6:I5->O            1   0.205   0.000  filter_20_200_b/Suma_out/Madd_y1_lut<0> (filter_20_200_b/Suma_out/Madd_y1_lut<0>)
     MUXCY:S->O            1   0.172   0.000  filter_20_200_b/Suma_out/Madd_y1_cy<0> (filter_20_200_b/Suma_out/Madd_y1_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Suma_out/Madd_y1_cy<1> (filter_20_200_b/Suma_out/Madd_y1_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Suma_out/Madd_y1_cy<2> (filter_20_200_b/Suma_out/Madd_y1_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Suma_out/Madd_y1_cy<3> (filter_20_200_b/Suma_out/Madd_y1_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Suma_out/Madd_y1_cy<4> (filter_20_200_b/Suma_out/Madd_y1_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Suma_out/Madd_y1_cy<5> (filter_20_200_b/Suma_out/Madd_y1_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Suma_out/Madd_y1_cy<6> (filter_20_200_b/Suma_out/Madd_y1_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Suma_out/Madd_y1_cy<7> (filter_20_200_b/Suma_out/Madd_y1_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Suma_out/Madd_y1_cy<8> (filter_20_200_b/Suma_out/Madd_y1_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Suma_out/Madd_y1_cy<9> (filter_20_200_b/Suma_out/Madd_y1_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Suma_out/Madd_y1_cy<10> (filter_20_200_b/Suma_out/Madd_y1_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Suma_out/Madd_y1_cy<11> (filter_20_200_b/Suma_out/Madd_y1_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Suma_out/Madd_y1_cy<12> (filter_20_200_b/Suma_out/Madd_y1_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Suma_out/Madd_y1_cy<13> (filter_20_200_b/Suma_out/Madd_y1_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Suma_out/Madd_y1_cy<14> (filter_20_200_b/Suma_out/Madd_y1_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Suma_out/Madd_y1_cy<15> (filter_20_200_b/Suma_out/Madd_y1_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Suma_out/Madd_y1_cy<16> (filter_20_200_b/Suma_out/Madd_y1_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Suma_out/Madd_y1_cy<17> (filter_20_200_b/Suma_out/Madd_y1_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Suma_out/Madd_y1_cy<18> (filter_20_200_b/Suma_out/Madd_y1_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Suma_out/Madd_y1_cy<19> (filter_20_200_b/Suma_out/Madd_y1_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_b/Suma_out/Madd_y1_cy<20> (filter_20_200_b/Suma_out/Madd_y1_cy<20>)
     MUXCY:CI->O           0   0.019   0.000  filter_20_200_b/Suma_out/Madd_y1_cy<21> (filter_20_200_b/Suma_out/Madd_y1_cy<21>)
     XORCY:CI->O          44   0.180   1.463  filter_20_200_b/Suma_out/Madd_y1_xor<22> (filter_20_200_b/Suma_out/y1<22>)
     LUT4:I3->O            1   0.205   0.000  filter_20_200_a/Suma_in/Madd_y1_lut<0> (filter_20_200_a/Suma_in/Madd_y1_lut<0>)
     MUXCY:S->O            1   0.172   0.000  filter_20_200_a/Suma_in/Madd_y1_cy<0> (filter_20_200_a/Suma_in/Madd_y1_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_a/Suma_in/Madd_y1_cy<1> (filter_20_200_a/Suma_in/Madd_y1_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_a/Suma_in/Madd_y1_cy<2> (filter_20_200_a/Suma_in/Madd_y1_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_a/Suma_in/Madd_y1_cy<3> (filter_20_200_a/Suma_in/Madd_y1_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_a/Suma_in/Madd_y1_cy<4> (filter_20_200_a/Suma_in/Madd_y1_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_a/Suma_in/Madd_y1_cy<5> (filter_20_200_a/Suma_in/Madd_y1_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_a/Suma_in/Madd_y1_cy<6> (filter_20_200_a/Suma_in/Madd_y1_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_a/Suma_in/Madd_y1_cy<7> (filter_20_200_a/Suma_in/Madd_y1_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_a/Suma_in/Madd_y1_cy<8> (filter_20_200_a/Suma_in/Madd_y1_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_a/Suma_in/Madd_y1_cy<9> (filter_20_200_a/Suma_in/Madd_y1_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_a/Suma_in/Madd_y1_cy<10> (filter_20_200_a/Suma_in/Madd_y1_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_a/Suma_in/Madd_y1_cy<11> (filter_20_200_a/Suma_in/Madd_y1_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_a/Suma_in/Madd_y1_cy<12> (filter_20_200_a/Suma_in/Madd_y1_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_a/Suma_in/Madd_y1_cy<13> (filter_20_200_a/Suma_in/Madd_y1_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_a/Suma_in/Madd_y1_cy<14> (filter_20_200_a/Suma_in/Madd_y1_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_a/Suma_in/Madd_y1_cy<15> (filter_20_200_a/Suma_in/Madd_y1_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_a/Suma_in/Madd_y1_cy<16> (filter_20_200_a/Suma_in/Madd_y1_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_a/Suma_in/Madd_y1_cy<17> (filter_20_200_a/Suma_in/Madd_y1_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_a/Suma_in/Madd_y1_cy<18> (filter_20_200_a/Suma_in/Madd_y1_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_a/Suma_in/Madd_y1_cy<19> (filter_20_200_a/Suma_in/Madd_y1_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_a/Suma_in/Madd_y1_cy<20> (filter_20_200_a/Suma_in/Madd_y1_cy<20>)
     MUXCY:CI->O           0   0.019   0.000  filter_20_200_a/Suma_in/Madd_y1_cy<21> (filter_20_200_a/Suma_in/Madd_y1_cy<21>)
     XORCY:CI->O          22   0.180   1.238  filter_20_200_a/Suma_in/Madd_y1_xor<22> (filter_20_200_a/Suma_in/Mmux_y102)
     LUT2:I0->O            1   0.203   0.579  filter_20_200_a/Suma_in/Mmux_y24 (filter_20_200_a/data_fk<10>)
     DSP48A1:A10->P47     18   4.560   1.049  filter_20_200_a/Multi_b0/Mmult_y1 (filter_20_200_a/Multi_b0/Mmult_y1_P47_to_Multi_b0/Mmult_y11)
     DSP48A1:C30->P10     33   2.687   1.553  filter_20_200_a/Multi_b0/Mmult_y11 (filter_20_200_a/Multi_b0/y1<27>)
     LUT4:I0->O            1   0.203   0.000  filter_20_200_a/Suma_out/Madd_y1_lut<0> (filter_20_200_a/Suma_out/Madd_y1_lut<0>)
     MUXCY:S->O            1   0.172   0.000  filter_20_200_a/Suma_out/Madd_y1_cy<0> (filter_20_200_a/Suma_out/Madd_y1_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_a/Suma_out/Madd_y1_cy<1> (filter_20_200_a/Suma_out/Madd_y1_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_a/Suma_out/Madd_y1_cy<2> (filter_20_200_a/Suma_out/Madd_y1_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_a/Suma_out/Madd_y1_cy<3> (filter_20_200_a/Suma_out/Madd_y1_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_a/Suma_out/Madd_y1_cy<4> (filter_20_200_a/Suma_out/Madd_y1_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_a/Suma_out/Madd_y1_cy<5> (filter_20_200_a/Suma_out/Madd_y1_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_a/Suma_out/Madd_y1_cy<6> (filter_20_200_a/Suma_out/Madd_y1_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_a/Suma_out/Madd_y1_cy<7> (filter_20_200_a/Suma_out/Madd_y1_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_a/Suma_out/Madd_y1_cy<8> (filter_20_200_a/Suma_out/Madd_y1_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_a/Suma_out/Madd_y1_cy<9> (filter_20_200_a/Suma_out/Madd_y1_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_a/Suma_out/Madd_y1_cy<10> (filter_20_200_a/Suma_out/Madd_y1_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_a/Suma_out/Madd_y1_cy<11> (filter_20_200_a/Suma_out/Madd_y1_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_a/Suma_out/Madd_y1_cy<12> (filter_20_200_a/Suma_out/Madd_y1_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_a/Suma_out/Madd_y1_cy<13> (filter_20_200_a/Suma_out/Madd_y1_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_a/Suma_out/Madd_y1_cy<14> (filter_20_200_a/Suma_out/Madd_y1_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_a/Suma_out/Madd_y1_cy<15> (filter_20_200_a/Suma_out/Madd_y1_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_a/Suma_out/Madd_y1_cy<16> (filter_20_200_a/Suma_out/Madd_y1_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_a/Suma_out/Madd_y1_cy<17> (filter_20_200_a/Suma_out/Madd_y1_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_a/Suma_out/Madd_y1_cy<18> (filter_20_200_a/Suma_out/Madd_y1_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_a/Suma_out/Madd_y1_cy<19> (filter_20_200_a/Suma_out/Madd_y1_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  filter_20_200_a/Suma_out/Madd_y1_cy<20> (filter_20_200_a/Suma_out/Madd_y1_cy<20>)
     MUXCY:CI->O           0   0.019   0.000  filter_20_200_a/Suma_out/Madd_y1_cy<21> (filter_20_200_a/Suma_out/Madd_y1_cy<21>)
     XORCY:CI->O          22   0.180   1.238  filter_20_200_a/Suma_out/Madd_y1_xor<22> (filter_20_200_a/Suma_out/y1<22>)
     LUT2:I0->O            1   0.203   0.579  filter_20_200_a/Suma_out/Mmux_y24 (data_outa_10_OBUF)
     OBUF:I->O                 2.571          data_outa_10_OBUF (data_outa<10>)
    ----------------------------------------
    Total                     34.768ns (17.339ns logic, 17.429ns route)
                                       (49.9% logic, 50.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   25.261|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 40.00 secs
Total CPU time to Xst completion: 40.20 secs
 
--> 

Total memory usage is 351900 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   14 (   0 filtered)
Number of infos    :    2 (   0 filtered)

