[connectivity]
sp=sbl9_1_opt_d32_accel_1.img_update_0_sm39_058_read_pipe0:DDR[0]
sp=sbl9_1_opt_d32_accel_1.sbl9_1_update_0_sm38_056_write_pipe0:DDR[1]
