

================================================================
== Vitis HLS Report for 'decoder_Pipeline_decoder_label14'
================================================================
* Date:           Sat Nov  9 22:02:01 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        POSIT_HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a12ti-csg325-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.620 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- decoder_label14  |        ?|        ?|         1|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT | URAM|
+-----------------+---------+----+-------+------+-----+
|DSP              |        -|   -|      -|     -|    -|
|Expression       |        -|   -|      0|   246|    -|
|FIFO             |        -|   -|      -|     -|    -|
|Instance         |        -|   -|      -|     -|    -|
|Memory           |        -|   -|      -|     -|    -|
|Multiplexer      |        -|   -|      -|    45|    -|
|Register         |        -|   -|     99|     -|    -|
+-----------------+---------+----+-------+------+-----+
|Total            |        0|   0|     99|   291|    0|
+-----------------+---------+----+-------+------+-----+
|Available        |       40|  40|  16000|  8000|    0|
+-----------------+---------+----+-------+------+-----+
|Utilization (%)  |        0|   0|     ~0|     3|    0|
+-----------------+---------+----+-------+------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |j_13_fu_158_p2        |         +|   0|  0|  39|          32|           2|
    |p_2_fu_152_p2         |         +|   0|  0|  39|          32|           2|
    |and_ln779_fu_131_p2   |       and|   0|  0|  29|          29|          29|
    |p_Result_s_fu_136_p2  |      icmp|   0|  0|  17|          29|           1|
    |or_ln312_fu_104_p2    |        or|   0|  0|  32|          32|          32|
    |shl_ln779_fu_125_p2   |       shl|   0|  0|  88|           1|          29|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 246|         156|          97|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |j_fu_42                  |   9|          2|   32|         64|
    |p_Val2_s_fu_50           |   9|          2|   32|         64|
    |p_fu_46                  |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   98|        196|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |j_fu_42                  |  32|   0|   32|          0|
    |p_Val2_s_fu_50           |  32|   0|   32|          0|
    |p_fu_46                  |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  99|   0|   99|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+------------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  decoder_Pipeline_decoder_label14|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  decoder_Pipeline_decoder_label14|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  decoder_Pipeline_decoder_label14|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  decoder_Pipeline_decoder_label14|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  decoder_Pipeline_decoder_label14|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  decoder_Pipeline_decoder_label14|  return value|
|p_Result_95             |   in|   32|     ap_none|                       p_Result_95|        scalar|
|sext_ln303              |   in|    7|     ap_none|                        sext_ln303|        scalar|
|r_V_28                  |   in|   29|     ap_none|                            r_V_28|        scalar|
|result_V_29_out         |  out|   32|      ap_vld|                   result_V_29_out|       pointer|
|result_V_29_out_ap_vld  |  out|    1|      ap_vld|                   result_V_29_out|       pointer|
+------------------------+-----+-----+------------+----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.61>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 4 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p = alloca i32 1"   --->   Operation 5 'alloca' 'p' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_Val2_s = alloca i32 1"   --->   Operation 6 'alloca' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%r_V_28_read = read i29 @_ssdm_op_Read.ap_auto.i29, i29 %r_V_28"   --->   Operation 7 'read' 'r_V_28_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln303_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %sext_ln303"   --->   Operation 8 'read' 'sext_ln303_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_Result_95_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_Result_95"   --->   Operation 9 'read' 'p_Result_95_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln303_cast = sext i7 %sext_ln303_read"   --->   Operation 10 'sext' 'sext_ln303_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 %p_Result_95_read, i32 %p_Val2_s"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 12 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 28, i32 %p"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 13 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 %sext_ln303_cast, i32 %j"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.cond287"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.62>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%j_12 = load i32 %j"   --->   Operation 15 'load' 'j_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%p_1 = load i32 %p"   --->   Operation 16 'load' 'p_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 17 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.99ns)   --->   "%or_ln312 = or i32 %j_12, i32 %p_1" [decoder.cpp:312]   --->   Operation 18 'or' 'or_ln312' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %or_ln312, i32 31" [decoder.cpp:312]   --->   Operation 19 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln312 = br i1 %tmp, void %for.inc298, void %if.end301.loopexit.exitStub" [decoder.cpp:312]   --->   Operation 20 'br' 'br_ln312' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%p_Val2_load_7 = load i32 %p_Val2_s"   --->   Operation 21 'load' 'p_Val2_load_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln779 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4"   --->   Operation 22 'specloopname' 'specloopname_ln779' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%trunc_ln779 = trunc i32 %p_1"   --->   Operation 23 'trunc' 'trunc_ln779' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%shl_ln779 = shl i29 1, i29 %trunc_ln779"   --->   Operation 24 'shl' 'shl_ln779' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.01> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%and_ln779 = and i29 %shl_ln779, i29 %r_V_28_read"   --->   Operation 25 'and' 'and_ln779' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (4.01ns) (out node of the LUT)   --->   "%p_Result_s = icmp_ne  i29 %and_ln779, i29 0"   --->   Operation 26 'icmp' 'p_Result_s' <Predicate = (!tmp)> <Delay = 4.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%p_Result_47 = bitset i32 @_ssdm_op_BitSet.i32.i32.i32.i1, i32 %p_Val2_load_7, i32 %j_12, i1 %p_Result_s"   --->   Operation 27 'bitset' 'p_Result_47' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (2.70ns)   --->   "%p_2 = add i32 %p_1, i32 4294967295" [decoder.cpp:314]   --->   Operation 28 'add' 'p_2' <Predicate = (!tmp)> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (2.70ns)   --->   "%j_13 = add i32 %j_12, i32 4294967295" [decoder.cpp:312]   --->   Operation 29 'add' 'j_13' <Predicate = (!tmp)> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.61ns)   --->   "%store_ln312 = store i32 %p_Result_47, i32 %p_Val2_s" [decoder.cpp:312]   --->   Operation 30 'store' 'store_ln312' <Predicate = (!tmp)> <Delay = 1.61>
ST_2 : Operation 31 [1/1] (1.61ns)   --->   "%store_ln312 = store i32 %p_2, i32 %p" [decoder.cpp:312]   --->   Operation 31 'store' 'store_ln312' <Predicate = (!tmp)> <Delay = 1.61>
ST_2 : Operation 32 [1/1] (1.61ns)   --->   "%store_ln312 = store i32 %j_13, i32 %j" [decoder.cpp:312]   --->   Operation 32 'store' 'store_ln312' <Predicate = (!tmp)> <Delay = 1.61>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln312 = br void %for.cond287" [decoder.cpp:312]   --->   Operation 33 'br' 'br_ln312' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%p_Val2_load = load i32 %p_Val2_s"   --->   Operation 34 'load' 'p_Val2_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %result_V_29_out, i32 %p_Val2_load"   --->   Operation 35 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 36 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_Result_95]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln303]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r_V_28]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ result_V_29_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                  (alloca      ) [ 011]
p                  (alloca      ) [ 011]
p_Val2_s           (alloca      ) [ 011]
r_V_28_read        (read        ) [ 011]
sext_ln303_read    (read        ) [ 000]
p_Result_95_read   (read        ) [ 000]
sext_ln303_cast    (sext        ) [ 000]
store_ln0          (store       ) [ 000]
store_ln0          (store       ) [ 000]
store_ln0          (store       ) [ 000]
br_ln0             (br          ) [ 000]
j_12               (load        ) [ 000]
p_1                (load        ) [ 000]
specpipeline_ln0   (specpipeline) [ 000]
or_ln312           (or          ) [ 000]
tmp                (bitselect   ) [ 011]
br_ln312           (br          ) [ 000]
p_Val2_load_7      (load        ) [ 000]
specloopname_ln779 (specloopname) [ 000]
trunc_ln779        (trunc       ) [ 000]
shl_ln779          (shl         ) [ 000]
and_ln779          (and         ) [ 000]
p_Result_s         (icmp        ) [ 000]
p_Result_47        (bitset      ) [ 000]
p_2                (add         ) [ 000]
j_13               (add         ) [ 000]
store_ln312        (store       ) [ 000]
store_ln312        (store       ) [ 000]
store_ln312        (store       ) [ 000]
br_ln312           (br          ) [ 000]
p_Val2_load        (load        ) [ 000]
write_ln0          (write       ) [ 000]
ret_ln0            (ret         ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_Result_95">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_Result_95"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln303">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln303"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="r_V_28">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_V_28"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="result_V_29_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_V_29_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i29"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSet.i32.i32.i32.i1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="j_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="p_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="p_Val2_s_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="r_V_28_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="29" slack="0"/>
<pin id="56" dir="0" index="1" bw="29" slack="0"/>
<pin id="57" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_V_28_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="sext_ln303_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="7" slack="0"/>
<pin id="62" dir="0" index="1" bw="7" slack="0"/>
<pin id="63" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln303_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="p_Result_95_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_Result_95_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="write_ln0_write_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="0" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="0" index="2" bw="32" slack="0"/>
<pin id="76" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="sext_ln303_cast_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="7" slack="0"/>
<pin id="81" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln303_cast/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="store_ln0_store_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="32" slack="0"/>
<pin id="85" dir="0" index="1" bw="32" slack="0"/>
<pin id="86" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="store_ln0_store_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="6" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="store_ln0_store_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="7" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="0"/>
<pin id="96" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="j_12_load_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="1"/>
<pin id="100" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_12/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="p_1_load_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="1"/>
<pin id="103" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_1/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="or_ln312_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln312/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="tmp_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="0" index="2" bw="6" slack="0"/>
<pin id="114" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="p_Val2_load_7_load_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="1"/>
<pin id="120" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_load_7/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="trunc_ln779_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln779/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="shl_ln779_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="0"/>
<pin id="127" dir="0" index="1" bw="29" slack="0"/>
<pin id="128" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln779/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="and_ln779_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="29" slack="0"/>
<pin id="133" dir="0" index="1" bw="29" slack="1"/>
<pin id="134" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln779/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="p_Result_s_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="29" slack="0"/>
<pin id="138" dir="0" index="1" bw="29" slack="0"/>
<pin id="139" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="p_Result_47_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="0" index="2" bw="32" slack="0"/>
<pin id="146" dir="0" index="3" bw="1" slack="0"/>
<pin id="147" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="p_Result_47/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="p_2_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_2/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="j_13_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_13/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="store_ln312_store_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="1"/>
<pin id="167" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln312/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="store_ln312_store_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="0" index="1" bw="32" slack="1"/>
<pin id="172" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln312/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="store_ln312_store_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="1"/>
<pin id="177" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln312/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="p_Val2_load_load_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="1"/>
<pin id="181" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_load/2 "/>
</bind>
</comp>

<comp id="183" class="1005" name="j_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="190" class="1005" name="p_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="p "/>
</bind>
</comp>

<comp id="197" class="1005" name="p_Val2_s_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="0"/>
<pin id="199" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="205" class="1005" name="r_V_28_read_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="29" slack="1"/>
<pin id="207" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="r_V_28_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="8" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="8" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="8" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="58"><net_src comp="10" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="12" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="14" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="40" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="6" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="60" pin="2"/><net_sink comp="79" pin=0"/></net>

<net id="87"><net_src comp="66" pin="2"/><net_sink comp="83" pin=0"/></net>

<net id="92"><net_src comp="16" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="97"><net_src comp="79" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="108"><net_src comp="98" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="101" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="115"><net_src comp="26" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="104" pin="2"/><net_sink comp="110" pin=1"/></net>

<net id="117"><net_src comp="28" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="124"><net_src comp="101" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="129"><net_src comp="34" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="121" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="135"><net_src comp="125" pin="2"/><net_sink comp="131" pin=0"/></net>

<net id="140"><net_src comp="131" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="36" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="38" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="118" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="150"><net_src comp="98" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="151"><net_src comp="136" pin="2"/><net_sink comp="142" pin=3"/></net>

<net id="156"><net_src comp="101" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="20" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="98" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="20" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="142" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="173"><net_src comp="152" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="178"><net_src comp="158" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="182"><net_src comp="179" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="186"><net_src comp="42" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="188"><net_src comp="183" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="189"><net_src comp="183" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="193"><net_src comp="46" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="195"><net_src comp="190" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="196"><net_src comp="190" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="200"><net_src comp="50" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="83" pin=1"/></net>

<net id="202"><net_src comp="197" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="203"><net_src comp="197" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="204"><net_src comp="197" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="208"><net_src comp="54" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="131" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: result_V_29_out | {2 }
 - Input state : 
	Port: decoder_Pipeline_decoder_label14 : p_Result_95 | {1 }
	Port: decoder_Pipeline_decoder_label14 : sext_ln303 | {1 }
	Port: decoder_Pipeline_decoder_label14 : r_V_28 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		or_ln312 : 1
		tmp : 1
		br_ln312 : 2
		trunc_ln779 : 1
		shl_ln779 : 2
		and_ln779 : 3
		p_Result_s : 3
		p_Result_47 : 4
		p_2 : 1
		j_13 : 1
		store_ln312 : 5
		store_ln312 : 2
		store_ln312 : 2
		write_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|    shl   |       shl_ln779_fu_125      |    0    |    88   |
|----------|-----------------------------|---------|---------|
|    add   |          p_2_fu_152         |    0    |    39   |
|          |         j_13_fu_158         |    0    |    39   |
|----------|-----------------------------|---------|---------|
|    or    |       or_ln312_fu_104       |    0    |    32   |
|----------|-----------------------------|---------|---------|
|    and   |       and_ln779_fu_131      |    0    |    29   |
|----------|-----------------------------|---------|---------|
|   icmp   |      p_Result_s_fu_136      |    0    |    17   |
|----------|-----------------------------|---------|---------|
|          |    r_V_28_read_read_fu_54   |    0    |    0    |
|   read   |  sext_ln303_read_read_fu_60 |    0    |    0    |
|          | p_Result_95_read_read_fu_66 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   write  |    write_ln0_write_fu_72    |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   sext   |    sext_ln303_cast_fu_79    |    0    |    0    |
|----------|-----------------------------|---------|---------|
| bitselect|          tmp_fu_110         |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |      trunc_ln779_fu_121     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|  bitset  |      p_Result_47_fu_142     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   244   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|     j_reg_183     |   32   |
|  p_Val2_s_reg_197 |   32   |
|     p_reg_190     |   32   |
|r_V_28_read_reg_205|   29   |
+-------------------+--------+
|       Total       |   125  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   244  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   125  |    -   |
+-----------+--------+--------+
|   Total   |   125  |   244  |
+-----------+--------+--------+
