simSeconds 0.089928222049
simTicks 89928189286.64201
finalTick 610028632613902.6
simFreq 1000001000000.0
hostSeconds 278.63845359
hostTickRate 325026840.934442
hostMemory 53070047.99759201
simInsts 110000131.07441399
simOps 112173810.99303001
hostInstRate 412910.035706
hostOpRate 421068.11643999995
system.clk_domain.clock 1000.001
system.cpu_clk_domain.clock 500.0005
system.cpu_voltage_domain.voltage 1.0000010000000001
system.l2.demandMisses::cpu.inst 2.4351060000000007
system.l2.demandMisses::cpu.data 2.7016530000000003
system.l2.demandMisses::switch_cpus.inst 99.514875
system.l2.demandMisses::switch_cpus.data 774837.4089759999
system.l2.demandMisses::total 774936.439704
system.l2.overallMisses::cpu.inst 2.4351060000000007
system.l2.overallMisses::cpu.data 2.7016530000000003
system.l2.overallMisses::switch_cpus.inst 99.514875
system.l2.overallMisses::switch_cpus.data 774837.4089759999
system.l2.overallMisses::total 774936.439704
system.l2.demandMissLatency::switch_cpus.inst 11373610.8515
system.l2.demandMissLatency::switch_cpus.data 80310195352.55748
system.l2.demandMissLatency::total 80321532729.11101
system.l2.overallMissLatency::switch_cpus.inst 11373610.8515
system.l2.overallMissLatency::switch_cpus.data 80310195352.55748
system.l2.overallMissLatency::total 80321532729.11101
system.l2.demandAccesses::cpu.inst 2.4351060000000007
system.l2.demandAccesses::cpu.data 2.7016530000000003
system.l2.demandAccesses::switch_cpus.inst 273.105421
system.l2.demandAccesses::switch_cpus.data 1412916.2189680003
system.l2.demandAccesses::total 1413188.8402419998
system.l2.overallAccesses::cpu.inst 2.4351060000000007
system.l2.overallAccesses::cpu.data 2.7016530000000003
system.l2.overallAccesses::switch_cpus.inst 273.105421
system.l2.overallAccesses::switch_cpus.data 1412916.2189680003
system.l2.overallAccesses::total 1413188.8402419998
system.l2.demandMissRate::cpu.inst 1.0000010000000001
system.l2.demandMissRate::cpu.data 0.9999330000000002
system.l2.demandMissRate::switch_cpus.inst 0.503586054895
system.l2.demandMissRate::switch_cpus.data 0.555770759835
system.l2.demandMissRate::total 0.555465709041
system.l2.overallMissRate::cpu.inst 1.0000010000000001
system.l2.overallMissRate::cpu.data 0.9999330000000002
system.l2.overallMissRate::switch_cpus.inst 0.503586054895
system.l2.overallMissRate::switch_cpus.data 0.555770759835
system.l2.overallMissRate::total 0.555465709041
system.l2.demandAvgMissLatency::switch_cpus.inst 114060.1057497436
system.l2.demandAvgMissLatency::switch_cpus.data 102027.91535992557
system.l2.demandAvgMissLatency::total 102029.42644700732
system.l2.overallAvgMissLatency::switch_cpus.inst 114060.1057497436
system.l2.overallAvgMissLatency::switch_cpus.data 102027.91535992557
system.l2.overallAvgMissLatency::total 102029.42644700732
system.l2.blockedCycles::no_mshrs 0.0
system.l2.blockedCycles::no_targets 0.0
system.l2.blockedCauses::no_mshrs 0.0
system.l2.blockedCauses::no_targets 0.0
system.l2.avgBlocked::no_mshrs 0.0
system.l2.avgBlocked::no_targets 0.0
system.l2.demandMshrMisses::switch_cpus.inst 99.514875
system.l2.demandMshrMisses::switch_cpus.data 774837.4089759999
system.l2.demandMshrMisses::total 774936.439704
system.l2.overallMshrMisses::switch_cpus.inst 99.514875
system.l2.overallMshrMisses::switch_cpus.data 774837.4089759999
system.l2.overallMshrMisses::total 774936.439704
system.l2.demandMshrMissLatency::switch_cpus.inst 10378462.101499999
system.l2.demandMshrMissLatency::switch_cpus.data 72561821758.97751
system.l2.demandMshrMissLatency::total 72572168828.251
system.l2.overallMshrMissLatency::switch_cpus.inst 10378462.101499999
system.l2.overallMshrMissLatency::switch_cpus.data 72561821758.97751
system.l2.overallMshrMissLatency::total 72572168828.251
system.l2.demandMshrMissRate::switch_cpus.inst 0.503586054895
system.l2.demandMshrMissRate::switch_cpus.data 0.555770759835
system.l2.demandMshrMissRate::total 0.555465709041
system.l2.overallMshrMissRate::switch_cpus.inst 0.503586054895
system.l2.overallMshrMissRate::switch_cpus.data 0.555770759835
system.l2.overallMshrMissRate::total 0.555465709041
system.l2.demandAvgMshrMissLatency::switch_cpus.inst 104060.09574974356
system.l2.demandAvgMshrMissLatency::switch_cpus.data 92027.90589444045
system.l2.demandAvgMshrMissLatency::total 92029.41698143318
system.l2.overallAvgMshrMissLatency::switch_cpus.inst 104060.09574974356
system.l2.overallAvgMshrMissLatency::switch_cpus.data 92027.90589444045
system.l2.overallAvgMshrMissLatency::total 92029.41698143318
system.l2.replacements 772962.5942220001
system.l2.ReadCleanReq.misses::cpu.inst 2.4351060000000007
system.l2.ReadCleanReq.misses::switch_cpus.inst 99.514875
system.l2.ReadCleanReq.misses::total 99.565845
system.l2.ReadCleanReq.missLatency::switch_cpus.inst 11373610.8515
system.l2.ReadCleanReq.missLatency::total 11373610.8515
system.l2.ReadCleanReq.accesses::cpu.inst 2.4351060000000007
system.l2.ReadCleanReq.accesses::switch_cpus.inst 273.105421
system.l2.ReadCleanReq.accesses::total 273.156391
system.l2.ReadCleanReq.missRate::cpu.inst 1.0000010000000001
system.l2.ReadCleanReq.missRate::switch_cpus.inst 0.503586054895
system.l2.ReadCleanReq.missRate::total 0.503586054895
system.l2.ReadCleanReq.avgMissLatency::switch_cpus.inst 114060.1057497436
system.l2.ReadCleanReq.avgMissLatency::total 113878.4306047111
system.l2.ReadCleanReq.mshrMisses::switch_cpus.inst 99.514875
system.l2.ReadCleanReq.mshrMisses::total 99.514875
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus.inst 10378462.101499999
system.l2.ReadCleanReq.mshrMissLatency::total 10378462.101499999
system.l2.ReadCleanReq.mshrMissRate::switch_cpus.inst 0.503586054895
system.l2.ReadCleanReq.mshrMissRate::total 0.501158590649
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus.inst 104060.09574974356
system.l2.ReadCleanReq.avgMshrMissLatency::total 104060.09574974356
system.l2.ReadExReq.misses::cpu.data 0.523999
system.l2.ReadExReq.misses::switch_cpus.data 37068.770486
system.l2.ReadExReq.misses::total 37068.795903000006
system.l2.ReadExReq.missLatency::switch_cpus.data 3502631138.231
system.l2.ReadExReq.missLatency::total 3502631138.231
system.l2.ReadExReq.accesses::cpu.data 0.523999
system.l2.ReadExReq.accesses::switch_cpus.data 57512.17876999999
system.l2.ReadExReq.accesses::total 57512.204186999996
system.l2.ReadExReq.missRate::cpu.data 0.4320630000000001
system.l2.ReadExReq.missRate::switch_cpus.data 0.6406919682400001
system.l2.ReadExReq.missRate::total 0.6406919682400001
system.l2.ReadExReq.avgMissLatency::switch_cpus.data 94663.13804182118
system.l2.ReadExReq.avgMissLatency::total 94354.74510849631
system.l2.ReadExReq.mshrMisses::switch_cpus.data 37068.770486
system.l2.ReadExReq.mshrMisses::total 37068.770486
system.l2.ReadExReq.mshrMissLatency::switch_cpus.data 3131943727.431
system.l2.ReadExReq.mshrMissLatency::total 3131943727.431
system.l2.ReadExReq.mshrMissRate::switch_cpus.data 0.6406919682400001
system.l2.ReadExReq.mshrMissRate::total 0.636455793101
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus.data 84663.13472659836
system.l2.ReadExReq.avgMshrMissLatency::total 84663.13472659836
system.l2.ReadSharedReq.misses::cpu.data 2.177654
system.l2.ReadSharedReq.misses::switch_cpus.data 737768.766051
system.l2.ReadSharedReq.misses::total 737768.766051
system.l2.ReadSharedReq.missLatency::switch_cpus.data 76807573499.3665
system.l2.ReadSharedReq.missLatency::total 76807573499.3665
system.l2.ReadSharedReq.accesses::cpu.data 2.177654
system.l2.ReadSharedReq.accesses::switch_cpus.data 1355404.1677589999
system.l2.ReadSharedReq.accesses::total 1355404.1677589999
system.l2.ReadSharedReq.missRate::cpu.data 0.9999330000000002
system.l2.ReadSharedReq.missRate::switch_cpus.data 0.546800059787
system.l2.ReadSharedReq.missRate::total 0.546800059787
system.l2.ReadSharedReq.avgMissLatency::switch_cpus.data 102551.82654092716
system.l2.ReadSharedReq.avgMissLatency::total 102551.82654092716
system.l2.ReadSharedReq.mshrMisses::switch_cpus.data 737768.766051
system.l2.ReadSharedReq.mshrMisses::total 737768.766051
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus.data 69429886040.9765
system.l2.ReadSharedReq.mshrMissLatency::total 69429886040.9765
system.l2.ReadSharedReq.mshrMissRate::switch_cpus.data 0.546800059787
system.l2.ReadSharedReq.mshrMissRate::total 0.546800059787
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 92551.81683017845
system.l2.ReadSharedReq.avgMshrMissLatency::total 92551.81683017845
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 89928189286.64201
system.l2.tags.tagsInUse 32280.377839390527
system.l2.tags.totalRefs 2989231.036567
system.l2.tags.sampledRefs 805730.6396989998
system.l2.tags.avgRefs 3.7236581359899996
system.l2.tags.warmupTick 0.0
system.l2.tags.occupancies::cpu.inst 1.034776983295
system.l2.tags.occupancies::cpu.data 1.4521405212900003
system.l2.tags.occupancies::switch_cpus.inst 10.847826655896
system.l2.tags.occupancies::switch_cpus.data 32262.28452770209
system.l2.tags.avgOccs::cpu.inst 3.1580740000000004e-05
system.l2.tags.avgOccs::cpu.data 4.434749200000001e-05
system.l2.tags.avgOccs::switch_cpus.inst 0.00033115620300000004
system.l2.tags.avgOccs::switch_cpus.data 0.9845668187070001
system.l2.tags.avgOccs::total 0.985119105892
system.l2.tags.occupanciesTaskId::1024 32768.032768000005
system.l2.tags.ageTaskId_1024::0 42.361172
system.l2.tags.ageTaskId_1024::1 833.756321
system.l2.tags.ageTaskId_1024::2 7847.7135450000005
system.l2.tags.ageTaskId_1024::3 21510.032598
system.l2.tags.ratioOccsTaskId::1024 1.0000010000000001
system.l2.tags.tagAccesses 23385931.061642002
system.l2.tags.dataAccesses 23385931.061642002
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 89928189286.64201
system.mem_ctrls.avgPriority_switch_cpus.inst::samples 99.514875
system.mem_ctrls.avgPriority_switch_cpus.data::samples 774755.222754
system.mem_ctrls.priorityMinLatency 1.8750018749999998e-08
system.mem_ctrls.priorityMaxLatency 0.0014265102238527501
system.mem_ctrls.numReadWriteTurnArounds 27059.844085000004
system.mem_ctrls.numWriteReadTurnArounds 27059.925002000004
system.mem_ctrls.numStayReadState 1836818.2187680001
system.mem_ctrls.numStayWriteState 415152.06777
system.mem_ctrls.readReqs 774936.4196949999
system.mem_ctrls.writeReqs 441621.954997
system.mem_ctrls.readBursts 774936.4196949999
system.mem_ctrls.writeBursts 441621.954997
system.mem_ctrls.servicedByWrQ 82.16621300000001
system.mem_ctrls.mergedWrBursts 0.0
system.mem_ctrls.neitherReadNorWriteReqs 0.0
system.mem_ctrls.avgRdQLen 1.5679287100000001
system.mem_ctrls.avgWrQLen 24.71056954
system.mem_ctrls.numRdRetry 0.0
system.mem_ctrls.numWrRetry 0.0
system.mem_ctrls.readPktSize::0 0.0
system.mem_ctrls.readPktSize::1 0.0
system.mem_ctrls.readPktSize::2 0.0
system.mem_ctrls.readPktSize::3 0.0
system.mem_ctrls.readPktSize::4 0.0
system.mem_ctrls.readPktSize::5 0.0
system.mem_ctrls.readPktSize::6 774936.4196949999
system.mem_ctrls.writePktSize::0 0.0
system.mem_ctrls.writePktSize::1 0.0
system.mem_ctrls.writePktSize::2 0.0
system.mem_ctrls.writePktSize::3 0.0
system.mem_ctrls.writePktSize::4 0.0
system.mem_ctrls.writePktSize::5 0.0
system.mem_ctrls.writePktSize::6 441621.954997
system.mem_ctrls.rdQLenPdf::0 447937.989815
system.mem_ctrls.rdQLenPdf::1 313030.86866599997
system.mem_ctrls.rdQLenPdf::2 11876.452108999998
system.mem_ctrls.rdQLenPdf::3 1998.565714
system.mem_ctrls.rdQLenPdf::4 9.766921999999997
system.mem_ctrls.rdQLenPdf::5 0.610256
system.mem_ctrls.rdQLenPdf::6 0.0
system.mem_ctrls.rdQLenPdf::7 0.0
system.mem_ctrls.rdQLenPdf::8 0.0
system.mem_ctrls.rdQLenPdf::9 0.0
system.mem_ctrls.rdQLenPdf::10 0.0
system.mem_ctrls.rdQLenPdf::11 0.0
system.mem_ctrls.rdQLenPdf::12 0.0
system.mem_ctrls.rdQLenPdf::13 0.0
system.mem_ctrls.rdQLenPdf::14 0.0
system.mem_ctrls.rdQLenPdf::15 0.0
system.mem_ctrls.rdQLenPdf::16 0.0
system.mem_ctrls.rdQLenPdf::17 0.0
system.mem_ctrls.rdQLenPdf::18 0.0
system.mem_ctrls.rdQLenPdf::19 0.0
system.mem_ctrls.rdQLenPdf::20 0.0
system.mem_ctrls.rdQLenPdf::21 0.0
system.mem_ctrls.rdQLenPdf::22 0.0
system.mem_ctrls.rdQLenPdf::23 0.0
system.mem_ctrls.rdQLenPdf::24 0.0
system.mem_ctrls.rdQLenPdf::25 0.0
system.mem_ctrls.rdQLenPdf::26 0.0
system.mem_ctrls.rdQLenPdf::27 0.0
system.mem_ctrls.rdQLenPdf::28 0.0
system.mem_ctrls.rdQLenPdf::29 0.0
system.mem_ctrls.rdQLenPdf::30 0.0
system.mem_ctrls.rdQLenPdf::31 0.0
system.mem_ctrls.wrQLenPdf::0 0.043568
system.mem_ctrls.wrQLenPdf::1 0.043568
system.mem_ctrls.wrQLenPdf::2 0.043568
system.mem_ctrls.wrQLenPdf::3 0.043568
system.mem_ctrls.wrQLenPdf::4 0.056277
system.mem_ctrls.wrQLenPdf::5 0.056277
system.mem_ctrls.wrQLenPdf::6 0.056277
system.mem_ctrls.wrQLenPdf::7 0.056277
system.mem_ctrls.wrQLenPdf::8 0.056277
system.mem_ctrls.wrQLenPdf::9 0.056277
system.mem_ctrls.wrQLenPdf::10 0.056277
system.mem_ctrls.wrQLenPdf::11 0.056277
system.mem_ctrls.wrQLenPdf::12 0.056277
system.mem_ctrls.wrQLenPdf::13 0.056277
system.mem_ctrls.wrQLenPdf::14 0.056277
system.mem_ctrls.wrQLenPdf::15 3636.9431310000004
system.mem_ctrls.wrQLenPdf::16 3818.393493
system.mem_ctrls.wrQLenPdf::17 20962.859116999996
system.mem_ctrls.wrQLenPdf::18 26939.929776
system.mem_ctrls.wrQLenPdf::19 27155.179126000003
system.mem_ctrls.wrQLenPdf::20 27171.183441
system.mem_ctrls.wrQLenPdf::21 27159.170100999996
system.mem_ctrls.wrQLenPdf::22 27329.145889
system.mem_ctrls.wrQLenPdf::23 27259.593249
system.mem_ctrls.wrQLenPdf::24 27239.906282999997
system.mem_ctrls.wrQLenPdf::25 27247.470516
system.mem_ctrls.wrQLenPdf::26 27273.835733
system.mem_ctrls.wrQLenPdf::27 27552.523558000004
system.mem_ctrls.wrQLenPdf::28 27740.597745000003
system.mem_ctrls.wrQLenPdf::29 29444.409487000004
system.mem_ctrls.wrQLenPdf::30 28715.682233000003
system.mem_ctrls.wrQLenPdf::31 27828.886141
system.mem_ctrls.wrQLenPdf::32 27069.899429
system.mem_ctrls.wrQLenPdf::33 72.526797
system.mem_ctrls.wrQLenPdf::34 2.991484
system.mem_ctrls.wrQLenPdf::35 0.034949
system.mem_ctrls.wrQLenPdf::36 0.0
system.mem_ctrls.wrQLenPdf::37 0.0
system.mem_ctrls.wrQLenPdf::38 0.0
system.mem_ctrls.wrQLenPdf::39 0.0
system.mem_ctrls.wrQLenPdf::40 0.0
system.mem_ctrls.wrQLenPdf::41 0.0
system.mem_ctrls.wrQLenPdf::42 0.0
system.mem_ctrls.wrQLenPdf::43 0.0
system.mem_ctrls.wrQLenPdf::44 0.0
system.mem_ctrls.wrQLenPdf::45 0.0
system.mem_ctrls.wrQLenPdf::46 0.0
system.mem_ctrls.wrQLenPdf::47 0.0
system.mem_ctrls.wrQLenPdf::48 0.0
system.mem_ctrls.wrQLenPdf::49 0.0
system.mem_ctrls.wrQLenPdf::50 0.0
system.mem_ctrls.wrQLenPdf::51 0.0
system.mem_ctrls.wrQLenPdf::52 0.0
system.mem_ctrls.wrQLenPdf::53 0.0
system.mem_ctrls.wrQLenPdf::54 0.0
system.mem_ctrls.wrQLenPdf::55 0.0
system.mem_ctrls.wrQLenPdf::56 0.0
system.mem_ctrls.wrQLenPdf::57 0.0
system.mem_ctrls.wrQLenPdf::58 0.0
system.mem_ctrls.wrQLenPdf::59 0.0
system.mem_ctrls.wrQLenPdf::60 0.0
system.mem_ctrls.wrQLenPdf::61 0.0
system.mem_ctrls.wrQLenPdf::62 0.0
system.mem_ctrls.wrQLenPdf::63 0.0
system.mem_ctrls.bytesReadWrQ 5258.637632000001
system.mem_ctrls.bytesReadSys 49595930.860479996
system.mem_ctrls.bytesWrittenSys 28263805.119808
system.mem_ctrls.avgRdBWSys 530198999.7581246
system.mem_ctrls.avgWrBWSys 300837535.07138634
system.mem_ctrls.totGap 89926035713.51752
system.mem_ctrls.avgGap 122519.43821525997
system.mem_ctrls.requestorReadBytes::switch_cpus.inst 6368.952
system.mem_ctrls.requestorReadBytes::switch_cpus.data 49584332.387264
system.mem_ctrls.requestorReadRate::switch_cpus.inst 75970.99824836123
system.mem_ctrls.requestorReadRate::switch_cpus.data 530074403.0270706
system.mem_ctrls.requestorReadAccesses::switch_cpus.inst 99.514875
system.mem_ctrls.requestorReadAccesses::switch_cpus.data 774837.388967
system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst 6269150.164499999
system.mem_ctrls.requestorReadTotalLat::switch_cpus.data 40480652336.18325
system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst 62773.29683366
system.mem_ctrls.requestorReadAvgLat::switch_cpus.data 50649.19976763999
system.mem_ctrls.dram.bytesRead::cpu.inst 155.84678400000004
system.mem_ctrls.dram.bytesRead::cpu.data 172.90579200000002
system.mem_ctrls.dram.bytesRead::switch_cpus.inst 6368.952
system.mem_ctrls.dram.bytesRead::switch_cpus.data 49589591.011904
system.mem_ctrls.dram.bytesRead::total 49595928.978496
system.mem_ctrls.dram.bytesInstRead::cpu.inst 155.84678400000004
system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst 6368.952
system.mem_ctrls.dram.bytesInstRead::total 6372.21408
system.mem_ctrls.dram.numReads::cpu.inst 2.4351060000000007
system.mem_ctrls.dram.numReads::cpu.data 2.7016530000000003
system.mem_ctrls.dram.numReads::switch_cpus.inst 99.514875
system.mem_ctrls.dram.numReads::switch_cpus.data 774837.359561
system.mem_ctrls.dram.numReads::total 774936.390289
system.mem_ctrls.dram.bwRead::cpu.inst 18309.726149999995
system.mem_ctrls.dram.bwRead::cpu.data 20304.675353
system.mem_ctrls.dram.bwRead::switch_cpus.inst 75970.91786000002
system.mem_ctrls.dram.bwRead::switch_cpus.data 530130849.3229929
system.mem_ctrls.dram.bwRead::total 530198982.8221719
system.mem_ctrls.dram.bwInstRead::cpu.inst 18309.726149999995
system.mem_ctrls.dram.bwInstRead::switch_cpus.inst 75970.91786000002
system.mem_ctrls.dram.bwInstRead::total 76796.04563699999
system.mem_ctrls.dram.bwTotal::cpu.inst 18309.726149999995
system.mem_ctrls.dram.bwTotal::cpu.data 20304.675353
system.mem_ctrls.dram.bwTotal::switch_cpus.inst 75970.91786000002
system.mem_ctrls.dram.bwTotal::switch_cpus.data 530130849.3229929
system.mem_ctrls.dram.bwTotal::total 831036517.832868
system.mem_ctrls.dram.readBursts 774854.2242790001
system.mem_ctrls.dram.writeBursts 441620.050064
system.mem_ctrls.dram.perBankRdBursts::0 49459.599584
system.mem_ctrls.dram.perBankRdBursts::1 46184.862194
system.mem_ctrls.dram.perBankRdBursts::2 47043.462736
system.mem_ctrls.dram.perBankRdBursts::3 46631.587543
system.mem_ctrls.dram.perBankRdBursts::4 46783.147340999996
system.mem_ctrls.dram.perBankRdBursts::5 46530.832655
system.mem_ctrls.dram.perBankRdBursts::6 48888.911675
system.mem_ctrls.dram.perBankRdBursts::7 50619.929714
system.mem_ctrls.dram.perBankRdBursts::8 50892.821105999996
system.mem_ctrls.dram.perBankRdBursts::9 49102.619857
system.mem_ctrls.dram.perBankRdBursts::10 48439.652997000005
system.mem_ctrls.dram.perBankRdBursts::11 49238.134380999996
system.mem_ctrls.dram.perBankRdBursts::12 48808.570768000005
system.mem_ctrls.dram.perBankRdBursts::13 48790.257856
system.mem_ctrls.dram.perBankRdBursts::14 49353.198097
system.mem_ctrls.dram.perBankRdBursts::15 48086.635774999995
system.mem_ctrls.dram.perBankWrBursts::0 28773.291955999997
system.mem_ctrls.dram.perBankWrBursts::1 26091.4333
system.mem_ctrls.dram.perBankWrBursts::2 26578.60909
system.mem_ctrls.dram.perBankWrBursts::3 26004.574255999996
system.mem_ctrls.dram.perBankWrBursts::4 26189.123367
system.mem_ctrls.dram.perBankWrBursts::5 25385.152531
system.mem_ctrls.dram.perBankWrBursts::6 27269.09993
system.mem_ctrls.dram.perBankWrBursts::7 29062.207232
system.mem_ctrls.dram.perBankWrBursts::8 29487.326111
system.mem_ctrls.dram.perBankWrBursts::9 28318.922675
system.mem_ctrls.dram.perBankWrBursts::10 28014.723524999994
system.mem_ctrls.dram.perBankWrBursts::11 28473.427830999997
system.mem_ctrls.dram.perBankWrBursts::12 28055.628473999997
system.mem_ctrls.dram.perBankWrBursts::13 27942.728208
system.mem_ctrls.dram.perBankWrBursts::14 28374.776483
system.mem_ctrls.dram.perBankWrBursts::15 27599.025095000005
system.mem_ctrls.dram.totQLat 25958393212.8305
system.mem_ctrls.dram.totBusLat 3874271121.395001
system.mem_ctrls.dram.totMemAccLat 40486909918.06175
system.mem_ctrls.dram.avgQLat 31906.02199603
system.mem_ctrls.dram.avgBusLat 5000.005
system.mem_ctrls.dram.avgMemAccLat 50656.04074603001
system.mem_ctrls.dram.readRowHits 49855.165317000006
system.mem_ctrls.dram.writeRowHits 10424.174811
system.mem_ctrls.dram.readRowHitRate 10.291197069999999
system.mem_ctrls.dram.writeRowHitRate 4.73517486
system.mem_ctrls.dram.bytesPerActivate::samples 1156201.053297
system.mem_ctrls.dram.bytesPerActivate::mean 88.30735158431399
system.mem_ctrls.dram.bytesPerActivate::gmean 83.33703579129902
system.mem_ctrls.dram.bytesPerActivate::stdev 41.439725453644
system.mem_ctrls.dram.bytesPerActivate::0-127 1125461.408636
system.mem_ctrls.dram.bytesPerActivate::128-255 26610.389358000004
system.mem_ctrls.dram.bytesPerActivate::256-383 1618.6381290000002
system.mem_ctrls.dram.bytesPerActivate::384-511 639.2221979999999
system.mem_ctrls.dram.bytesPerActivate::512-639 407.45552000000004
system.mem_ctrls.dram.bytesPerActivate::640-767 219.00354000000002
system.mem_ctrls.dram.bytesPerActivate::768-895 182.68479800000003
system.mem_ctrls.dram.bytesPerActivate::896-1023 125.866369
system.mem_ctrls.dram.bytesPerActivate::1024-1151 808.5009509999999
system.mem_ctrls.dram.bytesPerActivate::total 1156201.053297
system.mem_ctrls.dram.dramBytesRead 49590670.353856005
system.mem_ctrls.dram.dramBytesWritten 28263683.204096
system.mem_ctrls.dram.avgRdBW 530.142536446913
system.mem_ctrls.dram.avgWrBW 300.83553866927997
system.mem_ctrls.dram.peakBW 12800.0128
system.mem_ctrls.dram.busUtil 6.49398336
system.mem_ctrls.dram.busUtilRead 4.1417296
system.mem_ctrls.dram.busUtilWrite 2.34806192
system.mem_ctrls.dram.pageHitRate 9.075878029999998
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 89928189286.64201
system.mem_ctrls.dram.rank0.actEnergy 4070074397.7683997
system.mem_ctrls.dram.rank0.preEnergy 2163306861.07272
system.mem_ctrls.dram.rank0.readEnergy 2728496260.77588
system.mem_ctrls.dram.rank0.writeEnergy 1124145226.47564
system.mem_ctrls.dram.rank0.refreshEnergy 7098862662.450001
system.mem_ctrls.dram.rank0.actBackEnergy 35981556817.67568
system.mem_ctrls.dram.rank0.preBackEnergy 4232177592.2198396
system.mem_ctrls.dram.rank0.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank0.totalEnergy 57398619818.438156
system.mem_ctrls.dram.rank0.averagePower 633.067229916878
system.mem_ctrls.dram.rank0.totalIdleTime 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 10684571589.696749
system.mem_ctrls.dram.rank0.pwrStateTime::REF 3002870495.0047493
system.mem_ctrls.dram.rank0.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 76240747201.9405
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.dram.rank1.actEnergy 4185155699.2845597
system.mem_ctrls.dram.rank1.preEnergy 2224474600.78932
system.mem_ctrls.dram.rank1.readEnergy 2803962900.57618
system.mem_ctrls.dram.rank1.writeEnergy 1181109322.92474
system.mem_ctrls.dram.rank1.refreshEnergy 7098862662.450001
system.mem_ctrls.dram.rank1.actBackEnergy 36245729564.87853
system.mem_ctrls.dram.rank1.preBackEnergy 4009716331.41744
system.mem_ctrls.dram.rank1.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank1.totalEnergy 57749011082.32077
system.mem_ctrls.dram.rank1.averagePower 636.838696606991
system.mem_ctrls.dram.rank1.totalIdleTime 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 10098937318.63625
system.mem_ctrls.dram.rank1.pwrStateTime::REF 3002870495.0047493
system.mem_ctrls.dram.rank1.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 76826381473.001
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 89928189286.64201
system.membus.transDist::ReadResp 737867.776567
system.membus.transDist::ReadExReq 37068.795903000006
system.membus.transDist::ReadExResp 37068.766497000004
system.membus.transDist::ReadSharedReq 737867.7767699999
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port 2322659.3356629997
system.membus.pktCount::total 2322659.3356629997
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port 77859734.08531198
system.membus.pktSize::total 77859734.08531198
system.membus.snoops 0.0
system.membus.snoopTraffic 0.0
system.membus.snoopFanout::samples 774936.4196949999
system.membus.snoopFanout::mean 0.0
system.membus.snoopFanout::stdev 0.0
system.membus.snoopFanout::underflows 0.0
system.membus.snoopFanout::0 774936.4196949999
system.membus.snoopFanout::1 0.0
system.membus.snoopFanout::overflows 0.0
system.membus.snoopFanout::min_value 0.0
system.membus.snoopFanout::max_value 0.0
system.membus.snoopFanout::total 774936.4196949999
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 89928189286.64201
system.membus.reqLayer0.occupancy 3549440911.3595
system.membus.reqLayer0.utilization 2.0300000000000002e-05
system.membus.respLayer1.occupancy 4309411683.823
system.membus.respLayer1.utilization 0.019806800000000003
system.membus.snoop_filter.totRequests 1547722.9455770003
system.membus.snoop_filter.hitSingleRequests 772786.525882
system.membus.snoop_filter.hitMultiRequests 0.0
system.membus.snoop_filter.totSnoops 0.0
system.membus.snoop_filter.hitSingleSnoops 0.0
system.membus.snoop_filter.hitMultiSnoops 0.0
system.switch_cpus.numCycles 179856378.57328403
system.switch_cpus.cpi 1.7984888795730003
system.switch_cpus.ipc 0.5778210479
system.switch_cpus.numWorkItemsStarted 0.0
system.switch_cpus.numWorkItemsCompleted 0.0
system.switch_cpus.instsAdded 129883271.83164401
system.switch_cpus.instsIssued 119412412.71532501
system.switch_cpus.squashedInstsExamined 27906268.747866
system.switch_cpus.squashedOperandsExamined 25818102.854649995
system.switch_cpus.numIssuedDist::samples 179840401.508915
system.switch_cpus.numIssuedDist::mean 0.6850159450529999
system.switch_cpus.numIssuedDist::stdev 1.048290337325
system.switch_cpus.numIssuedDist::underflows 0.0
system.switch_cpus.numIssuedDist::0 114204736.72610001
system.switch_cpus.numIssuedDist::1 30550204.776977003
system.switch_cpus.numIssuedDist::2 20752274.765706003
system.switch_cpus.numIssuedDist::3 11263651.696241
system.switch_cpus.numIssuedDist::4 2265145.0998380003
system.switch_cpus.numIssuedDist::5 527820.028171
system.switch_cpus.numIssuedDist::6 149211.930671
system.switch_cpus.numIssuedDist::7 47100.687708000005
system.switch_cpus.numIssuedDist::8 80255.797503
system.switch_cpus.numIssuedDist::overflows 0.0
system.switch_cpus.numIssuedDist::min_value 0.0
system.switch_cpus.numIssuedDist::max_value 7.974523000000001
system.switch_cpus.numIssuedDist::total 179840401.508915
system.switch_cpus.statFuBusy::No_OpClass 0.0
system.switch_cpus.statFuBusy::IntAlu 0.0
system.switch_cpus.statFuBusy::IntMult 0.0
system.switch_cpus.statFuBusy::IntDiv 0.0
system.switch_cpus.statFuBusy::FloatAdd 0.0
system.switch_cpus.statFuBusy::FloatCmp 0.0
system.switch_cpus.statFuBusy::FloatCvt 0.0
system.switch_cpus.statFuBusy::FloatMult 0.0
system.switch_cpus.statFuBusy::FloatMultAcc 0.0
system.switch_cpus.statFuBusy::FloatDiv 0.0
system.switch_cpus.statFuBusy::FloatMisc 0.0
system.switch_cpus.statFuBusy::FloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdAdd 0.0
system.switch_cpus.statFuBusy::SimdAddAcc 0.0
system.switch_cpus.statFuBusy::SimdAlu 0.0
system.switch_cpus.statFuBusy::SimdCmp 0.0
system.switch_cpus.statFuBusy::SimdCvt 0.0
system.switch_cpus.statFuBusy::SimdMisc 0.0
system.switch_cpus.statFuBusy::SimdMult 0.0
system.switch_cpus.statFuBusy::SimdMultAcc 0.0
system.switch_cpus.statFuBusy::SimdMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdShift 0.0
system.switch_cpus.statFuBusy::SimdShiftAcc 0.0
system.switch_cpus.statFuBusy::SimdDiv 0.0
system.switch_cpus.statFuBusy::SimdSqrt 0.0
system.switch_cpus.statFuBusy::SimdFloatAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatAlu 0.0
system.switch_cpus.statFuBusy::SimdFloatCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatCvt 0.0
system.switch_cpus.statFuBusy::SimdFloatDiv 0.0
system.switch_cpus.statFuBusy::SimdFloatMisc 0.0
system.switch_cpus.statFuBusy::SimdFloatMult 0.0
system.switch_cpus.statFuBusy::SimdFloatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdReduceAlu 0.0
system.switch_cpus.statFuBusy::SimdReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdAes 0.0
system.switch_cpus.statFuBusy::SimdAesMix 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash2 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma3 0.0
system.switch_cpus.statFuBusy::SimdPredAlu 0.0
system.switch_cpus.statFuBusy::Matrix 0.0
system.switch_cpus.statFuBusy::MatrixMov 0.0
system.switch_cpus.statFuBusy::MatrixOP 0.0
system.switch_cpus.statFuBusy::MemRead 3473.710793
system.switch_cpus.statFuBusy::MemWrite 15.373213
system.switch_cpus.statFuBusy::FloatMemRead 0.0
system.switch_cpus.statFuBusy::FloatMemWrite 0.0
system.switch_cpus.statFuBusy::IprAccess 0.0
system.switch_cpus.statFuBusy::InstPrefetch 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statFuBusy::SimdStridedLoad 0.0
system.switch_cpus.statFuBusy::SimdStridedStore 0.0
system.switch_cpus.statFuBusy::SimdIndexedLoad 0.0
system.switch_cpus.statFuBusy::SimdIndexedStore 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterLoad 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statFuBusy::SimdExt 0.0
system.switch_cpus.statFuBusy::SimdFloatExt 0.0
system.switch_cpus.statFuBusy::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::No_OpClass 0.000812
system.switch_cpus.statIssuedInstType_0::IntAlu 87637612.446888
system.switch_cpus.statIssuedInstType_0::IntMult 1999198.272534
system.switch_cpus.statIssuedInstType_0::IntDiv 0.0
system.switch_cpus.statIssuedInstType_0::FloatAdd 0.0
system.switch_cpus.statIssuedInstType_0::FloatCmp 0.0
system.switch_cpus.statIssuedInstType_0::FloatCvt 0.0
system.switch_cpus.statIssuedInstType_0::FloatMult 0.0
system.switch_cpus.statIssuedInstType_0::FloatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::FloatDiv 0.0
system.switch_cpus.statIssuedInstType_0::FloatMisc 88783.39248700002
system.switch_cpus.statIssuedInstType_0::FloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdAdd 12439.685603
system.switch_cpus.statIssuedInstType_0::SimdAddAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdAlu 59538.693058000004
system.switch_cpus.statIssuedInstType_0::SimdCmp 10525.786546000001
system.switch_cpus.statIssuedInstType_0::SimdCvt 0.0
system.switch_cpus.statIssuedInstType_0::SimdMisc 117477.78401799999
system.switch_cpus.statIssuedInstType_0::SimdMult 0.0
system.switch_cpus.statIssuedInstType_0::SimdMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdShift 45820.938802
system.switch_cpus.statIssuedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMult 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdAes 0.0
system.switch_cpus.statIssuedInstType_0::SimdAesMix 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.statIssuedInstType_0::SimdPredAlu 0.0
system.switch_cpus.statIssuedInstType_0::Matrix 0.0
system.switch_cpus.statIssuedInstType_0::MatrixMov 0.0
system.switch_cpus.statIssuedInstType_0::MatrixOP 0.0
system.switch_cpus.statIssuedInstType_0::MemRead 22662863.48835
system.switch_cpus.statIssuedInstType_0::MemWrite 6778152.226227
system.switch_cpus.statIssuedInstType_0::FloatMemRead 0.0
system.switch_cpus.statIssuedInstType_0::FloatMemWrite 0.0
system.switch_cpus.statIssuedInstType_0::IprAccess 0.0
system.switch_cpus.statIssuedInstType_0::InstPrefetch 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::total 119412412.71532501
system.switch_cpus.issueRate 0.684958289292
system.switch_cpus.fuBusy 3489.084006
system.switch_cpus.fuBusyRate 2.9231442999999997e-05
system.switch_cpus.intInstQueueReads 417228735.843188
system.switch_cpus.intInstQueueWrites 157078918.337844
system.switch_cpus.intInstQueueWakeupAccesses 116588067.66653003
system.switch_cpus.fpInstQueueReads 0.0
system.switch_cpus.fpInstQueueWrites 0.0
system.switch_cpus.fpInstQueueWakeupAccesses 0.0
system.switch_cpus.vecInstQueueReads 1441004.439274
system.switch_cpus.vecInstQueueWrites 710622.624926
system.switch_cpus.vecInstQueueWakeupAccesses 698453.3063020001
system.switch_cpus.intAluAccesses 118695396.857853
system.switch_cpus.fpAluAccesses 0.0
system.switch_cpus.vecAluAccesses 720504.940666
system.switch_cpus.numSquashedInsts 1176286.120362
system.switch_cpus.numSwp 0.0
system.switch_cpus.timesIdled 251.20253300000002
system.switch_cpus.idleCycles 16025.999853000001
system.switch_cpus.MemDepUnit__0.insertedLoads 24164811.428826
system.switch_cpus.MemDepUnit__0.insertedStores 7205011.106534999
system.switch_cpus.MemDepUnit__0.conflictingLoads 538954.748632
system.switch_cpus.MemDepUnit__0.conflictingStores 0.0
system.switch_cpus.MemDepUnit__0.MDPLookups 1915728.865541
system.switch_cpus.MemDepUnit__0.bypassedMDPLookups 22249082.563285
system.switch_cpus.MemDepUnit__0.LFSTReads 0.0
system.switch_cpus.MemDepUnit__0.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__0.PHASTMispredictions 143412.88545
system.switch_cpus.MemDepUnit__0.PHASTCorrectPredictions 337108.406569
system.switch_cpus.MemDepUnit__0.readsPath1 0.0
system.switch_cpus.MemDepUnit__0.readsPath2 0.0
system.switch_cpus.MemDepUnit__0.readsPath3 0.0
system.switch_cpus.MemDepUnit__0.readsPath4 0.0
system.switch_cpus.MemDepUnit__0.readsPath5 0.0
system.switch_cpus.MemDepUnit__0.readsPath6 0.0
system.switch_cpus.MemDepUnit__0.readsPath7 0.0
system.switch_cpus.MemDepUnit__0.readsPath8 0.0
system.switch_cpus.MemDepUnit__0.writesPath1 0.0
system.switch_cpus.MemDepUnit__0.writesPath2 0.0
system.switch_cpus.MemDepUnit__0.writesPath3 0.0
system.switch_cpus.MemDepUnit__0.writesPath4 0.0
system.switch_cpus.MemDepUnit__0.writesPath5 0.0
system.switch_cpus.MemDepUnit__0.writesPath6 0.0
system.switch_cpus.MemDepUnit__0.writesPath7 0.0
system.switch_cpus.MemDepUnit__0.writesPath8 0.0
system.switch_cpus.MemDepUnit__1.insertedLoads 0.0
system.switch_cpus.MemDepUnit__1.insertedStores 0.0
system.switch_cpus.MemDepUnit__1.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__1.conflictingStores 0.0
system.switch_cpus.MemDepUnit__1.MDPLookups 0.0
system.switch_cpus.MemDepUnit__1.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__1.LFSTReads 0.0
system.switch_cpus.MemDepUnit__1.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__1.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__1.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__1.readsPath1 0.0
system.switch_cpus.MemDepUnit__1.readsPath2 0.0
system.switch_cpus.MemDepUnit__1.readsPath3 0.0
system.switch_cpus.MemDepUnit__1.readsPath4 0.0
system.switch_cpus.MemDepUnit__1.readsPath5 0.0
system.switch_cpus.MemDepUnit__1.readsPath6 0.0
system.switch_cpus.MemDepUnit__1.readsPath7 0.0
system.switch_cpus.MemDepUnit__1.readsPath8 0.0
system.switch_cpus.MemDepUnit__1.writesPath1 0.0
system.switch_cpus.MemDepUnit__1.writesPath2 0.0
system.switch_cpus.MemDepUnit__1.writesPath3 0.0
system.switch_cpus.MemDepUnit__1.writesPath4 0.0
system.switch_cpus.MemDepUnit__1.writesPath5 0.0
system.switch_cpus.MemDepUnit__1.writesPath6 0.0
system.switch_cpus.MemDepUnit__1.writesPath7 0.0
system.switch_cpus.MemDepUnit__1.writesPath8 0.0
system.switch_cpus.MemDepUnit__2.insertedLoads 0.0
system.switch_cpus.MemDepUnit__2.insertedStores 0.0
system.switch_cpus.MemDepUnit__2.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__2.conflictingStores 0.0
system.switch_cpus.MemDepUnit__2.MDPLookups 0.0
system.switch_cpus.MemDepUnit__2.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__2.LFSTReads 0.0
system.switch_cpus.MemDepUnit__2.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__2.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__2.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__2.readsPath1 0.0
system.switch_cpus.MemDepUnit__2.readsPath2 0.0
system.switch_cpus.MemDepUnit__2.readsPath3 0.0
system.switch_cpus.MemDepUnit__2.readsPath4 0.0
system.switch_cpus.MemDepUnit__2.readsPath5 0.0
system.switch_cpus.MemDepUnit__2.readsPath6 0.0
system.switch_cpus.MemDepUnit__2.readsPath7 0.0
system.switch_cpus.MemDepUnit__2.readsPath8 0.0
system.switch_cpus.MemDepUnit__2.writesPath1 0.0
system.switch_cpus.MemDepUnit__2.writesPath2 0.0
system.switch_cpus.MemDepUnit__2.writesPath3 0.0
system.switch_cpus.MemDepUnit__2.writesPath4 0.0
system.switch_cpus.MemDepUnit__2.writesPath5 0.0
system.switch_cpus.MemDepUnit__2.writesPath6 0.0
system.switch_cpus.MemDepUnit__2.writesPath7 0.0
system.switch_cpus.MemDepUnit__2.writesPath8 0.0
system.switch_cpus.MemDepUnit__3.insertedLoads 0.0
system.switch_cpus.MemDepUnit__3.insertedStores 0.0
system.switch_cpus.MemDepUnit__3.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__3.conflictingStores 0.0
system.switch_cpus.MemDepUnit__3.MDPLookups 0.0
system.switch_cpus.MemDepUnit__3.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__3.LFSTReads 0.0
system.switch_cpus.MemDepUnit__3.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__3.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__3.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__3.readsPath1 0.0
system.switch_cpus.MemDepUnit__3.readsPath2 0.0
system.switch_cpus.MemDepUnit__3.readsPath3 0.0
system.switch_cpus.MemDepUnit__3.readsPath4 0.0
system.switch_cpus.MemDepUnit__3.readsPath5 0.0
system.switch_cpus.MemDepUnit__3.readsPath6 0.0
system.switch_cpus.MemDepUnit__3.readsPath7 0.0
system.switch_cpus.MemDepUnit__3.readsPath8 0.0
system.switch_cpus.MemDepUnit__3.writesPath1 0.0
system.switch_cpus.MemDepUnit__3.writesPath2 0.0
system.switch_cpus.MemDepUnit__3.writesPath3 0.0
system.switch_cpus.MemDepUnit__3.writesPath4 0.0
system.switch_cpus.MemDepUnit__3.writesPath5 0.0
system.switch_cpus.MemDepUnit__3.writesPath6 0.0
system.switch_cpus.MemDepUnit__3.writesPath7 0.0
system.switch_cpus.MemDepUnit__3.writesPath8 0.0
system.switch_cpus.branchPred.lookups_0::NoBranch 0.0
system.switch_cpus.branchPred.lookups_0::Return 118877.43732900002
system.switch_cpus.branchPred.lookups_0::CallDirect 35239.069444999994
system.switch_cpus.branchPred.lookups_0::CallIndirect 50570.889535
system.switch_cpus.branchPred.lookups_0::DirectCond 19279236.165181994
system.switch_cpus.branchPred.lookups_0::DirectUncond 1136958.3524759999
system.switch_cpus.branchPred.lookups_0::IndirectCond 0.0
system.switch_cpus.branchPred.lookups_0::IndirectUncond 5688.637297
system.switch_cpus.branchPred.lookups_0::total 20626570.551264003
system.switch_cpus.branchPred.squashes_0::NoBranch 0.0
system.switch_cpus.branchPred.squashes_0::Return 35778.346455
system.switch_cpus.branchPred.squashes_0::CallDirect 1731.7140470000002
system.switch_cpus.branchPred.squashes_0::CallIndirect 979.0625640000001
system.switch_cpus.branchPred.squashes_0::DirectCond 7052632.039751
system.switch_cpus.branchPred.squashes_0::DirectUncond 186677.643196
system.switch_cpus.branchPred.squashes_0::IndirectCond 0.0
system.switch_cpus.branchPred.squashes_0::IndirectUncond 390.64187400000003
system.switch_cpus.branchPred.squashes_0::total 7278189.447886999
system.switch_cpus.branchPred.corrected_0::NoBranch 0.0
system.switch_cpus.branchPred.corrected_0::Return 1.227947
system.switch_cpus.branchPred.corrected_0::CallDirect 4.578533
system.switch_cpus.branchPred.corrected_0::CallIndirect 33.206013
system.switch_cpus.branchPred.corrected_0::DirectCond 1315096.7062099997
system.switch_cpus.branchPred.corrected_0::DirectUncond 23.849275000000002
system.switch_cpus.branchPred.corrected_0::IndirectCond 0.0
system.switch_cpus.branchPred.corrected_0::IndirectUncond 20.622469000000002
system.switch_cpus.branchPred.corrected_0::total 1315180.190447
system.switch_cpus.branchPred.earlyResteers_0::NoBranch 0.0
system.switch_cpus.branchPred.earlyResteers_0::Return 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallDirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallIndirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::total 0.0
system.switch_cpus.branchPred.committed_0::NoBranch 0.0
system.switch_cpus.branchPred.committed_0::Return 83098.94208700002
system.switch_cpus.branchPred.committed_0::CallDirect 33507.206611
system.switch_cpus.branchPred.committed_0::CallIndirect 49591.826971
system.switch_cpus.branchPred.committed_0::DirectCond 12226606.567132
system.switch_cpus.branchPred.committed_0::DirectUncond 950280.3834489998
system.switch_cpus.branchPred.committed_0::IndirectCond 0.0
system.switch_cpus.branchPred.committed_0::IndirectUncond 5297.846636
system.switch_cpus.branchPred.committed_0::total 13348382.772886
system.switch_cpus.branchPred.mispredicted_0::NoBranch 0.0
system.switch_cpus.branchPred.mispredicted_0::Return 0.175421
system.switch_cpus.branchPred.mispredicted_0::CallDirect 1.4250090000000002
system.switch_cpus.branchPred.mispredicted_0::CallIndirect 29.994458999999996
system.switch_cpus.branchPred.mispredicted_0::DirectCond 1214303.4907489999
system.switch_cpus.branchPred.mispredicted_0::DirectUncond 7.626856999999999
system.switch_cpus.branchPred.mispredicted_0::IndirectCond 0.0
system.switch_cpus.branchPred.mispredicted_0::IndirectUncond 16.645211
system.switch_cpus.branchPred.mispredicted_0::total 1214359.3577059999
system.switch_cpus.branchPred.targetProvider_0::NoTarget 8957043.539286
system.switch_cpus.branchPred.targetProvider_0::BTB 11494599.128981998
system.switch_cpus.branchPred.targetProvider_0::RAS 118876.96987800002
system.switch_cpus.branchPred.targetProvider_0::Indirect 56050.913118
system.switch_cpus.branchPred.targetProvider_0::total 20626570.551264003
system.switch_cpus.branchPred.targetWrong_0::NoBranch 591330.965025
system.switch_cpus.branchPred.targetWrong_0::Return 723841.509105
system.switch_cpus.branchPred.targetWrong_0::CallDirect 1.052526
system.switch_cpus.branchPred.targetWrong_0::CallIndirect 6.663791
system.switch_cpus.branchPred.targetWrong_0::DirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::DirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::total 1315180.190447
system.switch_cpus.branchPred.condPredicted 19279236.165181994
system.switch_cpus.branchPred.condPredictedTaken 10331213.493249
system.switch_cpus.branchPred.condIncorrect 1315180.190447
system.switch_cpus.branchPred.predTakenBTBMiss 60.425439000000004
system.switch_cpus.branchPred.NotTakenMispredicted 591338.681342
system.switch_cpus.branchPred.TakenMispredicted 723841.509105
system.switch_cpus.branchPred.BTBLookups 20626570.551264003
system.switch_cpus.branchPred.BTBUpdates 591283.624913
system.switch_cpus.branchPred.BTBHits 17977087.999859
system.switch_cpus.branchPred.BTBHitRatio 0.87359845475
system.switch_cpus.branchPred.BTBMispredicted 127.25556599999999
system.switch_cpus.branchPred.indirectLookups 56259.526831999996
system.switch_cpus.branchPred.indirectHits 56050.913118
system.switch_cpus.branchPred.indirectMisses 208.61371399999996
system.switch_cpus.branchPred.indirectMispredicted 0.0
system.switch_cpus.branchPred.btb.lookups::NoBranch 0.0
system.switch_cpus.branchPred.btb.lookups::Return 118877.43732900002
system.switch_cpus.branchPred.btb.lookups::CallDirect 35239.069444999994
system.switch_cpus.branchPred.btb.lookups::CallIndirect 50570.889535
system.switch_cpus.branchPred.btb.lookups::DirectCond 19279236.165181994
system.switch_cpus.branchPred.btb.lookups::DirectUncond 1136958.3524759999
system.switch_cpus.branchPred.btb.lookups::IndirectCond 0.0
system.switch_cpus.branchPred.btb.lookups::IndirectUncond 5688.637297
system.switch_cpus.branchPred.btb.lookups::total 20626570.551264003
system.switch_cpus.branchPred.btb.misses::NoBranch 0.0
system.switch_cpus.branchPred.btb.misses::Return 118877.43732900002
system.switch_cpus.branchPred.btb.misses::CallDirect 7.724052000000001
system.switch_cpus.branchPred.btb.misses::CallIndirect 50570.889535
system.switch_cpus.branchPred.btb.misses::DirectCond 2474288.4045849997
system.switch_cpus.branchPred.btb.misses::DirectUncond 49.458607
system.switch_cpus.branchPred.btb.misses::IndirectCond 0.0
system.switch_cpus.branchPred.btb.misses::IndirectUncond 5688.637297
system.switch_cpus.branchPred.btb.misses::total 2649482.551405
system.switch_cpus.branchPred.btb.updates::NoBranch 0.0
system.switch_cpus.branchPred.btb.updates::Return 0.0
system.switch_cpus.branchPred.btb.updates::CallDirect 4.578533
system.switch_cpus.branchPred.btb.updates::CallIndirect 0.0
system.switch_cpus.branchPred.btb.updates::DirectCond 591255.197105
system.switch_cpus.branchPred.btb.updates::DirectUncond 23.849275000000002
system.switch_cpus.branchPred.btb.updates::IndirectCond 0.0
system.switch_cpus.branchPred.btb.updates::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.updates::total 591283.624913
system.switch_cpus.branchPred.btb.mispredict::NoBranch 0.0
system.switch_cpus.branchPred.btb.mispredict::Return 0.0
system.switch_cpus.branchPred.btb.mispredict::CallDirect 4.578533
system.switch_cpus.branchPred.btb.mispredict::CallIndirect 0.0
system.switch_cpus.branchPred.btb.mispredict::DirectCond 591255.197105
system.switch_cpus.branchPred.btb.mispredict::DirectUncond 23.849275000000002
system.switch_cpus.branchPred.btb.mispredict::IndirectCond 0.0
system.switch_cpus.branchPred.btb.mispredict::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.mispredict::total 591283.624913
system.switch_cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 89928189286.64201
system.switch_cpus.branchPred.indirectBranchPred.lookups 56259.526831999996
system.switch_cpus.branchPred.indirectBranchPred.hits 56050.913118
system.switch_cpus.branchPred.indirectBranchPred.misses 208.61371399999996
system.switch_cpus.branchPred.indirectBranchPred.targetRecords 53.828482
system.switch_cpus.branchPred.indirectBranchPred.indirectRecords 56313.355314
system.switch_cpus.branchPred.indirectBranchPred.speculativeOverflows 0.000203
system.switch_cpus.branchPred.ras.pushes 121588.305435
system.switch_cpus.branchPred.ras.pops 121588.21394
system.switch_cpus.branchPred.ras.squashes 38489.12306600001
system.switch_cpus.branchPred.ras.used 83098.94208700002
system.switch_cpus.branchPred.ras.correct 83098.76666600001
system.switch_cpus.branchPred.ras.incorrect 0.175421
system.switch_cpus.commit.commitSquashedInsts 27906646.130571
system.switch_cpus.commit.branchMispredicts 1315151.762639
system.switch_cpus.commit.numCommittedDist::samples 169951414.286233
system.switch_cpus.commit.numCommittedDist::mean 0.621597404346
system.switch_cpus.commit.numCommittedDist::stdev 1.036617302772
system.switch_cpus.commit.numCommittedDist::underflows 0.0
system.switch_cpus.commit.numCommittedDist::0 119157351.02372998
system.switch_cpus.commit.numCommittedDist::1 19506782.07506
system.switch_cpus.commit.numCommittedDist::2 11386329.116449999
system.switch_cpus.commit.numCommittedDist::3 19900952.070992995
system.switch_cpus.commit.numCommittedDist::overflows 0.0
system.switch_cpus.commit.numCommittedDist::min_value 0.0
system.switch_cpus.commit.numCommittedDist::max_value 3.000003
system.switch_cpus.commit.numCommittedDist::total 169951414.286233
system.switch_cpus.commit.amos 0.0
system.switch_cpus.commit.membars 0.0
system.switch_cpus.commit.functionCalls 83099.033582
system.switch_cpus.commit.committedInstType_0::No_OpClass 0.000812
system.switch_cpus.commit.committedInstType_0::IntAlu 75218731.827772
system.switch_cpus.commit.committedInstType_0::IntMult 1903267.9169519998
system.switch_cpus.commit.committedInstType_0::IntDiv 0.0
system.switch_cpus.commit.committedInstType_0::FloatAdd 0.0
system.switch_cpus.commit.committedInstType_0::FloatCmp 0.0
system.switch_cpus.commit.committedInstType_0::FloatCvt 0.0
system.switch_cpus.commit.committedInstType_0::FloatMult 0.0
system.switch_cpus.commit.committedInstType_0::FloatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::FloatDiv 0.0
system.switch_cpus.commit.committedInstType_0::FloatMisc 88775.41181599998
system.switch_cpus.commit.committedInstType_0::FloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdAdd 11712.759214999998
system.switch_cpus.commit.committedInstType_0::SimdAddAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdAlu 59513.083255000005
system.switch_cpus.commit.committedInstType_0::SimdCmp 10504.142057000001
system.switch_cpus.commit.committedInstType_0::SimdCvt 0.0
system.switch_cpus.commit.committedInstType_0::SimdMisc 114514.648755
system.switch_cpus.commit.committedInstType_0::SimdMult 0.0
system.switch_cpus.commit.committedInstType_0::SimdMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdShift 45807.47337600001
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMult 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdAes 0.0
system.switch_cpus.commit.committedInstType_0::SimdAesMix 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.commit.committedInstType_0::SimdPredAlu 0.0
system.switch_cpus.commit.committedInstType_0::Matrix 0.0
system.switch_cpus.commit.committedInstType_0::MatrixMov 0.0
system.switch_cpus.commit.committedInstType_0::MatrixOP 0.0
system.switch_cpus.commit.committedInstType_0::MemRead 18728085.693045
system.switch_cpus.commit.committedInstType_0::MemWrite 5801383.563883999
system.switch_cpus.commit.committedInstType_0::FloatMemRead 0.0
system.switch_cpus.commit.committedInstType_0::FloatMemWrite 0.0
system.switch_cpus.commit.committedInstType_0::IprAccess 0.0
system.switch_cpus.commit.committedInstType_0::InstPrefetch 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdConfig 0.0
system.switch_cpus.commit.committedInstType_0::total 101982296.520939
system.switch_cpus.commit.commitEligibleSamples 19900952.070992995
system.switch_cpus.commit.memOrderViolationEvents 0.382042
system.switch_cpus.commit.PNDLoadViolations 1234.129214
system.switch_cpus.commitStats0.numInsts 100005388.42247
system.switch_cpus.commitStats0.numOps 101982296.520939
system.switch_cpus.commitStats0.numInstsNotNOP 100000100.316873
system.switch_cpus.commitStats0.numOpsNotNOP 101977008.415342
system.switch_cpus.commitStats0.cpi 1.7984888795730003
system.switch_cpus.commitStats0.ipc 0.5778210479
system.switch_cpus.commitStats0.numMemRefs 24529469.256929
system.switch_cpus.commitStats0.numFpInsts 0.0
system.switch_cpus.commitStats0.numIntInsts 90470417.459585
system.switch_cpus.commitStats0.numLoadInsts 18728085.693045
system.switch_cpus.commitStats0.numRMWLoadInsts 0.0
system.switch_cpus.commitStats0.numRMWALoadInsts 0.0
system.switch_cpus.commitStats0.numStoreInsts 5801383.5634779995
system.switch_cpus.commitStats0.numRMWStoreInsts 0.0
system.switch_cpus.commitStats0.numRMWAStoreInsts 0.0
system.switch_cpus.commitStats0.numVecInsts 695460.6101550001
system.switch_cpus.commitStats0.committedInstType::No_OpClass 0.000812
system.switch_cpus.commitStats0.committedInstType::IntAlu 75218731.827772
system.switch_cpus.commitStats0.committedInstType::IntMult 1903267.9169519998
system.switch_cpus.commitStats0.committedInstType::IntDiv 0.0
system.switch_cpus.commitStats0.committedInstType::FloatAdd 0.0
system.switch_cpus.commitStats0.committedInstType::FloatCmp 0.0
system.switch_cpus.commitStats0.committedInstType::FloatCvt 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMult 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::FloatDiv 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMisc 88775.41181599998
system.switch_cpus.commitStats0.committedInstType::FloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAdd 11712.759214999998
system.switch_cpus.commitStats0.committedInstType::SimdAddAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAlu 59513.083255000005
system.switch_cpus.commitStats0.committedInstType::SimdCmp 10504.142057000001
system.switch_cpus.commitStats0.committedInstType::SimdCvt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMisc 114514.648755
system.switch_cpus.commitStats0.committedInstType::SimdMult 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShift 45807.47337600001
system.switch_cpus.commitStats0.committedInstType::SimdShiftAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCvt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMisc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMult 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAes 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAesMix 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma3 0.0
system.switch_cpus.commitStats0.committedInstType::SimdPredAlu 0.0
system.switch_cpus.commitStats0.committedInstType::Matrix 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixMov 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixOP 0.0
system.switch_cpus.commitStats0.committedInstType::MemRead 18728085.693045
system.switch_cpus.commitStats0.committedInstType::MemWrite 5801383.563883999
system.switch_cpus.commitStats0.committedInstType::FloatMemRead 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMemWrite 0.0
system.switch_cpus.commitStats0.committedInstType::IprAccess 0.0
system.switch_cpus.commitStats0.committedInstType::InstPrefetch 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdConfig 0.0
system.switch_cpus.commitStats0.committedInstType::total 101982296.520939
system.switch_cpus.commitStats0.committedControl::IsControl 13348382.725769999
system.switch_cpus.commitStats0.committedControl::IsDirectControl 13210394.110076
system.switch_cpus.commitStats0.committedControl::IsIndirectControl 137988.615694
system.switch_cpus.commitStats0.committedControl::IsCondControl 12226606.388939999
system.switch_cpus.commitStats0.committedControl::IsUncondControl 1121776.33683
system.switch_cpus.commitStats0.committedControl::IsCall 83099.033582
system.switch_cpus.commitStats0.committedControl::IsReturn 83098.94208700002
system.switch_cpus.decode.idleCycles 36103617.03902001
system.switch_cpus.decode.blockedCycles 79473141.833249
system.switch_cpus.decode.runCycles 61201416.853965
system.switch_cpus.decode.unblockCycles 1745782.142223
system.switch_cpus.decode.squashCycles 1316443.640458
system.switch_cpus.decode.branchResolved 10437615.370003
system.switch_cpus.decode.branchMispred 30.71903
system.switch_cpus.decode.decodedInsts 135236969.04237002
system.switch_cpus.decode.squashedInsts 28.482568000000004
system.switch_cpus.executeStats0.numInsts 118236126.48528302
system.switch_cpus.executeStats0.numNop 5302.422961
system.switch_cpus.executeStats0.numBranches 15658091.835400002
system.switch_cpus.executeStats0.numLoadInsts 22280414.24787
system.switch_cpus.executeStats0.numStoreInsts 6702934.134992001
system.switch_cpus.executeStats0.instRate 0.6782562822830001
system.switch_cpus.executeStats0.numCCRegReads 50682326.102559
system.switch_cpus.executeStats0.numCCRegWrites 50635142.11092
system.switch_cpus.executeStats0.numFpRegWrites 0.0
system.switch_cpus.executeStats0.numIntRegReads 156431701.90467504
system.switch_cpus.executeStats0.numIntRegWrites 79844172.609422
system.switch_cpus.executeStats0.numMemRefs 28983348.382861998
system.switch_cpus.executeStats0.numMiscRegReads 9953038.369571
system.switch_cpus.executeStats0.numMiscRegWrites 1.0006100000000002
system.switch_cpus.executeStats0.numVecAluAccesses 0.0
system.switch_cpus.executeStats0.numDiscardedOps 0.0
system.switch_cpus.fetch.predictedBranches 11669527.011978002
system.switch_cpus.fetch.cycles 132521040.0161
system.switch_cpus.fetch.squashCycles 2632944.136532
system.switch_cpus.fetch.cacheLines 45118786.004151
system.switch_cpus.fetch.icacheSquashes 396637.974359
system.switch_cpus.fetch.nisnDist::samples 179840401.508915
system.switch_cpus.fetch.nisnDist::mean 0.830190295392
system.switch_cpus.fetch.nisnDist::stdev 1.164433840021
system.switch_cpus.fetch.nisnDist::underflows 0.0
system.switch_cpus.fetch.nisnDist::0 107982603.73581
system.switch_cpus.fetch.nisnDist::1 31428342.440700997
system.switch_cpus.fetch.nisnDist::2 6612841.01482
system.switch_cpus.fetch.nisnDist::3 33816614.317584
system.switch_cpus.fetch.nisnDist::overflows 0.0
system.switch_cpus.fetch.nisnDist::min_value 0.0
system.switch_cpus.fetch.nisnDist::max_value 3.000003
system.switch_cpus.fetch.nisnDist::total 179840401.508915
system.switch_cpus.fetchStats0.numInsts 143625857.390024
system.switch_cpus.fetchStats0.numOps 0.0
system.switch_cpus.fetchStats0.fetchRate 0.815903604558
system.switch_cpus.fetchStats0.numBranches 20626570.551264003
system.switch_cpus.fetchStats0.branchRate 0.115045249165
system.switch_cpus.fetchStats0.icacheStallCycles 46002889.42454899
system.switch_cpus.fetchStats0.numFetchSuspends 0.0
system.switch_cpus.iew.idleCycles 0.0
system.switch_cpus.iew.squashCycles 1316443.640458
system.switch_cpus.iew.blockCycles 20926640.439473998
system.switch_cpus.iew.unblockCycles 294089.96697
system.switch_cpus.iew.dispatchedInsts 129888574.255823
system.switch_cpus.iew.dispSquashedInsts 271842.499318
system.switch_cpus.iew.dispLoadInsts 24164811.428826
system.switch_cpus.iew.dispStoreInsts 7205011.106534999
system.switch_cpus.iew.dispNonSpecInsts 0.001218
system.switch_cpus.iew.iqFullEvents 39119.087393999995
system.switch_cpus.iew.lsqFullEvents 210788.28134500002
system.switch_cpus.iew.predictedTakenIncorrect 775997.984091
system.switch_cpus.iew.predictedNotTakenIncorrect 663588.3899820002
system.switch_cpus.iew.branchMispredicts 1439586.374073
system.switch_cpus.iew.instsToCommit 117466839.29657601
system.switch_cpus.iew.writebackCount 117286520.972832
system.switch_cpus.iew.producerInst 60669718.54302201
system.switch_cpus.iew.consumerInst 95804925.70802201
system.switch_cpus.iew.wbRate 0.6731437705640001
system.switch_cpus.iew.wbFanout 0.636781257481
system.switch_cpus.lsq0.forwLoads 127064.20501700001
system.switch_cpus.lsq0.squashedLoads 5436725.686909001
system.switch_cpus.lsq0.ignoredResponses 416.87413200000003
system.switch_cpus.lsq0.memOrderViolation 2134.7466940000004
system.switch_cpus.lsq0.squashedStores 1403627.3821660003
system.switch_cpus.lsq0.rescheduledLoads 20277.476666000002
system.switch_cpus.lsq0.blockedByCache 11014.734274
system.switch_cpus.lsq0.loadToUse::samples 18728086.232557002
system.switch_cpus.lsq0.loadToUse::mean 14.596861641783
system.switch_cpus.lsq0.loadToUse::stdev 47.026004400655
system.switch_cpus.lsq0.loadToUse::0-9 16791844.772938002
system.switch_cpus.lsq0.loadToUse::90-99 3477.7743
system.switch_cpus.lsq0.loadToUse::100-109 4086.94124
system.switch_cpus.lsq0.loadToUse::110-119 5627.127901000001
system.switch_cpus.lsq0.loadToUse::120-129 6678.984432
system.switch_cpus.lsq0.loadToUse::130-139 11548.878245000002
system.switch_cpus.lsq0.loadToUse::140-149 59434.066721999996
system.switch_cpus.lsq0.loadToUse::150-159 14245.855581
system.switch_cpus.lsq0.loadToUse::160-169 31475.827902999998
system.switch_cpus.lsq0.loadToUse::170-179 210264.40819800002
system.switch_cpus.lsq0.loadToUse::180-189 31110.527345
system.switch_cpus.lsq0.loadToUse::210-219 31638.473786
system.switch_cpus.lsq0.loadToUse::220-229 787.7267309999999
system.switch_cpus.lsq0.loadToUse::230-239 858.6841549999999
system.switch_cpus.lsq0.loadToUse::240-249 752.051371
system.switch_cpus.lsq0.loadToUse::250-259 1194.34377
system.switch_cpus.lsq0.loadToUse::260-269 2810.979176
system.switch_cpus.lsq0.loadToUse::overflows 66082.055225
system.switch_cpus.lsq0.loadToUse::min_value 1.025486
system.switch_cpus.lsq0.loadToUse::max_value 2126.458688
system.switch_cpus.lsq0.loadToUse::total 18728086.232557002
system.switch_cpus.mmu.alignFaults 0.0
system.switch_cpus.mmu.prefetchFaults 0.0
system.switch_cpus.mmu.domainFaults 0.0
system.switch_cpus.mmu.permsFaults 0.0
system.switch_cpus.mmu.dtb.readHits 0.0
system.switch_cpus.mmu.dtb.readMisses 0.0
system.switch_cpus.mmu.dtb.writeHits 0.0
system.switch_cpus.mmu.dtb.writeMisses 0.0
system.switch_cpus.mmu.dtb.inserts 0.0
system.switch_cpus.mmu.dtb.flushTlb 0.000203
system.switch_cpus.mmu.dtb.flushedEntries 0.0
system.switch_cpus.mmu.dtb.readAccesses 0.0
system.switch_cpus.mmu.dtb.writeAccesses 0.0
system.switch_cpus.mmu.dtb.hits 0.0
system.switch_cpus.mmu.dtb.misses 0.0
system.switch_cpus.mmu.dtb.accesses 0.0
system.switch_cpus.mmu.dtb_walker.walks 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 89928189286.64201
system.switch_cpus.mmu.itb.instHits 0.0
system.switch_cpus.mmu.itb.instMisses 0.0
system.switch_cpus.mmu.itb.inserts 0.0
system.switch_cpus.mmu.itb.flushTlb 0.000203
system.switch_cpus.mmu.itb.flushedEntries 0.0
system.switch_cpus.mmu.itb.instAccesses 0.0
system.switch_cpus.mmu.itb.hits 0.0
system.switch_cpus.mmu.itb.misses 0.0
system.switch_cpus.mmu.itb.accesses 0.0
system.switch_cpus.mmu.itb_walker.walks 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 89928189286.64201
system.switch_cpus.mmu.l2_shared.instHits 0.0
system.switch_cpus.mmu.l2_shared.instMisses 0.0
system.switch_cpus.mmu.l2_shared.inserts 0.0
system.switch_cpus.mmu.l2_shared.flushTlb 0.000203
system.switch_cpus.mmu.l2_shared.flushedEntries 0.0
system.switch_cpus.mmu.l2_shared.instAccesses 0.0
system.switch_cpus.mmu.l2_shared.hits 0.0
system.switch_cpus.mmu.l2_shared.misses 0.0
system.switch_cpus.mmu.l2_shared.accesses 0.0
system.switch_cpus.mmu.stage2_dtb.readHits 0.0
system.switch_cpus.mmu.stage2_dtb.readMisses 0.0
system.switch_cpus.mmu.stage2_dtb.writeHits 0.0
system.switch_cpus.mmu.stage2_dtb.writeMisses 0.0
system.switch_cpus.mmu.stage2_dtb.inserts 0.0
system.switch_cpus.mmu.stage2_dtb.flushTlb 0.000203
system.switch_cpus.mmu.stage2_dtb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_dtb.readAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.writeAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.hits 0.0
system.switch_cpus.mmu.stage2_dtb.misses 0.0
system.switch_cpus.mmu.stage2_dtb.accesses 0.0
system.switch_cpus.mmu.stage2_dtb_walker.walks 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 89928189286.64201
system.switch_cpus.mmu.stage2_itb.instHits 0.0
system.switch_cpus.mmu.stage2_itb.instMisses 0.0
system.switch_cpus.mmu.stage2_itb.inserts 0.0
system.switch_cpus.mmu.stage2_itb.flushTlb 0.000203
system.switch_cpus.mmu.stage2_itb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_itb.instAccesses 0.0
system.switch_cpus.mmu.stage2_itb.hits 0.0
system.switch_cpus.mmu.stage2_itb.misses 0.0
system.switch_cpus.mmu.stage2_itb.accesses 0.0
system.switch_cpus.mmu.stage2_itb_walker.walks 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 89928189286.64201
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 89928189286.64201
system.switch_cpus.rename.squashCycles 1316443.640458
system.switch_cpus.rename.idleCycles 37218500.033935994
system.switch_cpus.rename.blockCycles 76588810.378986
system.switch_cpus.rename.serializeStallCycles 50.19814
system.switch_cpus.rename.runCycles 61347302.964703
system.switch_cpus.rename.unblockCycles 3369294.292692
system.switch_cpus.rename.renamedInsts 133720834.55416602
system.switch_cpus.rename.ROBFullEvents 952238.557901
system.switch_cpus.rename.fullRegistersEvents 413328.33150200004
system.switch_cpus.rename.renamedOperands 168924998.955671
system.switch_cpus.rename.lookups 253397403.65724096
system.switch_cpus.rename.intLookups 177599125.820022
system.switch_cpus.rename.committedMaps 126343330.87189099
system.switch_cpus.rename.undoneMaps 42581675.879714
system.switch_cpus.rename.serializing 2.4188889999999996
system.switch_cpus.rename.tempSerializing 0.000406
system.switch_cpus.rename.skidInsts 2923850.459251
system.switch_cpus.rob.reads 279939404.861472
system.switch_cpus.rob.writes 269677506.43733704
system.switch_cpus.rob.squashedLoads 5593522.813732999
system.switch_cpus.rob.squashedRMWLoads 0.0
system.switch_cpus.rob.squashedRMWALoads 0.0
system.switch_cpus.rob.squashedStores 1450567.497969
system.switch_cpus.rob.squashedRMWStores 0.0
system.switch_cpus.rob.squashedRMWAStores 0.0
system.switch_cpus.thread_0.numInsts 100000100.316873
system.switch_cpus.thread_0.numOps 101977008.415342
system.switch_cpus.thread_0.numMemRefs 0.0
system.tol2bus.transDist::ReadResp 1355676.8506849997
system.tol2bus.transDist::CleanEvict 925349.1726549999
system.tol2bus.transDist::ReadExReq 57512.204186999996
system.tol2bus.transDist::ReadExResp 57512.174781
system.tol2bus.transDist::ReadCleanReq 273.156391
system.tol2bus.transDist::ReadSharedReq 1355404.1677589999
system.tol2bus.pktCount::total 4239549.295359
system.tol2bus.pktSize::total 142870527.88108802
system.tol2bus.snoops 772962.5942220001
system.tol2bus.snoopTraffic 28263798.599936
system.tol2bus.snoopFanout::samples 2186151.4471730003
system.tol2bus.snoopFanout::mean 0.00016872721900000002
system.tol2bus.snoopFanout::stdev 0.010608403545
system.tol2bus.snoopFanout::underflows 0.0
system.tol2bus.snoopFanout::0 2185975.1327030007
system.tol2bus.snoopFanout::1 176.31447
system.tol2bus.snoopFanout::2 0.0
system.tol2bus.snoopFanout::overflows 0.0
system.tol2bus.snoopFanout::min_value 0.0
system.tol2bus.snoopFanout::max_value 1.0000010000000001
system.tol2bus.snoopFanout::total 2186151.4471730003
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 89928189286.64201
system.tol2bus.reqLayer0.occupancy 2232343330.735
system.tol2bus.reqLayer0.utilization 0.0
system.tol2bus.respLayer0.occupancy 410920.729244
system.tol2bus.respLayer0.utilization 0.0
system.tol2bus.respLayer1.occupancy 2119374524.480823
system.tol2bus.respLayer1.utilization 0.0
system.tol2bus.snoop_filter.totRequests 2826360.4101620005
system.tol2bus.snoop_filter.hitSingleRequests 1413171.5572110002
system.tol2bus.snoop_filter.hitMultiRequests 0.0
system.tol2bus.snoop_filter.totSnoops 176.31447
system.tol2bus.snoop_filter.hitSingleSnoops 176.31447
system.tol2bus.snoop_filter.hitMultiSnoops 0.0
system.voltage_domain.voltage 1.0000010000000001
system.workload.inst.arm 0.0
system.workload.inst.quiesce 0.0
system.l2.writebacks::writebacks 441621.853124
system.l2.writebacks::total 441621.853124
system.l2.WritebackClean.hits::writebacks 255.14903099999995
system.l2.WritebackClean.hits::total 255.14903099999995
system.l2.WritebackClean.accesses::writebacks 255.14903099999995
system.l2.WritebackClean.accesses::total 255.14903099999995
system.l2.WritebackDirty.hits::writebacks 818907.976623
system.l2.WritebackDirty.hits::total 818907.976623
system.l2.WritebackDirty.accesses::writebacks 818907.976623
system.l2.WritebackDirty.accesses::total 818907.976623
system.mem_ctrls.avgPriority_writebacks::samples 441621.954997
system.mem_ctrls.rdPerTurnAround::samples 27059.925002000004
system.mem_ctrls.rdPerTurnAround::mean 30.601121587491
system.mem_ctrls.rdPerTurnAround::gmean 28.309415521152
system.mem_ctrls.rdPerTurnAround::stdev 40.456624976993005
system.mem_ctrls.rdPerTurnAround::0-2047 141.896594
system.mem_ctrls.rdPerTurnAround::45056-47103 0.000203
system.mem_ctrls.rdPerTurnAround::total 27059.925002000004
system.mem_ctrls.wrPerTurnAround::samples 27059.844085000004
system.mem_ctrls.wrPerTurnAround::mean 15.954082645918998
system.mem_ctrls.wrPerTurnAround::gmean 15.935350917029
system.mem_ctrls.wrPerTurnAround::stdev 0.797769272452
system.mem_ctrls.wrPerTurnAround::16 23142.008191999998
system.mem_ctrls.wrPerTurnAround::17 180.790868
system.mem_ctrls.wrPerTurnAround::18 2828.681379
system.mem_ctrls.wrPerTurnAround::19 822.0835339999999
system.mem_ctrls.wrPerTurnAround::20 74.23554800000001
system.mem_ctrls.wrPerTurnAround::total 27059.844085000004
system.mem_ctrls.requestorWriteBytes::writebacks 28263683.204096
system.mem_ctrls.requestorWriteRate::writebacks 300835538.7713727
system.mem_ctrls.requestorWriteAccesses::writebacks 441621.954997
system.mem_ctrls.requestorWriteTotalLat::writebacks 2168038719932.4438
system.mem_ctrls.requestorWriteAvgLat::writebacks 8488712.936210958
system.mem_ctrls.dram.bytesWritten::writebacks 28263805.119808
system.mem_ctrls.dram.bytesWritten::total 28263805.119808
system.mem_ctrls.dram.numWrites::writebacks 441621.954997
system.mem_ctrls.dram.numWrites::total 441621.954997
system.mem_ctrls.dram.bwWrite::writebacks 300837535.017996
system.mem_ctrls.dram.bwWrite::total 300837535.017996
system.mem_ctrls.dram.bwTotal::writebacks 300837535.017996
system.membus.transDist::WritebackDirty 441621.954997
system.membus.transDist::CleanEvict 331164.570885
system.switch_cpus.nonSpecInstsAdded 0.001218
system.switch_cpus.commit.commitNonSpecStalls 0.001218
system.switch_cpus.executeStats0.numVecPredRegReads 31517.040780000003
system.switch_cpus.executeStats0.numVecPredRegWrites 10514.502471
system.switch_cpus.executeStats0.numVecRegReads 599250.32058
system.switch_cpus.executeStats0.numVecRegWrites 279078.03462700004
system.switch_cpus.lsq0.loadToUse::10-19 76768.301503
system.switch_cpus.lsq0.loadToUse::20-29 781259.315496
system.switch_cpus.lsq0.loadToUse::30-39 75414.347822
system.switch_cpus.lsq0.loadToUse::40-49 3450.5948400000007
system.switch_cpus.lsq0.loadToUse::50-59 7283.722691
system.switch_cpus.lsq0.loadToUse::60-69 4411.810968
system.switch_cpus.lsq0.loadToUse::70-79 1971.917314
system.switch_cpus.lsq0.loadToUse::80-89 1854.4290270000001
system.switch_cpus.lsq0.loadToUse::190-199 65484.99015000001
system.switch_cpus.lsq0.loadToUse::200-209 426811.497902
system.switch_cpus.lsq0.loadToUse::270-279 1882.6846769999997
system.switch_cpus.lsq0.loadToUse::280-289 2126.050052
system.switch_cpus.lsq0.loadToUse::290-299 5447.193784
system.switch_cpus.rename.LQFullEvents 527177.699692
system.switch_cpus.rename.SQFullEvents 632538.261756
system.switch_cpus.rename.vecLookups 602935.087731
system.switch_cpus.rename.vecPredLookups 21040.351906999997
system.tol2bus.transDist::WritebackDirty 1260529.829747
system.tol2bus.transDist::WritebackClean 255.14903099999995
system.l2.demandHits::switch_cpus.inst 173.59054600000002
system.l2.demandHits::switch_cpus.data 638078.809992
system.l2.demandHits::total 638252.4005379999
system.l2.overallHits::switch_cpus.inst 173.59054600000002
system.l2.overallHits::switch_cpus.data 638078.809992
system.l2.overallHits::total 638252.4005379999
system.l2.ReadCleanReq.hits::switch_cpus.inst 173.59054600000002
system.l2.ReadCleanReq.hits::total 173.59054600000002
system.l2.ReadExReq.hits::switch_cpus.data 20443.408284
system.l2.ReadExReq.hits::total 20443.408284
system.l2.ReadSharedReq.hits::switch_cpus.data 617635.401708
system.l2.ReadSharedReq.hits::total 617635.401708
system.l2.tags.occupancies::writebacks 5.707648393135
system.l2.tags.avgOccs::writebacks 0.00017421667199999998
system.mem_ctrls.rdPerTurnAround::0-511 1602.5912099999998
system.mem_ctrls.rdPerTurnAround::512-1023 2.7870969999999997
system.mem_ctrls.rdPerTurnAround::15360-15871 0.148787
system.mem_ctrls.wrPerTurnAround::21 11.764296000000002
system.switch_cpus.squashedInstsIssued 1024.368571
system.switch_cpus.rename.IQFullEvents 229390.29148700004
system.l2.tags.ageTaskId_1024::4 2535.17114
system.mem_ctrls.rdPerTurnAround::14-15 1.4839799999999999
system.mem_ctrls.rdPerTurnAround::16-17 38.665278
system.mem_ctrls.rdPerTurnAround::18-19 336.64419000000004
system.mem_ctrls.rdPerTurnAround::20-21 1128.0742460000001
system.mem_ctrls.rdPerTurnAround::22-23 2468.881722
system.mem_ctrls.rdPerTurnAround::24-25 3764.060162
system.mem_ctrls.rdPerTurnAround::26-27 4462.762826
system.mem_ctrls.rdPerTurnAround::28-29 4303.2387690000005
system.mem_ctrls.rdPerTurnAround::30-31 3594.518929
system.mem_ctrls.rdPerTurnAround::32-33 2659.696771000001
system.mem_ctrls.rdPerTurnAround::34-35 1764.0502090000002
system.mem_ctrls.rdPerTurnAround::36-37 1048.3118960000002
system.mem_ctrls.rdPerTurnAround::38-39 591.4766390000001
system.mem_ctrls.rdPerTurnAround::40-41 321.457495
system.mem_ctrls.rdPerTurnAround::42-43 154.48532699999998
system.mem_ctrls.rdPerTurnAround::44-45 71.232303
system.mem_ctrls.rdPerTurnAround::46-47 31.557821999999998
system.mem_ctrls.rdPerTurnAround::48-49 14.011438
system.mem_ctrls.rdPerTurnAround::50-51 6.487371
system.mem_ctrls.rdPerTurnAround::52-53 1.8410790000000001
system.mem_ctrls.wrPerTurnAround::22 0.28026799999999996
system.mem_ctrls.dram.bytesPerActivate::64-127 3.873652
system.mem_ctrls.dram.bytesPerActivate::128-191 0.20387999999999998
system.mem_ctrls.dram.bytesPerActivate::192-255 3.848167
system.mem_ctrls.dram.bytesPerActivate::256-319 0.20387999999999998
system.mem_ctrls.dram.bytesPerActivate::320-383 3.797333
system.mem_ctrls.dram.bytesPerActivate::384-447 0.17846299999999998
system.mem_ctrls.dram.bytesPerActivate::448-511 3.797401
system.mem_ctrls.dram.bytesPerActivate::512-575 0.178395
system.mem_ctrls.dram.bytesPerActivate::576-639 3.848235
system.mem_ctrls.dram.bytesPerActivate::640-703 0.203812
system.mem_ctrls.dram.bytesPerActivate::704-767 3.873652
system.mem_ctrls.dram.bytesPerActivate::768-831 58.81938
system.mem_ctrls.dram.bytesPerActivate::832-895 13.405109999999999
system.mem_ctrls.dram.bytesPerActivate::896-959 46.025909999999996
system.mem_ctrls.rdPerTurnAround::14336-14847 0.20263100000000003
system.mem_ctrls.rdPerTurnAround::0-1023 54.815776
system.mem_ctrls.rdPerTurnAround::17408-18431 0.043365
system.mem_ctrls.rdPerTurnAround::1024-1535 0.163355
system.mem_ctrls.rdPerTurnAround::54-55 0.851889
system.mem_ctrls.rdPerTurnAround::14848-15359 0.419218
system.mem_ctrls.rdPerTurnAround::56-57 0.267728
system.l2.InvalidateReq.hits::switch_cpus.data 0.012709
system.l2.InvalidateReq.hits::total 0.012709
system.l2.InvalidateReq.accesses::switch_cpus.data 0.012709
system.l2.InvalidateReq.accesses::total 0.012709
system.mem_ctrls.rdPerTurnAround::1024-2047 0.012709
system.mem_ctrls.rdPerTurnAround::20480-21503 0.012709
system.tol2bus.transDist::InvalidateReq 0.012709
system.tol2bus.transDist::InvalidateResp 0.012709
system.mem_ctrls.rdPerTurnAround::13824-14335 0.14760299999999998
system.l2.CleanEvict.mshrMisses::writebacks 0.144257
system.l2.CleanEvict.mshrMisses::total 0.144257
system.l2.CleanEvict.mshrMissRate::writebacks inf
system.l2.CleanEvict.mshrMissRate::total inf
system.mem_ctrls.rdPerTurnAround::12-15 0.01183
system.mem_ctrls.rdPerTurnAround::16-19 2.028845
system.mem_ctrls.rdPerTurnAround::20-23 17.46108
system.mem_ctrls.rdPerTurnAround::24-27 32.124365
system.mem_ctrls.rdPerTurnAround::28-31 26.907335
system.mem_ctrls.rdPerTurnAround::32-35 13.137215
system.mem_ctrls.rdPerTurnAround::36-39 4.986345
system.mem_ctrls.rdPerTurnAround::40-43 1.36045
system.mem_ctrls.rdPerTurnAround::44-47 0.40222
system.mem_ctrls.rdPerTurnAround::48-51 0.171535
system.mem_ctrls.rdPerTurnAround::52-55 0.076895
system.mem_ctrls.rdPerTurnAround::56-59 0.029575
system.mem_ctrls.rdPerTurnAround::60-63 0.02366
system.mem_ctrls.rdPerTurnAround::64-67 0.01183
system.mem_ctrls.rdPerTurnAround::68-71 0.005915
system.mem_ctrls.rdPerTurnAround::72-75 0.005915
system.mem_ctrls.rdPerTurnAround::80-83 0.005915
system.mem_ctrls.rdPerTurnAround::60-61 0.232779
system.mem_ctrls.rdPerTurnAround::58-59 0.101873
CPI 1.7985619814717015

Per-Address PND Load Violations:
