Drill report for power_bank.kicad_pcb
Created on 2025-09-24T22:18:37+0100

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  In1.Cu                    in1
    L3 :  In2.Cu                    in2
    L4 :  B.Cu                      back


Drill file 'power_bank-PTH.drl' contains
    plated through holes:
    =============================================================
    T1  0,300mm  0,0118"  (108 holes)
    T2  0,550mm  0,0217"  (2 holes)  (with 2 slots)
    T3  0,600mm  0,0236"  (4 holes)  (with 4 slots)
    T4  0,800mm  0,0315"  (15 holes)
    T5  0,850mm  0,0335"  (4 holes)  (with 2 slots)
    T6  0,900mm  0,0354"  (6 holes)  (with 4 slots)
    T7  2,200mm  0,0866"  (2 holes)

    Total plated holes count 141


Drill file 'power_bank-NPTH.drl' contains
    unplated through holes:
    =============================================================
    T1  0,650mm  0,0256"  (2 holes)
    T2  0,800mm  0,0315"  (2 holes)
    T3  1,100mm  0,0433"  (4 holes)

    Total unplated holes count 8
