<html><body><samp><pre>
<!@TC:1463567884>
#Build: Synplify Pro K-2015.09L-2, Build 126R, Dec 14 2015
#install: C:\lscc\diamond\3.7_x64\synpbase
#OS: Windows 7 6.1
#Hostname: WIN-GREMBOOKO88

# Wed May 18 12:38:05 2016

#Implementation: impl1

<a name=compilerReport1></a>Synopsys HDL Compiler, version comp201509p1, Build 145R, built Dec  9 2015</a>
@N: : <!@TM:1463567885> | Running in 64-bit mode 
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

<a name=compilerReport2></a>Synopsys VHDL Compiler, version comp201509p1, Build 145R, built Dec  9 2015</a>
@N: : <!@TM:1463567885> | Running in 64-bit mode 
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N:<a href="@N:CD720:@XP_HELP">CD720</a> : <a href="C:\lscc\diamond\3.7_x64\synpbase\lib\vhd\std.vhd:123:18:123:22:@N:CD720:@XP_MSG">std.vhd(123)</a><!@TM:1463567885> | Setting time resolution to ns
@N: : <a href="Z:\GITHUB\Lattice\MachXO2700HETestproject\lcd_wrapper.vhd:8:7:8:18:@N::@XP_MSG">lcd_wrapper.vhd(8)</a><!@TM:1463567885> | Top entity is set to lcd_wrapper.
File C:\lscc\diamond\3.7_x64\synpbase\lib\vhd\math_real.vhd changed - recompiling
File C:\lscc\diamond\3.7_x64\synpbase\lib\cpld\lattice.vhd changed - recompiling
File Z:\GITHUB\Lattice\MachXO2700HETestproject\lcd_wrapper.vhd changed - recompiling
VHDL syntax check successful!
File Z:\GITHUB\Lattice\MachXO2700HETestproject\lcd_wrapper.vhd changed - recompiling
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="Z:\GITHUB\Lattice\MachXO2700HETestproject\lcd_wrapper.vhd:8:7:8:18:@N:CD630:@XP_MSG">lcd_wrapper.vhd(8)</a><!@TM:1463567885> | Synthesizing work.lcd_wrapper.beh_lcd_wrapper.
<font color=#A52A2A>@W:<a href="@W:CD277:@XP_HELP">CD277</a> : <a href="Z:\GITHUB\Lattice\MachXO2700HETestproject\lcd_wrapper.vhd:33:2:33:4:@W:CD277:@XP_MSG">lcd_wrapper.vhd(33)</a><!@TM:1463567885> | Port direction mismatch between component and entity</font>
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="Z:\GITHUB\Lattice\MachXO2700HETestproject\lcd_wrapper.vhd:55:1:55:8:@W:CG296:@XP_MSG">lcd_wrapper.vhd(55)</a><!@TM:1463567885> | Incomplete sensitivity list - assuming completeness</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="Z:\GITHUB\Lattice\MachXO2700HETestproject\lcd_wrapper.vhd:60:17:60:19:@W:CG290:@XP_MSG">lcd_wrapper.vhd(60)</a><!@TM:1463567885> | Referenced variable go is not in sensitivity list</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="Z:\GITHUB\Lattice\MachXO2700HETestproject\lcd_sender.vhd:8:7:8:17:@N:CD630:@XP_MSG">lcd_sender.vhd(8)</a><!@TM:1463567885> | Synthesizing work.lcd_sender.beh_lcd_sender.
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="Z:\GITHUB\Lattice\MachXO2700HETestproject\lcd_sender.vhd:24:17:24:19:@N:CD231:@XP_MSG">lcd_sender.vhd(24)</a><!@TM:1463567885> | Using onehot encoding for type state_type (undefined="10000000")
Post processing for work.lcd_sender.beh_lcd_sender
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="Z:\GITHUB\Lattice\MachXO2700HETestproject\lcd_sender.vhd:14:2:14:11:@W:CL240:@XP_MSG">lcd_sender.vhd(14)</a><!@TM:1463567885> | lcd_reset is not assigned a value (floating) -- simulation mismatch possible. </font>
Post processing for work.lcd_wrapper.beh_lcd_wrapper
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="Z:\GITHUB\Lattice\MachXO2700HETestproject\lcd_sender.vhd:61:2:61:4:@N:CL201:@XP_MSG">lcd_sender.vhd(61)</a><!@TM:1463567885> | Trying to extract state machine for register PS_vivaz_state.
Extracted state machine for register PS_vivaz_state
State machine has 7 reachable states with original encodings of:
   00000010
   00000100
   00001000
   00010000
   00100000
   01000000
   10000000
<font color=#A52A2A>@W:<a href="@W:CL249:@XP_HELP">CL249</a> : <a href="Z:\GITHUB\Lattice\MachXO2700HETestproject\lcd_sender.vhd:61:2:61:4:@W:CL249:@XP_MSG">lcd_sender.vhd(61)</a><!@TM:1463567885> | Initial value is not supported on state machine PS_vivaz_state</font>

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 74MB peak: 76MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed May 18 12:38:05 2016

###########################################################]
<a name=compilerReport3></a>Synopsys Netlist Linker, version comp201509p1, Build 145R, built Dec  9 2015</a>
@N: : <!@TM:1463567885> | Running in 64-bit mode 
File Z:\GITHUB\Lattice\MachXO2700HETestproject\impl1\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed May 18 12:38:05 2016

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed May 18 12:38:05 2016

###########################################################]
<a name=compilerReport4></a>Synopsys Netlist Linker, version comp201509p1, Build 145R, built Dec  9 2015</a>
@N: : <!@TM:1463567887> | Running in 64-bit mode 
File Z:\GITHUB\Lattice\MachXO2700HETestproject\impl1\synwork\MachXO_7000HE_Testproject_impl1_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed May 18 12:38:07 2016

###########################################################]
Pre-mapping Report

<a name=mapperReport5></a>Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1368R, Built Jan  8 2016 09:37:50</a>
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version K-2015.09L-2

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Linked File: <a href="Z:\GITHUB\Lattice\MachXO2700HETestproject\impl1\MachXO_7000HE_Testproject_impl1_scck.rpt:@XP_FILE">MachXO_7000HE_Testproject_impl1_scck.rpt</a>
Printing clock  summary report in "Z:\GITHUB\Lattice\MachXO2700HETestproject\impl1\MachXO_7000HE_Testproject_impl1_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1463567888> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1463567888> | Clock conversion enabled  

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 114MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=26  set on top level netlist lcd_wrapper

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 140MB)



<a name=mapperReport6></a>Clock Summary</a>
*****************

Start               Requested     Requested     Clock        Clock              
Clock               Frequency     Period        Type         Group              
--------------------------------------------------------------------------------
lcd_wrapper|clk     1.0 MHz       1000.000      inferred     Inferred_clkgroup_0
================================================================================

<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="z:\github\lattice\machxo2700hetestproject\lcd_sender.vhd:61:2:61:4:@W:MT529:@XP_MSG">lcd_sender.vhd(61)</a><!@TM:1463567888> | Found inferred clock lcd_wrapper|clk which controls 26 sequential elements including sender.lcd_write. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>

Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)


Available hyper_sources - for debug and ip models
	None Found

Encoding state machine PS_vivaz_state[0:6] (in view: work.lcd_sender(beh_lcd_sender))
original code -> new code
   00000010 -> 000
   00000100 -> 001
   00001000 -> 010
   00010000 -> 011
   00100000 -> 100
   01000000 -> 101
   10000000 -> 110
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 75MB peak: 140MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed May 18 12:38:08 2016

###########################################################]
Map & Optimize Report

<a name=mapperReport7></a>Synopsys Lattice Technology Mapper, Version maplat, Build 1368R, Built Jan  8 2016 09:37:50</a>
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version K-2015.09L-2

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1463567891> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1463567891> | Clock conversion enabled  

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 111MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 113MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)


Available hyper_sources - for debug and ip models
	None Found

While running 64-bit - Windows build

<a name=error8></a><font color=red>@E: : <!@TM:1463567891> | :Signal 004 error in m_gen_lattice.exe</font> 
Stack trace
===========
0x140000000
0x140000000
0x140000000
0x140000000
0x140000000
0x140000000
0x1B6EE54D0
0x1B6EC56F0
0x1B6EFFE1A
0x1B6EFFE1A
0x1B6EFFE1A
0x1B6EFFE1A
0x1B6EFFE1A
0x1B6EFFE1A
0x1B6EFFE1A
0x1B6EFFE1A
0x1B6EFFE1A
0x1B6EFFE1A
0x1B6EFFE1A
0x1B6EFFE1A
0x1B6EFFE1A
0x1B6EFFE1A
0x1B6EFFE1A
0x1B6CAF560
0x1B6EE3260
Please open a web case about this problem. A Synopsys CAE will then contact you.

Instructions to open a web-case:
1.  Go to the Synopsys support web site, https://solvnet.synopsys.com. 
2.  Login with your user name and password. If you do not have an account, please register and set one up.
3.  Click the `Enter A Call' link.
4.  Provide a detailed description of the problem, and fill in all required fields.
5.  Attach any test cases or archived project files required to reproduce the problem. 
Stack trace
===========
0x1B6EE3260
0x1B6EE3260
0x1B6EE3260
0x1B6EE3260
0x1B6EE3260
0x1B6EE3260
0x1B6EE54D0
0x1B6EC56F0
0x1B6EFFE1A
0x1B6EFFE1A
0x1B6EFFE1A
0x1B6EFFE1A
0x1B6EFFE1A
0x1B6EFFE1A
0x1B6EFFE1A
0x1B6EFFE1A
0x1B6EFFE1A
0x1B6EFFE1A
0x1B6EFFE1A
0x1B6EFFE1A
0x1B6EFFE1A
0x1B6EFFE1A
0x1B6EFFE1A
0x1B6CAF560
0x1B6EE3260

</pre></samp></body></html>
