Analysis & Synthesis report for uart_tx_rx
Sat Dec 19 15:31:26 2020
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Inverted Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Port Connectivity Checks: "uart_byte_tx:uart_byte_0"
 13. Post-Synthesis Netlist Statistics for Top Partition
 14. Elapsed Time Per Partition
 15. Analysis & Synthesis Messages
 16. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Dec 19 15:31:25 2020       ;
; Quartus II 64-Bit Version          ; 15.0.0 Build 145 04/22/2015 SJ Full Version ;
; Revision Name                      ; uart_tx_rx                                  ;
; Top-level Entity Name              ; uart_tx_rx_top                              ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 167                                         ;
;     Total combinational functions  ; 147                                         ;
;     Dedicated logic registers      ; 109                                         ;
; Total registers                    ; 109                                         ;
; Total pins                         ; 26                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                                      ; uart_tx_rx_top     ; uart_tx_rx         ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                 ;
+----------------------------------+-----------------+------------------------+--------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                                   ; Library ;
+----------------------------------+-----------------+------------------------+--------------------------------------------------------------------------------+---------+
; ../rtl/uart_tx_rx_top.v          ; yes             ; User Verilog HDL File  ; E:/FPGA_Code/AC620_Draft/FPGA_Beginning/uart_tx_rx_module/rtl/uart_tx_rx_top.v ;         ;
; ../rtl/uart_byte_rx.v            ; yes             ; User Verilog HDL File  ; E:/FPGA_Code/AC620_Draft/FPGA_Beginning/uart_tx_rx_module/rtl/uart_byte_rx.v   ;         ;
; ../rtl/uart_byte_tx.v            ; yes             ; User Verilog HDL File  ; E:/FPGA_Code/AC620_Draft/FPGA_Beginning/uart_tx_rx_module/rtl/uart_byte_tx.v   ;         ;
+----------------------------------+-----------------+------------------------+--------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 167       ;
;                                             ;           ;
; Total combinational functions               ; 147       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 53        ;
;     -- 3 input functions                    ; 33        ;
;     -- <=2 input functions                  ; 61        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 104       ;
;     -- arithmetic mode                      ; 43        ;
;                                             ;           ;
; Total registers                             ; 109       ;
;     -- Dedicated logic registers            ; 109       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 26        ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 109       ;
; Total fan-out                               ; 908       ;
; Average fan-out                             ; 2.95      ;
+---------------------------------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                 ;
+-------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------+--------------+
; Compilation Hierarchy Node    ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                      ; Library Name ;
+-------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------+--------------+
; |uart_tx_rx_top               ; 147 (0)           ; 109 (0)      ; 0           ; 0            ; 0       ; 0         ; 26   ; 0            ; |uart_tx_rx_top                          ; work         ;
;    |uart_byte_rx:uart_rx|     ; 106 (106)         ; 76 (76)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_tx_rx_top|uart_byte_rx:uart_rx     ; work         ;
;    |uart_byte_tx:uart_byte_0| ; 41 (41)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_tx_rx_top|uart_byte_tx:uart_byte_0 ; work         ;
+-------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                   ;
+-----------------------------------------+--------------------------------------------+
; Register name                           ; Reason for Removal                         ;
+-----------------------------------------+--------------------------------------------+
; uart_byte_tx:uart_byte_0|bps_DR[13..15] ; Stuck at GND due to stuck port data_in     ;
; uart_byte_tx:uart_byte_0|bps_DR[0]      ; Stuck at VCC due to stuck port data_in     ;
; uart_byte_rx:uart_rx|bps_DR[9..15]      ; Stuck at GND due to stuck port data_in     ;
; uart_byte_tx:uart_byte_0|bps_DR[12]     ; Merged with uart_byte_rx:uart_rx|bps_DR[8] ;
; uart_byte_tx:uart_byte_0|bps_DR[3,11]   ; Merged with uart_byte_rx:uart_rx|bps_DR[7] ;
; uart_byte_tx:uart_byte_0|bps_DR[2,5,10] ; Merged with uart_byte_rx:uart_rx|bps_DR[6] ;
; uart_byte_tx:uart_byte_0|bps_DR[4,9]    ; Merged with uart_byte_rx:uart_rx|bps_DR[5] ;
; uart_byte_tx:uart_byte_0|bps_DR[8]      ; Merged with uart_byte_rx:uart_rx|bps_DR[4] ;
; uart_byte_tx:uart_byte_0|bps_DR[7]      ; Merged with uart_byte_rx:uart_rx|bps_DR[3] ;
; uart_byte_tx:uart_byte_0|bps_DR[6]      ; Merged with uart_byte_rx:uart_rx|bps_DR[2] ;
; Total Number of Removed Registers = 22  ;                                            ;
+-----------------------------------------+--------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 109   ;
; Number of registers using Synchronous Clear  ; 72    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 108   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 45    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; uart_byte_tx:uart_byte_0|rs232_tx      ; 1       ;
; uart_byte_tx:uart_byte_0|bps_DR[1]     ; 1       ;
; uart_byte_rx:uart_rx|bps_DR[6]         ; 4       ;
; uart_byte_rx:uart_rx|bps_DR[2]         ; 2       ;
; uart_byte_rx:uart_rx|bps_DR[8]         ; 2       ;
; Total number of inverted registers = 5 ;         ;
+----------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_tx_rx_top|uart_byte_tx:uart_byte_0|div_cnt[8]    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_tx_rx_top|uart_byte_rx:uart_rx|div_cnt[6]        ;
; 256:1              ; 3 bits    ; 510 LEs       ; 3 LEs                ; 507 LEs                ; Yes        ; |uart_tx_rx_top|uart_byte_rx:uart_rx|r_data_byte[7][2] ;
; 256:1              ; 3 bits    ; 510 LEs       ; 3 LEs                ; 507 LEs                ; Yes        ; |uart_tx_rx_top|uart_byte_rx:uart_rx|r_data_byte[6][2] ;
; 256:1              ; 3 bits    ; 510 LEs       ; 3 LEs                ; 507 LEs                ; Yes        ; |uart_tx_rx_top|uart_byte_rx:uart_rx|r_data_byte[5][2] ;
; 256:1              ; 3 bits    ; 510 LEs       ; 3 LEs                ; 507 LEs                ; Yes        ; |uart_tx_rx_top|uart_byte_rx:uart_rx|r_data_byte[4][2] ;
; 256:1              ; 3 bits    ; 510 LEs       ; 3 LEs                ; 507 LEs                ; Yes        ; |uart_tx_rx_top|uart_byte_rx:uart_rx|r_data_byte[3][2] ;
; 256:1              ; 3 bits    ; 510 LEs       ; 3 LEs                ; 507 LEs                ; Yes        ; |uart_tx_rx_top|uart_byte_rx:uart_rx|r_data_byte[2][2] ;
; 256:1              ; 3 bits    ; 510 LEs       ; 3 LEs                ; 507 LEs                ; Yes        ; |uart_tx_rx_top|uart_byte_rx:uart_rx|r_data_byte[1][0] ;
; 256:1              ; 3 bits    ; 510 LEs       ; 3 LEs                ; 507 LEs                ; Yes        ; |uart_tx_rx_top|uart_byte_rx:uart_rx|r_data_byte[0][0] ;
; 256:1              ; 4 bits    ; 680 LEs       ; 4 LEs                ; 676 LEs                ; Yes        ; |uart_tx_rx_top|uart_byte_rx:uart_rx|START_BIT[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_byte_tx:uart_byte_0"                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; uart_state ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 26                          ;
; cycloneiii_ff         ; 109                         ;
;     CLR               ; 20                          ;
;     CLR SCLR          ; 44                          ;
;     ENA               ; 1                           ;
;     ENA CLR           ; 16                          ;
;     ENA CLR SCLR      ; 28                          ;
; cycloneiii_lcell_comb ; 148                         ;
;     arith             ; 43                          ;
;         2 data inputs ; 40                          ;
;         3 data inputs ; 3                           ;
;     normal            ; 105                         ;
;         1 data inputs ; 6                           ;
;         2 data inputs ; 16                          ;
;         3 data inputs ; 30                          ;
;         4 data inputs ; 53                          ;
;                       ;                             ;
; Max LUT depth         ; 4.00                        ;
; Average LUT depth     ; 2.06                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Full Version
    Info: Processing started: Sat Dec 19 15:30:38 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off uart_tx_rx -c uart_tx_rx
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12248): Elaborating Qsys system entity "ISSP.qsys"
Info (12250): 2020.12.19.15:30:57 Progress: Loading IP/ISSP.qsys
Info (12250): 2020.12.19.15:31:04 Progress: Reading input file
Info (12250): 2020.12.19.15:31:05 Progress: Adding in_system_sources_probes_0 [altera_in_system_sources_probes 15.0]
Info (12250): 2020.12.19.15:31:05 Progress: Parameterizing module in_system_sources_probes_0
Info (12250): 2020.12.19.15:31:05 Progress: Building connections
Info (12250): 2020.12.19.15:31:05 Progress: Parameterizing connections
Info (12250): 2020.12.19.15:31:05 Progress: Validating
Info (12250): 2020.12.19.15:31:06 Progress: Done reading input file
Info (12250): ISSP: Generating ISSP "ISSP" for QUARTUS_SYNTH
Info (12250): In_system_sources_probes_0: "ISSP" instantiated altera_in_system_sources_probes "in_system_sources_probes_0"
Info (12250): ISSP: Done "ISSP" with 2 modules, 1 files
Info (12249): Finished elaborating Qsys system entity "ISSP.qsys"
Info (12021): Found 4 design units, including 4 entities, in source file /fpga_code/ac620_draft/fpga_beginning/module/key_filter.v
    Info (12023): Found entity 1: key_filter
    Info (12023): Found entity 2: edge_tell
    Info (12023): Found entity 3: sync_trigger
    Info (12023): Found entity 4: counter
Warning (10275): Verilog HDL Module Instantiation warning at uart_tx_rx_top.v(34): ignored dangling comma in List of Port Connections
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_code/ac620_draft/fpga_beginning/uart_tx_rx_module/rtl/uart_tx_rx_top.v
    Info (12023): Found entity 1: uart_tx_rx_top
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_code/ac620_draft/fpga_beginning/uart_tx_rx_module/rtl/uart_byte_rx.v
    Info (12023): Found entity 1: uart_byte_rx
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_code/ac620_draft/fpga_beginning/uart_tx_rx_module/rtl/uart_byte_tx.v
    Info (12023): Found entity 1: uart_byte_tx
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_code/ac620_draft/fpga_beginning/uart_tx_rx_module/rtl/uart_tx_top.v
    Info (12023): Found entity 1: uart_tx_top
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/issp/issp.v
    Info (12023): Found entity 1: ISSP
Info (12127): Elaborating entity "uart_tx_rx_top" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at uart_tx_rx_top.v(13): object "data_byte_rx_r" assigned a value but never read
Info (12128): Elaborating entity "uart_byte_rx" for hierarchy "uart_byte_rx:uart_rx"
Info (12128): Elaborating entity "uart_byte_tx" for hierarchy "uart_byte_tx:uart_byte_0"
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Warning (20013): Ignored assignments for entity "ISSP" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_GENERATED_DEVICE_FAMILY "\{Cyclone IV E\}" -entity ISSP -qip "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/uart_tx_rx_module/prj/db/ip/ISSP/ISSP.qip" -library ISSP was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TARGETED_DEVICE_FAMILY "Cyclone IV E" -entity ISSP -qip "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/uart_tx_rx_module/prj/db/ip/ISSP/ISSP.qip" -library ISSP was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_QSYS_MODE STANDALONE -entity ISSP -qip "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/uart_tx_rx_module/prj/db/ip/ISSP/ISSP.qip" -library ISSP was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME Qsys -entity ISSP -qip "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/uart_tx_rx_module/prj/db/ip/ISSP/ISSP.qip" -library ISSP was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity ISSP -qip "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/uart_tx_rx_module/prj/db/ip/ISSP/ISSP.qip" -library ISSP was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity ISSP -qip "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/uart_tx_rx_module/prj/db/ip/ISSP/ISSP.qip" -library ISSP was ignored
    Warning (20014): Assignment for entity set_global_assignment -name SLD_INFO "QSYS_NAME ISSP HAS_SOPCINFO 1 GENERATION_ID 1608363071" -entity ISSP -qip "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/uart_tx_rx_module/prj/db/ip/ISSP/ISSP.qip" -library ISSP was ignored
Warning (20013): Ignored assignments for entity "altsource_probe" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_in_system_sources_probes -entity altsource_probe -qip "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/uart_tx_rx_module/prj/db/ip/ISSP/ISSP.qip" -library ISSP was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity altsource_probe -qip "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/uart_tx_rx_module/prj/db/ip/ISSP/ISSP.qip" -library ISSP was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altsource_probe -qip "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/uart_tx_rx_module/prj/db/ip/ISSP/ISSP.qip" -library ISSP was ignored
Info (144001): Generated suppressed messages file E:/FPGA_Code/AC620_Draft/FPGA_Beginning/uart_tx_rx_module/prj/output_files/uart_tx_rx.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 196 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 11 output pins
    Info (21061): Implemented 170 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 4837 megabytes
    Info: Processing ended: Sat Dec 19 15:31:26 2020
    Info: Elapsed time: 00:00:48
    Info: Total CPU time (on all processors): 00:01:07


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/FPGA_Code/AC620_Draft/FPGA_Beginning/uart_tx_rx_module/prj/output_files/uart_tx_rx.map.smsg.


