/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [11:0] _00_;
  reg [7:0] _01_;
  reg [4:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire [12:0] celloutsig_0_12z;
  wire celloutsig_0_15z;
  wire [5:0] celloutsig_0_16z;
  wire celloutsig_0_1z;
  wire [3:0] celloutsig_0_20z;
  wire [6:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [4:0] celloutsig_0_24z;
  wire celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire [7:0] celloutsig_0_33z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [27:0] celloutsig_1_12z;
  wire [3:0] celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [5:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [5:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = ~(celloutsig_0_2z & celloutsig_0_0z);
  assign celloutsig_0_8z = ~(celloutsig_0_2z & celloutsig_0_6z[3]);
  assign celloutsig_0_15z = ~(celloutsig_0_1z & celloutsig_0_9z[0]);
  assign celloutsig_0_0z = ~in_data[15];
  assign celloutsig_1_10z = ~celloutsig_1_0z[1];
  assign celloutsig_1_17z = ~celloutsig_1_5z;
  assign celloutsig_0_5z = ~in_data[80];
  assign celloutsig_0_11z = ~celloutsig_0_3z;
  assign celloutsig_0_2z = ~((in_data[93] | in_data[95]) & celloutsig_0_1z);
  assign celloutsig_0_22z = ~((celloutsig_0_1z | celloutsig_0_20z[0]) & celloutsig_0_6z[0]);
  assign celloutsig_0_32z = ~((celloutsig_0_15z | celloutsig_0_15z) & celloutsig_0_16z[0]);
  assign celloutsig_1_5z = celloutsig_1_2z | ~(celloutsig_1_2z);
  assign celloutsig_1_7z = celloutsig_1_1z[2] | ~(celloutsig_1_5z);
  assign celloutsig_1_15z = celloutsig_1_5z | ~(celloutsig_1_12z[3]);
  assign celloutsig_1_16z = celloutsig_1_7z | ~(celloutsig_1_0z[2]);
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _00_ <= 12'h000;
    else _00_ <= { celloutsig_1_1z[1:0], celloutsig_1_0z, celloutsig_1_0z };
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _01_ <= 8'h00;
    else _01_ <= { in_data[12:7], celloutsig_0_1z, celloutsig_0_2z };
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _02_ <= 5'h00;
    else _02_ <= in_data[10:6];
  assign celloutsig_0_9z = { in_data[3], celloutsig_0_3z, celloutsig_0_3z } / { 1'h1, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_11z = { celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_0z } == in_data[117:111];
  assign celloutsig_1_2z = in_data[132:119] <= in_data[109:96];
  assign celloutsig_1_4z = { celloutsig_1_1z[3:2], celloutsig_1_1z } <= { _00_[10:4], celloutsig_1_2z };
  assign celloutsig_1_6z = { _00_[10:3], celloutsig_1_4z } <= { in_data[161:159], celloutsig_1_1z };
  assign celloutsig_0_4z = in_data[35:31] <= in_data[60:56];
  assign celloutsig_0_1z = in_data[33:28] <= in_data[85:80];
  assign celloutsig_1_19z = ! celloutsig_1_1z;
  assign celloutsig_1_1z = in_data[137:132] % { 1'h1, celloutsig_1_0z };
  assign celloutsig_0_21z = { _02_[3:1], celloutsig_0_6z } % { 1'h1, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_0_24z = { in_data[77], celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_3z, celloutsig_0_22z } >> { celloutsig_0_21z[3:0], celloutsig_0_11z };
  assign celloutsig_0_33z = { celloutsig_0_21z, celloutsig_0_8z } << { celloutsig_0_24z[2:0], celloutsig_0_24z };
  assign celloutsig_1_8z = { celloutsig_1_0z[3:0], celloutsig_1_7z, celloutsig_1_6z } << { celloutsig_1_6z, celloutsig_1_0z };
  assign celloutsig_1_18z = { celloutsig_1_1z[1:0], celloutsig_1_16z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_15z } << { celloutsig_1_13z[3:2], celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_17z, celloutsig_1_5z };
  assign celloutsig_0_6z = in_data[9:6] << { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_0_12z = { _02_[3:1], celloutsig_0_5z, celloutsig_0_3z, _01_ } << { _01_[3:0], celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_11z, _02_, celloutsig_0_1z };
  assign celloutsig_0_16z = { celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_3z } << { _02_, celloutsig_0_1z };
  assign celloutsig_1_0z = in_data[142:138] ^ in_data[156:152];
  assign celloutsig_1_12z = { in_data[146:135], celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_10z, _00_, celloutsig_1_10z } ^ { celloutsig_1_1z[4], celloutsig_1_11z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_11z, celloutsig_1_8z };
  assign celloutsig_1_13z = _00_[10:7] ^ celloutsig_1_1z[3:0];
  assign celloutsig_0_20z = celloutsig_0_12z[4:1] ^ { celloutsig_0_16z[1:0], celloutsig_0_4z, celloutsig_0_8z };
  assign { out_data[133:128], out_data[96], out_data[32], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_32z, celloutsig_0_33z };
endmodule
