{
  "nodes":
  [
    {
      "name":"DDR"
      , "id":24
      , "details":
      [
        {
          "type":"table"
          , "Interleaving":"Yes"
          , "Interleave Size":"1024 bytes"
          , "Channels":"2 channels"
          , "Maximum bandwidth the BSP can deliver":"34133.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
          , "Channel DDR Width (bits)":"512, 512"
        }
      ]
      , "type":"memsys"
      , "children":
      [
        {
          "name":"channel 0"
          , "id":26
          , "type":"bb"
        }
        , {
          "name":"channel 1"
          , "id":27
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"Memory Controller"
      , "id":25
      , "parent":"24"
      , "bw":"34133.00"
      , "num_channels":"2"
      , "interleave":"1"
      , "details":
      [
        {
          "type":"table"
          , "Maximum bandwidth the BSP can deliver":"34133.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
        }
      ]
      , "type":"bb"
    }
    , {
      "name":"Global Memory Interconnect"
      , "id":28
      , "parent":"24"
      , "type":"bb"
      , "children":
      [
        {
          "name":"SHARE"
          , "id":29
          , "type":"arb"
        }
        , {
          "name":"Write Interconnect"
          , "id":32
          , "details":
          [
            {
              "type":"table"
              , "Name":"DDR"
              , "Interconnect Style":"tree"
              , "Writes":"1"
              , "User specified force-single-store-ring flag":"False"
              , "Store Rings":"2"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect"
          , "id":30
          , "details":
          [
            {
              "type":"table"
              , "Name":"DDR"
              , "Interconnect Style":"tree"
              , "Reads":"2"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect Router"
          , "id":31
          , "details":
          [
            {
              "type":"table"
              , "User specified num-reorder flag":"Unset"
            }
          ]
          , "type":"memsys"
          , "children":
          [
            {
              "name":"Bus 0"
              , "id":38
              , "type":"memsys"
            }
            , {
              "name":"Bus 1"
              , "id":39
              , "type":"memsys"
            }
          ]
        }
      ]
    }
    , {
      "name":"Global Memory Loads"
      , "id":33
      , "parent":"24"
      , "type":"bb"
      , "children":
      [
        {
          "name":"LD"
          , "id":34
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"1"
              , "Latency":"2 cycles"
              , "Width":"32 bits"
              , "DDR Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"PREFETCHING"
              , "Kernel":"'lambda'(auto)"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u147546/value/vector-add/src/vector-add-buffers.cpp"
                , "line":83
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":35
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"1"
              , "Latency":"2 cycles"
              , "Width":"32 bits"
              , "DDR Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"PREFETCHING"
              , "Kernel":"'lambda'(auto)"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u147546/value/vector-add/src/vector-add-buffers.cpp"
                , "line":83
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"Global Memory Stores"
      , "id":36
      , "parent":"24"
      , "type":"bb"
      , "children":
      [
        {
          "name":"ST"
          , "id":37
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"4"
              , "Latency":"2 cycles"
              , "Width":"32 bits"
              , "DDR Width":"512 bits"
              , "Uses Write Ack":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'(auto)"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u147546/value/vector-add/src/vector-add-buffers.cpp"
                , "line":83
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
  ]
  , "links":
  [
    {
      "from":26
      , "to":25
    }
    , {
      "from":25
      , "to":26
    }
    , {
      "from":27
      , "to":25
    }
    , {
      "from":25
      , "to":27
    }
    , {
      "from":30
      , "to":29
    }
    , {
      "from":32
      , "to":29
    }
    , {
      "from":29
      , "to":25
    }
    , {
      "from":34
      , "to":30
    }
    , {
      "from":35
      , "to":30
    }
    , {
      "from":37
      , "to":32
    }
    , {
      "from":25
      , "to":38
    }
    , {
      "from":25
      , "to":39
    }
    , {
      "from":38
      , "to":34
      , "reverse":1
    }
    , {
      "from":39
      , "to":35
      , "reverse":1
    }
  ]
}
