$date
	Mon Apr  3 18:11:48 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module part1_tb $end
$var wire 4 ! data_out [3:0] $end
$var reg 2 " FunSel [1:0] $end
$var reg 4 # data_in [3:0] $end
$var reg 1 $ enable $end
$scope module part1_inst $end
$var wire 2 % FunSel [1:0] $end
$var wire 4 & data_in [3:0] $end
$var wire 1 $ enable $end
$var reg 4 ' data_out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx '
b10 &
b0 %
0$
b10 #
b0 "
bx !
$end
#10
b0 !
b0 '
1$
#20
b10 !
b10 '
b1 "
b1 %
#30
b1 !
b1 '
b10 "
b10 %
#40
b10 !
b10 '
b110 #
b110 &
b11 "
b11 %
#50
0$
b1 "
b1 %
#60
b0 !
b0 '
1$
b10 #
b10 &
b0 "
b0 %
#70
