
*** Running vivado
    with args -log sha512_v1_0.vds -m64 -mode batch -messageDb vivado.pb -notrace -source sha512_v1_0.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source sha512_v1_0.tcl -notrace
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at F:/Xilinx/Vivado/2016.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
Command: synth_design -top sha512_v1_0 -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1096 
WARNING: [Synth 8-992] read_addr_out_w is already implicitly declared earlier [F:/Xilinx/Projects/ip_repo/sha512_1.0/hdl/sha512_v1_0.v:79]
WARNING: [Synth 8-992] write_addr_out_w is already implicitly declared earlier [F:/Xilinx/Projects/ip_repo/sha512_1.0/hdl/sha512_v1_0.v:80]
WARNING: [Synth 8-992] sha_data_out_w is already implicitly declared earlier [F:/Xilinx/Projects/ip_repo/sha512_1.0/hdl/sha512_v1_0.v:83]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 292.129 ; gain = 85.008
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'sha512_v1_0' [F:/Xilinx/Projects/ip_repo/sha512_1.0/hdl/sha512_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sha512_v1_0_S00_AXI' [F:/Xilinx/Projects/ip_repo/sha512_1.0/hdl/sha512_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 7 - type: integer 
INFO: [Synth 8-226] default block is never used [F:/Xilinx/Projects/ip_repo/sha512_1.0/hdl/sha512_v1_0_S00_AXI.v:732]
INFO: [Synth 8-226] default block is never used [F:/Xilinx/Projects/ip_repo/sha512_1.0/hdl/sha512_v1_0_S00_AXI.v:2889]
INFO: [Synth 8-256] done synthesizing module 'sha512_v1_0_S00_AXI' (1#1) [F:/Xilinx/Projects/ip_repo/sha512_1.0/hdl/sha512_v1_0_S00_AXI.v:4]
INFO: [Synth 8-638] synthesizing module 'sha512' [F:/Xilinx/Projects/ip_repo/sha512_1.0/sha512_v1_0_project/sha512_v1_0_project.srcs/sources_1/imports/rtl/sha512.v:41]
	Parameter ADDR_NAME0 bound to: 8'b00000000 
	Parameter ADDR_NAME1 bound to: 8'b00000001 
	Parameter ADDR_VERSION bound to: 8'b00000010 
	Parameter ADDR_CTRL bound to: 8'b00001000 
	Parameter CTRL_INIT_BIT bound to: 0 - type: integer 
	Parameter CTRL_NEXT_BIT bound to: 1 - type: integer 
	Parameter CTRL_MODE_LOW_BIT bound to: 2 - type: integer 
	Parameter CTRL_MODE_HIGH_BIT bound to: 3 - type: integer 
	Parameter CTRL_WORK_FACTOR_BIT bound to: 7 - type: integer 
	Parameter ADDR_STATUS bound to: 8'b00001001 
	Parameter STATUS_READY_BIT bound to: 0 - type: integer 
	Parameter STATUS_VALID_BIT bound to: 1 - type: integer 
	Parameter ADDR_WORK_FACTOR_NUM bound to: 8'b00001010 
	Parameter ADDR_BLOCK0 bound to: 8'b00010000 
	Parameter ADDR_BLOCK1 bound to: 8'b00010001 
	Parameter ADDR_BLOCK2 bound to: 8'b00010010 
	Parameter ADDR_BLOCK3 bound to: 8'b00010011 
	Parameter ADDR_BLOCK4 bound to: 8'b00010100 
	Parameter ADDR_BLOCK5 bound to: 8'b00010101 
	Parameter ADDR_BLOCK6 bound to: 8'b00010110 
	Parameter ADDR_BLOCK7 bound to: 8'b00010111 
	Parameter ADDR_BLOCK8 bound to: 8'b00011000 
	Parameter ADDR_BLOCK9 bound to: 8'b00011001 
	Parameter ADDR_BLOCK10 bound to: 8'b00011010 
	Parameter ADDR_BLOCK11 bound to: 8'b00011011 
	Parameter ADDR_BLOCK12 bound to: 8'b00011100 
	Parameter ADDR_BLOCK13 bound to: 8'b00011101 
	Parameter ADDR_BLOCK14 bound to: 8'b00011110 
	Parameter ADDR_BLOCK15 bound to: 8'b00011111 
	Parameter ADDR_BLOCK16 bound to: 8'b00100000 
	Parameter ADDR_BLOCK17 bound to: 8'b00100001 
	Parameter ADDR_BLOCK18 bound to: 8'b00100010 
	Parameter ADDR_BLOCK19 bound to: 8'b00100011 
	Parameter ADDR_BLOCK20 bound to: 8'b00100100 
	Parameter ADDR_BLOCK21 bound to: 8'b00100101 
	Parameter ADDR_BLOCK22 bound to: 8'b00100110 
	Parameter ADDR_BLOCK23 bound to: 8'b00100111 
	Parameter ADDR_BLOCK24 bound to: 8'b00101000 
	Parameter ADDR_BLOCK25 bound to: 8'b00101001 
	Parameter ADDR_BLOCK26 bound to: 8'b00101010 
	Parameter ADDR_BLOCK27 bound to: 8'b00101011 
	Parameter ADDR_BLOCK28 bound to: 8'b00101100 
	Parameter ADDR_BLOCK29 bound to: 8'b00101101 
	Parameter ADDR_BLOCK30 bound to: 8'b00101110 
	Parameter ADDR_BLOCK31 bound to: 8'b00101111 
	Parameter ADDR_DIGEST0 bound to: 8'b01000000 
	Parameter ADDR_DIGEST1 bound to: 8'b01000001 
	Parameter ADDR_DIGEST2 bound to: 8'b01000010 
	Parameter ADDR_DIGEST3 bound to: 8'b01000011 
	Parameter ADDR_DIGEST4 bound to: 8'b01000100 
	Parameter ADDR_DIGEST5 bound to: 8'b01000101 
	Parameter ADDR_DIGEST6 bound to: 8'b01000110 
	Parameter ADDR_DIGEST7 bound to: 8'b01000111 
	Parameter ADDR_DIGEST8 bound to: 8'b01001000 
	Parameter ADDR_DIGEST9 bound to: 8'b01001001 
	Parameter ADDR_DIGEST10 bound to: 8'b01001010 
	Parameter ADDR_DIGEST11 bound to: 8'b01001011 
	Parameter ADDR_DIGEST12 bound to: 8'b01001100 
	Parameter ADDR_DIGEST13 bound to: 8'b01001101 
	Parameter ADDR_DIGEST14 bound to: 8'b01001110 
	Parameter ADDR_DIGEST15 bound to: 8'b01001111 
	Parameter CORE_NAME0 bound to: 1936220466 - type: integer 
	Parameter CORE_NAME1 bound to: 758460722 - type: integer 
	Parameter CORE_VERSION bound to: 808335408 - type: integer 
	Parameter MODE_SHA_512_224 bound to: 2'b00 
	Parameter MODE_SHA_512_256 bound to: 2'b01 
	Parameter MODE_SHA_384 bound to: 2'b10 
	Parameter MODE_SHA_512 bound to: 2'b11 
	Parameter DEFAULT_WORK_FACTOR_NUM bound to: 983040 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sha512_core' [F:/Xilinx/Projects/ip_repo/sha512_1.0/sha512_v1_0_project/sha512_v1_0_project.srcs/sources_1/imports/rtl/sha512_core.v:41]
	Parameter SHA512_ROUNDS bound to: 79 - type: integer 
	Parameter CTRL_IDLE bound to: 0 - type: integer 
	Parameter CTRL_ROUNDS bound to: 1 - type: integer 
	Parameter CTRL_DONE bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sha512_k_constants' [F:/Xilinx/Projects/ip_repo/sha512_1.0/sha512_v1_0_project/sha512_v1_0_project.srcs/sources_1/imports/rtl/sha512_k_constants.v:40]
INFO: [Synth 8-256] done synthesizing module 'sha512_k_constants' (2#1) [F:/Xilinx/Projects/ip_repo/sha512_1.0/sha512_v1_0_project/sha512_v1_0_project.srcs/sources_1/imports/rtl/sha512_k_constants.v:40]
INFO: [Synth 8-638] synthesizing module 'sha512_h_constants' [F:/Xilinx/Projects/ip_repo/sha512_1.0/sha512_v1_0_project/sha512_v1_0_project.srcs/sources_1/imports/rtl/sha512_h_constants.v:40]
INFO: [Synth 8-256] done synthesizing module 'sha512_h_constants' (3#1) [F:/Xilinx/Projects/ip_repo/sha512_1.0/sha512_v1_0_project/sha512_v1_0_project.srcs/sources_1/imports/rtl/sha512_h_constants.v:40]
INFO: [Synth 8-638] synthesizing module 'sha512_w_mem' [F:/Xilinx/Projects/ip_repo/sha512_1.0/sha512_v1_0_project/sha512_v1_0_project.srcs/sources_1/imports/rtl/sha512_w_mem.v:41]
	Parameter CTRL_IDLE bound to: 1'b0 
	Parameter CTRL_UPDATE bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'sha512_w_mem' (4#1) [F:/Xilinx/Projects/ip_repo/sha512_1.0/sha512_v1_0_project/sha512_v1_0_project.srcs/sources_1/imports/rtl/sha512_w_mem.v:41]
INFO: [Synth 8-155] case statement is not full and has no default [F:/Xilinx/Projects/ip_repo/sha512_1.0/sha512_v1_0_project/sha512_v1_0_project.srcs/sources_1/imports/rtl/sha512_core.v:590]
INFO: [Synth 8-256] done synthesizing module 'sha512_core' (5#1) [F:/Xilinx/Projects/ip_repo/sha512_1.0/sha512_v1_0_project/sha512_v1_0_project.srcs/sources_1/imports/rtl/sha512_core.v:41]
INFO: [Synth 8-256] done synthesizing module 'sha512' (6#1) [F:/Xilinx/Projects/ip_repo/sha512_1.0/sha512_v1_0_project/sha512_v1_0_project.srcs/sources_1/imports/rtl/sha512.v:41]
INFO: [Synth 8-256] done synthesizing module 'sha512_v1_0' (7#1) [F:/Xilinx/Projects/ip_repo/sha512_1.0/hdl/sha512_v1_0.v:4]
WARNING: [Synth 8-3331] design sha512_v1_0_S00_AXI has unconnected port S_AXI_AWADDR[1]
WARNING: [Synth 8-3331] design sha512_v1_0_S00_AXI has unconnected port S_AXI_AWADDR[0]
WARNING: [Synth 8-3331] design sha512_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design sha512_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design sha512_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design sha512_v1_0_S00_AXI has unconnected port S_AXI_WDATA[31]
WARNING: [Synth 8-3331] design sha512_v1_0_S00_AXI has unconnected port S_AXI_WDATA[30]
WARNING: [Synth 8-3331] design sha512_v1_0_S00_AXI has unconnected port S_AXI_WDATA[29]
WARNING: [Synth 8-3331] design sha512_v1_0_S00_AXI has unconnected port S_AXI_WDATA[28]
WARNING: [Synth 8-3331] design sha512_v1_0_S00_AXI has unconnected port S_AXI_WDATA[27]
WARNING: [Synth 8-3331] design sha512_v1_0_S00_AXI has unconnected port S_AXI_WDATA[26]
WARNING: [Synth 8-3331] design sha512_v1_0_S00_AXI has unconnected port S_AXI_WDATA[25]
WARNING: [Synth 8-3331] design sha512_v1_0_S00_AXI has unconnected port S_AXI_WDATA[24]
WARNING: [Synth 8-3331] design sha512_v1_0_S00_AXI has unconnected port S_AXI_WDATA[23]
WARNING: [Synth 8-3331] design sha512_v1_0_S00_AXI has unconnected port S_AXI_WDATA[22]
WARNING: [Synth 8-3331] design sha512_v1_0_S00_AXI has unconnected port S_AXI_WDATA[21]
WARNING: [Synth 8-3331] design sha512_v1_0_S00_AXI has unconnected port S_AXI_WDATA[20]
WARNING: [Synth 8-3331] design sha512_v1_0_S00_AXI has unconnected port S_AXI_WDATA[19]
WARNING: [Synth 8-3331] design sha512_v1_0_S00_AXI has unconnected port S_AXI_WDATA[18]
WARNING: [Synth 8-3331] design sha512_v1_0_S00_AXI has unconnected port S_AXI_WDATA[17]
WARNING: [Synth 8-3331] design sha512_v1_0_S00_AXI has unconnected port S_AXI_WDATA[16]
WARNING: [Synth 8-3331] design sha512_v1_0_S00_AXI has unconnected port S_AXI_WDATA[15]
WARNING: [Synth 8-3331] design sha512_v1_0_S00_AXI has unconnected port S_AXI_WDATA[14]
WARNING: [Synth 8-3331] design sha512_v1_0_S00_AXI has unconnected port S_AXI_WDATA[13]
WARNING: [Synth 8-3331] design sha512_v1_0_S00_AXI has unconnected port S_AXI_WDATA[12]
WARNING: [Synth 8-3331] design sha512_v1_0_S00_AXI has unconnected port S_AXI_WDATA[11]
WARNING: [Synth 8-3331] design sha512_v1_0_S00_AXI has unconnected port S_AXI_WDATA[10]
WARNING: [Synth 8-3331] design sha512_v1_0_S00_AXI has unconnected port S_AXI_WDATA[9]
WARNING: [Synth 8-3331] design sha512_v1_0_S00_AXI has unconnected port S_AXI_WDATA[8]
WARNING: [Synth 8-3331] design sha512_v1_0_S00_AXI has unconnected port S_AXI_WDATA[7]
WARNING: [Synth 8-3331] design sha512_v1_0_S00_AXI has unconnected port S_AXI_WDATA[6]
WARNING: [Synth 8-3331] design sha512_v1_0_S00_AXI has unconnected port S_AXI_WDATA[5]
WARNING: [Synth 8-3331] design sha512_v1_0_S00_AXI has unconnected port S_AXI_WDATA[4]
WARNING: [Synth 8-3331] design sha512_v1_0_S00_AXI has unconnected port S_AXI_WDATA[3]
WARNING: [Synth 8-3331] design sha512_v1_0_S00_AXI has unconnected port S_AXI_WDATA[2]
WARNING: [Synth 8-3331] design sha512_v1_0_S00_AXI has unconnected port S_AXI_WDATA[1]
WARNING: [Synth 8-3331] design sha512_v1_0_S00_AXI has unconnected port S_AXI_WDATA[0]
WARNING: [Synth 8-3331] design sha512_v1_0_S00_AXI has unconnected port S_AXI_WSTRB[3]
WARNING: [Synth 8-3331] design sha512_v1_0_S00_AXI has unconnected port S_AXI_WSTRB[2]
WARNING: [Synth 8-3331] design sha512_v1_0_S00_AXI has unconnected port S_AXI_WSTRB[1]
WARNING: [Synth 8-3331] design sha512_v1_0_S00_AXI has unconnected port S_AXI_WSTRB[0]
WARNING: [Synth 8-3331] design sha512_v1_0_S00_AXI has unconnected port S_AXI_ARADDR[1]
WARNING: [Synth 8-3331] design sha512_v1_0_S00_AXI has unconnected port S_AXI_ARADDR[0]
WARNING: [Synth 8-3331] design sha512_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design sha512_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design sha512_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 341.613 ; gain = 134.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 341.613 ; gain = 134.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 341.613 ; gain = 134.492
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-5546] ROM "sha512_w_mem_ctrl_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "work_factor_ctr_inc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sha512_ctrl_new" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "work_factor_ctr_inc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sha512_ctrl_new" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ready_flag" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "w_next" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_error" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_error" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "work_factor_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "work_factor_num_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state00_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state01_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state02_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state03_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state04_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state05_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state06_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state07_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state08_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state09_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state10_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state11_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state12_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state13_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state14_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state15_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block0_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block1_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block2_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block3_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block4_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block5_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block6_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block7_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block8_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block9_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block10_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block11_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block12_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block13_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block14_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block15_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block16_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block17_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block18_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block19_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block20_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block21_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block22_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block23_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block24_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block25_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block26_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block27_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block28_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block29_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block30_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block31_we" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 406.309 ; gain = 199.188
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     64 Bit       Adders := 1     
	   2 Input     64 Bit       Adders := 8     
	   5 Input     64 Bit       Adders := 1     
	   3 Input     64 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
+---XORs : 
	   3 Input     64 Bit         XORs := 5     
	   2 Input     64 Bit         XORs := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               64 Bit    Registers := 32    
	               32 Bit    Registers := 34    
	                7 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 12    
+---Muxes : 
	   4 Input     64 Bit        Muxes := 7     
	   2 Input     64 Bit        Muxes := 72    
	   4 Input     63 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	  51 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 93    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 37    
	  51 Input      1 Bit        Muxes := 54    
	  56 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sha512_v1_0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sha512_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module sha512_h_constants 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     64 Bit        Muxes := 7     
	   4 Input     63 Bit        Muxes := 1     
Module sha512_w_mem 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     64 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   3 Input     64 Bit         XORs := 2     
+---Registers : 
	               64 Bit    Registers := 16    
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 33    
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module sha512_core 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 8     
	   5 Input     64 Bit       Adders := 1     
	   3 Input     64 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   3 Input     64 Bit         XORs := 3     
	   2 Input     64 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 16    
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 39    
	   2 Input      7 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 27    
	   4 Input      1 Bit        Muxes := 37    
Module sha512 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 33    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	  51 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	  51 Input      1 Bit        Muxes := 54    
	   2 Input      1 Bit        Muxes := 56    
	  56 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 455.063 ; gain = 247.941
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "work_factor_ctr_inc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "work_factor_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "work_factor_num_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block0_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block1_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block2_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block3_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block4_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block5_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block6_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block7_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block8_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block9_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block10_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block11_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block12_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block13_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block14_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block15_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block16_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block17_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block18_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block19_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block20_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block21_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block22_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block23_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block24_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block25_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block26_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block27_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block28_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block29_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block30_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block31_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_error" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state00_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state01_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state02_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state03_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state04_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state05_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state06_we" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3331] design sha512_v1_0 has unconnected port s00_axi_awaddr[1]
WARNING: [Synth 8-3331] design sha512_v1_0 has unconnected port s00_axi_awaddr[0]
WARNING: [Synth 8-3331] design sha512_v1_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design sha512_v1_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design sha512_v1_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design sha512_v1_0 has unconnected port s00_axi_wstrb[3]
WARNING: [Synth 8-3331] design sha512_v1_0 has unconnected port s00_axi_wstrb[2]
WARNING: [Synth 8-3331] design sha512_v1_0 has unconnected port s00_axi_wstrb[1]
WARNING: [Synth 8-3331] design sha512_v1_0 has unconnected port s00_axi_wstrb[0]
WARNING: [Synth 8-3331] design sha512_v1_0 has unconnected port s00_axi_araddr[1]
WARNING: [Synth 8-3331] design sha512_v1_0 has unconnected port s00_axi_araddr[0]
WARNING: [Synth 8-3331] design sha512_v1_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design sha512_v1_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design sha512_v1_0 has unconnected port s00_axi_arprot[0]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 509.855 ; gain = 302.734
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 509.855 ; gain = 302.734

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------------+------------+---------------+----------------+
|Module Name        | RTL Object | Depth x Width | Implemented As | 
+-------------------+------------+---------------+----------------+
|sha512_k_constants | tmp_K      | 128x64        | LUT            | 
|sha512_k_constants | tmp_K      | 128x64        | LUT            | 
+-------------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'sha512_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'sha512_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sha512_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'sha512_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'sha512_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sha512_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
WARNING: [Synth 8-3332] Sequential element (sha512_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module sha512_v1_0.
WARNING: [Synth 8-3332] Sequential element (sha512_v1_0_S00_AXI_inst/axi_bresp_reg[0]) is unused and will be removed from module sha512_v1_0.
WARNING: [Synth 8-3332] Sequential element (sha512_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module sha512_v1_0.
WARNING: [Synth 8-3332] Sequential element (sha512_v1_0_S00_AXI_inst/axi_rresp_reg[0]) is unused and will be removed from module sha512_v1_0.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 659.598 ; gain = 452.477
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 659.598 ; gain = 452.477

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 659.598 ; gain = 452.477
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 659.598 ; gain = 452.477
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 659.598 ; gain = 452.477

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 659.598 ; gain = 452.477
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 659.598 ; gain = 452.477
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 659.598 ; gain = 452.477
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 659.598 ; gain = 452.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 659.598 ; gain = 452.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 659.598 ; gain = 452.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 659.598 ; gain = 452.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |   219|
|3     |LUT1   |     1|
|4     |LUT2   |   605|
|5     |LUT3   |   760|
|6     |LUT4   |  1380|
|7     |LUT5   |   831|
|8     |LUT6   |  2267|
|9     |MUXF7  |   322|
|10    |MUXF8  |    96|
|11    |FDCE   |  3683|
|12    |FDPE   |    15|
|13    |FDRE   |    37|
|14    |IBUF   |    56|
|15    |OBUF   |    41|
+------+-------+------+

Report Instance Areas: 
+------+---------------------------+--------------------+------+
|      |Instance                   |Module              |Cells |
+------+---------------------------+--------------------+------+
|1     |top                        |                    | 10315|
|2     |  inst0                    |sha512              | 10157|
|3     |    core                   |sha512_core         |  7707|
|4     |      k_constants_inst     |sha512_k_constants  |     6|
|5     |      w_mem_inst           |sha512_w_mem        |  3055|
|6     |  sha512_v1_0_S00_AXI_inst |sha512_v1_0_S00_AXI |    59|
+------+---------------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 659.598 ; gain = 452.477
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 67 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 659.598 ; gain = 452.477
Synthesis Optimization Complete : Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 659.598 ; gain = 452.477
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 275 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
133 Infos, 68 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 659.598 ; gain = 452.477
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 659.598 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Aug 14 10:46:23 2016...
