WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2510211 heartbeat IPC: 3.984 cumulative IPC: 3.984 (Simulation time: 00 hr 00 min 17 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5037275 heartbeat IPC: 3.957 cumulative IPC: 3.97 (Simulation time: 00 hr 00 min 35 sec)
Warmup finished CPU 0 instructions: 25000001 cycles: 6287276 cumulative IPC: 3.976 (Simulation time: 00 hr 00 min 43 sec)
Warmup complete CPU 0 instructions: 25000001 cycles: 6287276 cumulative IPC: 3.976 (Simulation time: 00 hr 00 min 43 sec)
*** Reached end of trace: (0, "../traces/secret_traces/crypto/crypto89.champsimtrace.xz")
Heartbeat CPU 0 instructions: 30000003 cycles: 10555502 heartbeat IPC: 1.812 cumulative IPC: 1.171 (Simulation time: 00 hr 01 min 03 sec)
Heartbeat CPU 0 instructions: 40000000 cycles: 13882666 heartbeat IPC: 3.006 cumulative IPC: 1.975 (Simulation time: 00 hr 01 min 24 sec)
Heartbeat CPU 0 instructions: 50000003 cycles: 19743151 heartbeat IPC: 1.706 cumulative IPC: 1.858 (Simulation time: 00 hr 01 min 55 sec)
*** Reached end of trace: (0, "../traces/secret_traces/crypto/crypto89.champsimtrace.xz")
Heartbeat CPU 0 instructions: 60000001 cycles: 25781213 heartbeat IPC: 1.656 cumulative IPC: 1.795 (Simulation time: 00 hr 02 min 25 sec)
Heartbeat CPU 0 instructions: 70000001 cycles: 31640999 heartbeat IPC: 1.707 cumulative IPC: 1.775 (Simulation time: 00 hr 02 min 55 sec)
*** Reached end of trace: (0, "../traces/secret_traces/crypto/crypto89.champsimtrace.xz")
Heartbeat CPU 0 instructions: 80000001 cycles: 36937893 heartbeat IPC: 1.888 cumulative IPC: 1.794 (Simulation time: 00 hr 03 min 23 sec)
Heartbeat CPU 0 instructions: 90000003 cycles: 40750699 heartbeat IPC: 2.623 cumulative IPC: 1.886 (Simulation time: 00 hr 03 min 46 sec)
Heartbeat CPU 0 instructions: 100000002 cycles: 46608855 heartbeat IPC: 1.707 cumulative IPC: 1.86 (Simulation time: 00 hr 04 min 16 sec)
*** Reached end of trace: (0, "../traces/secret_traces/crypto/crypto89.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000002 cycles: 52647062 heartbeat IPC: 1.656 cumulative IPC: 1.833 (Simulation time: 00 hr 04 min 47 sec)
Heartbeat CPU 0 instructions: 120000001 cycles: 55721259 heartbeat IPC: 3.253 cumulative IPC: 1.922 (Simulation time: 00 hr 05 min 07 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 53756762 cumulative IPC: 1.86 (Simulation time: 00 hr 05 min 27 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 53756762 cumulative IPC: 1.86 (Simulation time: 00 hr 05 min 27 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/crypto/crypto89.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.86 instructions: 100000003 cycles: 53756762
CPU 0 Branch Prediction Accuracy: 93.52% MPKI: 6.941 Average ROB Occupancy at Mispredict: 38.29
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0579
BRANCH_INDIRECT: 4.04
BRANCH_CONDITIONAL: 2.41
BRANCH_DIRECT_CALL: 0.17
BRANCH_INDIRECT_CALL: 0.169
BRANCH_RETURN: 0.0918

LLC TOTAL        ACCESS:     459103 HIT:     226791 MISS:     232312
LLC LOAD         ACCESS:     142550 HIT:      35661 MISS:     106889
LLC RFO          ACCESS:     150885 HIT:      28351 MISS:     122534
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     162087 HIT:     162000 MISS:         87
LLC TRANSLATION  ACCESS:       3581 HIT:        779 MISS:       2802
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 587.3 cycles
cpu0_DTLB TOTAL        ACCESS:   16511049 HIT:   16457804 MISS:      53245
cpu0_DTLB LOAD         ACCESS:   16511049 HIT:   16457804 MISS:      53245
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 20.74 cycles
cpu0_ITLB TOTAL        ACCESS:    1619612 HIT:    1589040 MISS:      30572
cpu0_ITLB LOAD         ACCESS:    1619612 HIT:    1589040 MISS:      30572
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 10.3 cycles
cpu0_L1D TOTAL        ACCESS:   19337448 HIT:   18728049 MISS:     609399
cpu0_L1D LOAD         ACCESS:   12982880 HIT:   12752736 MISS:     230144
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    6346394 HIT:    5971554 MISS:     374840
cpu0_L1D TRANSLATION  ACCESS:       8174 HIT:       3759 MISS:       4415
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 221.8 cycles
cpu0_L1I TOTAL        ACCESS:    1653892 HIT:    1543620 MISS:     110272
cpu0_L1I LOAD         ACCESS:    1653892 HIT:    1543620 MISS:     110272
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 69.72 cycles
cpu0_L2C TOTAL        ACCESS:     551567 HIT:     254519 MISS:     297048
cpu0_L2C LOAD         ACCESS:     215000 HIT:      72450 MISS:     142550
cpu0_L2C RFO          ACCESS:     155493 HIT:       4608 MISS:     150885
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     176810 HIT:     176778 MISS:         32
cpu0_L2C TRANSLATION  ACCESS:       4264 HIT:        683 MISS:       3581
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 480.1 cycles
cpu0_STLB TOTAL        ACCESS:      40804 HIT:      33125 MISS:       7679
cpu0_STLB LOAD         ACCESS:      40804 HIT:      33125 MISS:       7679
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 166.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      97103
  ROW_BUFFER_MISS:     135114
 AVG DBUS CONGESTED CYCLE: 3.983
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      16983
  FULL:     120274
