
---------- Begin Simulation Statistics ----------
final_tick                                77856406749                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 204202                       # Simulator instruction rate (inst/s)
host_mem_usage                                 671536                       # Number of bytes of host memory used
host_op_rate                                   223444                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   489.71                       # Real time elapsed on the host
host_tick_rate                              158984452                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     109423148                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.077856                       # Number of seconds simulated
sim_ticks                                 77856406749                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     109423148                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.167262                       # CPI: cycles per instruction
system.cpu.discardedOps                        459902                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                         6148199                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.856705                       # IPC: instructions per cycle
system.cpu.numCycles                        116726247                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72978378     66.69%     66.69% # Class of committed instruction
system.cpu.op_class_0::IntMult                 567877      0.52%     67.21% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241132      0.22%     67.43% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.43% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154494      0.14%     67.57% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120566      0.11%     67.68% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.68% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44506      0.04%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166276      0.15%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::MemRead               20628136     18.85%     86.73% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14521783     13.27%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109423148                       # Class of committed instruction
system.cpu.tickCycles                       110578048                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    87                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        37677                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         83962                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           23                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            5                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       194042                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          422                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       388976                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            427                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                20399524                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16340763                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80911                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8732009                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8730707                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.985089                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1049829                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                325                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          433623                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             299765                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           133858                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1033                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     35569824                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35569824                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35573123                       # number of overall hits
system.cpu.dcache.overall_hits::total        35573123                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        84630                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          84630                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        84674                       # number of overall misses
system.cpu.dcache.overall_misses::total         84674                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   5746368415                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5746368415                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5746368415                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5746368415                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35654454                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35654454                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35657797                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35657797                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002374                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002374                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002375                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002375                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 67899.898558                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 67899.898558                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 67864.615053                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 67864.615053                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        51928                       # number of writebacks
system.cpu.dcache.writebacks::total             51928                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        24217                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        24217                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        24217                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        24217                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        60413                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        60413                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        60453                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        60453                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4411766114                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4411766114                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4413496979                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4413496979                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001694                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001694                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001695                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001695                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73026.767649                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73026.767649                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73007.079533                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73007.079533                       # average overall mshr miss latency
system.cpu.dcache.replacements                  59941                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21383165                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21383165                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        29320                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         29320                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1108969541                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1108969541                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21412485                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21412485                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001369                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001369                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 37822.972067                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 37822.972067                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         7699                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         7699                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        21621                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        21621                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    929880708                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    929880708                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001010                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001010                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 43008.219231                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 43008.219231                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14186659                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14186659                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        55310                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        55310                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4637398874                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4637398874                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14241969                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14241969                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003884                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003884                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 83843.769192                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 83843.769192                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        16518                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        16518                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        38792                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        38792                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3481885406                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3481885406                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002724                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002724                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 89757.821355                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 89757.821355                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3299                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3299                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           44                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           44                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3343                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3343                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.013162                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.013162                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           40                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           40                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1730865                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1730865                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.011965                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.011965                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 43271.625000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 43271.625000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89006                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89006                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89006                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89006                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89006                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89006                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89006                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89006                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  77856406749                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.253741                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35811588                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             60453                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            592.387276                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            192096                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.253741                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998542                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998542                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           52                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          351                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           67                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           38                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         143403689                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        143403689                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  77856406749                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  77856406749                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  77856406749                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49406177                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           17098839                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions           9762478                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     27627945                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         27627945                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     27627945                       # number of overall hits
system.cpu.icache.overall_hits::total        27627945                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       134486                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         134486                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       134486                       # number of overall misses
system.cpu.icache.overall_misses::total        134486                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   2368086785                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2368086785                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   2368086785                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2368086785                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     27762431                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     27762431                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     27762431                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     27762431                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004844                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004844                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004844                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004844                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 17608.426044                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 17608.426044                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 17608.426044                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 17608.426044                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       134096                       # number of writebacks
system.cpu.icache.writebacks::total            134096                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       134486                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       134486                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       134486                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       134486                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   2188682461                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2188682461                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   2188682461                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2188682461                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004844                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004844                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004844                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004844                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 16274.426044                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 16274.426044                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 16274.426044                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 16274.426044                       # average overall mshr miss latency
system.cpu.icache.replacements                 134096                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     27627945                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        27627945                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       134486                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        134486                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   2368086785                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2368086785                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     27762431                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     27762431                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004844                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004844                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 17608.426044                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 17608.426044                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       134486                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       134486                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   2188682461                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2188682461                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004844                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004844                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 16274.426044                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 16274.426044                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  77856406749                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           389.704315                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            27762431                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            134486                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            206.433614                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             94047                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   389.704315                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.761141                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.761141                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          390                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          384                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.761719                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          55659348                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         55659348                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  77856406749                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  77856406749                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  77856406749                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  77856406749                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  109423148                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       667                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               133972                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                14678                       # number of demand (read+write) hits
system.l2.demand_hits::total                   148650                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              133972                       # number of overall hits
system.l2.overall_hits::.cpu.data               14678                       # number of overall hits
system.l2.overall_hits::total                  148650                       # number of overall hits
system.l2.demand_misses::.cpu.inst                514                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              45775                       # number of demand (read+write) misses
system.l2.demand_misses::total                  46289                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               514                       # number of overall misses
system.l2.overall_misses::.cpu.data             45775                       # number of overall misses
system.l2.overall_misses::total                 46289                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     43012829                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4086915103                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4129927932                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     43012829                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4086915103                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4129927932                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           134486                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            60453                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               194939                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          134486                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           60453                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              194939                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.003822                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.757200                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.237454                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.003822                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.757200                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.237454                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 83682.546693                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 89282.689306                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89220.504483                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 83682.546693                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 89282.689306                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89220.504483                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               37485                       # number of writebacks
system.l2.writebacks::total                     37485                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           514                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         45771                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             46285                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          514                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        45771                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            46285                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     36005783                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3462710718                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3498716501                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     36005783                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3462710718                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3498716501                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.003822                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.757134                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.237433                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.003822                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.757134                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.237433                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 70050.161479                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 75652.940028                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75590.720557                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 70050.161479                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 75652.940028                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75590.720557                       # average overall mshr miss latency
system.l2.replacements                          38101                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        51928                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            51928                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        51928                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        51928                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       134086                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           134086                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       134086                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       134086                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            3                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             3                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.cpu.data           38792                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38792                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   3404261947                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3404261947                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         38792                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             38792                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 87756.804161                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87756.804161                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38792                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38792                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2875441512                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2875441512                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 74124.600742                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74124.600742                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         133972                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             133972                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          514                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              514                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     43012829                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     43012829                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       134486                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         134486                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.003822                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003822                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 83682.546693                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83682.546693                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          514                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          514                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     36005783                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     36005783                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.003822                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003822                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 70050.161479                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70050.161479                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         14678                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             14678                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         6983                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6983                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    682653156                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    682653156                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        21661                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         21661                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.322377                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.322377                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 97759.294859                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97759.294859                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         6979                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         6979                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    587269206                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    587269206                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.322192                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.322192                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 84148.044992                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84148.044992                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  77856406749                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8005.291389                       # Cycle average of tags in use
system.l2.tags.total_refs                      388946                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     46293                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.401832                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     80000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       1.776421                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        33.864025                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7969.650943                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000217                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.004134                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.972858                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.977208                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          371                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3732                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         4060                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1602105                       # Number of tag accesses
system.l2.tags.data_accesses                  1602105                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  77856406749                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     37485.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       514.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     45754.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001604264882                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2099                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2099                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              149458                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              35466                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       46285                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      37485                       # Number of write requests accepted
system.mem_ctrls.readBursts                     46285                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    37485                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     17                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.44                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 46285                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                37485                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   43733                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2529                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         2099                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.042401                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.025571                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    176.848437                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          2098     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7936-8191            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2099                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2099                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.850881                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.835207                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.731403                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              246     11.72%     11.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.05%     11.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1674     79.75%     91.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              176      8.38%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2099                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    1088                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2962240                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2399040                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     38.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     30.81                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   77855696394                       # Total gap between requests
system.mem_ctrls.avgGap                     929398.31                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        32896                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2928256                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2398016                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 422521.425963734451                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 37610983.119736783206                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 30800496.710963357240                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          514                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        45771                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        37485                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     12915920                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1407790472                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1746983962047                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25128.25                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     30757.26                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  46604880.94                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        32896                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2929344                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2962240                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        32896                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        32896                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2399040                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2399040                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          514                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        45771                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          46285                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        37485                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         37485                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       422521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     37624958                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         38047479                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       422521                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       422521                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     30813649                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        30813649                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     30813649                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       422521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     37624958                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        68861128                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                46268                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               37469                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2914                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2825                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2852                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2899                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2857                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2891                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2788                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2912                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2978                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2873                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2902                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2973                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2857                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2925                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2880                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2942                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2357                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2267                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         2326                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         2312                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         2302                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         2378                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         2276                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         2375                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         2442                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         2314                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2353                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         2394                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         2292                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         2390                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         2310                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         2381                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               553181392                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             231340000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1420706392                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                11956.03                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           30706.03                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               25931                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              26230                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            56.05                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           70.00                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        31575                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   169.726176                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   118.828965                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   192.187916                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        14952     47.35%     47.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        11224     35.55%     82.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1747      5.53%     88.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1126      3.57%     92.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          882      2.79%     94.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          587      1.86%     96.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          342      1.08%     97.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          203      0.64%     98.38% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          512      1.62%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        31575                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2961152                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2398016                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               38.033505                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               30.800497                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.54                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.30                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               62.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  77856406749                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       112390740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        59733300                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      163777320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      97055460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6145785360.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  18397981200                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  14403823680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   39380547060                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   505.809974                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  37267983477                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2599740000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  37988683272                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       113061900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        60093825                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      166576200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      98532720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6145785360.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  18974140620                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  13918636800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   39476827425                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   507.046614                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  35997383506                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2599740000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  39259283243                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  77856406749                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               7493                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        37485                       # Transaction distribution
system.membus.trans_dist::CleanEvict              192                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38792                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38792                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          7493                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       130247                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 130247                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      5361280                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 5361280                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             46285                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   46285    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               46285                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  77856406749                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           272259838                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          248559887                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            156147                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        89413                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       134096                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            8629                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            38792                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           38792                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        134486                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        21661                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       403068                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       180847                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                583915                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     17189248                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      7192384                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               24381632                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           38101                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2399040                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           233040                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001974                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.044866                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 232585     99.80%     99.80% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    450      0.19%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      5      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             233040                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  77856406749                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          507603008                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         269106486                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         120969117                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
