# Component constraints for D:\Cypress\Projects\fNIR PSoC BLE\UART_to_BLE_peripheral\fNIR PSoC Peripheral.cydsn\TopDesign\TopDesign.cysch
# Project: D:\Cypress\Projects\fNIR PSoC BLE\UART_to_BLE_peripheral\fNIR PSoC Peripheral.cydsn\fNIR PSoC Peripheral.cyprj
# Date: Wed, 04 Jan 2017 13:24:48 GMT
