<dec f='linux/drivers/gpu/drm/i915/i915_drv.h' l='3917' type='u32 i915_gem_fence_alignment(struct drm_i915_private * dev_priv, u32 size, unsigned int tiling, unsigned int stride)'/>
<def f='linux/drivers/gpu/drm/i915/i915_gem_tiling.c' l='111' ll='131' type='u32 i915_gem_fence_alignment(struct drm_i915_private * i915, u32 size, unsigned int tiling, unsigned int stride)'/>
<use f='linux/drivers/gpu/drm/i915/i915_gem_tiling.c' l='190' u='c' c='i915_vma_fence_prepare'/>
<use f='linux/drivers/gpu/drm/i915/i915_gem_tiling.c' l='295' u='c' c='i915_gem_object_set_tiling'/>
<doc f='linux/drivers/gpu/drm/i915/i915_gem_tiling.c' l='101'>/**
 * i915_gem_fence_alignment - required global GTT alignment for a fence
 * @i915: i915 device
 * @size: object size
 * @tiling: tiling mode
 * @stride: tiling stride
 *
 * Return the required global GTT alignment for a fence (a view of a tiled
 * object), taking into account potential fence register mapping.
 */</doc>
<use f='linux/drivers/gpu/drm/i915/i915_vma.c' l='140' u='c' c='vma_create'/>
