// No carry out full adder module fa_v2

module fa_v2(a,b,ci,s);
	input a,b,ci;
	output s;
	wire w0;
	
	// two xor module instance 
	
	_xor2 _xor0 (.a(a), .b(b), y(w0));
	_xor2 _xor1 (.a(w0), .b(b), y(s));
	
endmodule
