============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.14-s082_1
  Generated on:           Nov 05 2025  12:45:21 pm
  Module:                 top
  Operating conditions:   slow 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-107 ps) Setup Check with Pin drive_cols_reg[0]160/CK->D
          Group: clk
     Startpoint: (F) rst
          Clock: (R) clk
       Endpoint: (F) drive_cols_reg[0]160/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      50                  
       Uncertainty:-      10                  
     Required Time:=     940                  
      Launch Clock:-       0                  
       Input Delay:-    1000                  
         Data Path:-      47                  
             Slack:=    -107                  

Exceptions/Constraints:
  input_delay             1000            constraints_top.sdc_line_5 

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  rst                    (a)     -     F     (arrival)      3 34.1     0     0    1000    (-,-) 
  g13/Y                  -       A->Y  R     INVX20         1  9.9    16    10    1010    (-,-) 
  g11/Y                  -       B->Y  F     NAND2X8        1  4.6    52    36    1047    (-,-) 
  drive_cols_reg[0]160/D <<<     -     F     DFFSHQX4       1    -     -     0    1047    (-,-) 
#-----------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.

