v 4
file "/home/blovatt/Desktop/Senior_Project/FPGA/Simulation/cocotb_sim/" "../../Vivado_Project/logic_top.vhd" "b7910172b9d44b81725543e50d93835173dc5d9f" "20210914181823.914":
  entity logic_top at 1( 0) + 0 on 13;
  architecture logic_top_arc of logic_top at 38( 692) + 0 on 14;
file "/home/blovatt/Desktop/Senior_Project/FPGA/Simulation/cocotb_sim/" "../../Vivado_Project/test_top.vhd" "84b4c74862d83493509a571edff38a63f55647e5" "20210914181821.893":
  entity test_top at 1( 0) + 0 on 11;
  architecture behavioral of test_top at 27( 656) + 0 on 12;
