// Seed: 1260011198
module module_0 (
    output supply0 id_0,
    output supply1 id_1,
    input supply1 id_2,
    input supply0 id_3,
    input wor id_4,
    input wor id_5,
    input wire id_6,
    input supply0 id_7,
    input wire id_8,
    input tri0 id_9,
    output tri0 id_10
);
  always id_0 = id_4 - id_4;
  wire id_12;
  wire id_13;
  wire id_14, id_15;
  wire id_16;
endmodule
module module_1 (
    output tri  id_0,
    output tri0 id_1,
    input  tri  id_2,
    input  wire id_3,
    input  tri  id_4,
    input  wire id_5
);
  wire id_7;
  module_0(
      id_0, id_1, id_5, id_2, id_5, id_3, id_5, id_4, id_2, id_5, id_0
  );
endmodule
