{"Source Block": ["hdl/projects/fmcjesdadc1/a5soc/system_top.v@220:230@HdlIdDef", "  inout             spi_sdio;\n\n  // internal registers\n\n  reg               rx_sysref_m1 = 'd0;\n  reg               rx_sysref_m2 = 'd0;\n  reg               rx_sysref_m3 = 'd0;\n  reg               rx_sysref = 'd0;\n  reg               dma0_wr = 'd0;\n  reg     [ 63:0]   dma0_wdata = 'd0;\n  reg               dma1_wr = 'd0;\n"], "Clone Blocks": [["hdl/projects/usdrx1/a5gt/system_top.v@214:224", "\n  // internal registers\n\n  reg               rx_sysref_m1 = 'd0;\n  reg               rx_sysref_m2 = 'd0;\n  reg               rx_sysref_m3 = 'd0;\n  reg               rx_sysref = 'd0;\n  reg               dma_sync = 'd0;\n  reg               dma_wr = 'd0;\n  reg               adc_dovf;\n  reg     [511:0]   dma_data = 'd0;\n"], ["hdl/projects/fmcjesdadc1/a5gt/system_top.v@156:166", "  inout             spi_sdio;\n\n  // internal registers\n\n  reg               rx_sysref_m1 = 'd0;\n  reg               rx_sysref_m2 = 'd0;\n  reg               rx_sysref_m3 = 'd0;\n  reg               rx_sysref = 'd0;\n  reg     [  3:0]   phy_rst_cnt = 0;\n  reg               phy_rst_reg = 0;\n\n"], ["hdl/projects/fmcjesdadc1/a5gt/system_top.v@155:165", "  output            spi_clk;\n  inout             spi_sdio;\n\n  // internal registers\n\n  reg               rx_sysref_m1 = 'd0;\n  reg               rx_sysref_m2 = 'd0;\n  reg               rx_sysref_m3 = 'd0;\n  reg               rx_sysref = 'd0;\n  reg     [  3:0]   phy_rst_cnt = 0;\n  reg               phy_rst_reg = 0;\n"], ["hdl/projects/fmcjesdadc1/a5soc/system_top.v@224:234", "  reg               rx_sysref_m1 = 'd0;\n  reg               rx_sysref_m2 = 'd0;\n  reg               rx_sysref_m3 = 'd0;\n  reg               rx_sysref = 'd0;\n  reg               dma0_wr = 'd0;\n  reg     [ 63:0]   dma0_wdata = 'd0;\n  reg               dma1_wr = 'd0;\n  reg     [ 63:0]   dma1_wdata = 'd0;\n\n  // internal clocks and resets\n\n"], ["hdl/projects/fmcjesdadc1/a5soc/system_top.v@223:233", "\n  reg               rx_sysref_m1 = 'd0;\n  reg               rx_sysref_m2 = 'd0;\n  reg               rx_sysref_m3 = 'd0;\n  reg               rx_sysref = 'd0;\n  reg               dma0_wr = 'd0;\n  reg     [ 63:0]   dma0_wdata = 'd0;\n  reg               dma1_wr = 'd0;\n  reg     [ 63:0]   dma1_wdata = 'd0;\n\n  // internal clocks and resets\n"], ["hdl/projects/fmcjesdadc1/a5soc/system_top.v@226:236", "  reg               rx_sysref_m3 = 'd0;\n  reg               rx_sysref = 'd0;\n  reg               dma0_wr = 'd0;\n  reg     [ 63:0]   dma0_wdata = 'd0;\n  reg               dma1_wr = 'd0;\n  reg     [ 63:0]   dma1_wdata = 'd0;\n\n  // internal clocks and resets\n\n  wire              sys_resetn;\n  wire              rx_clk;\n"], ["hdl/projects/fmcjesdadc1/a5soc/system_top.v@219:229", "  output            spi_clk;\n  inout             spi_sdio;\n\n  // internal registers\n\n  reg               rx_sysref_m1 = 'd0;\n  reg               rx_sysref_m2 = 'd0;\n  reg               rx_sysref_m3 = 'd0;\n  reg               rx_sysref = 'd0;\n  reg               dma0_wr = 'd0;\n  reg     [ 63:0]   dma0_wdata = 'd0;\n"], ["hdl/projects/fmcjesdadc1/a5soc/system_top.v@225:235", "  reg               rx_sysref_m2 = 'd0;\n  reg               rx_sysref_m3 = 'd0;\n  reg               rx_sysref = 'd0;\n  reg               dma0_wr = 'd0;\n  reg     [ 63:0]   dma0_wdata = 'd0;\n  reg               dma1_wr = 'd0;\n  reg     [ 63:0]   dma1_wdata = 'd0;\n\n  // internal clocks and resets\n\n  wire              sys_resetn;\n"], ["hdl/projects/fmcjesdadc1/a5soc/system_top.v@221:231", "\n  // internal registers\n\n  reg               rx_sysref_m1 = 'd0;\n  reg               rx_sysref_m2 = 'd0;\n  reg               rx_sysref_m3 = 'd0;\n  reg               rx_sysref = 'd0;\n  reg               dma0_wr = 'd0;\n  reg     [ 63:0]   dma0_wdata = 'd0;\n  reg               dma1_wr = 'd0;\n  reg     [ 63:0]   dma1_wdata = 'd0;\n"]], "Diff Content": {"Delete": [[225, "  reg               rx_sysref_m2 = 'd0;\n"]], "Add": []}}