
pacemaker_project.elf:     file format elf32-littlenios2
pacemaker_project.elf
architecture: nios2:r1, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x00800244

Program Header:
    LOAD off    0x00001000 vaddr 0x00800000 paddr 0x00800000 align 2**12
         filesz 0x00000020 memsz 0x00000020 flags r-x
    LOAD off    0x00001020 vaddr 0x00800020 paddr 0x00800020 align 2**12
         filesz 0x0000a878 memsz 0x0000a878 flags r-x
    LOAD off    0x0000b898 vaddr 0x0080a898 paddr 0x0080c0dc align 2**12
         filesz 0x00001844 memsz 0x00001844 flags rw-
    LOAD off    0x0000d920 vaddr 0x0080d920 paddr 0x0080d920 align 2**12
         filesz 0x00000000 memsz 0x00000124 flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000020  00800000  00800000  00001000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000224  00800020  00800020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         0000a28c  00800244  00800244  00001244  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       000003c8  0080a4d0  0080a4d0  0000b4d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       00001844  0080a898  0080c0dc  0000b898  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          00000124  0080d920  0080d920  0000d920  2**2
                  ALLOC, SMALL_DATA
  6 .sdram        00000000  0080da44  0080da44  0000d0dc  2**0
                  CONTENTS
  7 .onchip_mem   00000000  01008000  01008000  0000d0dc  2**0
                  CONTENTS
  8 .comment      00000023  00000000  00000000  0000d0dc  2**0
                  CONTENTS, READONLY
  9 .debug_aranges 00000828  00000000  00000000  0000d100  2**3
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_info   0000c4c1  00000000  00000000  0000d928  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00003f57  00000000  00000000  00019de9  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00005999  00000000  00000000  0001dd40  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_frame  0000117c  00000000  00000000  000236dc  2**2
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00002d13  00000000  00000000  00024858  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_loc    00003f40  00000000  00000000  0002756b  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_alt_sim_info 00000060  00000000  00000000  0002b4ac  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_ranges 00000810  00000000  00000000  0002b510  2**3
                  CONTENTS, READONLY, DEBUGGING
 18 .thread_model 00000003  00000000  00000000  0002dfe1  2**0
                  CONTENTS, READONLY
 19 .cpu          00000003  00000000  00000000  0002dfe4  2**0
                  CONTENTS, READONLY
 20 .qsys         00000001  00000000  00000000  0002dfe7  2**0
                  CONTENTS, READONLY
 21 .simulation_enabled 00000001  00000000  00000000  0002dfe8  2**0
                  CONTENTS, READONLY
 22 .stderr_dev   00000009  00000000  00000000  0002dfe9  2**0
                  CONTENTS, READONLY
 23 .stdin_dev    00000009  00000000  00000000  0002dff2  2**0
                  CONTENTS, READONLY
 24 .stdout_dev   00000009  00000000  00000000  0002dffb  2**0
                  CONTENTS, READONLY
 25 .sopc_system_name 0000000c  00000000  00000000  0002e004  2**0
                  CONTENTS, READONLY
 26 .quartus_project_dir 00000030  00000000  00000000  0002e010  2**0
                  CONTENTS, READONLY
 27 .sopcinfo     000677b7  00000000  00000000  0002e040  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
00800000 l    d  .entry	00000000 .entry
00800020 l    d  .exceptions	00000000 .exceptions
00800244 l    d  .text	00000000 .text
0080a4d0 l    d  .rodata	00000000 .rodata
0080a898 l    d  .rwdata	00000000 .rwdata
0080d920 l    d  .bss	00000000 .bss
0080da44 l    d  .sdram	00000000 .sdram
01008000 l    d  .onchip_mem	00000000 .onchip_mem
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 ../pacemaker_project_bsp//obj/HAL/src/crt0.o
0080028c l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 alt_instruction_exception_entry.c
00000000 l    df *ABS*	00000000 hello_world.c
00000000 l    df *ABS*	00000000 scchart.c
00000000 l    df *ABS*	00000000 adddf3.c
00000000 l    df *ABS*	00000000 gedf2.c
00000000 l    df *ABS*	00000000 ledf2.c
00000000 l    df *ABS*	00000000 subdf3.c
00000000 l    df *ABS*	00000000 floatsidf.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 alt_alarm_start.c
00000000 l    df *ABS*	00000000 alt_load.c
00806660 l     F .text	00000068 alt_load_section
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 alt_sys_init.c
0080696c l     F .text	00000034 alt_dev_reg
0080a898 l     O .rwdata	00001060 jtag_uart
0080b8f8 l     O .rwdata	00000120 lcd
0080ba18 l     O .rwdata	000000c4 uart
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_init.c
00806c94 l     F .text	0000020c altera_avalon_jtag_uart_irq
00806ea0 l     F .text	000000a0 altera_avalon_jtag_uart_timeout
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_ioctl.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_lcd_16207.c
0080c0b0 l     O .rwdata	00000004 colstart
008074d8 l     F .text	000000b8 lcd_write_command
00807590 l     F .text	000000d8 lcd_write_data
00807668 l     F .text	000000d0 lcd_clear_screen
00807738 l     F .text	000001ec lcd_repaint_screen
00807924 l     F .text	000000cc lcd_scroll_up
008079f0 l     F .text	000002ac lcd_handle_escape
00808174 l     F .text	000000ac alt_lcd_16207_timeout
00000000 l    df *ABS*	00000000 altera_avalon_lcd_16207_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_timer_sc.c
008083b4 l     F .text	00000078 alt_avalon_timer_sc_irq
00000000 l    df *ABS*	00000000 altera_avalon_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_uart_init.c
00808664 l     F .text	0000009c altera_avalon_uart_irq
00808700 l     F .text	000000e4 altera_avalon_uart_rxirq
008087e4 l     F .text	00000148 altera_avalon_uart_txirq
00000000 l    df *ABS*	00000000 altera_avalon_uart_read.c
00808980 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 altera_avalon_uart_write.c
00808b98 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_close.c
00808d80 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_dcache_flush_all.c
00000000 l    df *ABS*	00000000 alt_dev.c
00808ed4 l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
00808f00 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_do_ctors.c
00000000 l    df *ABS*	00000000 alt_do_dtors.c
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_icache_flush_all.c
00000000 l    df *ABS*	00000000 alt_iic.c
00000000 l    df *ABS*	00000000 alt_iic_isr_register.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
00809374 l     F .text	000000c4 alt_open_fd
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_open.c
008094b4 l     F .text	0000003c alt_get_errno
008094f0 l     F .text	000000c4 alt_file_locked
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_usleep.c
00000000 l    df *ABS*	00000000 altera_nios2_gen2_irq.c
00000000 l    df *ABS*	00000000 alt_busy_sleep.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 alt_icache_flush.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 ctype_.c
0080a713 l     O .rodata	00000180 _ctype_b
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 impure.c
0080bc84 l     O .rwdata	00000424 impure_data
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
00000000 l    df *ABS*	00000000 alt_exit.c
0080d93c g     O .bss	00000004 alt_instruction_exception_handler
0080674c g     F .text	0000007c alt_main
0080d944 g     O .bss	00000100 alt_irq
0080c0dc g       *ABS*	00000000 __flash_rwdata_start
00805928 g     F .text	000000dc .hidden __gtdf2
0080979c g     F .text	00000024 altera_nios2_gen2_irq_init
00800000 g     F .entry	0000001c __reset
00800020 g       *ABS*	00000000 __flash_exceptions_start
0080d940 g     O .bss	00000004 errno
0080d928 g     O .bss	00000004 alt_argv
008140a8 g       *ABS*	00000000 _gp
0080976c g     F .text	00000030 usleep
00804c68 g     F .text	000001e8 reset
0080bb04 g     O .rwdata	00000180 alt_fd_list
00809918 g     F .text	00000090 alt_find_dev
00809d48 g     F .text	00000148 memcpy
008063f4 g     F .text	000000dc .hidden __floatsidf
00809438 g     F .text	0000007c alt_io_redirect
00805a04 g     F .text	000000f4 .hidden __ltdf2
0080a4d0 g       *ABS*	00000000 __DTOR_END__
00809be4 g     F .text	0000009c alt_exception_cause_generated_bad_addr
00807098 g     F .text	0000021c altera_avalon_jtag_uart_read
0080a3e0 g     F .text	00000064 .hidden __udivsi3
00809b54 g     F .text	00000090 alt_icache_flush
0080c0c4 g     O .rwdata	00000004 alt_max_fd
0080507c g     F .text	000008ac .hidden __adddf3
0080d920 g     O .bss	00000004 deltaCounter
0080c0d4 g     O .rwdata	00000004 _global_impure_ptr
0080da44 g       *ABS*	00000000 __bss_end
00809284 g     F .text	000000f0 alt_iic_isr_register
00806864 g     F .text	00000108 alt_tick
008085b8 g     F .text	000000ac altera_avalon_uart_init
00809238 g     F .text	0000004c alt_ic_irq_enabled
008067c8 g     F .text	0000009c alt_alarm_stop
0080d938 g     O .bss	00000004 alt_irq_active
01008000 g       *ABS*	00000000 __alt_mem_onchip_mem
008000fc g     F .exceptions	000000d4 alt_irq_handler
0080badc g     O .rwdata	00000028 alt_dev_null
00808e8c g     F .text	00000048 alt_dcache_flush_all
0080c0dc g       *ABS*	00000000 __ram_rwdata_end
0080c0bc g     O .rwdata	00000008 alt_dev_list
0080a898 g       *ABS*	00000000 __ram_rodata_end
00805a04 g     F .text	000000f4 .hidden __ledf2
0080a444 g     F .text	00000058 .hidden __umodsi3
0080da44 g       *ABS*	00000000 end
00807c9c g     F .text	000004d8 altera_avalon_lcd_16207_write
00808bd4 g     F .text	000001ac altera_avalon_uart_write
00806bd4 g     F .text	000000c0 altera_avalon_jtag_uart_init
008001d0 g     F .exceptions	00000074 alt_instruction_exception_entry
0080a4d0 g       *ABS*	00000000 __CTOR_LIST__
01000000 g       *ABS*	00000000 __alt_stack_pointer
0080842c g     F .text	0000007c alt_avalon_timer_sc_init
00808508 g     F .text	00000060 altera_avalon_uart_write_fd
008064d0 g     F .text	00000064 .hidden __clzsi2
00808568 g     F .text	00000050 altera_avalon_uart_close_fd
008072b4 g     F .text	00000224 altera_avalon_jtag_uart_write
0080a168 g     F .text	00000180 __call_exitprocs
00800244 g     F .text	0000004c _start
0080d930 g     O .bss	00000004 _alt_tick_rate
0080d934 g     O .bss	00000004 _alt_nticks
008069d8 g     F .text	00000098 alt_sys_init
0080a050 g     F .text	00000118 __register_exitproc
00806f40 g     F .text	00000068 altera_avalon_jtag_uart_close
0080a898 g       *ABS*	00000000 __ram_rwdata_start
0080a4d0 g       *ABS*	00000000 __ram_rodata_start
00806a70 g     F .text	00000060 altera_avalon_jtag_uart_read_fd
00809ab0 g     F .text	000000a4 alt_get_fd
008097c0 g     F .text	00000158 alt_busy_sleep
00809ccc g     F .text	0000007c memcmp
00806b30 g     F .text	00000050 altera_avalon_jtag_uart_close_fd
0080da44 g       *ABS*	00000000 __alt_stack_base
00806b80 g     F .text	00000054 altera_avalon_jtag_uart_ioctl_fd
00804e50 g     F .text	0000022c tick
008099a8 g     F .text	00000108 alt_find_file
00808f3c g     F .text	000000a4 alt_dev_llist_insert
0080d920 g       *ABS*	00000000 __bss_start
00809e90 g     F .text	00000128 memset
008002c8 g     F .text	00000048 main
0080d92c g     O .bss	00000004 alt_envp
00806ad0 g     F .text	00000060 altera_avalon_jtag_uart_write_fd
00808220 g     F .text	00000134 altera_avalon_lcd_16207_init
0080c0c8 g     O .rwdata	00000004 alt_errno
0080a2e8 g     F .text	00000084 .hidden __divsi3
0080a4d0 g       *ABS*	00000000 __CTOR_END__
0080a4d0 g       *ABS*	00000000 __flash_rodata_start
0080a4d0 g       *ABS*	00000000 __DTOR_LIST__
008069a0 g     F .text	00000038 alt_irq_init
00809708 g     F .text	00000064 alt_release_fd
0080a4d0 g     O .rodata	00000100 .hidden __clz_tab
00809c80 g     F .text	00000014 atexit
0080c0d8 g     O .rwdata	00000004 _impure_ptr
0080d924 g     O .bss	00000004 alt_argc
00809040 g     F .text	00000060 _do_dtors
00800020 g       .exceptions	00000000 alt_irq_entry
00808354 g     F .text	00000060 altera_avalon_lcd_16207_write_fd
0080c0b4 g     O .rwdata	00000008 alt_fs_list
00800020 g       *ABS*	00000000 __ram_exceptions_start
008090d4 g     F .text	00000050 alt_ic_isr_register
0080c0dc g       *ABS*	00000000 _edata
008084a8 g     F .text	00000060 altera_avalon_uart_read_fd
0080da44 g       *ABS*	00000000 _end
00800244 g       *ABS*	00000000 __ram_exceptions_end
00806fa8 g     F .text	000000f0 altera_avalon_jtag_uart_ioctl
008091ac g     F .text	0000008c alt_ic_irq_disable
00809c94 g     F .text	00000038 exit
0080a36c g     F .text	00000074 .hidden __modsi3
00800310 g     F .text	00004958 logic
0080c0d0 g     O .rwdata	00000004 __ctype_ptr__
01000000 g       *ABS*	00000000 __alt_data_end
00800020 g     F .exceptions	00000000 alt_exception
00800000 g       *ABS*	00000000 __alt_mem_sdram
0080a612 g     O .rodata	00000101 _ctype_
00800290 g     F .text	00000038 timer_isr_function
0080892c g     F .text	00000054 altera_avalon_uart_close
0080a49c g     F .text	00000034 _exit
00806534 g     F .text	0000012c alt_alarm_start
00809fb8 g     F .text	00000098 strlen
008095b4 g     F .text	00000154 open
00805928 g     F .text	000000dc .hidden __gedf2
008090a0 g     F .text	00000034 alt_icache_flush_all
0080c0cc g     O .rwdata	00000004 alt_priority_mask
00809124 g     F .text	00000088 alt_ic_irq_enable
008089bc g     F .text	000001dc altera_avalon_uart_read
00805af8 g     F .text	000008fc .hidden __subdf3
0080c0a8 g     O .rwdata	00000008 alt_alarm_list
00808fe0 g     F .text	00000060 _do_ctors
00808dbc g     F .text	000000d0 close
008066c8 g     F .text	00000084 alt_load



Disassembly of section .entry:

00800000 <__reset>:
#if NIOS2_ICACHE_SIZE > 0 && defined(ALT_ALLOW_CODE_AT_RESET) && (!defined(ALT_SIM_OPTIMIZE) || defined(NIOS2_ECC_PRESENT))
    /* Assume the instruction cache size is always a power of two. */
#if NIOS2_ICACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_ICACHE_SIZE)
#else
    movui r2, NIOS2_ICACHE_SIZE
  800000:	00840014 	movui	r2,4096
#endif

0:
    initi r2
  800004:	1001483a 	initi	r2
    addi r2, r2, -NIOS2_ICACHE_LINE_SIZE
  800008:	10bff804 	addi	r2,r2,-32
    bgt r2, zero, 0b
  80000c:	00bffd16 	blt	zero,r2,800004 <__alt_mem_onchip_mem+0xff7f8004>
 * Jump to the _start entry point in the .text section if reset code
 * is allowed or if optimizing for RTL simulation.
 */
#if defined(ALT_ALLOW_CODE_AT_RESET) || defined(ALT_SIM_OPTIMIZE)
    /* Jump to the _start entry point in the .text section. */
    movhi r1, %hi(_start)
  800010:	00402034 	movhi	at,128
    ori r1, r1, %lo(_start)
  800014:	08409114 	ori	at,at,580
    jmp r1
  800018:	0800683a 	jmp	at
  80001c:	00000000 	call	0 <__alt_mem_sdram-0x800000>

Disassembly of section .exceptions:

00800020 <alt_exception>:

#else /* ALT_EXCEPTION_STACK disabled */
        /* 
         * Reserve space on normal stack for registers about to be pushed.
         */
        addi  sp, sp, -76
  800020:	deffed04 	addi	sp,sp,-76
         * documentation for details).
         *
         * Leave a gap in the stack frame at 4(sp) for the muldiv handler to
         * store zero into.
         */
        stw   ra,  0(sp)
  800024:	dfc00015 	stw	ra,0(sp)
        stw   r1,   8(sp)
  800028:	d8400215 	stw	at,8(sp)
        stw   r2,  12(sp)
  80002c:	d8800315 	stw	r2,12(sp)
        stw   r3,  16(sp)
  800030:	d8c00415 	stw	r3,16(sp)
        stw   r4,  20(sp)
  800034:	d9000515 	stw	r4,20(sp)
        stw   r5,  24(sp)
  800038:	d9400615 	stw	r5,24(sp)
        stw   r6,  28(sp)
  80003c:	d9800715 	stw	r6,28(sp)
        stw   r7,  32(sp)
  800040:	d9c00815 	stw	r7,32(sp)
        rdctl r5, estatus   /* Read early to avoid usage stall */
  800044:	000b307a 	rdctl	r5,estatus
        stw   r8,  36(sp)
  800048:	da000915 	stw	r8,36(sp)
        stw   r9,  40(sp)
  80004c:	da400a15 	stw	r9,40(sp)
        stw   r10, 44(sp)
  800050:	da800b15 	stw	r10,44(sp)
        stw   r11, 48(sp)
  800054:	dac00c15 	stw	r11,48(sp)
        stw   r12, 52(sp)
  800058:	db000d15 	stw	r12,52(sp)
        stw   r13, 56(sp)
  80005c:	db400e15 	stw	r13,56(sp)
        stw   r14, 60(sp)
  800060:	db800f15 	stw	r14,60(sp)
        stw   r15, 64(sp)
  800064:	dbc01015 	stw	r15,64(sp)
        /*
         * ea-4 contains the address of the instruction being executed
         * when the exception occured. For interrupt exceptions, we will
         * will be re-issue the isntruction. Store it in 72(sp)
         */
        stw   r5,  68(sp)  /* estatus */
  800068:	d9401115 	stw	r5,68(sp)
        addi  r15, ea, -4  /* instruction that caused exception */
  80006c:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
  800070:	dbc01215 	stw	r15,72(sp)
#else
        /*
         * Test to see if the exception was a software exception or caused 
         * by an external interrupt, and vector accordingly.
         */
        rdctl r4, ipending
  800074:	0009313a 	rdctl	r4,ipending
        andi  r2, r5, 1
  800078:	2880004c 	andi	r2,r5,1
        beq   r2, zero, .Lnot_irq
  80007c:	10000326 	beq	r2,zero,80008c <alt_exception+0x6c>
        beq   r4, zero, .Lnot_irq
  800080:	20000226 	beq	r4,zero,80008c <alt_exception+0x6c>
        /*
         * Now that all necessary registers have been preserved, call 
         * alt_irq_handler() to process the interrupts.
         */

        call alt_irq_handler
  800084:	08000fc0 	call	8000fc <alt_irq_handler>

        .section .exceptions.irqreturn, "xa"

        br    .Lexception_exit
  800088:	00000706 	br	8000a8 <alt_exception+0x88>
         * upon completion, so we write ea (address of instruction *after*
         * the one where the exception occured) into 72(sp). The actual
         * instruction that caused the exception is written in r2, which these
         * handlers will utilize.
         */
        stw ea, 72(sp) /* EA is PC+4 so will skip over instruction causing exception */
  80008c:	df401215 	stw	ea,72(sp)
.Lunknown_16bit:
        addi.n r4, r4, 2 /* Need PC+2 to skip over instruction causing exception */
        stw r4, 72(sp)

#else /* CDX is not Enabled and all instructions are 32bits */
        ldw r2, -4(ea) /* Instruction value that caused exception */
  800090:	e8bfff17 	ldw	r2,-4(ea)
         * debugger is present) or go into an infinite loop since the
         * handling behavior is undefined; in that case we will not return here.
         */

        /* Load exception-causing address as first argument (r4) */
        addi   r4, ea, -4
  800094:	e93fff04 	addi	r4,ea,-4

        /* Call the instruction-exception entry */
        call   alt_instruction_exception_entry
  800098:	08001d00 	call	8001d0 <alt_instruction_exception_entry>
         * instruction
         *
         * Return code was 0: Skip. The instruction after the exception is
         * already stored in 72(sp).
         */
        bne   r2, r0, .Lexception_exit
  80009c:	1000021e 	bne	r2,zero,8000a8 <alt_exception+0x88>

        /*
         * Otherwise, modify 72(sp) to re-issue the instruction that caused the
         * exception.
         */
        addi  r15, ea, -4  /* instruction that caused exception */
  8000a0:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
  8000a4:	dbc01215 	stw	r15,72(sp)
        /* 
         * Restore the saved registers, so that all general purpose registers 
         * have been restored to their state at the time the interrupt occured.
         */

        ldw   r5,  68(sp)
  8000a8:	d9401117 	ldw	r5,68(sp)
        ldw   ea,  72(sp)  /* This becomes the PC once eret is executed */
  8000ac:	df401217 	ldw	ea,72(sp)
        ldw   ra,   0(sp)
  8000b0:	dfc00017 	ldw	ra,0(sp)

        wrctl estatus, r5
  8000b4:	2801707a 	wrctl	estatus,r5

        ldw   r1,   8(sp)
  8000b8:	d8400217 	ldw	at,8(sp)
        ldw   r2,  12(sp)
  8000bc:	d8800317 	ldw	r2,12(sp)
        ldw   r3,  16(sp)
  8000c0:	d8c00417 	ldw	r3,16(sp)
        ldw   r4,  20(sp)
  8000c4:	d9000517 	ldw	r4,20(sp)
        ldw   r5,  24(sp)
  8000c8:	d9400617 	ldw	r5,24(sp)
        ldw   r6,  28(sp)
  8000cc:	d9800717 	ldw	r6,28(sp)
        ldw   r7,  32(sp)
  8000d0:	d9c00817 	ldw	r7,32(sp)

#if defined(ALT_EXCEPTION_STACK) && defined(ALT_STACK_CHECK)
        ldw   et, %gprel(alt_exception_old_stack_limit)(gp)
#endif

        ldw   r8,  36(sp)
  8000d4:	da000917 	ldw	r8,36(sp)
        ldw   r9,  40(sp)
  8000d8:	da400a17 	ldw	r9,40(sp)
        ldw   r10, 44(sp)
  8000dc:	da800b17 	ldw	r10,44(sp)
        ldw   r11, 48(sp)
  8000e0:	dac00c17 	ldw	r11,48(sp)
        ldw   r12, 52(sp)
  8000e4:	db000d17 	ldw	r12,52(sp)
        ldw   r13, 56(sp)
  8000e8:	db400e17 	ldw	r13,56(sp)
        ldw   r14, 60(sp)
  8000ec:	db800f17 	ldw	r14,60(sp)
        ldw   r15, 64(sp)
  8000f0:	dbc01017 	ldw	r15,64(sp)
        stw   et, %gprel(alt_stack_limit_value)(gp)
        stw   zero, %gprel(alt_exception_old_stack_limit)(gp)
#endif /* ALT_STACK_CHECK */
        ldw   sp,  76(sp)
#else /* ALT_EXCEPTION_STACK disabled */
        addi  sp, sp, 76
  8000f4:	dec01304 	addi	sp,sp,76

        /*
         * Return to the interrupted instruction.
         */

        eret
  8000f8:	ef80083a 	eret

008000fc <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
  8000fc:	defff904 	addi	sp,sp,-28
  800100:	dfc00615 	stw	ra,24(sp)
  800104:	df000515 	stw	fp,20(sp)
  800108:	df000504 	addi	fp,sp,20
  
  /*
   * Notify the operating system that we are at interrupt level.
   */ 
  
  ALT_OS_INT_ENTER();
  80010c:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
  800110:	0005313a 	rdctl	r2,ipending
  800114:	e0bffe15 	stw	r2,-8(fp)

  return active;
  800118:	e0bffe17 	ldw	r2,-8(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
  80011c:	e0bffb15 	stw	r2,-20(fp)

  do
  {
    i = 0;
  800120:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
  800124:	00800044 	movi	r2,1
  800128:	e0bffc15 	stw	r2,-16(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
  80012c:	e0fffb17 	ldw	r3,-20(fp)
  800130:	e0bffc17 	ldw	r2,-16(fp)
  800134:	1884703a 	and	r2,r3,r2
  800138:	10001426 	beq	r2,zero,80018c <alt_irq_handler+0x90>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
  80013c:	00802074 	movhi	r2,129
  800140:	10b65104 	addi	r2,r2,-9916
  800144:	e0fffd17 	ldw	r3,-12(fp)
  800148:	180690fa 	slli	r3,r3,3
  80014c:	10c5883a 	add	r2,r2,r3
  800150:	10c00017 	ldw	r3,0(r2)
  800154:	00802074 	movhi	r2,129
  800158:	10b65104 	addi	r2,r2,-9916
  80015c:	e13ffd17 	ldw	r4,-12(fp)
  800160:	200890fa 	slli	r4,r4,3
  800164:	1105883a 	add	r2,r2,r4
  800168:	10800104 	addi	r2,r2,4
  80016c:	10800017 	ldw	r2,0(r2)
  800170:	1009883a 	mov	r4,r2
  800174:	183ee83a 	callr	r3
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
  800178:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
  80017c:	0005313a 	rdctl	r2,ipending
  800180:	e0bfff15 	stw	r2,-4(fp)

  return active;
  800184:	e0bfff17 	ldw	r2,-4(fp)
  800188:	00000706 	br	8001a8 <alt_irq_handler+0xac>
      }
      mask <<= 1;
  80018c:	e0bffc17 	ldw	r2,-16(fp)
  800190:	1085883a 	add	r2,r2,r2
  800194:	e0bffc15 	stw	r2,-16(fp)
      i++;
  800198:	e0bffd17 	ldw	r2,-12(fp)
  80019c:	10800044 	addi	r2,r2,1
  8001a0:	e0bffd15 	stw	r2,-12(fp)

    } while (1);
  8001a4:	003fe106 	br	80012c <__alt_mem_onchip_mem+0xff7f812c>

    active = alt_irq_pending ();
  8001a8:	e0bffb15 	stw	r2,-20(fp)
    
  } while (active);
  8001ac:	e0bffb17 	ldw	r2,-20(fp)
  8001b0:	103fdb1e 	bne	r2,zero,800120 <__alt_mem_onchip_mem+0xff7f8120>

  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
  8001b4:	0001883a 	nop
}
  8001b8:	0001883a 	nop
  8001bc:	e037883a 	mov	sp,fp
  8001c0:	dfc00117 	ldw	ra,4(sp)
  8001c4:	df000017 	ldw	fp,0(sp)
  8001c8:	dec00204 	addi	sp,sp,8
  8001cc:	f800283a 	ret

008001d0 <alt_instruction_exception_entry>:
 * that handler if it has been registered. Absent a handler, it will
 * break break or hang as discussed below.
 */
int 
alt_instruction_exception_entry (alt_u32 exception_pc)
{
  8001d0:	defffb04 	addi	sp,sp,-20
  8001d4:	dfc00415 	stw	ra,16(sp)
  8001d8:	df000315 	stw	fp,12(sp)
  8001dc:	df000304 	addi	fp,sp,12
  8001e0:	e13fff15 	stw	r4,-4(fp)
 * NIOS2_EXCEPTION_CAUSE_NOT_PRESENT. Your handling routine should
 * check the validity of the cause argument before proceeding.
 */
#ifdef NIOS2_HAS_EXTRA_EXCEPTION_INFO
  /* Get exception cause & "badaddr" */
  NIOS2_READ_EXCEPTION(cause);
  8001e4:	000531fa 	rdctl	r2,exception
  8001e8:	e0bffd15 	stw	r2,-12(fp)
  cause = ( (cause & NIOS2_EXCEPTION_REG_CAUSE_MASK) >>
  8001ec:	e0bffd17 	ldw	r2,-12(fp)
  8001f0:	10801f0c 	andi	r2,r2,124
  8001f4:	1004d0ba 	srli	r2,r2,2
  8001f8:	e0bffd15 	stw	r2,-12(fp)
              NIOS2_EXCEPTION_REG_CAUSE_OFST );

  NIOS2_READ_BADADDR(badaddr);
  8001fc:	0005333a 	rdctl	r2,badaddr
  800200:	e0bffe15 	stw	r2,-8(fp)
#else
  cause = NIOS2_EXCEPTION_CAUSE_NOT_PRESENT;
  badaddr = 0;
#endif /* NIOS2_HAS_EXTRA_EXCEPTION_INFO */

  if(alt_instruction_exception_handler) {
  800204:	d0a62517 	ldw	r2,-26476(gp)
  800208:	10000726 	beq	r2,zero,800228 <alt_instruction_exception_entry+0x58>
     * Call handler. Its return value indicates whether the exception-causing
     * instruction should be re-issued. The code that called us,
     * alt_eceptions_entry.S, will look at this value and adjust the ea
     * register as necessary
     */
    return alt_instruction_exception_handler(cause, exception_pc, badaddr);
  80020c:	d0a62517 	ldw	r2,-26476(gp)
  800210:	e0fffd17 	ldw	r3,-12(fp)
  800214:	e1bffe17 	ldw	r6,-8(fp)
  800218:	e17fff17 	ldw	r5,-4(fp)
  80021c:	1809883a 	mov	r4,r3
  800220:	103ee83a 	callr	r2
  800224:	00000206 	br	800230 <alt_instruction_exception_entry+0x60>
   *    (a peripheral which negates its interrupt output before its
   *    interrupt handler has been executed will cause spurious interrupts)
   */
  else {
#ifdef NIOS2_HAS_DEBUG_STUB
    NIOS2_BREAK();
  800228:	003da03a 	break	0
      ;
#endif /* NIOS2_HAS_DEBUG_STUB */
  }

  /* We should not get here. Remove compiler warning. */
  return NIOS2_EXCEPTION_RETURN_REISSUE_INST;
  80022c:	0005883a 	mov	r2,zero
}
  800230:	e037883a 	mov	sp,fp
  800234:	dfc00117 	ldw	ra,4(sp)
  800238:	df000017 	ldw	fp,0(sp)
  80023c:	dec00204 	addi	sp,sp,8
  800240:	f800283a 	ret

Disassembly of section .text:

00800244 <_start>:

    /* Assume the data cache size is always a power of two. */
#if NIOS2_DCACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_DCACHE_SIZE)
#else
    movui r2, NIOS2_DCACHE_SIZE
  800244:	00820014 	movui	r2,2048
#endif

0:
    initd 0(r2)
  800248:	10000033 	initd	0(r2)
#ifdef NIOS2_ECC_PRESENT
    addi r2, r2, -4
#else
    addi r2, r2, -NIOS2_DCACHE_LINE_SIZE
  80024c:	10bff804 	addi	r2,r2,-32
#endif
    bgt r2, zero, 0b
  800250:	00bffd16 	blt	zero,r2,800248 <__alt_mem_onchip_mem+0xff7f8248>

    /*
     * Now that the caches are initialized, set up the stack pointer and global pointer.
     * The values provided by the linker are assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
  800254:	06c04034 	movhi	sp,256
    ori sp, sp, %lo(__alt_stack_pointer)
  800258:	dec00014 	ori	sp,sp,0
    movhi gp, %hi(_gp)
  80025c:	06802074 	movhi	gp,129
    ori gp, gp, %lo(_gp)
  800260:	d6902a14 	ori	gp,gp,16552
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
  800264:	00802034 	movhi	r2,128
    ori r2, r2, %lo(__bss_start)
  800268:	10b64814 	ori	r2,r2,55584

    movhi r3, %hi(__bss_end)
  80026c:	00c02034 	movhi	r3,128
    ori r3, r3, %lo(__bss_end)
  800270:	18f69114 	ori	r3,r3,55876

    beq r2, r3, 1f
  800274:	10c00326 	beq	r2,r3,800284 <_start+0x40>

0:
    stw zero, (r2)
  800278:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
  80027c:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
  800280:	10fffd36 	bltu	r2,r3,800278 <__alt_mem_onchip_mem+0xff7f8278>
     * section aren't defined until alt_load() has been called).
     */
    mov   et, zero
#endif

    call alt_load
  800284:	08066c80 	call	8066c8 <alt_load>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
  800288:	080674c0 	call	80674c <alt_main>

0080028c <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
  80028c:	003fff06 	br	80028c <__alt_mem_onchip_mem+0xff7f828c>

00800290 <timer_isr_function>:
int deltaCounter = 0;



// Timer ISR
alt_u32 timer_isr_function(void* context) {
  800290:	defffd04 	addi	sp,sp,-12
  800294:	df000215 	stw	fp,8(sp)
  800298:	df000204 	addi	fp,sp,8
  80029c:	e13fff15 	stw	r4,-4(fp)
	int* timeCount = (int*) context;
  8002a0:	e0bfff17 	ldw	r2,-4(fp)
  8002a4:	e0bffe15 	stw	r2,-8(fp)

	// deltaT update with the time since last timer interrupt
	deltaCounter +=100;
  8002a8:	d0a61e17 	ldw	r2,-26504(gp)
  8002ac:	10801904 	addi	r2,r2,100
  8002b0:	d0a61e15 	stw	r2,-26504(gp)

	return 1; // Set the timer to trigger every 500ms
  8002b4:	00800044 	movi	r2,1
}
  8002b8:	e037883a 	mov	sp,fp
  8002bc:	df000017 	ldw	fp,0(sp)
  8002c0:	dec00104 	addi	sp,sp,4
  8002c4:	f800283a 	ret

008002c8 <main>:


int main(){
  8002c8:	deffa404 	addi	sp,sp,-368
  8002cc:	dfc05b15 	stw	ra,364(sp)
  8002d0:	df005a15 	stw	fp,360(sp)
  8002d4:	df005a04 	addi	fp,sp,360

	//create the struct
	TickData model;

	//call reset function
		reset(&model);
  8002d8:	e0bfa704 	addi	r2,fp,-356
  8002dc:	1009883a 	mov	r4,r2
  8002e0:	0804c680 	call	804c68 <reset>

	// TIMER
	alt_alarm timer;
	int timeCountMain = 0;
  8002e4:	e03fff15 	stw	zero,-4(fp)
	void* timerContext = (void*) &timeCountMain;
  8002e8:	e0bfff04 	addi	r2,fp,-4
  8002ec:	e0bfa615 	stw	r2,-360(fp)
	//start the timer, with timeout of 100 milli-seconds
	alt_alarm_start(&timer, 1, timer_isr_function, timerContext);
  8002f0:	e0bff904 	addi	r2,fp,-28
  8002f4:	e1ffa617 	ldw	r7,-360(fp)
  8002f8:	01802034 	movhi	r6,128
  8002fc:	3180a404 	addi	r6,r6,656
  800300:	01400044 	movi	r5,1
  800304:	1009883a 	mov	r4,r2
  800308:	08065340 	call	806534 <alt_alarm_start>





	while (1);
  80030c:	003fff06 	br	80030c <__alt_mem_onchip_mem+0xff7f830c>

00800310 <logic>:
#include "timing.h"
#include <stdio.h>

#include "scchart.h"

void logic(TickData* d) {
  800310:	defffa04 	addi	sp,sp,-24
  800314:	dfc00515 	stw	ra,20(sp)
  800318:	df000415 	stw	fp,16(sp)
  80031c:	dc800315 	stw	r18,12(sp)
  800320:	dc400215 	stw	r17,8(sp)
  800324:	dc000115 	stw	r16,4(sp)
  800328:	df000404 	addi	fp,sp,16
  80032c:	e13ffc15 	stw	r4,-16(fp)
  d->AP = 0;
  800330:	e0bffc17 	ldw	r2,-16(fp)
  800334:	10001785 	stb	zero,94(r2)
  d->VP = 0;
  800338:	e0bffc17 	ldw	r2,-16(fp)
  80033c:	100017c5 	stb	zero,95(r2)
  d->V_event = 0;
  800340:	e0bffc17 	ldw	r2,-16(fp)
  800344:	10001805 	stb	zero,96(r2)
  d->VR = 0;
  800348:	e0bffc17 	ldw	r2,-16(fp)
  80034c:	10001845 	stb	zero,97(r2)
  d->A_event = 0;
  800350:	e0bffc17 	ldw	r2,-16(fp)
  800354:	10001885 	stb	zero,98(r2)
  d->AR = 0;
  800358:	e0bffc17 	ldw	r2,-16(fp)
  80035c:	100018c5 	stb	zero,99(r2)
  d->_g170 = d->_pg139;
  800360:	e0bffc17 	ldw	r2,-16(fp)
  800364:	10c04a43 	ldbu	r3,297(r2)
  800368:	e0bffc17 	ldw	r2,-16(fp)
  80036c:	10c03845 	stb	r3,225(r2)
  if (d->_g170) {
  800370:	e0bffc17 	ldw	r2,-16(fp)
  800374:	10803843 	ldbu	r2,225(r2)
  800378:	10803fcc 	andi	r2,r2,255
  80037c:	1080201c 	xori	r2,r2,128
  800380:	10bfe004 	addi	r2,r2,-128
  800384:	10001226 	beq	r2,zero,8003d0 <logic+0xc0>
    d->_region2_VRP_timer_t += d->deltaT;
  800388:	e13ffc17 	ldw	r4,-16(fp)
  80038c:	20800b17 	ldw	r2,44(r4)
  800390:	20c00c17 	ldw	r3,48(r4)
  800394:	e1bffc17 	ldw	r6,-16(fp)
  800398:	31001317 	ldw	r4,76(r6)
  80039c:	31401417 	ldw	r5,80(r6)
  8003a0:	200d883a 	mov	r6,r4
  8003a4:	280f883a 	mov	r7,r5
  8003a8:	1009883a 	mov	r4,r2
  8003ac:	180b883a 	mov	r5,r3
  8003b0:	080507c0 	call	80507c <__adddf3>
  8003b4:	1009883a 	mov	r4,r2
  8003b8:	180b883a 	mov	r5,r3
  8003bc:	2005883a 	mov	r2,r4
  8003c0:	2807883a 	mov	r3,r5
  8003c4:	e13ffc17 	ldw	r4,-16(fp)
  8003c8:	20800b15 	stw	r2,44(r4)
  8003cc:	20c00c15 	stw	r3,48(r4)
  }
  d->_pre_VP = d->_reg_VP;
  8003d0:	e0bffc17 	ldw	r2,-16(fp)
  8003d4:	10c01903 	ldbu	r3,100(r2)
  8003d8:	e0bffc17 	ldw	r2,-16(fp)
  8003dc:	10c01945 	stb	r3,101(r2)
  d->_g55 = d->_pg64_e1;
  8003e0:	e0bffc17 	ldw	r2,-16(fp)
  8003e4:	10c04a83 	ldbu	r3,298(r2)
  8003e8:	e0bffc17 	ldw	r2,-16(fp)
  8003ec:	10c02645 	stb	r3,153(r2)
  d->_cg55 = d->VS || d->_pre_VP;
  8003f0:	e0bffc17 	ldw	r2,-16(fp)
  8003f4:	10801743 	ldbu	r2,93(r2)
  8003f8:	10803fcc 	andi	r2,r2,255
  8003fc:	1080201c 	xori	r2,r2,128
  800400:	10bfe004 	addi	r2,r2,-128
  800404:	1000061e 	bne	r2,zero,800420 <logic+0x110>
  800408:	e0bffc17 	ldw	r2,-16(fp)
  80040c:	10801943 	ldbu	r2,101(r2)
  800410:	10803fcc 	andi	r2,r2,255
  800414:	1080201c 	xori	r2,r2,128
  800418:	10bfe004 	addi	r2,r2,-128
  80041c:	10000226 	beq	r2,zero,800428 <logic+0x118>
  800420:	00800044 	movi	r2,1
  800424:	00000106 	br	80042c <logic+0x11c>
  800428:	0005883a 	mov	r2,zero
  80042c:	1007883a 	mov	r3,r2
  800430:	e0bffc17 	ldw	r2,-16(fp)
  800434:	10c03e05 	stb	r3,248(r2)
  d->_g56 = d->_g55 && d->_cg55;
  800438:	e0bffc17 	ldw	r2,-16(fp)
  80043c:	10802643 	ldbu	r2,153(r2)
  800440:	10803fcc 	andi	r2,r2,255
  800444:	1080201c 	xori	r2,r2,128
  800448:	10bfe004 	addi	r2,r2,-128
  80044c:	10000826 	beq	r2,zero,800470 <logic+0x160>
  800450:	e0bffc17 	ldw	r2,-16(fp)
  800454:	10803e03 	ldbu	r2,248(r2)
  800458:	10803fcc 	andi	r2,r2,255
  80045c:	1080201c 	xori	r2,r2,128
  800460:	10bfe004 	addi	r2,r2,-128
  800464:	10000226 	beq	r2,zero,800470 <logic+0x160>
  800468:	00800044 	movi	r2,1
  80046c:	00000106 	br	800474 <logic+0x164>
  800470:	0005883a 	mov	r2,zero
  800474:	1007883a 	mov	r3,r2
  800478:	e0bffc17 	ldw	r2,-16(fp)
  80047c:	10c02685 	stb	r3,154(r2)
  if (d->_g56) {
  800480:	e0bffc17 	ldw	r2,-16(fp)
  800484:	10802683 	ldbu	r2,154(r2)
  800488:	10803fcc 	andi	r2,r2,255
  80048c:	1080201c 	xori	r2,r2,128
  800490:	10bfe004 	addi	r2,r2,-128
  800494:	10000926 	beq	r2,zero,8004bc <logic+0x1ac>
    d->_region2_VRP_timer_t = 0;
  800498:	e0bffc17 	ldw	r2,-16(fp)
  80049c:	10000b15 	stw	zero,44(r2)
  8004a0:	10000c15 	stw	zero,48(r2)
    d->V_event |= 1;
  8004a4:	e0bffc17 	ldw	r2,-16(fp)
  8004a8:	10801803 	ldbu	r2,96(r2)
  8004ac:	10800054 	ori	r2,r2,1
  8004b0:	1007883a 	mov	r3,r2
  8004b4:	e0bffc17 	ldw	r2,-16(fp)
  8004b8:	10c01805 	stb	r3,96(r2)
  }
  d->_g17 = d->_pg8;
  8004bc:	e0bffc17 	ldw	r2,-16(fp)
  8004c0:	10c04ac3 	ldbu	r3,299(r2)
  8004c4:	e0bffc17 	ldw	r2,-16(fp)
  8004c8:	10c01f85 	stb	r3,126(r2)
  d->_cg17 = d->V_event;
  8004cc:	e0bffc17 	ldw	r2,-16(fp)
  8004d0:	10c01803 	ldbu	r3,96(r2)
  8004d4:	e0bffc17 	ldw	r2,-16(fp)
  8004d8:	10c03ac5 	stb	r3,235(r2)
  d->_g18 = d->_g17 && d->_cg17;
  8004dc:	e0bffc17 	ldw	r2,-16(fp)
  8004e0:	10801f83 	ldbu	r2,126(r2)
  8004e4:	10803fcc 	andi	r2,r2,255
  8004e8:	1080201c 	xori	r2,r2,128
  8004ec:	10bfe004 	addi	r2,r2,-128
  8004f0:	10000826 	beq	r2,zero,800514 <logic+0x204>
  8004f4:	e0bffc17 	ldw	r2,-16(fp)
  8004f8:	10803ac3 	ldbu	r2,235(r2)
  8004fc:	10803fcc 	andi	r2,r2,255
  800500:	1080201c 	xori	r2,r2,128
  800504:	10bfe004 	addi	r2,r2,-128
  800508:	10000226 	beq	r2,zero,800514 <logic+0x204>
  80050c:	00800044 	movi	r2,1
  800510:	00000106 	br	800518 <logic+0x208>
  800514:	0005883a 	mov	r2,zero
  800518:	1007883a 	mov	r3,r2
  80051c:	e0bffc17 	ldw	r2,-16(fp)
  800520:	10c01fc5 	stb	r3,127(r2)
  if (d->_g18) {
  800524:	e0bffc17 	ldw	r2,-16(fp)
  800528:	10801fc3 	ldbu	r2,127(r2)
  80052c:	10803fcc 	andi	r2,r2,255
  800530:	1080201c 	xori	r2,r2,128
  800534:	10bfe004 	addi	r2,r2,-128
  800538:	10000326 	beq	r2,zero,800548 <logic+0x238>
    d->_Pacemaker_local__Atrig = 1;
  80053c:	e0bffc17 	ldw	r2,-16(fp)
  800540:	00c00044 	movi	r3,1
  800544:	10c01a05 	stb	r3,104(r2)
  }
  d->_g182 = d->_pg150;
  800548:	e0bffc17 	ldw	r2,-16(fp)
  80054c:	10c04b03 	ldbu	r3,300(r2)
  800550:	e0bffc17 	ldw	r2,-16(fp)
  800554:	10c03885 	stb	r3,226(r2)
  if (d->_g182) {
  800558:	e0bffc17 	ldw	r2,-16(fp)
  80055c:	10803883 	ldbu	r2,226(r2)
  800560:	10803fcc 	andi	r2,r2,255
  800564:	1080201c 	xori	r2,r2,128
  800568:	10bfe004 	addi	r2,r2,-128
  80056c:	10001226 	beq	r2,zero,8005b8 <logic+0x2a8>
    d->_region5_URI_timer_t += d->deltaT;
  800570:	e13ffc17 	ldw	r4,-16(fp)
  800574:	20801117 	ldw	r2,68(r4)
  800578:	20c01217 	ldw	r3,72(r4)
  80057c:	e1bffc17 	ldw	r6,-16(fp)
  800580:	31001317 	ldw	r4,76(r6)
  800584:	31401417 	ldw	r5,80(r6)
  800588:	200d883a 	mov	r6,r4
  80058c:	280f883a 	mov	r7,r5
  800590:	1009883a 	mov	r4,r2
  800594:	180b883a 	mov	r5,r3
  800598:	080507c0 	call	80507c <__adddf3>
  80059c:	1009883a 	mov	r4,r2
  8005a0:	180b883a 	mov	r5,r3
  8005a4:	2005883a 	mov	r2,r4
  8005a8:	2807883a 	mov	r3,r5
  8005ac:	e13ffc17 	ldw	r4,-16(fp)
  8005b0:	20801115 	stw	r2,68(r4)
  8005b4:	20c01215 	stw	r3,72(r4)
  }
  d->_g131 = d->_pg117;
  8005b8:	e0bffc17 	ldw	r2,-16(fp)
  8005bc:	10c04b43 	ldbu	r3,301(r2)
  8005c0:	e0bffc17 	ldw	r2,-16(fp)
  8005c4:	10c033c5 	stb	r3,207(r2)
  d->_cg131 = d->V_event;
  8005c8:	e0bffc17 	ldw	r2,-16(fp)
  8005cc:	10c01803 	ldbu	r3,96(r2)
  8005d0:	e0bffc17 	ldw	r2,-16(fp)
  8005d4:	10c04485 	stb	r3,274(r2)
  d->_g132 = d->_g131 && d->_cg131;
  8005d8:	e0bffc17 	ldw	r2,-16(fp)
  8005dc:	108033c3 	ldbu	r2,207(r2)
  8005e0:	10803fcc 	andi	r2,r2,255
  8005e4:	1080201c 	xori	r2,r2,128
  8005e8:	10bfe004 	addi	r2,r2,-128
  8005ec:	10000826 	beq	r2,zero,800610 <logic+0x300>
  8005f0:	e0bffc17 	ldw	r2,-16(fp)
  8005f4:	10804483 	ldbu	r2,274(r2)
  8005f8:	10803fcc 	andi	r2,r2,255
  8005fc:	1080201c 	xori	r2,r2,128
  800600:	10bfe004 	addi	r2,r2,-128
  800604:	10000226 	beq	r2,zero,800610 <logic+0x300>
  800608:	00800044 	movi	r2,1
  80060c:	00000106 	br	800614 <logic+0x304>
  800610:	0005883a 	mov	r2,zero
  800614:	1007883a 	mov	r3,r2
  800618:	e0bffc17 	ldw	r2,-16(fp)
  80061c:	10c03405 	stb	r3,208(r2)
  if (d->_g132) {
  800620:	e0bffc17 	ldw	r2,-16(fp)
  800624:	10803403 	ldbu	r2,208(r2)
  800628:	10803fcc 	andi	r2,r2,255
  80062c:	1080201c 	xori	r2,r2,128
  800630:	10bfe004 	addi	r2,r2,-128
  800634:	10000626 	beq	r2,zero,800650 <logic+0x340>
    d->_region5_URI_timer_t = 0;
  800638:	e0bffc17 	ldw	r2,-16(fp)
  80063c:	10001115 	stw	zero,68(r2)
  800640:	10001215 	stw	zero,72(r2)
    d->inside_URI = 1;
  800644:	e0bffc17 	ldw	r2,-16(fp)
  800648:	00c00044 	movi	r3,1
  80064c:	10c00005 	stb	r3,0(r2)
  }
  d->_g143 = d->_pg152;
  800650:	e0bffc17 	ldw	r2,-16(fp)
  800654:	10c04b83 	ldbu	r3,302(r2)
  800658:	e0bffc17 	ldw	r2,-16(fp)
  80065c:	10c035c5 	stb	r3,215(r2)
  d->_g137 = d->_pg131;
  800660:	e0bffc17 	ldw	r2,-16(fp)
  800664:	10c04bc3 	ldbu	r3,303(r2)
  800668:	e0bffc17 	ldw	r2,-16(fp)
  80066c:	10c03485 	stb	r3,210(r2)
  d->_g140_e1 = !(d->_g143 || d->_g137);
  800670:	e0bffc17 	ldw	r2,-16(fp)
  800674:	108035c3 	ldbu	r2,215(r2)
  800678:	10803fcc 	andi	r2,r2,255
  80067c:	1080201c 	xori	r2,r2,128
  800680:	10bfe004 	addi	r2,r2,-128
  800684:	1000081e 	bne	r2,zero,8006a8 <logic+0x398>
  800688:	e0bffc17 	ldw	r2,-16(fp)
  80068c:	10803483 	ldbu	r2,210(r2)
  800690:	10803fcc 	andi	r2,r2,255
  800694:	1080201c 	xori	r2,r2,128
  800698:	10bfe004 	addi	r2,r2,-128
  80069c:	1000021e 	bne	r2,zero,8006a8 <logic+0x398>
  8006a0:	00800044 	movi	r2,1
  8006a4:	00000106 	br	8006ac <logic+0x39c>
  8006a8:	0005883a 	mov	r2,zero
  8006ac:	1007883a 	mov	r3,r2
  8006b0:	e0bffc17 	ldw	r2,-16(fp)
  8006b4:	10c04985 	stb	r3,294(r2)
  d->_g147 = d->_pg153;
  8006b8:	e0bffc17 	ldw	r2,-16(fp)
  8006bc:	10c04c03 	ldbu	r3,304(r2)
  8006c0:	e0bffc17 	ldw	r2,-16(fp)
  8006c4:	10c03645 	stb	r3,217(r2)
  d->_cg147 = d->V_event;
  8006c8:	e0bffc17 	ldw	r2,-16(fp)
  8006cc:	10c01803 	ldbu	r3,96(r2)
  8006d0:	e0bffc17 	ldw	r2,-16(fp)
  8006d4:	10c04685 	stb	r3,282(r2)
  d->_g148 = d->_g147 && d->_cg147;
  8006d8:	e0bffc17 	ldw	r2,-16(fp)
  8006dc:	10803643 	ldbu	r2,217(r2)
  8006e0:	10803fcc 	andi	r2,r2,255
  8006e4:	1080201c 	xori	r2,r2,128
  8006e8:	10bfe004 	addi	r2,r2,-128
  8006ec:	10000826 	beq	r2,zero,800710 <logic+0x400>
  8006f0:	e0bffc17 	ldw	r2,-16(fp)
  8006f4:	10804683 	ldbu	r2,282(r2)
  8006f8:	10803fcc 	andi	r2,r2,255
  8006fc:	1080201c 	xori	r2,r2,128
  800700:	10bfe004 	addi	r2,r2,-128
  800704:	10000226 	beq	r2,zero,800710 <logic+0x400>
  800708:	00800044 	movi	r2,1
  80070c:	00000106 	br	800714 <logic+0x404>
  800710:	0005883a 	mov	r2,zero
  800714:	1007883a 	mov	r3,r2
  800718:	e0bffc17 	ldw	r2,-16(fp)
  80071c:	10c03685 	stb	r3,218(r2)
  if (d->_g148) {
  800720:	e0bffc17 	ldw	r2,-16(fp)
  800724:	10803683 	ldbu	r2,218(r2)
  800728:	10803fcc 	andi	r2,r2,255
  80072c:	1080201c 	xori	r2,r2,128
  800730:	10bfe004 	addi	r2,r2,-128
  800734:	10000326 	beq	r2,zero,800744 <logic+0x434>
    d->_Pacemaker_local__Atrig10 = 1;
  800738:	e0bffc17 	ldw	r2,-16(fp)
  80073c:	00c00044 	movi	r3,1
  800740:	10c01c85 	stb	r3,114(r2)
  }
  d->_g150 = d->_g147 && !d->_cg147;
  800744:	e0bffc17 	ldw	r2,-16(fp)
  800748:	10803643 	ldbu	r2,217(r2)
  80074c:	10803fcc 	andi	r2,r2,255
  800750:	1080201c 	xori	r2,r2,128
  800754:	10bfe004 	addi	r2,r2,-128
  800758:	10000826 	beq	r2,zero,80077c <logic+0x46c>
  80075c:	e0bffc17 	ldw	r2,-16(fp)
  800760:	10804683 	ldbu	r2,282(r2)
  800764:	10803fcc 	andi	r2,r2,255
  800768:	1080201c 	xori	r2,r2,128
  80076c:	10bfe004 	addi	r2,r2,-128
  800770:	1000021e 	bne	r2,zero,80077c <logic+0x46c>
  800774:	00800044 	movi	r2,1
  800778:	00000106 	br	800780 <logic+0x470>
  80077c:	0005883a 	mov	r2,zero
  800780:	1007883a 	mov	r3,r2
  800784:	e0bffc17 	ldw	r2,-16(fp)
  800788:	10c03705 	stb	r3,220(r2)
  d->_cg150 = d->_region5_URI_timer_t >= d->URI_Constraint;
  80078c:	e0bffc17 	ldw	r2,-16(fp)
  800790:	14001117 	ldw	r16,68(r2)
  800794:	14401217 	ldw	r17,72(r2)
  800798:	e0bffc17 	ldw	r2,-16(fp)
  80079c:	10800617 	ldw	r2,24(r2)
  8007a0:	1009883a 	mov	r4,r2
  8007a4:	08063f40 	call	8063f4 <__floatsidf>
  8007a8:	1009883a 	mov	r4,r2
  8007ac:	180b883a 	mov	r5,r3
  8007b0:	04800044 	movi	r18,1
  8007b4:	200d883a 	mov	r6,r4
  8007b8:	280f883a 	mov	r7,r5
  8007bc:	8009883a 	mov	r4,r16
  8007c0:	880b883a 	mov	r5,r17
  8007c4:	08059280 	call	805928 <__gedf2>
  8007c8:	1000010e 	bge	r2,zero,8007d0 <logic+0x4c0>
  8007cc:	0025883a 	mov	r18,zero
  8007d0:	9007883a 	mov	r3,r18
  8007d4:	e0bffc17 	ldw	r2,-16(fp)
  8007d8:	10c04645 	stb	r3,281(r2)
  d->_g151 = d->_g150 && d->_cg150;
  8007dc:	e0bffc17 	ldw	r2,-16(fp)
  8007e0:	10803703 	ldbu	r2,220(r2)
  8007e4:	10803fcc 	andi	r2,r2,255
  8007e8:	1080201c 	xori	r2,r2,128
  8007ec:	10bfe004 	addi	r2,r2,-128
  8007f0:	10000826 	beq	r2,zero,800814 <logic+0x504>
  8007f4:	e0bffc17 	ldw	r2,-16(fp)
  8007f8:	10804643 	ldbu	r2,281(r2)
  8007fc:	10803fcc 	andi	r2,r2,255
  800800:	1080201c 	xori	r2,r2,128
  800804:	10bfe004 	addi	r2,r2,-128
  800808:	10000226 	beq	r2,zero,800814 <logic+0x504>
  80080c:	00800044 	movi	r2,1
  800810:	00000106 	br	800818 <logic+0x508>
  800814:	0005883a 	mov	r2,zero
  800818:	1007883a 	mov	r3,r2
  80081c:	e0bffc17 	ldw	r2,-16(fp)
  800820:	10c03745 	stb	r3,221(r2)
  if (d->_g151) {
  800824:	e0bffc17 	ldw	r2,-16(fp)
  800828:	10803743 	ldbu	r2,221(r2)
  80082c:	10803fcc 	andi	r2,r2,255
  800830:	1080201c 	xori	r2,r2,128
  800834:	10bfe004 	addi	r2,r2,-128
  800838:	10000326 	beq	r2,zero,800848 <logic+0x538>
    d->_Pacemaker_local__Atrig11 = 1;
  80083c:	e0bffc17 	ldw	r2,-16(fp)
  800840:	00c00044 	movi	r3,1
  800844:	10c01cc5 	stb	r3,115(r2)
  }
  d->sleepT = 1000.0;
  800848:	e0fffc17 	ldw	r3,-16(fp)
  80084c:	18001515 	stw	zero,84(r3)
  800850:	009023f4 	movhi	r2,16527
  800854:	10900004 	addi	r2,r2,16384
  800858:	18801615 	stw	r2,88(r3)
  d->_g143 = d->_g137 || d->_g143;
  80085c:	e0bffc17 	ldw	r2,-16(fp)
  800860:	10803483 	ldbu	r2,210(r2)
  800864:	10803fcc 	andi	r2,r2,255
  800868:	1080201c 	xori	r2,r2,128
  80086c:	10bfe004 	addi	r2,r2,-128
  800870:	1000061e 	bne	r2,zero,80088c <logic+0x57c>
  800874:	e0bffc17 	ldw	r2,-16(fp)
  800878:	108035c3 	ldbu	r2,215(r2)
  80087c:	10803fcc 	andi	r2,r2,255
  800880:	1080201c 	xori	r2,r2,128
  800884:	10bfe004 	addi	r2,r2,-128
  800888:	10000226 	beq	r2,zero,800894 <logic+0x584>
  80088c:	00800044 	movi	r2,1
  800890:	00000106 	br	800898 <logic+0x588>
  800894:	0005883a 	mov	r2,zero
  800898:	1007883a 	mov	r3,r2
  80089c:	e0bffc17 	ldw	r2,-16(fp)
  8008a0:	10c035c5 	stb	r3,215(r2)
  d->_cg138 = d->_region5_URI_timer_t < d->URI_Constraint;
  8008a4:	e0bffc17 	ldw	r2,-16(fp)
  8008a8:	14001117 	ldw	r16,68(r2)
  8008ac:	14401217 	ldw	r17,72(r2)
  8008b0:	e0bffc17 	ldw	r2,-16(fp)
  8008b4:	10800617 	ldw	r2,24(r2)
  8008b8:	1009883a 	mov	r4,r2
  8008bc:	08063f40 	call	8063f4 <__floatsidf>
  8008c0:	1009883a 	mov	r4,r2
  8008c4:	180b883a 	mov	r5,r3
  8008c8:	04800044 	movi	r18,1
  8008cc:	200d883a 	mov	r6,r4
  8008d0:	280f883a 	mov	r7,r5
  8008d4:	8009883a 	mov	r4,r16
  8008d8:	880b883a 	mov	r5,r17
  8008dc:	0805a040 	call	805a04 <__ledf2>
  8008e0:	10000116 	blt	r2,zero,8008e8 <logic+0x5d8>
  8008e4:	0025883a 	mov	r18,zero
  8008e8:	9007883a 	mov	r3,r18
  8008ec:	e0bffc17 	ldw	r2,-16(fp)
  8008f0:	10c04585 	stb	r3,278(r2)
  d->_g137 = d->_g143 && d->_cg138;
  8008f4:	e0bffc17 	ldw	r2,-16(fp)
  8008f8:	108035c3 	ldbu	r2,215(r2)
  8008fc:	10803fcc 	andi	r2,r2,255
  800900:	1080201c 	xori	r2,r2,128
  800904:	10bfe004 	addi	r2,r2,-128
  800908:	10000826 	beq	r2,zero,80092c <logic+0x61c>
  80090c:	e0bffc17 	ldw	r2,-16(fp)
  800910:	10804583 	ldbu	r2,278(r2)
  800914:	10803fcc 	andi	r2,r2,255
  800918:	1080201c 	xori	r2,r2,128
  80091c:	10bfe004 	addi	r2,r2,-128
  800920:	10000226 	beq	r2,zero,80092c <logic+0x61c>
  800924:	00800044 	movi	r2,1
  800928:	00000106 	br	800930 <logic+0x620>
  80092c:	0005883a 	mov	r2,zero
  800930:	1007883a 	mov	r3,r2
  800934:	e0bffc17 	ldw	r2,-16(fp)
  800938:	10c03485 	stb	r3,210(r2)
  if (d->_g137) {
  80093c:	e0bffc17 	ldw	r2,-16(fp)
  800940:	10803483 	ldbu	r2,210(r2)
  800944:	10803fcc 	andi	r2,r2,255
  800948:	1080201c 	xori	r2,r2,128
  80094c:	10bfe004 	addi	r2,r2,-128
  800950:	10003426 	beq	r2,zero,800a24 <logic+0x714>
    d->sleepT = (d->sleepT < (d->URI_Constraint - d->_region5_URI_timer_t)) ? d->sleepT : (d->URI_Constraint - d->_region5_URI_timer_t);
  800954:	e0bffc17 	ldw	r2,-16(fp)
  800958:	14001517 	ldw	r16,84(r2)
  80095c:	14401617 	ldw	r17,88(r2)
  800960:	e0bffc17 	ldw	r2,-16(fp)
  800964:	10800617 	ldw	r2,24(r2)
  800968:	1009883a 	mov	r4,r2
  80096c:	08063f40 	call	8063f4 <__floatsidf>
  800970:	1011883a 	mov	r8,r2
  800974:	1813883a 	mov	r9,r3
  800978:	e13ffc17 	ldw	r4,-16(fp)
  80097c:	20801117 	ldw	r2,68(r4)
  800980:	20c01217 	ldw	r3,72(r4)
  800984:	100d883a 	mov	r6,r2
  800988:	180f883a 	mov	r7,r3
  80098c:	4009883a 	mov	r4,r8
  800990:	480b883a 	mov	r5,r9
  800994:	0805af80 	call	805af8 <__subdf3>
  800998:	1009883a 	mov	r4,r2
  80099c:	180b883a 	mov	r5,r3
  8009a0:	2005883a 	mov	r2,r4
  8009a4:	2807883a 	mov	r3,r5
  8009a8:	100d883a 	mov	r6,r2
  8009ac:	180f883a 	mov	r7,r3
  8009b0:	8009883a 	mov	r4,r16
  8009b4:	880b883a 	mov	r5,r17
  8009b8:	0805a040 	call	805a04 <__ledf2>
  8009bc:	1000040e 	bge	r2,zero,8009d0 <logic+0x6c0>
  8009c0:	e13ffc17 	ldw	r4,-16(fp)
  8009c4:	20801517 	ldw	r2,84(r4)
  8009c8:	20c01617 	ldw	r3,88(r4)
  8009cc:	00001206 	br	800a18 <logic+0x708>
  8009d0:	e0bffc17 	ldw	r2,-16(fp)
  8009d4:	10800617 	ldw	r2,24(r2)
  8009d8:	1009883a 	mov	r4,r2
  8009dc:	08063f40 	call	8063f4 <__floatsidf>
  8009e0:	1011883a 	mov	r8,r2
  8009e4:	1813883a 	mov	r9,r3
  8009e8:	e13ffc17 	ldw	r4,-16(fp)
  8009ec:	20801117 	ldw	r2,68(r4)
  8009f0:	20c01217 	ldw	r3,72(r4)
  8009f4:	100d883a 	mov	r6,r2
  8009f8:	180f883a 	mov	r7,r3
  8009fc:	4009883a 	mov	r4,r8
  800a00:	480b883a 	mov	r5,r9
  800a04:	0805af80 	call	805af8 <__subdf3>
  800a08:	1009883a 	mov	r4,r2
  800a0c:	180b883a 	mov	r5,r3
  800a10:	2005883a 	mov	r2,r4
  800a14:	2807883a 	mov	r3,r5
  800a18:	e13ffc17 	ldw	r4,-16(fp)
  800a1c:	20801515 	stw	r2,84(r4)
  800a20:	20c01615 	stw	r3,88(r4)
  }
  d->_cg139 = d->_Pacemaker_local__Atrig10 || d->_Pacemaker_local__Atrig11;
  800a24:	e0bffc17 	ldw	r2,-16(fp)
  800a28:	10801c83 	ldbu	r2,114(r2)
  800a2c:	10803fcc 	andi	r2,r2,255
  800a30:	1080201c 	xori	r2,r2,128
  800a34:	10bfe004 	addi	r2,r2,-128
  800a38:	1000061e 	bne	r2,zero,800a54 <logic+0x744>
  800a3c:	e0bffc17 	ldw	r2,-16(fp)
  800a40:	10801cc3 	ldbu	r2,115(r2)
  800a44:	10803fcc 	andi	r2,r2,255
  800a48:	1080201c 	xori	r2,r2,128
  800a4c:	10bfe004 	addi	r2,r2,-128
  800a50:	10000226 	beq	r2,zero,800a5c <logic+0x74c>
  800a54:	00800044 	movi	r2,1
  800a58:	00000106 	br	800a60 <logic+0x750>
  800a5c:	0005883a 	mov	r2,zero
  800a60:	1007883a 	mov	r3,r2
  800a64:	e0bffc17 	ldw	r2,-16(fp)
  800a68:	10c04545 	stb	r3,277(r2)
  d->_g138 = d->_g143 && !d->_cg138;
  800a6c:	e0bffc17 	ldw	r2,-16(fp)
  800a70:	108035c3 	ldbu	r2,215(r2)
  800a74:	10803fcc 	andi	r2,r2,255
  800a78:	1080201c 	xori	r2,r2,128
  800a7c:	10bfe004 	addi	r2,r2,-128
  800a80:	10000826 	beq	r2,zero,800aa4 <logic+0x794>
  800a84:	e0bffc17 	ldw	r2,-16(fp)
  800a88:	10804583 	ldbu	r2,278(r2)
  800a8c:	10803fcc 	andi	r2,r2,255
  800a90:	1080201c 	xori	r2,r2,128
  800a94:	10bfe004 	addi	r2,r2,-128
  800a98:	1000021e 	bne	r2,zero,800aa4 <logic+0x794>
  800a9c:	00800044 	movi	r2,1
  800aa0:	00000106 	br	800aa8 <logic+0x798>
  800aa4:	0005883a 	mov	r2,zero
  800aa8:	1007883a 	mov	r3,r2
  800aac:	e0bffc17 	ldw	r2,-16(fp)
  800ab0:	10c034c5 	stb	r3,211(r2)
  d->_cg141 = d->_Pacemaker_local__Atrig10 || d->_Pacemaker_local__Atrig11;
  800ab4:	e0bffc17 	ldw	r2,-16(fp)
  800ab8:	10801c83 	ldbu	r2,114(r2)
  800abc:	10803fcc 	andi	r2,r2,255
  800ac0:	1080201c 	xori	r2,r2,128
  800ac4:	10bfe004 	addi	r2,r2,-128
  800ac8:	1000061e 	bne	r2,zero,800ae4 <logic+0x7d4>
  800acc:	e0bffc17 	ldw	r2,-16(fp)
  800ad0:	10801cc3 	ldbu	r2,115(r2)
  800ad4:	10803fcc 	andi	r2,r2,255
  800ad8:	1080201c 	xori	r2,r2,128
  800adc:	10bfe004 	addi	r2,r2,-128
  800ae0:	10000226 	beq	r2,zero,800aec <logic+0x7dc>
  800ae4:	00800044 	movi	r2,1
  800ae8:	00000106 	br	800af0 <logic+0x7e0>
  800aec:	0005883a 	mov	r2,zero
  800af0:	1007883a 	mov	r3,r2
  800af4:	e0bffc17 	ldw	r2,-16(fp)
  800af8:	10c045c5 	stb	r3,279(r2)
  d->_g140 = d->_g137 && d->_cg139 || d->_g138 && d->_cg141;
  800afc:	e0bffc17 	ldw	r2,-16(fp)
  800b00:	10803483 	ldbu	r2,210(r2)
  800b04:	10803fcc 	andi	r2,r2,255
  800b08:	1080201c 	xori	r2,r2,128
  800b0c:	10bfe004 	addi	r2,r2,-128
  800b10:	10000626 	beq	r2,zero,800b2c <logic+0x81c>
  800b14:	e0bffc17 	ldw	r2,-16(fp)
  800b18:	10804543 	ldbu	r2,277(r2)
  800b1c:	10803fcc 	andi	r2,r2,255
  800b20:	1080201c 	xori	r2,r2,128
  800b24:	10bfe004 	addi	r2,r2,-128
  800b28:	10000c1e 	bne	r2,zero,800b5c <logic+0x84c>
  800b2c:	e0bffc17 	ldw	r2,-16(fp)
  800b30:	108034c3 	ldbu	r2,211(r2)
  800b34:	10803fcc 	andi	r2,r2,255
  800b38:	1080201c 	xori	r2,r2,128
  800b3c:	10bfe004 	addi	r2,r2,-128
  800b40:	10000826 	beq	r2,zero,800b64 <logic+0x854>
  800b44:	e0bffc17 	ldw	r2,-16(fp)
  800b48:	108045c3 	ldbu	r2,279(r2)
  800b4c:	10803fcc 	andi	r2,r2,255
  800b50:	1080201c 	xori	r2,r2,128
  800b54:	10bfe004 	addi	r2,r2,-128
  800b58:	10000226 	beq	r2,zero,800b64 <logic+0x854>
  800b5c:	00800044 	movi	r2,1
  800b60:	00000106 	br	800b68 <logic+0x858>
  800b64:	0005883a 	mov	r2,zero
  800b68:	1007883a 	mov	r3,r2
  800b6c:	e0bffc17 	ldw	r2,-16(fp)
  800b70:	10c03545 	stb	r3,213(r2)
  d->_g147 = !d->_g147;
  800b74:	e0bffc17 	ldw	r2,-16(fp)
  800b78:	10803643 	ldbu	r2,217(r2)
  800b7c:	10803fcc 	andi	r2,r2,255
  800b80:	1080201c 	xori	r2,r2,128
  800b84:	10bfe004 	addi	r2,r2,-128
  800b88:	1005003a 	cmpeq	r2,r2,zero
  800b8c:	1007883a 	mov	r3,r2
  800b90:	e0bffc17 	ldw	r2,-16(fp)
  800b94:	10c03645 	stb	r3,217(r2)
  d->_g151 = d->_g148 || d->_g151;
  800b98:	e0bffc17 	ldw	r2,-16(fp)
  800b9c:	10803683 	ldbu	r2,218(r2)
  800ba0:	10803fcc 	andi	r2,r2,255
  800ba4:	1080201c 	xori	r2,r2,128
  800ba8:	10bfe004 	addi	r2,r2,-128
  800bac:	1000061e 	bne	r2,zero,800bc8 <logic+0x8b8>
  800bb0:	e0bffc17 	ldw	r2,-16(fp)
  800bb4:	10803743 	ldbu	r2,221(r2)
  800bb8:	10803fcc 	andi	r2,r2,255
  800bbc:	1080201c 	xori	r2,r2,128
  800bc0:	10bfe004 	addi	r2,r2,-128
  800bc4:	10000226 	beq	r2,zero,800bd0 <logic+0x8c0>
  800bc8:	00800044 	movi	r2,1
  800bcc:	00000106 	br	800bd4 <logic+0x8c4>
  800bd0:	0005883a 	mov	r2,zero
  800bd4:	1007883a 	mov	r3,r2
  800bd8:	e0bffc17 	ldw	r2,-16(fp)
  800bdc:	10c03745 	stb	r3,221(r2)
  d->_g148 = (d->_g140_e1 || d->_g140) && (d->_g147 || d->_g151) && (d->_g140 || d->_g151);
  800be0:	e0bffc17 	ldw	r2,-16(fp)
  800be4:	10804983 	ldbu	r2,294(r2)
  800be8:	10803fcc 	andi	r2,r2,255
  800bec:	1080201c 	xori	r2,r2,128
  800bf0:	10bfe004 	addi	r2,r2,-128
  800bf4:	1000061e 	bne	r2,zero,800c10 <logic+0x900>
  800bf8:	e0bffc17 	ldw	r2,-16(fp)
  800bfc:	10803543 	ldbu	r2,213(r2)
  800c00:	10803fcc 	andi	r2,r2,255
  800c04:	1080201c 	xori	r2,r2,128
  800c08:	10bfe004 	addi	r2,r2,-128
  800c0c:	10001a26 	beq	r2,zero,800c78 <logic+0x968>
  800c10:	e0bffc17 	ldw	r2,-16(fp)
  800c14:	10803643 	ldbu	r2,217(r2)
  800c18:	10803fcc 	andi	r2,r2,255
  800c1c:	1080201c 	xori	r2,r2,128
  800c20:	10bfe004 	addi	r2,r2,-128
  800c24:	1000061e 	bne	r2,zero,800c40 <logic+0x930>
  800c28:	e0bffc17 	ldw	r2,-16(fp)
  800c2c:	10803743 	ldbu	r2,221(r2)
  800c30:	10803fcc 	andi	r2,r2,255
  800c34:	1080201c 	xori	r2,r2,128
  800c38:	10bfe004 	addi	r2,r2,-128
  800c3c:	10000e26 	beq	r2,zero,800c78 <logic+0x968>
  800c40:	e0bffc17 	ldw	r2,-16(fp)
  800c44:	10803543 	ldbu	r2,213(r2)
  800c48:	10803fcc 	andi	r2,r2,255
  800c4c:	1080201c 	xori	r2,r2,128
  800c50:	10bfe004 	addi	r2,r2,-128
  800c54:	1000061e 	bne	r2,zero,800c70 <logic+0x960>
  800c58:	e0bffc17 	ldw	r2,-16(fp)
  800c5c:	10803743 	ldbu	r2,221(r2)
  800c60:	10803fcc 	andi	r2,r2,255
  800c64:	1080201c 	xori	r2,r2,128
  800c68:	10bfe004 	addi	r2,r2,-128
  800c6c:	10000226 	beq	r2,zero,800c78 <logic+0x968>
  800c70:	00800044 	movi	r2,1
  800c74:	00000106 	br	800c7c <logic+0x96c>
  800c78:	0005883a 	mov	r2,zero
  800c7c:	1007883a 	mov	r3,r2
  800c80:	e0bffc17 	ldw	r2,-16(fp)
  800c84:	10c03685 	stb	r3,218(r2)
  d->_cg152 = d->_Pacemaker_local__Atrig10;
  800c88:	e0bffc17 	ldw	r2,-16(fp)
  800c8c:	10c01c83 	ldbu	r3,114(r2)
  800c90:	e0bffc17 	ldw	r2,-16(fp)
  800c94:	10c046c5 	stb	r3,283(r2)
  d->_g149_e2 = d->_g148 && !d->_cg152;
  800c98:	e0bffc17 	ldw	r2,-16(fp)
  800c9c:	10803683 	ldbu	r2,218(r2)
  800ca0:	10803fcc 	andi	r2,r2,255
  800ca4:	1080201c 	xori	r2,r2,128
  800ca8:	10bfe004 	addi	r2,r2,-128
  800cac:	10000826 	beq	r2,zero,800cd0 <logic+0x9c0>
  800cb0:	e0bffc17 	ldw	r2,-16(fp)
  800cb4:	108046c3 	ldbu	r2,283(r2)
  800cb8:	10803fcc 	andi	r2,r2,255
  800cbc:	1080201c 	xori	r2,r2,128
  800cc0:	10bfe004 	addi	r2,r2,-128
  800cc4:	1000021e 	bne	r2,zero,800cd0 <logic+0x9c0>
  800cc8:	00800044 	movi	r2,1
  800ccc:	00000106 	br	800cd4 <logic+0x9c4>
  800cd0:	0005883a 	mov	r2,zero
  800cd4:	1007883a 	mov	r3,r2
  800cd8:	e0bffc17 	ldw	r2,-16(fp)
  800cdc:	10c049c5 	stb	r3,295(r2)
  if (d->_g149_e2) {
  800ce0:	e0bffc17 	ldw	r2,-16(fp)
  800ce4:	108049c3 	ldbu	r2,295(r2)
  800ce8:	10803fcc 	andi	r2,r2,255
  800cec:	1080201c 	xori	r2,r2,128
  800cf0:	10bfe004 	addi	r2,r2,-128
  800cf4:	10000226 	beq	r2,zero,800d00 <logic+0x9f0>
    d->inside_URI = 0;
  800cf8:	e0bffc17 	ldw	r2,-16(fp)
  800cfc:	10000005 	stb	zero,0(r2)
  }
  d->_g140_e1 = d->_pg132;
  800d00:	e0bffc17 	ldw	r2,-16(fp)
  800d04:	10c04c43 	ldbu	r3,305(r2)
  800d08:	e0bffc17 	ldw	r2,-16(fp)
  800d0c:	10c04985 	stb	r3,294(r2)
  if (d->_g140_e1) {
  800d10:	e0bffc17 	ldw	r2,-16(fp)
  800d14:	10804983 	ldbu	r2,294(r2)
  800d18:	10803fcc 	andi	r2,r2,255
  800d1c:	1080201c 	xori	r2,r2,128
  800d20:	10bfe004 	addi	r2,r2,-128
  800d24:	10001226 	beq	r2,zero,800d70 <logic+0xa60>
    d->_region0_AVI_timer_t += d->deltaT;
  800d28:	e13ffc17 	ldw	r4,-16(fp)
  800d2c:	20800717 	ldw	r2,28(r4)
  800d30:	20c00817 	ldw	r3,32(r4)
  800d34:	e1bffc17 	ldw	r6,-16(fp)
  800d38:	31001317 	ldw	r4,76(r6)
  800d3c:	31401417 	ldw	r5,80(r6)
  800d40:	200d883a 	mov	r6,r4
  800d44:	280f883a 	mov	r7,r5
  800d48:	1009883a 	mov	r4,r2
  800d4c:	180b883a 	mov	r5,r3
  800d50:	080507c0 	call	80507c <__adddf3>
  800d54:	1009883a 	mov	r4,r2
  800d58:	180b883a 	mov	r5,r3
  800d5c:	2005883a 	mov	r2,r4
  800d60:	2807883a 	mov	r3,r5
  800d64:	e13ffc17 	ldw	r4,-16(fp)
  800d68:	20800715 	stw	r2,28(r4)
  800d6c:	20c00815 	stw	r3,32(r4)
  }
  d->_g149 = d->_g17 && !d->_cg17;
  800d70:	e0bffc17 	ldw	r2,-16(fp)
  800d74:	10801f83 	ldbu	r2,126(r2)
  800d78:	10803fcc 	andi	r2,r2,255
  800d7c:	1080201c 	xori	r2,r2,128
  800d80:	10bfe004 	addi	r2,r2,-128
  800d84:	10000826 	beq	r2,zero,800da8 <logic+0xa98>
  800d88:	e0bffc17 	ldw	r2,-16(fp)
  800d8c:	10803ac3 	ldbu	r2,235(r2)
  800d90:	10803fcc 	andi	r2,r2,255
  800d94:	1080201c 	xori	r2,r2,128
  800d98:	10bfe004 	addi	r2,r2,-128
  800d9c:	1000021e 	bne	r2,zero,800da8 <logic+0xa98>
  800da0:	00800044 	movi	r2,1
  800da4:	00000106 	br	800dac <logic+0xa9c>
  800da8:	0005883a 	mov	r2,zero
  800dac:	1007883a 	mov	r3,r2
  800db0:	e0bffc17 	ldw	r2,-16(fp)
  800db4:	10c036c5 	stb	r3,219(r2)
  d->_cg20 = d->_region0_AVI_timer_t >= d->AVI_Constraint && !d->inside_URI;
  800db8:	e0bffc17 	ldw	r2,-16(fp)
  800dbc:	14000717 	ldw	r16,28(r2)
  800dc0:	14400817 	ldw	r17,32(r2)
  800dc4:	e0bffc17 	ldw	r2,-16(fp)
  800dc8:	10800117 	ldw	r2,4(r2)
  800dcc:	1009883a 	mov	r4,r2
  800dd0:	08063f40 	call	8063f4 <__floatsidf>
  800dd4:	1009883a 	mov	r4,r2
  800dd8:	180b883a 	mov	r5,r3
  800ddc:	200d883a 	mov	r6,r4
  800de0:	280f883a 	mov	r7,r5
  800de4:	8009883a 	mov	r4,r16
  800de8:	880b883a 	mov	r5,r17
  800dec:	08059280 	call	805928 <__gedf2>
  800df0:	10000816 	blt	r2,zero,800e14 <logic+0xb04>
  800df4:	e0bffc17 	ldw	r2,-16(fp)
  800df8:	10800003 	ldbu	r2,0(r2)
  800dfc:	10803fcc 	andi	r2,r2,255
  800e00:	1080201c 	xori	r2,r2,128
  800e04:	10bfe004 	addi	r2,r2,-128
  800e08:	1000021e 	bne	r2,zero,800e14 <logic+0xb04>
  800e0c:	00800044 	movi	r2,1
  800e10:	00000106 	br	800e18 <logic+0xb08>
  800e14:	0005883a 	mov	r2,zero
  800e18:	1007883a 	mov	r3,r2
  800e1c:	e0bffc17 	ldw	r2,-16(fp)
  800e20:	10c03a85 	stb	r3,234(r2)
  d->_g140 = d->_g149 && d->_cg20;
  800e24:	e0bffc17 	ldw	r2,-16(fp)
  800e28:	108036c3 	ldbu	r2,219(r2)
  800e2c:	10803fcc 	andi	r2,r2,255
  800e30:	1080201c 	xori	r2,r2,128
  800e34:	10bfe004 	addi	r2,r2,-128
  800e38:	10000826 	beq	r2,zero,800e5c <logic+0xb4c>
  800e3c:	e0bffc17 	ldw	r2,-16(fp)
  800e40:	10803a83 	ldbu	r2,234(r2)
  800e44:	10803fcc 	andi	r2,r2,255
  800e48:	1080201c 	xori	r2,r2,128
  800e4c:	10bfe004 	addi	r2,r2,-128
  800e50:	10000226 	beq	r2,zero,800e5c <logic+0xb4c>
  800e54:	00800044 	movi	r2,1
  800e58:	00000106 	br	800e60 <logic+0xb50>
  800e5c:	0005883a 	mov	r2,zero
  800e60:	1007883a 	mov	r3,r2
  800e64:	e0bffc17 	ldw	r2,-16(fp)
  800e68:	10c03545 	stb	r3,213(r2)
  if (d->_g140) {
  800e6c:	e0bffc17 	ldw	r2,-16(fp)
  800e70:	10803543 	ldbu	r2,213(r2)
  800e74:	10803fcc 	andi	r2,r2,255
  800e78:	1080201c 	xori	r2,r2,128
  800e7c:	10bfe004 	addi	r2,r2,-128
  800e80:	10000326 	beq	r2,zero,800e90 <logic+0xb80>
    d->_Pacemaker_local__Atrig1 = 1;
  800e84:	e0bffc17 	ldw	r2,-16(fp)
  800e88:	00c00044 	movi	r3,1
  800e8c:	10c01a45 	stb	r3,105(r2)
  }
  d->_g17 = d->_pg195;
  800e90:	e0bffc17 	ldw	r2,-16(fp)
  800e94:	10c04c83 	ldbu	r3,306(r2)
  800e98:	e0bffc17 	ldw	r2,-16(fp)
  800e9c:	10c01f85 	stb	r3,126(r2)
  d->_g195 = d->_GO || d->_g17;
  800ea0:	e0bffc17 	ldw	r2,-16(fp)
  800ea4:	10803903 	ldbu	r2,228(r2)
  800ea8:	10803fcc 	andi	r2,r2,255
  800eac:	1080201c 	xori	r2,r2,128
  800eb0:	10bfe004 	addi	r2,r2,-128
  800eb4:	1000061e 	bne	r2,zero,800ed0 <logic+0xbc0>
  800eb8:	e0bffc17 	ldw	r2,-16(fp)
  800ebc:	10801f83 	ldbu	r2,126(r2)
  800ec0:	10803fcc 	andi	r2,r2,255
  800ec4:	1080201c 	xori	r2,r2,128
  800ec8:	10bfe004 	addi	r2,r2,-128
  800ecc:	10000226 	beq	r2,zero,800ed8 <logic+0xbc8>
  800ed0:	00800044 	movi	r2,1
  800ed4:	00000106 	br	800edc <logic+0xbcc>
  800ed8:	0005883a 	mov	r2,zero
  800edc:	1007883a 	mov	r3,r2
  800ee0:	e0bffc17 	ldw	r2,-16(fp)
  800ee4:	10c038c5 	stb	r3,227(r2)
  if (d->_g195) {
  800ee8:	e0bffc17 	ldw	r2,-16(fp)
  800eec:	108038c3 	ldbu	r2,227(r2)
  800ef0:	10803fcc 	andi	r2,r2,255
  800ef4:	1080201c 	xori	r2,r2,128
  800ef8:	10bfe004 	addi	r2,r2,-128
  800efc:	10000426 	beq	r2,zero,800f10 <logic+0xc00>
    d->_pre_AP = d->_reg_AP;
  800f00:	e0bffc17 	ldw	r2,-16(fp)
  800f04:	10c01983 	ldbu	r3,102(r2)
  800f08:	e0bffc17 	ldw	r2,-16(fp)
  800f0c:	10c019c5 	stb	r3,103(r2)
  }
  d->_g27 = d->_pg45_e2;
  800f10:	e0bffc17 	ldw	r2,-16(fp)
  800f14:	10c04cc3 	ldbu	r3,307(r2)
  800f18:	e0bffc17 	ldw	r2,-16(fp)
  800f1c:	10c02145 	stb	r3,133(r2)
  d->_cg27 = d->VS || d->_pre_VP;
  800f20:	e0bffc17 	ldw	r2,-16(fp)
  800f24:	10801743 	ldbu	r2,93(r2)
  800f28:	10803fcc 	andi	r2,r2,255
  800f2c:	1080201c 	xori	r2,r2,128
  800f30:	10bfe004 	addi	r2,r2,-128
  800f34:	1000061e 	bne	r2,zero,800f50 <logic+0xc40>
  800f38:	e0bffc17 	ldw	r2,-16(fp)
  800f3c:	10801943 	ldbu	r2,101(r2)
  800f40:	10803fcc 	andi	r2,r2,255
  800f44:	1080201c 	xori	r2,r2,128
  800f48:	10bfe004 	addi	r2,r2,-128
  800f4c:	10000226 	beq	r2,zero,800f58 <logic+0xc48>
  800f50:	00800044 	movi	r2,1
  800f54:	00000106 	br	800f5c <logic+0xc4c>
  800f58:	0005883a 	mov	r2,zero
  800f5c:	1007883a 	mov	r3,r2
  800f60:	e0bffc17 	ldw	r2,-16(fp)
  800f64:	10c03b85 	stb	r3,238(r2)
  d->_g50 = d->_g27 && !d->_cg27;
  800f68:	e0bffc17 	ldw	r2,-16(fp)
  800f6c:	10802143 	ldbu	r2,133(r2)
  800f70:	10803fcc 	andi	r2,r2,255
  800f74:	1080201c 	xori	r2,r2,128
  800f78:	10bfe004 	addi	r2,r2,-128
  800f7c:	10000826 	beq	r2,zero,800fa0 <logic+0xc90>
  800f80:	e0bffc17 	ldw	r2,-16(fp)
  800f84:	10803b83 	ldbu	r2,238(r2)
  800f88:	10803fcc 	andi	r2,r2,255
  800f8c:	1080201c 	xori	r2,r2,128
  800f90:	10bfe004 	addi	r2,r2,-128
  800f94:	1000021e 	bne	r2,zero,800fa0 <logic+0xc90>
  800f98:	00800044 	movi	r2,1
  800f9c:	00000106 	br	800fa4 <logic+0xc94>
  800fa0:	0005883a 	mov	r2,zero
  800fa4:	1007883a 	mov	r3,r2
  800fa8:	e0bffc17 	ldw	r2,-16(fp)
  800fac:	10c025c5 	stb	r3,151(r2)
  d->_cg50 = d->AS || d->_pre_AP;
  800fb0:	e0bffc17 	ldw	r2,-16(fp)
  800fb4:	10801703 	ldbu	r2,92(r2)
  800fb8:	10803fcc 	andi	r2,r2,255
  800fbc:	1080201c 	xori	r2,r2,128
  800fc0:	10bfe004 	addi	r2,r2,-128
  800fc4:	1000061e 	bne	r2,zero,800fe0 <logic+0xcd0>
  800fc8:	e0bffc17 	ldw	r2,-16(fp)
  800fcc:	108019c3 	ldbu	r2,103(r2)
  800fd0:	10803fcc 	andi	r2,r2,255
  800fd4:	1080201c 	xori	r2,r2,128
  800fd8:	10bfe004 	addi	r2,r2,-128
  800fdc:	10000226 	beq	r2,zero,800fe8 <logic+0xcd8>
  800fe0:	00800044 	movi	r2,1
  800fe4:	00000106 	br	800fec <logic+0xcdc>
  800fe8:	0005883a 	mov	r2,zero
  800fec:	1007883a 	mov	r3,r2
  800ff0:	e0bffc17 	ldw	r2,-16(fp)
  800ff4:	10c03b45 	stb	r3,237(r2)
  d->_g51 = d->_g50 && d->_cg50;
  800ff8:	e0bffc17 	ldw	r2,-16(fp)
  800ffc:	108025c3 	ldbu	r2,151(r2)
  801000:	10803fcc 	andi	r2,r2,255
  801004:	1080201c 	xori	r2,r2,128
  801008:	10bfe004 	addi	r2,r2,-128
  80100c:	10000826 	beq	r2,zero,801030 <logic+0xd20>
  801010:	e0bffc17 	ldw	r2,-16(fp)
  801014:	10803b43 	ldbu	r2,237(r2)
  801018:	10803fcc 	andi	r2,r2,255
  80101c:	1080201c 	xori	r2,r2,128
  801020:	10bfe004 	addi	r2,r2,-128
  801024:	10000226 	beq	r2,zero,801030 <logic+0xd20>
  801028:	00800044 	movi	r2,1
  80102c:	00000106 	br	801034 <logic+0xd24>
  801030:	0005883a 	mov	r2,zero
  801034:	1007883a 	mov	r3,r2
  801038:	e0bffc17 	ldw	r2,-16(fp)
  80103c:	10c02605 	stb	r3,152(r2)
  if (d->_g51) {
  801040:	e0bffc17 	ldw	r2,-16(fp)
  801044:	10802603 	ldbu	r2,152(r2)
  801048:	10803fcc 	andi	r2,r2,255
  80104c:	1080201c 	xori	r2,r2,128
  801050:	10bfe004 	addi	r2,r2,-128
  801054:	10000626 	beq	r2,zero,801070 <logic+0xd60>
    d->A_event |= 1;
  801058:	e0bffc17 	ldw	r2,-16(fp)
  80105c:	10801883 	ldbu	r2,98(r2)
  801060:	10800054 	ori	r2,r2,1
  801064:	1007883a 	mov	r3,r2
  801068:	e0bffc17 	ldw	r2,-16(fp)
  80106c:	10c01885 	stb	r3,98(r2)
  }
  d->_g4 = d->_pg9;
  801070:	e0bffc17 	ldw	r2,-16(fp)
  801074:	10c04d03 	ldbu	r3,308(r2)
  801078:	e0bffc17 	ldw	r2,-16(fp)
  80107c:	10c01d05 	stb	r3,116(r2)
  d->_cg4 = d->A_event;
  801080:	e0bffc17 	ldw	r2,-16(fp)
  801084:	10c01883 	ldbu	r3,98(r2)
  801088:	e0bffc17 	ldw	r2,-16(fp)
  80108c:	10c03985 	stb	r3,230(r2)
  d->_g5 = d->_g4 && d->_cg4;
  801090:	e0bffc17 	ldw	r2,-16(fp)
  801094:	10801d03 	ldbu	r2,116(r2)
  801098:	10803fcc 	andi	r2,r2,255
  80109c:	1080201c 	xori	r2,r2,128
  8010a0:	10bfe004 	addi	r2,r2,-128
  8010a4:	10000826 	beq	r2,zero,8010c8 <logic+0xdb8>
  8010a8:	e0bffc17 	ldw	r2,-16(fp)
  8010ac:	10803983 	ldbu	r2,230(r2)
  8010b0:	10803fcc 	andi	r2,r2,255
  8010b4:	1080201c 	xori	r2,r2,128
  8010b8:	10bfe004 	addi	r2,r2,-128
  8010bc:	10000226 	beq	r2,zero,8010c8 <logic+0xdb8>
  8010c0:	00800044 	movi	r2,1
  8010c4:	00000106 	br	8010cc <logic+0xdbc>
  8010c8:	0005883a 	mov	r2,zero
  8010cc:	1007883a 	mov	r3,r2
  8010d0:	e0bffc17 	ldw	r2,-16(fp)
  8010d4:	10c01d45 	stb	r3,117(r2)
  if (d->_g5) {
  8010d8:	e0bffc17 	ldw	r2,-16(fp)
  8010dc:	10801d43 	ldbu	r2,117(r2)
  8010e0:	10803fcc 	andi	r2,r2,255
  8010e4:	1080201c 	xori	r2,r2,128
  8010e8:	10bfe004 	addi	r2,r2,-128
  8010ec:	10000726 	beq	r2,zero,80110c <logic+0xdfc>
    d->_region0_AVI_timer_t = 0;
  8010f0:	e0bffc17 	ldw	r2,-16(fp)
  8010f4:	10000715 	stw	zero,28(r2)
  8010f8:	10000815 	stw	zero,32(r2)
    d->_Pacemaker_local__Atrig = 0;
  8010fc:	e0bffc17 	ldw	r2,-16(fp)
  801100:	10001a05 	stb	zero,104(r2)
    d->_Pacemaker_local__Atrig1 = 0;
  801104:	e0bffc17 	ldw	r2,-16(fp)
  801108:	10001a45 	stb	zero,105(r2)
  }
  d->_g11 = d->_pg10;
  80110c:	e0bffc17 	ldw	r2,-16(fp)
  801110:	10c04d43 	ldbu	r3,309(r2)
  801114:	e0bffc17 	ldw	r2,-16(fp)
  801118:	10c01e85 	stb	r3,122(r2)
  d->_g14 = d->_pg13;
  80111c:	e0bffc17 	ldw	r2,-16(fp)
  801120:	10c04d83 	ldbu	r3,310(r2)
  801124:	e0bffc17 	ldw	r2,-16(fp)
  801128:	10c01f45 	stb	r3,125(r2)
  d->_g11 = d->_g5 || d->_g11 || d->_g14;
  80112c:	e0bffc17 	ldw	r2,-16(fp)
  801130:	10801d43 	ldbu	r2,117(r2)
  801134:	10803fcc 	andi	r2,r2,255
  801138:	1080201c 	xori	r2,r2,128
  80113c:	10bfe004 	addi	r2,r2,-128
  801140:	10000c1e 	bne	r2,zero,801174 <logic+0xe64>
  801144:	e0bffc17 	ldw	r2,-16(fp)
  801148:	10801e83 	ldbu	r2,122(r2)
  80114c:	10803fcc 	andi	r2,r2,255
  801150:	1080201c 	xori	r2,r2,128
  801154:	10bfe004 	addi	r2,r2,-128
  801158:	1000061e 	bne	r2,zero,801174 <logic+0xe64>
  80115c:	e0bffc17 	ldw	r2,-16(fp)
  801160:	10801f43 	ldbu	r2,125(r2)
  801164:	10803fcc 	andi	r2,r2,255
  801168:	1080201c 	xori	r2,r2,128
  80116c:	10bfe004 	addi	r2,r2,-128
  801170:	10000226 	beq	r2,zero,80117c <logic+0xe6c>
  801174:	00800044 	movi	r2,1
  801178:	00000106 	br	801180 <logic+0xe70>
  80117c:	0005883a 	mov	r2,zero
  801180:	1007883a 	mov	r3,r2
  801184:	e0bffc17 	ldw	r2,-16(fp)
  801188:	10c01e85 	stb	r3,122(r2)
  d->_cg7 = d->_region0_AVI_timer_t < d->AVI_Constraint;
  80118c:	e0bffc17 	ldw	r2,-16(fp)
  801190:	14000717 	ldw	r16,28(r2)
  801194:	14400817 	ldw	r17,32(r2)
  801198:	e0bffc17 	ldw	r2,-16(fp)
  80119c:	10800117 	ldw	r2,4(r2)
  8011a0:	1009883a 	mov	r4,r2
  8011a4:	08063f40 	call	8063f4 <__floatsidf>
  8011a8:	1009883a 	mov	r4,r2
  8011ac:	180b883a 	mov	r5,r3
  8011b0:	04800044 	movi	r18,1
  8011b4:	200d883a 	mov	r6,r4
  8011b8:	280f883a 	mov	r7,r5
  8011bc:	8009883a 	mov	r4,r16
  8011c0:	880b883a 	mov	r5,r17
  8011c4:	0805a040 	call	805a04 <__ledf2>
  8011c8:	10000116 	blt	r2,zero,8011d0 <logic+0xec0>
  8011cc:	0025883a 	mov	r18,zero
  8011d0:	9007883a 	mov	r3,r18
  8011d4:	e0bffc17 	ldw	r2,-16(fp)
  8011d8:	10c039c5 	stb	r3,231(r2)
  d->_g14 = d->_g11 && !d->_cg7;
  8011dc:	e0bffc17 	ldw	r2,-16(fp)
  8011e0:	10801e83 	ldbu	r2,122(r2)
  8011e4:	10803fcc 	andi	r2,r2,255
  8011e8:	1080201c 	xori	r2,r2,128
  8011ec:	10bfe004 	addi	r2,r2,-128
  8011f0:	10000826 	beq	r2,zero,801214 <logic+0xf04>
  8011f4:	e0bffc17 	ldw	r2,-16(fp)
  8011f8:	108039c3 	ldbu	r2,231(r2)
  8011fc:	10803fcc 	andi	r2,r2,255
  801200:	1080201c 	xori	r2,r2,128
  801204:	10bfe004 	addi	r2,r2,-128
  801208:	1000021e 	bne	r2,zero,801214 <logic+0xf04>
  80120c:	00800044 	movi	r2,1
  801210:	00000106 	br	801218 <logic+0xf08>
  801214:	0005883a 	mov	r2,zero
  801218:	1007883a 	mov	r3,r2
  80121c:	e0bffc17 	ldw	r2,-16(fp)
  801220:	10c01f45 	stb	r3,125(r2)
  d->_cg12 = d->_Pacemaker_local__Atrig || d->_Pacemaker_local__Atrig1;
  801224:	e0bffc17 	ldw	r2,-16(fp)
  801228:	10801a03 	ldbu	r2,104(r2)
  80122c:	10803fcc 	andi	r2,r2,255
  801230:	1080201c 	xori	r2,r2,128
  801234:	10bfe004 	addi	r2,r2,-128
  801238:	1000061e 	bne	r2,zero,801254 <logic+0xf44>
  80123c:	e0bffc17 	ldw	r2,-16(fp)
  801240:	10801a43 	ldbu	r2,105(r2)
  801244:	10803fcc 	andi	r2,r2,255
  801248:	1080201c 	xori	r2,r2,128
  80124c:	10bfe004 	addi	r2,r2,-128
  801250:	10000226 	beq	r2,zero,80125c <logic+0xf4c>
  801254:	00800044 	movi	r2,1
  801258:	00000106 	br	801260 <logic+0xf50>
  80125c:	0005883a 	mov	r2,zero
  801260:	1007883a 	mov	r3,r2
  801264:	e0bffc17 	ldw	r2,-16(fp)
  801268:	10c03a45 	stb	r3,233(r2)
  d->_g13 = d->_g14 && !d->_cg12;
  80126c:	e0bffc17 	ldw	r2,-16(fp)
  801270:	10801f43 	ldbu	r2,125(r2)
  801274:	10803fcc 	andi	r2,r2,255
  801278:	1080201c 	xori	r2,r2,128
  80127c:	10bfe004 	addi	r2,r2,-128
  801280:	10000826 	beq	r2,zero,8012a4 <logic+0xf94>
  801284:	e0bffc17 	ldw	r2,-16(fp)
  801288:	10803a43 	ldbu	r2,233(r2)
  80128c:	10803fcc 	andi	r2,r2,255
  801290:	1080201c 	xori	r2,r2,128
  801294:	10bfe004 	addi	r2,r2,-128
  801298:	1000021e 	bne	r2,zero,8012a4 <logic+0xf94>
  80129c:	00800044 	movi	r2,1
  8012a0:	00000106 	br	8012a8 <logic+0xf98>
  8012a4:	0005883a 	mov	r2,zero
  8012a8:	1007883a 	mov	r3,r2
  8012ac:	e0bffc17 	ldw	r2,-16(fp)
  8012b0:	10c01f05 	stb	r3,124(r2)
  d->_g7 = d->_g11 && d->_cg7;
  8012b4:	e0bffc17 	ldw	r2,-16(fp)
  8012b8:	10801e83 	ldbu	r2,122(r2)
  8012bc:	10803fcc 	andi	r2,r2,255
  8012c0:	1080201c 	xori	r2,r2,128
  8012c4:	10bfe004 	addi	r2,r2,-128
  8012c8:	10000826 	beq	r2,zero,8012ec <logic+0xfdc>
  8012cc:	e0bffc17 	ldw	r2,-16(fp)
  8012d0:	108039c3 	ldbu	r2,231(r2)
  8012d4:	10803fcc 	andi	r2,r2,255
  8012d8:	1080201c 	xori	r2,r2,128
  8012dc:	10bfe004 	addi	r2,r2,-128
  8012e0:	10000226 	beq	r2,zero,8012ec <logic+0xfdc>
  8012e4:	00800044 	movi	r2,1
  8012e8:	00000106 	br	8012f0 <logic+0xfe0>
  8012ec:	0005883a 	mov	r2,zero
  8012f0:	1007883a 	mov	r3,r2
  8012f4:	e0bffc17 	ldw	r2,-16(fp)
  8012f8:	10c01d85 	stb	r3,118(r2)
  if (d->_g7) {
  8012fc:	e0bffc17 	ldw	r2,-16(fp)
  801300:	10801d83 	ldbu	r2,118(r2)
  801304:	10803fcc 	andi	r2,r2,255
  801308:	1080201c 	xori	r2,r2,128
  80130c:	10bfe004 	addi	r2,r2,-128
  801310:	10003426 	beq	r2,zero,8013e4 <logic+0x10d4>
    d->sleepT = (d->sleepT < (d->AVI_Constraint - d->_region0_AVI_timer_t)) ? d->sleepT : (d->AVI_Constraint - d->_region0_AVI_timer_t);
  801314:	e0bffc17 	ldw	r2,-16(fp)
  801318:	14001517 	ldw	r16,84(r2)
  80131c:	14401617 	ldw	r17,88(r2)
  801320:	e0bffc17 	ldw	r2,-16(fp)
  801324:	10800117 	ldw	r2,4(r2)
  801328:	1009883a 	mov	r4,r2
  80132c:	08063f40 	call	8063f4 <__floatsidf>
  801330:	1011883a 	mov	r8,r2
  801334:	1813883a 	mov	r9,r3
  801338:	e13ffc17 	ldw	r4,-16(fp)
  80133c:	20800717 	ldw	r2,28(r4)
  801340:	20c00817 	ldw	r3,32(r4)
  801344:	100d883a 	mov	r6,r2
  801348:	180f883a 	mov	r7,r3
  80134c:	4009883a 	mov	r4,r8
  801350:	480b883a 	mov	r5,r9
  801354:	0805af80 	call	805af8 <__subdf3>
  801358:	1009883a 	mov	r4,r2
  80135c:	180b883a 	mov	r5,r3
  801360:	2005883a 	mov	r2,r4
  801364:	2807883a 	mov	r3,r5
  801368:	100d883a 	mov	r6,r2
  80136c:	180f883a 	mov	r7,r3
  801370:	8009883a 	mov	r4,r16
  801374:	880b883a 	mov	r5,r17
  801378:	0805a040 	call	805a04 <__ledf2>
  80137c:	1000040e 	bge	r2,zero,801390 <logic+0x1080>
  801380:	e13ffc17 	ldw	r4,-16(fp)
  801384:	20801517 	ldw	r2,84(r4)
  801388:	20c01617 	ldw	r3,88(r4)
  80138c:	00001206 	br	8013d8 <logic+0x10c8>
  801390:	e0bffc17 	ldw	r2,-16(fp)
  801394:	10800117 	ldw	r2,4(r2)
  801398:	1009883a 	mov	r4,r2
  80139c:	08063f40 	call	8063f4 <__floatsidf>
  8013a0:	1011883a 	mov	r8,r2
  8013a4:	1813883a 	mov	r9,r3
  8013a8:	e13ffc17 	ldw	r4,-16(fp)
  8013ac:	20800717 	ldw	r2,28(r4)
  8013b0:	20c00817 	ldw	r3,32(r4)
  8013b4:	100d883a 	mov	r6,r2
  8013b8:	180f883a 	mov	r7,r3
  8013bc:	4009883a 	mov	r4,r8
  8013c0:	480b883a 	mov	r5,r9
  8013c4:	0805af80 	call	805af8 <__subdf3>
  8013c8:	1009883a 	mov	r4,r2
  8013cc:	180b883a 	mov	r5,r3
  8013d0:	2005883a 	mov	r2,r4
  8013d4:	2807883a 	mov	r3,r5
  8013d8:	e13ffc17 	ldw	r4,-16(fp)
  8013dc:	20801515 	stw	r2,84(r4)
  8013e0:	20c01615 	stw	r3,88(r4)
  }
  d->_cg8 = d->_Pacemaker_local__Atrig || d->_Pacemaker_local__Atrig1;
  8013e4:	e0bffc17 	ldw	r2,-16(fp)
  8013e8:	10801a03 	ldbu	r2,104(r2)
  8013ec:	10803fcc 	andi	r2,r2,255
  8013f0:	1080201c 	xori	r2,r2,128
  8013f4:	10bfe004 	addi	r2,r2,-128
  8013f8:	1000061e 	bne	r2,zero,801414 <logic+0x1104>
  8013fc:	e0bffc17 	ldw	r2,-16(fp)
  801400:	10801a43 	ldbu	r2,105(r2)
  801404:	10803fcc 	andi	r2,r2,255
  801408:	1080201c 	xori	r2,r2,128
  80140c:	10bfe004 	addi	r2,r2,-128
  801410:	10000226 	beq	r2,zero,80141c <logic+0x110c>
  801414:	00800044 	movi	r2,1
  801418:	00000106 	br	801420 <logic+0x1110>
  80141c:	0005883a 	mov	r2,zero
  801420:	1007883a 	mov	r3,r2
  801424:	e0bffc17 	ldw	r2,-16(fp)
  801428:	10c03a05 	stb	r3,232(r2)
  d->_g10 = d->_g7 && !d->_cg8;
  80142c:	e0bffc17 	ldw	r2,-16(fp)
  801430:	10801d83 	ldbu	r2,118(r2)
  801434:	10803fcc 	andi	r2,r2,255
  801438:	1080201c 	xori	r2,r2,128
  80143c:	10bfe004 	addi	r2,r2,-128
  801440:	10000826 	beq	r2,zero,801464 <logic+0x1154>
  801444:	e0bffc17 	ldw	r2,-16(fp)
  801448:	10803a03 	ldbu	r2,232(r2)
  80144c:	10803fcc 	andi	r2,r2,255
  801450:	1080201c 	xori	r2,r2,128
  801454:	10bfe004 	addi	r2,r2,-128
  801458:	1000021e 	bne	r2,zero,801464 <logic+0x1154>
  80145c:	00800044 	movi	r2,1
  801460:	00000106 	br	801468 <logic+0x1158>
  801464:	0005883a 	mov	r2,zero
  801468:	1007883a 	mov	r3,r2
  80146c:	e0bffc17 	ldw	r2,-16(fp)
  801470:	10c01e45 	stb	r3,121(r2)
  d->_g9_e1 = !(d->_g13 || d->_g10);
  801474:	e0bffc17 	ldw	r2,-16(fp)
  801478:	10801f03 	ldbu	r2,124(r2)
  80147c:	10803fcc 	andi	r2,r2,255
  801480:	1080201c 	xori	r2,r2,128
  801484:	10bfe004 	addi	r2,r2,-128
  801488:	1000081e 	bne	r2,zero,8014ac <logic+0x119c>
  80148c:	e0bffc17 	ldw	r2,-16(fp)
  801490:	10801e43 	ldbu	r2,121(r2)
  801494:	10803fcc 	andi	r2,r2,255
  801498:	1080201c 	xori	r2,r2,128
  80149c:	10bfe004 	addi	r2,r2,-128
  8014a0:	1000021e 	bne	r2,zero,8014ac <logic+0x119c>
  8014a4:	00800044 	movi	r2,1
  8014a8:	00000106 	br	8014b0 <logic+0x11a0>
  8014ac:	0005883a 	mov	r2,zero
  8014b0:	1007883a 	mov	r3,r2
  8014b4:	e0bffc17 	ldw	r2,-16(fp)
  8014b8:	10c04705 	stb	r3,284(r2)
  d->_g12 = d->_g7 && d->_cg8 || d->_g14 && d->_cg12;
  8014bc:	e0bffc17 	ldw	r2,-16(fp)
  8014c0:	10801d83 	ldbu	r2,118(r2)
  8014c4:	10803fcc 	andi	r2,r2,255
  8014c8:	1080201c 	xori	r2,r2,128
  8014cc:	10bfe004 	addi	r2,r2,-128
  8014d0:	10000626 	beq	r2,zero,8014ec <logic+0x11dc>
  8014d4:	e0bffc17 	ldw	r2,-16(fp)
  8014d8:	10803a03 	ldbu	r2,232(r2)
  8014dc:	10803fcc 	andi	r2,r2,255
  8014e0:	1080201c 	xori	r2,r2,128
  8014e4:	10bfe004 	addi	r2,r2,-128
  8014e8:	10000c1e 	bne	r2,zero,80151c <logic+0x120c>
  8014ec:	e0bffc17 	ldw	r2,-16(fp)
  8014f0:	10801f43 	ldbu	r2,125(r2)
  8014f4:	10803fcc 	andi	r2,r2,255
  8014f8:	1080201c 	xori	r2,r2,128
  8014fc:	10bfe004 	addi	r2,r2,-128
  801500:	10000826 	beq	r2,zero,801524 <logic+0x1214>
  801504:	e0bffc17 	ldw	r2,-16(fp)
  801508:	10803a43 	ldbu	r2,233(r2)
  80150c:	10803fcc 	andi	r2,r2,255
  801510:	1080201c 	xori	r2,r2,128
  801514:	10bfe004 	addi	r2,r2,-128
  801518:	10000226 	beq	r2,zero,801524 <logic+0x1214>
  80151c:	00800044 	movi	r2,1
  801520:	00000106 	br	801528 <logic+0x1218>
  801524:	0005883a 	mov	r2,zero
  801528:	1007883a 	mov	r3,r2
  80152c:	e0bffc17 	ldw	r2,-16(fp)
  801530:	10c01ec5 	stb	r3,123(r2)
  d->_g8 = d->_g5 || d->_g149 && !d->_cg20;
  801534:	e0bffc17 	ldw	r2,-16(fp)
  801538:	10801d43 	ldbu	r2,117(r2)
  80153c:	10803fcc 	andi	r2,r2,255
  801540:	1080201c 	xori	r2,r2,128
  801544:	10bfe004 	addi	r2,r2,-128
  801548:	10000c1e 	bne	r2,zero,80157c <logic+0x126c>
  80154c:	e0bffc17 	ldw	r2,-16(fp)
  801550:	108036c3 	ldbu	r2,219(r2)
  801554:	10803fcc 	andi	r2,r2,255
  801558:	1080201c 	xori	r2,r2,128
  80155c:	10bfe004 	addi	r2,r2,-128
  801560:	10000826 	beq	r2,zero,801584 <logic+0x1274>
  801564:	e0bffc17 	ldw	r2,-16(fp)
  801568:	10803a83 	ldbu	r2,234(r2)
  80156c:	10803fcc 	andi	r2,r2,255
  801570:	1080201c 	xori	r2,r2,128
  801574:	10bfe004 	addi	r2,r2,-128
  801578:	1000021e 	bne	r2,zero,801584 <logic+0x1274>
  80157c:	00800044 	movi	r2,1
  801580:	00000106 	br	801588 <logic+0x1278>
  801584:	0005883a 	mov	r2,zero
  801588:	1007883a 	mov	r3,r2
  80158c:	e0bffc17 	ldw	r2,-16(fp)
  801590:	10c01dc5 	stb	r3,119(r2)
  d->_g5 = !d->_g8;
  801594:	e0bffc17 	ldw	r2,-16(fp)
  801598:	10801dc3 	ldbu	r2,119(r2)
  80159c:	10803fcc 	andi	r2,r2,255
  8015a0:	1080201c 	xori	r2,r2,128
  8015a4:	10bfe004 	addi	r2,r2,-128
  8015a8:	1005003a 	cmpeq	r2,r2,zero
  8015ac:	1007883a 	mov	r3,r2
  8015b0:	e0bffc17 	ldw	r2,-16(fp)
  8015b4:	10c01d45 	stb	r3,117(r2)
  d->_g20 = d->_g18 || d->_g140;
  8015b8:	e0bffc17 	ldw	r2,-16(fp)
  8015bc:	10801fc3 	ldbu	r2,127(r2)
  8015c0:	10803fcc 	andi	r2,r2,255
  8015c4:	1080201c 	xori	r2,r2,128
  8015c8:	10bfe004 	addi	r2,r2,-128
  8015cc:	1000061e 	bne	r2,zero,8015e8 <logic+0x12d8>
  8015d0:	e0bffc17 	ldw	r2,-16(fp)
  8015d4:	10803543 	ldbu	r2,213(r2)
  8015d8:	10803fcc 	andi	r2,r2,255
  8015dc:	1080201c 	xori	r2,r2,128
  8015e0:	10bfe004 	addi	r2,r2,-128
  8015e4:	10000226 	beq	r2,zero,8015f0 <logic+0x12e0>
  8015e8:	00800044 	movi	r2,1
  8015ec:	00000106 	br	8015f4 <logic+0x12e4>
  8015f0:	0005883a 	mov	r2,zero
  8015f4:	1007883a 	mov	r3,r2
  8015f8:	e0bffc17 	ldw	r2,-16(fp)
  8015fc:	10c02045 	stb	r3,129(r2)
  d->_g21 = (d->_g9_e1 || d->_g12) && (d->_g5 || d->_g20) && (d->_g12 || d->_g20);
  801600:	e0bffc17 	ldw	r2,-16(fp)
  801604:	10804703 	ldbu	r2,284(r2)
  801608:	10803fcc 	andi	r2,r2,255
  80160c:	1080201c 	xori	r2,r2,128
  801610:	10bfe004 	addi	r2,r2,-128
  801614:	1000061e 	bne	r2,zero,801630 <logic+0x1320>
  801618:	e0bffc17 	ldw	r2,-16(fp)
  80161c:	10801ec3 	ldbu	r2,123(r2)
  801620:	10803fcc 	andi	r2,r2,255
  801624:	1080201c 	xori	r2,r2,128
  801628:	10bfe004 	addi	r2,r2,-128
  80162c:	10001a26 	beq	r2,zero,801698 <logic+0x1388>
  801630:	e0bffc17 	ldw	r2,-16(fp)
  801634:	10801d43 	ldbu	r2,117(r2)
  801638:	10803fcc 	andi	r2,r2,255
  80163c:	1080201c 	xori	r2,r2,128
  801640:	10bfe004 	addi	r2,r2,-128
  801644:	1000061e 	bne	r2,zero,801660 <logic+0x1350>
  801648:	e0bffc17 	ldw	r2,-16(fp)
  80164c:	10802043 	ldbu	r2,129(r2)
  801650:	10803fcc 	andi	r2,r2,255
  801654:	1080201c 	xori	r2,r2,128
  801658:	10bfe004 	addi	r2,r2,-128
  80165c:	10000e26 	beq	r2,zero,801698 <logic+0x1388>
  801660:	e0bffc17 	ldw	r2,-16(fp)
  801664:	10801ec3 	ldbu	r2,123(r2)
  801668:	10803fcc 	andi	r2,r2,255
  80166c:	1080201c 	xori	r2,r2,128
  801670:	10bfe004 	addi	r2,r2,-128
  801674:	1000061e 	bne	r2,zero,801690 <logic+0x1380>
  801678:	e0bffc17 	ldw	r2,-16(fp)
  80167c:	10802043 	ldbu	r2,129(r2)
  801680:	10803fcc 	andi	r2,r2,255
  801684:	1080201c 	xori	r2,r2,128
  801688:	10bfe004 	addi	r2,r2,-128
  80168c:	10000226 	beq	r2,zero,801698 <logic+0x1388>
  801690:	00800044 	movi	r2,1
  801694:	00000106 	br	80169c <logic+0x138c>
  801698:	0005883a 	mov	r2,zero
  80169c:	1007883a 	mov	r3,r2
  8016a0:	e0bffc17 	ldw	r2,-16(fp)
  8016a4:	10c02085 	stb	r3,130(r2)
  d->_cg22 = d->_Pacemaker_local__Atrig;
  8016a8:	e0bffc17 	ldw	r2,-16(fp)
  8016ac:	10c01a03 	ldbu	r3,104(r2)
  8016b0:	e0bffc17 	ldw	r2,-16(fp)
  8016b4:	10c03945 	stb	r3,229(r2)
  d->_g18 = d->_g21 && !d->_cg22;
  8016b8:	e0bffc17 	ldw	r2,-16(fp)
  8016bc:	10802083 	ldbu	r2,130(r2)
  8016c0:	10803fcc 	andi	r2,r2,255
  8016c4:	1080201c 	xori	r2,r2,128
  8016c8:	10bfe004 	addi	r2,r2,-128
  8016cc:	10000826 	beq	r2,zero,8016f0 <logic+0x13e0>
  8016d0:	e0bffc17 	ldw	r2,-16(fp)
  8016d4:	10803943 	ldbu	r2,229(r2)
  8016d8:	10803fcc 	andi	r2,r2,255
  8016dc:	1080201c 	xori	r2,r2,128
  8016e0:	10bfe004 	addi	r2,r2,-128
  8016e4:	1000021e 	bne	r2,zero,8016f0 <logic+0x13e0>
  8016e8:	00800044 	movi	r2,1
  8016ec:	00000106 	br	8016f4 <logic+0x13e4>
  8016f0:	0005883a 	mov	r2,zero
  8016f4:	1007883a 	mov	r3,r2
  8016f8:	e0bffc17 	ldw	r2,-16(fp)
  8016fc:	10c01fc5 	stb	r3,127(r2)
  if (d->_g18) {
  801700:	e0bffc17 	ldw	r2,-16(fp)
  801704:	10801fc3 	ldbu	r2,127(r2)
  801708:	10803fcc 	andi	r2,r2,255
  80170c:	1080201c 	xori	r2,r2,128
  801710:	10bfe004 	addi	r2,r2,-128
  801714:	10000626 	beq	r2,zero,801730 <logic+0x1420>
    d->VP |= 1;
  801718:	e0bffc17 	ldw	r2,-16(fp)
  80171c:	108017c3 	ldbu	r2,95(r2)
  801720:	10800054 	ori	r2,r2,1
  801724:	1007883a 	mov	r3,r2
  801728:	e0bffc17 	ldw	r2,-16(fp)
  80172c:	10c017c5 	stb	r3,95(r2)
  }
  d->_g9 = d->_GO || d->_g21 && d->_cg22 || d->_g18 || d->_g4 && !d->_cg4;
  801730:	e0bffc17 	ldw	r2,-16(fp)
  801734:	10803903 	ldbu	r2,228(r2)
  801738:	10803fcc 	andi	r2,r2,255
  80173c:	1080201c 	xori	r2,r2,128
  801740:	10bfe004 	addi	r2,r2,-128
  801744:	10001e1e 	bne	r2,zero,8017c0 <logic+0x14b0>
  801748:	e0bffc17 	ldw	r2,-16(fp)
  80174c:	10802083 	ldbu	r2,130(r2)
  801750:	10803fcc 	andi	r2,r2,255
  801754:	1080201c 	xori	r2,r2,128
  801758:	10bfe004 	addi	r2,r2,-128
  80175c:	10000626 	beq	r2,zero,801778 <logic+0x1468>
  801760:	e0bffc17 	ldw	r2,-16(fp)
  801764:	10803943 	ldbu	r2,229(r2)
  801768:	10803fcc 	andi	r2,r2,255
  80176c:	1080201c 	xori	r2,r2,128
  801770:	10bfe004 	addi	r2,r2,-128
  801774:	1000121e 	bne	r2,zero,8017c0 <logic+0x14b0>
  801778:	e0bffc17 	ldw	r2,-16(fp)
  80177c:	10801fc3 	ldbu	r2,127(r2)
  801780:	10803fcc 	andi	r2,r2,255
  801784:	1080201c 	xori	r2,r2,128
  801788:	10bfe004 	addi	r2,r2,-128
  80178c:	10000c1e 	bne	r2,zero,8017c0 <logic+0x14b0>
  801790:	e0bffc17 	ldw	r2,-16(fp)
  801794:	10801d03 	ldbu	r2,116(r2)
  801798:	10803fcc 	andi	r2,r2,255
  80179c:	1080201c 	xori	r2,r2,128
  8017a0:	10bfe004 	addi	r2,r2,-128
  8017a4:	10000826 	beq	r2,zero,8017c8 <logic+0x14b8>
  8017a8:	e0bffc17 	ldw	r2,-16(fp)
  8017ac:	10803983 	ldbu	r2,230(r2)
  8017b0:	10803fcc 	andi	r2,r2,255
  8017b4:	1080201c 	xori	r2,r2,128
  8017b8:	10bfe004 	addi	r2,r2,-128
  8017bc:	1000021e 	bne	r2,zero,8017c8 <logic+0x14b8>
  8017c0:	00800044 	movi	r2,1
  8017c4:	00000106 	br	8017cc <logic+0x14bc>
  8017c8:	0005883a 	mov	r2,zero
  8017cc:	1007883a 	mov	r3,r2
  8017d0:	e0bffc17 	ldw	r2,-16(fp)
  8017d4:	10c01e05 	stb	r3,120(r2)
  d->_g9_e1 = d->_pg48;
  8017d8:	e0bffc17 	ldw	r2,-16(fp)
  8017dc:	10c04dc3 	ldbu	r3,311(r2)
  8017e0:	e0bffc17 	ldw	r2,-16(fp)
  8017e4:	10c04705 	stb	r3,284(r2)
  d->_g19 = d->_pg50;
  8017e8:	e0bffc17 	ldw	r2,-16(fp)
  8017ec:	10c04e03 	ldbu	r3,312(r2)
  8017f0:	e0bffc17 	ldw	r2,-16(fp)
  8017f4:	10c02005 	stb	r3,128(r2)
  d->_g19_e2 = !(d->_g9_e1 || d->_g19);
  8017f8:	e0bffc17 	ldw	r2,-16(fp)
  8017fc:	10804703 	ldbu	r2,284(r2)
  801800:	10803fcc 	andi	r2,r2,255
  801804:	1080201c 	xori	r2,r2,128
  801808:	10bfe004 	addi	r2,r2,-128
  80180c:	1000081e 	bne	r2,zero,801830 <logic+0x1520>
  801810:	e0bffc17 	ldw	r2,-16(fp)
  801814:	10802003 	ldbu	r2,128(r2)
  801818:	10803fcc 	andi	r2,r2,255
  80181c:	1080201c 	xori	r2,r2,128
  801820:	10bfe004 	addi	r2,r2,-128
  801824:	1000021e 	bne	r2,zero,801830 <logic+0x1520>
  801828:	00800044 	movi	r2,1
  80182c:	00000106 	br	801834 <logic+0x1524>
  801830:	0005883a 	mov	r2,zero
  801834:	1007883a 	mov	r3,r2
  801838:	e0bffc17 	ldw	r2,-16(fp)
  80183c:	10c04745 	stb	r3,285(r2)
  d->_g22 = d->_pg49;
  801840:	e0bffc17 	ldw	r2,-16(fp)
  801844:	10c04e43 	ldbu	r3,313(r2)
  801848:	e0bffc17 	ldw	r2,-16(fp)
  80184c:	10c020c5 	stb	r3,131(r2)
  d->_g23 = d->_g22 && d->AS;
  801850:	e0bffc17 	ldw	r2,-16(fp)
  801854:	108020c3 	ldbu	r2,131(r2)
  801858:	10803fcc 	andi	r2,r2,255
  80185c:	1080201c 	xori	r2,r2,128
  801860:	10bfe004 	addi	r2,r2,-128
  801864:	10000826 	beq	r2,zero,801888 <logic+0x1578>
  801868:	e0bffc17 	ldw	r2,-16(fp)
  80186c:	10801703 	ldbu	r2,92(r2)
  801870:	10803fcc 	andi	r2,r2,255
  801874:	1080201c 	xori	r2,r2,128
  801878:	10bfe004 	addi	r2,r2,-128
  80187c:	10000226 	beq	r2,zero,801888 <logic+0x1578>
  801880:	00800044 	movi	r2,1
  801884:	00000106 	br	80188c <logic+0x157c>
  801888:	0005883a 	mov	r2,zero
  80188c:	1007883a 	mov	r3,r2
  801890:	e0bffc17 	ldw	r2,-16(fp)
  801894:	10c02105 	stb	r3,132(r2)
  if (d->_g23) {
  801898:	e0bffc17 	ldw	r2,-16(fp)
  80189c:	10802103 	ldbu	r2,132(r2)
  8018a0:	10803fcc 	andi	r2,r2,255
  8018a4:	1080201c 	xori	r2,r2,128
  8018a8:	10bfe004 	addi	r2,r2,-128
  8018ac:	10000326 	beq	r2,zero,8018bc <logic+0x15ac>
    d->_Pacemaker_local__Atrig2 = 1;
  8018b0:	e0bffc17 	ldw	r2,-16(fp)
  8018b4:	00c00044 	movi	r3,1
  8018b8:	10c01a85 	stb	r3,106(r2)
  }
  d->_g4 = d->_pg135;
  8018bc:	e0bffc17 	ldw	r2,-16(fp)
  8018c0:	10c04e83 	ldbu	r3,314(r2)
  8018c4:	e0bffc17 	ldw	r2,-16(fp)
  8018c8:	10c01d05 	stb	r3,116(r2)
  if (d->_g4) {
  8018cc:	e0bffc17 	ldw	r2,-16(fp)
  8018d0:	10801d03 	ldbu	r2,116(r2)
  8018d4:	10803fcc 	andi	r2,r2,255
  8018d8:	1080201c 	xori	r2,r2,128
  8018dc:	10bfe004 	addi	r2,r2,-128
  8018e0:	10001226 	beq	r2,zero,80192c <logic+0x161c>
    d->_region1_PVARP_timer_t += d->deltaT;
  8018e4:	e13ffc17 	ldw	r4,-16(fp)
  8018e8:	20800917 	ldw	r2,36(r4)
  8018ec:	20c00a17 	ldw	r3,40(r4)
  8018f0:	e1bffc17 	ldw	r6,-16(fp)
  8018f4:	31001317 	ldw	r4,76(r6)
  8018f8:	31401417 	ldw	r5,80(r6)
  8018fc:	200d883a 	mov	r6,r4
  801900:	280f883a 	mov	r7,r5
  801904:	1009883a 	mov	r4,r2
  801908:	180b883a 	mov	r5,r3
  80190c:	080507c0 	call	80507c <__adddf3>
  801910:	1009883a 	mov	r4,r2
  801914:	180b883a 	mov	r5,r3
  801918:	2005883a 	mov	r2,r4
  80191c:	2807883a 	mov	r3,r5
  801920:	e13ffc17 	ldw	r4,-16(fp)
  801924:	20800915 	stw	r2,36(r4)
  801928:	20c00a15 	stw	r3,40(r4)
  }
  d->_g46 = d->_g22 && !d->AS;
  80192c:	e0bffc17 	ldw	r2,-16(fp)
  801930:	108020c3 	ldbu	r2,131(r2)
  801934:	10803fcc 	andi	r2,r2,255
  801938:	1080201c 	xori	r2,r2,128
  80193c:	10bfe004 	addi	r2,r2,-128
  801940:	10000826 	beq	r2,zero,801964 <logic+0x1654>
  801944:	e0bffc17 	ldw	r2,-16(fp)
  801948:	10801703 	ldbu	r2,92(r2)
  80194c:	10803fcc 	andi	r2,r2,255
  801950:	1080201c 	xori	r2,r2,128
  801954:	10bfe004 	addi	r2,r2,-128
  801958:	1000021e 	bne	r2,zero,801964 <logic+0x1654>
  80195c:	00800044 	movi	r2,1
  801960:	00000106 	br	801968 <logic+0x1658>
  801964:	0005883a 	mov	r2,zero
  801968:	1007883a 	mov	r3,r2
  80196c:	e0bffc17 	ldw	r2,-16(fp)
  801970:	10c024c5 	stb	r3,147(r2)
  d->_cg46 = d->_region1_PVARP_timer_t >= d->PVARP_Constraint;
  801974:	e0bffc17 	ldw	r2,-16(fp)
  801978:	14000917 	ldw	r16,36(r2)
  80197c:	14400a17 	ldw	r17,40(r2)
  801980:	e0bffc17 	ldw	r2,-16(fp)
  801984:	10800217 	ldw	r2,8(r2)
  801988:	1009883a 	mov	r4,r2
  80198c:	08063f40 	call	8063f4 <__floatsidf>
  801990:	1009883a 	mov	r4,r2
  801994:	180b883a 	mov	r5,r3
  801998:	04800044 	movi	r18,1
  80199c:	200d883a 	mov	r6,r4
  8019a0:	280f883a 	mov	r7,r5
  8019a4:	8009883a 	mov	r4,r16
  8019a8:	880b883a 	mov	r5,r17
  8019ac:	08059280 	call	805928 <__gedf2>
  8019b0:	1000010e 	bge	r2,zero,8019b8 <logic+0x16a8>
  8019b4:	0025883a 	mov	r18,zero
  8019b8:	9007883a 	mov	r3,r18
  8019bc:	e0bffc17 	ldw	r2,-16(fp)
  8019c0:	10c03d45 	stb	r3,245(r2)
  d->_g47 = d->_g46 && d->_cg46;
  8019c4:	e0bffc17 	ldw	r2,-16(fp)
  8019c8:	108024c3 	ldbu	r2,147(r2)
  8019cc:	10803fcc 	andi	r2,r2,255
  8019d0:	1080201c 	xori	r2,r2,128
  8019d4:	10bfe004 	addi	r2,r2,-128
  8019d8:	10000826 	beq	r2,zero,8019fc <logic+0x16ec>
  8019dc:	e0bffc17 	ldw	r2,-16(fp)
  8019e0:	10803d43 	ldbu	r2,245(r2)
  8019e4:	10803fcc 	andi	r2,r2,255
  8019e8:	1080201c 	xori	r2,r2,128
  8019ec:	10bfe004 	addi	r2,r2,-128
  8019f0:	10000226 	beq	r2,zero,8019fc <logic+0x16ec>
  8019f4:	00800044 	movi	r2,1
  8019f8:	00000106 	br	801a00 <logic+0x16f0>
  8019fc:	0005883a 	mov	r2,zero
  801a00:	1007883a 	mov	r3,r2
  801a04:	e0bffc17 	ldw	r2,-16(fp)
  801a08:	10c02505 	stb	r3,148(r2)
  if (d->_g47) {
  801a0c:	e0bffc17 	ldw	r2,-16(fp)
  801a10:	10802503 	ldbu	r2,148(r2)
  801a14:	10803fcc 	andi	r2,r2,255
  801a18:	1080201c 	xori	r2,r2,128
  801a1c:	10bfe004 	addi	r2,r2,-128
  801a20:	10000326 	beq	r2,zero,801a30 <logic+0x1720>
    d->_Pacemaker_local__Atrig3 = 1;
  801a24:	e0bffc17 	ldw	r2,-16(fp)
  801a28:	00c00044 	movi	r3,1
  801a2c:	10c01ac5 	stb	r3,107(r2)
  }
  d->_g33 = d->_g19 || d->_g9_e1;
  801a30:	e0bffc17 	ldw	r2,-16(fp)
  801a34:	10802003 	ldbu	r2,128(r2)
  801a38:	10803fcc 	andi	r2,r2,255
  801a3c:	1080201c 	xori	r2,r2,128
  801a40:	10bfe004 	addi	r2,r2,-128
  801a44:	1000061e 	bne	r2,zero,801a60 <logic+0x1750>
  801a48:	e0bffc17 	ldw	r2,-16(fp)
  801a4c:	10804703 	ldbu	r2,284(r2)
  801a50:	10803fcc 	andi	r2,r2,255
  801a54:	1080201c 	xori	r2,r2,128
  801a58:	10bfe004 	addi	r2,r2,-128
  801a5c:	10000226 	beq	r2,zero,801a68 <logic+0x1758>
  801a60:	00800044 	movi	r2,1
  801a64:	00000106 	br	801a6c <logic+0x175c>
  801a68:	0005883a 	mov	r2,zero
  801a6c:	1007883a 	mov	r3,r2
  801a70:	e0bffc17 	ldw	r2,-16(fp)
  801a74:	10c02245 	stb	r3,137(r2)
  d->_cg34 = d->_region1_PVARP_timer_t < d->PVARP_Constraint;
  801a78:	e0bffc17 	ldw	r2,-16(fp)
  801a7c:	14000917 	ldw	r16,36(r2)
  801a80:	14400a17 	ldw	r17,40(r2)
  801a84:	e0bffc17 	ldw	r2,-16(fp)
  801a88:	10800217 	ldw	r2,8(r2)
  801a8c:	1009883a 	mov	r4,r2
  801a90:	08063f40 	call	8063f4 <__floatsidf>
  801a94:	1009883a 	mov	r4,r2
  801a98:	180b883a 	mov	r5,r3
  801a9c:	04800044 	movi	r18,1
  801aa0:	200d883a 	mov	r6,r4
  801aa4:	280f883a 	mov	r7,r5
  801aa8:	8009883a 	mov	r4,r16
  801aac:	880b883a 	mov	r5,r17
  801ab0:	0805a040 	call	805a04 <__ledf2>
  801ab4:	10000116 	blt	r2,zero,801abc <logic+0x17ac>
  801ab8:	0025883a 	mov	r18,zero
  801abc:	9007883a 	mov	r3,r18
  801ac0:	e0bffc17 	ldw	r2,-16(fp)
  801ac4:	10c03c85 	stb	r3,242(r2)
  d->_g39 = d->_g33 && d->_cg34;
  801ac8:	e0bffc17 	ldw	r2,-16(fp)
  801acc:	10802243 	ldbu	r2,137(r2)
  801ad0:	10803fcc 	andi	r2,r2,255
  801ad4:	1080201c 	xori	r2,r2,128
  801ad8:	10bfe004 	addi	r2,r2,-128
  801adc:	10000826 	beq	r2,zero,801b00 <logic+0x17f0>
  801ae0:	e0bffc17 	ldw	r2,-16(fp)
  801ae4:	10803c83 	ldbu	r2,242(r2)
  801ae8:	10803fcc 	andi	r2,r2,255
  801aec:	1080201c 	xori	r2,r2,128
  801af0:	10bfe004 	addi	r2,r2,-128
  801af4:	10000226 	beq	r2,zero,801b00 <logic+0x17f0>
  801af8:	00800044 	movi	r2,1
  801afc:	00000106 	br	801b04 <logic+0x17f4>
  801b00:	0005883a 	mov	r2,zero
  801b04:	1007883a 	mov	r3,r2
  801b08:	e0bffc17 	ldw	r2,-16(fp)
  801b0c:	10c02385 	stb	r3,142(r2)
  if (d->_g39) {
  801b10:	e0bffc17 	ldw	r2,-16(fp)
  801b14:	10802383 	ldbu	r2,142(r2)
  801b18:	10803fcc 	andi	r2,r2,255
  801b1c:	1080201c 	xori	r2,r2,128
  801b20:	10bfe004 	addi	r2,r2,-128
  801b24:	10003426 	beq	r2,zero,801bf8 <logic+0x18e8>
    d->sleepT = (d->sleepT < (d->PVARP_Constraint - d->_region1_PVARP_timer_t)) ? d->sleepT : (d->PVARP_Constraint - d->_region1_PVARP_timer_t);
  801b28:	e0bffc17 	ldw	r2,-16(fp)
  801b2c:	14001517 	ldw	r16,84(r2)
  801b30:	14401617 	ldw	r17,88(r2)
  801b34:	e0bffc17 	ldw	r2,-16(fp)
  801b38:	10800217 	ldw	r2,8(r2)
  801b3c:	1009883a 	mov	r4,r2
  801b40:	08063f40 	call	8063f4 <__floatsidf>
  801b44:	1011883a 	mov	r8,r2
  801b48:	1813883a 	mov	r9,r3
  801b4c:	e13ffc17 	ldw	r4,-16(fp)
  801b50:	20800917 	ldw	r2,36(r4)
  801b54:	20c00a17 	ldw	r3,40(r4)
  801b58:	100d883a 	mov	r6,r2
  801b5c:	180f883a 	mov	r7,r3
  801b60:	4009883a 	mov	r4,r8
  801b64:	480b883a 	mov	r5,r9
  801b68:	0805af80 	call	805af8 <__subdf3>
  801b6c:	1009883a 	mov	r4,r2
  801b70:	180b883a 	mov	r5,r3
  801b74:	2005883a 	mov	r2,r4
  801b78:	2807883a 	mov	r3,r5
  801b7c:	100d883a 	mov	r6,r2
  801b80:	180f883a 	mov	r7,r3
  801b84:	8009883a 	mov	r4,r16
  801b88:	880b883a 	mov	r5,r17
  801b8c:	0805a040 	call	805a04 <__ledf2>
  801b90:	1000040e 	bge	r2,zero,801ba4 <logic+0x1894>
  801b94:	e13ffc17 	ldw	r4,-16(fp)
  801b98:	20801517 	ldw	r2,84(r4)
  801b9c:	20c01617 	ldw	r3,88(r4)
  801ba0:	00001206 	br	801bec <logic+0x18dc>
  801ba4:	e0bffc17 	ldw	r2,-16(fp)
  801ba8:	10800217 	ldw	r2,8(r2)
  801bac:	1009883a 	mov	r4,r2
  801bb0:	08063f40 	call	8063f4 <__floatsidf>
  801bb4:	1011883a 	mov	r8,r2
  801bb8:	1813883a 	mov	r9,r3
  801bbc:	e13ffc17 	ldw	r4,-16(fp)
  801bc0:	20800917 	ldw	r2,36(r4)
  801bc4:	20c00a17 	ldw	r3,40(r4)
  801bc8:	100d883a 	mov	r6,r2
  801bcc:	180f883a 	mov	r7,r3
  801bd0:	4009883a 	mov	r4,r8
  801bd4:	480b883a 	mov	r5,r9
  801bd8:	0805af80 	call	805af8 <__subdf3>
  801bdc:	1009883a 	mov	r4,r2
  801be0:	180b883a 	mov	r5,r3
  801be4:	2005883a 	mov	r2,r4
  801be8:	2807883a 	mov	r3,r5
  801bec:	e13ffc17 	ldw	r4,-16(fp)
  801bf0:	20801515 	stw	r2,84(r4)
  801bf4:	20c01615 	stw	r3,88(r4)
  }
  d->_cg35 = d->_Pacemaker_local__Atrig2 || d->_Pacemaker_local__Atrig3;
  801bf8:	e0bffc17 	ldw	r2,-16(fp)
  801bfc:	10801a83 	ldbu	r2,106(r2)
  801c00:	10803fcc 	andi	r2,r2,255
  801c04:	1080201c 	xori	r2,r2,128
  801c08:	10bfe004 	addi	r2,r2,-128
  801c0c:	1000061e 	bne	r2,zero,801c28 <logic+0x1918>
  801c10:	e0bffc17 	ldw	r2,-16(fp)
  801c14:	10801ac3 	ldbu	r2,107(r2)
  801c18:	10803fcc 	andi	r2,r2,255
  801c1c:	1080201c 	xori	r2,r2,128
  801c20:	10bfe004 	addi	r2,r2,-128
  801c24:	10000226 	beq	r2,zero,801c30 <logic+0x1920>
  801c28:	00800044 	movi	r2,1
  801c2c:	00000106 	br	801c34 <logic+0x1924>
  801c30:	0005883a 	mov	r2,zero
  801c34:	1007883a 	mov	r3,r2
  801c38:	e0bffc17 	ldw	r2,-16(fp)
  801c3c:	10c03c45 	stb	r3,241(r2)
  d->_g34 = d->_g33 && !d->_cg34;
  801c40:	e0bffc17 	ldw	r2,-16(fp)
  801c44:	10802243 	ldbu	r2,137(r2)
  801c48:	10803fcc 	andi	r2,r2,255
  801c4c:	1080201c 	xori	r2,r2,128
  801c50:	10bfe004 	addi	r2,r2,-128
  801c54:	10000826 	beq	r2,zero,801c78 <logic+0x1968>
  801c58:	e0bffc17 	ldw	r2,-16(fp)
  801c5c:	10803c83 	ldbu	r2,242(r2)
  801c60:	10803fcc 	andi	r2,r2,255
  801c64:	1080201c 	xori	r2,r2,128
  801c68:	10bfe004 	addi	r2,r2,-128
  801c6c:	1000021e 	bne	r2,zero,801c78 <logic+0x1968>
  801c70:	00800044 	movi	r2,1
  801c74:	00000106 	br	801c7c <logic+0x196c>
  801c78:	0005883a 	mov	r2,zero
  801c7c:	1007883a 	mov	r3,r2
  801c80:	e0bffc17 	ldw	r2,-16(fp)
  801c84:	10c02285 	stb	r3,138(r2)
  d->_cg37 = d->_Pacemaker_local__Atrig2 || d->_Pacemaker_local__Atrig3;
  801c88:	e0bffc17 	ldw	r2,-16(fp)
  801c8c:	10801a83 	ldbu	r2,106(r2)
  801c90:	10803fcc 	andi	r2,r2,255
  801c94:	1080201c 	xori	r2,r2,128
  801c98:	10bfe004 	addi	r2,r2,-128
  801c9c:	1000061e 	bne	r2,zero,801cb8 <logic+0x19a8>
  801ca0:	e0bffc17 	ldw	r2,-16(fp)
  801ca4:	10801ac3 	ldbu	r2,107(r2)
  801ca8:	10803fcc 	andi	r2,r2,255
  801cac:	1080201c 	xori	r2,r2,128
  801cb0:	10bfe004 	addi	r2,r2,-128
  801cb4:	10000226 	beq	r2,zero,801cc0 <logic+0x19b0>
  801cb8:	00800044 	movi	r2,1
  801cbc:	00000106 	br	801cc4 <logic+0x19b4>
  801cc0:	0005883a 	mov	r2,zero
  801cc4:	1007883a 	mov	r3,r2
  801cc8:	e0bffc17 	ldw	r2,-16(fp)
  801ccc:	10c03cc5 	stb	r3,243(r2)
  d->_g36 = d->_g39 && d->_cg35 || d->_g34 && d->_cg37;
  801cd0:	e0bffc17 	ldw	r2,-16(fp)
  801cd4:	10802383 	ldbu	r2,142(r2)
  801cd8:	10803fcc 	andi	r2,r2,255
  801cdc:	1080201c 	xori	r2,r2,128
  801ce0:	10bfe004 	addi	r2,r2,-128
  801ce4:	10000626 	beq	r2,zero,801d00 <logic+0x19f0>
  801ce8:	e0bffc17 	ldw	r2,-16(fp)
  801cec:	10803c43 	ldbu	r2,241(r2)
  801cf0:	10803fcc 	andi	r2,r2,255
  801cf4:	1080201c 	xori	r2,r2,128
  801cf8:	10bfe004 	addi	r2,r2,-128
  801cfc:	10000c1e 	bne	r2,zero,801d30 <logic+0x1a20>
  801d00:	e0bffc17 	ldw	r2,-16(fp)
  801d04:	10802283 	ldbu	r2,138(r2)
  801d08:	10803fcc 	andi	r2,r2,255
  801d0c:	1080201c 	xori	r2,r2,128
  801d10:	10bfe004 	addi	r2,r2,-128
  801d14:	10000826 	beq	r2,zero,801d38 <logic+0x1a28>
  801d18:	e0bffc17 	ldw	r2,-16(fp)
  801d1c:	10803cc3 	ldbu	r2,243(r2)
  801d20:	10803fcc 	andi	r2,r2,255
  801d24:	1080201c 	xori	r2,r2,128
  801d28:	10bfe004 	addi	r2,r2,-128
  801d2c:	10000226 	beq	r2,zero,801d38 <logic+0x1a28>
  801d30:	00800044 	movi	r2,1
  801d34:	00000106 	br	801d3c <logic+0x1a2c>
  801d38:	0005883a 	mov	r2,zero
  801d3c:	1007883a 	mov	r3,r2
  801d40:	e0bffc17 	ldw	r2,-16(fp)
  801d44:	10c02305 	stb	r3,140(r2)
  d->_g43 = !d->_g22;
  801d48:	e0bffc17 	ldw	r2,-16(fp)
  801d4c:	108020c3 	ldbu	r2,131(r2)
  801d50:	10803fcc 	andi	r2,r2,255
  801d54:	1080201c 	xori	r2,r2,128
  801d58:	10bfe004 	addi	r2,r2,-128
  801d5c:	1005003a 	cmpeq	r2,r2,zero
  801d60:	1007883a 	mov	r3,r2
  801d64:	e0bffc17 	ldw	r2,-16(fp)
  801d68:	10c02405 	stb	r3,144(r2)
  d->_g44 = d->_g23 || d->_g47;
  801d6c:	e0bffc17 	ldw	r2,-16(fp)
  801d70:	10802103 	ldbu	r2,132(r2)
  801d74:	10803fcc 	andi	r2,r2,255
  801d78:	1080201c 	xori	r2,r2,128
  801d7c:	10bfe004 	addi	r2,r2,-128
  801d80:	1000061e 	bne	r2,zero,801d9c <logic+0x1a8c>
  801d84:	e0bffc17 	ldw	r2,-16(fp)
  801d88:	10802503 	ldbu	r2,148(r2)
  801d8c:	10803fcc 	andi	r2,r2,255
  801d90:	1080201c 	xori	r2,r2,128
  801d94:	10bfe004 	addi	r2,r2,-128
  801d98:	10000226 	beq	r2,zero,801da4 <logic+0x1a94>
  801d9c:	00800044 	movi	r2,1
  801da0:	00000106 	br	801da8 <logic+0x1a98>
  801da4:	0005883a 	mov	r2,zero
  801da8:	1007883a 	mov	r3,r2
  801dac:	e0bffc17 	ldw	r2,-16(fp)
  801db0:	10c02445 	stb	r3,145(r2)
  d->_g47 = (d->_g19_e2 || d->_g36) && (d->_g43 || d->_g44) && (d->_g36 || d->_g44);
  801db4:	e0bffc17 	ldw	r2,-16(fp)
  801db8:	10804743 	ldbu	r2,285(r2)
  801dbc:	10803fcc 	andi	r2,r2,255
  801dc0:	1080201c 	xori	r2,r2,128
  801dc4:	10bfe004 	addi	r2,r2,-128
  801dc8:	1000061e 	bne	r2,zero,801de4 <logic+0x1ad4>
  801dcc:	e0bffc17 	ldw	r2,-16(fp)
  801dd0:	10802303 	ldbu	r2,140(r2)
  801dd4:	10803fcc 	andi	r2,r2,255
  801dd8:	1080201c 	xori	r2,r2,128
  801ddc:	10bfe004 	addi	r2,r2,-128
  801de0:	10001a26 	beq	r2,zero,801e4c <logic+0x1b3c>
  801de4:	e0bffc17 	ldw	r2,-16(fp)
  801de8:	10802403 	ldbu	r2,144(r2)
  801dec:	10803fcc 	andi	r2,r2,255
  801df0:	1080201c 	xori	r2,r2,128
  801df4:	10bfe004 	addi	r2,r2,-128
  801df8:	1000061e 	bne	r2,zero,801e14 <logic+0x1b04>
  801dfc:	e0bffc17 	ldw	r2,-16(fp)
  801e00:	10802443 	ldbu	r2,145(r2)
  801e04:	10803fcc 	andi	r2,r2,255
  801e08:	1080201c 	xori	r2,r2,128
  801e0c:	10bfe004 	addi	r2,r2,-128
  801e10:	10000e26 	beq	r2,zero,801e4c <logic+0x1b3c>
  801e14:	e0bffc17 	ldw	r2,-16(fp)
  801e18:	10802303 	ldbu	r2,140(r2)
  801e1c:	10803fcc 	andi	r2,r2,255
  801e20:	1080201c 	xori	r2,r2,128
  801e24:	10bfe004 	addi	r2,r2,-128
  801e28:	1000061e 	bne	r2,zero,801e44 <logic+0x1b34>
  801e2c:	e0bffc17 	ldw	r2,-16(fp)
  801e30:	10802443 	ldbu	r2,145(r2)
  801e34:	10803fcc 	andi	r2,r2,255
  801e38:	1080201c 	xori	r2,r2,128
  801e3c:	10bfe004 	addi	r2,r2,-128
  801e40:	10000226 	beq	r2,zero,801e4c <logic+0x1b3c>
  801e44:	00800044 	movi	r2,1
  801e48:	00000106 	br	801e50 <logic+0x1b40>
  801e4c:	0005883a 	mov	r2,zero
  801e50:	1007883a 	mov	r3,r2
  801e54:	e0bffc17 	ldw	r2,-16(fp)
  801e58:	10c02505 	stb	r3,148(r2)
  d->_cg48 = d->_Pacemaker_local__Atrig2;
  801e5c:	e0bffc17 	ldw	r2,-16(fp)
  801e60:	10c01a83 	ldbu	r3,106(r2)
  801e64:	e0bffc17 	ldw	r2,-16(fp)
  801e68:	10c03b05 	stb	r3,236(r2)
  d->_g45_e2 = d->_GO || d->_g47 && !d->_cg48 || d->_g51 || d->_g50 && !d->_cg50;
  801e6c:	e0bffc17 	ldw	r2,-16(fp)
  801e70:	10803903 	ldbu	r2,228(r2)
  801e74:	10803fcc 	andi	r2,r2,255
  801e78:	1080201c 	xori	r2,r2,128
  801e7c:	10bfe004 	addi	r2,r2,-128
  801e80:	10001e1e 	bne	r2,zero,801efc <logic+0x1bec>
  801e84:	e0bffc17 	ldw	r2,-16(fp)
  801e88:	10802503 	ldbu	r2,148(r2)
  801e8c:	10803fcc 	andi	r2,r2,255
  801e90:	1080201c 	xori	r2,r2,128
  801e94:	10bfe004 	addi	r2,r2,-128
  801e98:	10000626 	beq	r2,zero,801eb4 <logic+0x1ba4>
  801e9c:	e0bffc17 	ldw	r2,-16(fp)
  801ea0:	10803b03 	ldbu	r2,236(r2)
  801ea4:	10803fcc 	andi	r2,r2,255
  801ea8:	1080201c 	xori	r2,r2,128
  801eac:	10bfe004 	addi	r2,r2,-128
  801eb0:	10001226 	beq	r2,zero,801efc <logic+0x1bec>
  801eb4:	e0bffc17 	ldw	r2,-16(fp)
  801eb8:	10802603 	ldbu	r2,152(r2)
  801ebc:	10803fcc 	andi	r2,r2,255
  801ec0:	1080201c 	xori	r2,r2,128
  801ec4:	10bfe004 	addi	r2,r2,-128
  801ec8:	10000c1e 	bne	r2,zero,801efc <logic+0x1bec>
  801ecc:	e0bffc17 	ldw	r2,-16(fp)
  801ed0:	108025c3 	ldbu	r2,151(r2)
  801ed4:	10803fcc 	andi	r2,r2,255
  801ed8:	1080201c 	xori	r2,r2,128
  801edc:	10bfe004 	addi	r2,r2,-128
  801ee0:	10000826 	beq	r2,zero,801f04 <logic+0x1bf4>
  801ee4:	e0bffc17 	ldw	r2,-16(fp)
  801ee8:	10803b43 	ldbu	r2,237(r2)
  801eec:	10803fcc 	andi	r2,r2,255
  801ef0:	1080201c 	xori	r2,r2,128
  801ef4:	10bfe004 	addi	r2,r2,-128
  801ef8:	1000021e 	bne	r2,zero,801f04 <logic+0x1bf4>
  801efc:	00800044 	movi	r2,1
  801f00:	00000106 	br	801f08 <logic+0x1bf8>
  801f04:	0005883a 	mov	r2,zero
  801f08:	1007883a 	mov	r3,r2
  801f0c:	e0bffc17 	ldw	r2,-16(fp)
  801f10:	10c047c5 	stb	r3,287(r2)
  d->_g36_e1 = d->_g27 && d->_cg27;
  801f14:	e0bffc17 	ldw	r2,-16(fp)
  801f18:	10802143 	ldbu	r2,133(r2)
  801f1c:	10803fcc 	andi	r2,r2,255
  801f20:	1080201c 	xori	r2,r2,128
  801f24:	10bfe004 	addi	r2,r2,-128
  801f28:	10000826 	beq	r2,zero,801f4c <logic+0x1c3c>
  801f2c:	e0bffc17 	ldw	r2,-16(fp)
  801f30:	10803b83 	ldbu	r2,238(r2)
  801f34:	10803fcc 	andi	r2,r2,255
  801f38:	1080201c 	xori	r2,r2,128
  801f3c:	10bfe004 	addi	r2,r2,-128
  801f40:	10000226 	beq	r2,zero,801f4c <logic+0x1c3c>
  801f44:	00800044 	movi	r2,1
  801f48:	00000106 	br	801f50 <logic+0x1c40>
  801f4c:	0005883a 	mov	r2,zero
  801f50:	1007883a 	mov	r3,r2
  801f54:	e0bffc17 	ldw	r2,-16(fp)
  801f58:	10c04785 	stb	r3,286(r2)
  if (d->_g36_e1) {
  801f5c:	e0bffc17 	ldw	r2,-16(fp)
  801f60:	10804783 	ldbu	r2,286(r2)
  801f64:	10803fcc 	andi	r2,r2,255
  801f68:	1080201c 	xori	r2,r2,128
  801f6c:	10bfe004 	addi	r2,r2,-128
  801f70:	10000326 	beq	r2,zero,801f80 <logic+0x1c70>
    d->_region1_PVARP_timer_t = 0;
  801f74:	e0bffc17 	ldw	r2,-16(fp)
  801f78:	10000915 	stw	zero,36(r2)
  801f7c:	10000a15 	stw	zero,40(r2)
  }
  d->_g45 = d->_g47 && d->_cg48;
  801f80:	e0bffc17 	ldw	r2,-16(fp)
  801f84:	10802503 	ldbu	r2,148(r2)
  801f88:	10803fcc 	andi	r2,r2,255
  801f8c:	1080201c 	xori	r2,r2,128
  801f90:	10bfe004 	addi	r2,r2,-128
  801f94:	10000826 	beq	r2,zero,801fb8 <logic+0x1ca8>
  801f98:	e0bffc17 	ldw	r2,-16(fp)
  801f9c:	10803b03 	ldbu	r2,236(r2)
  801fa0:	10803fcc 	andi	r2,r2,255
  801fa4:	1080201c 	xori	r2,r2,128
  801fa8:	10bfe004 	addi	r2,r2,-128
  801fac:	10000226 	beq	r2,zero,801fb8 <logic+0x1ca8>
  801fb0:	00800044 	movi	r2,1
  801fb4:	00000106 	br	801fbc <logic+0x1cac>
  801fb8:	0005883a 	mov	r2,zero
  801fbc:	1007883a 	mov	r3,r2
  801fc0:	e0bffc17 	ldw	r2,-16(fp)
  801fc4:	10c02485 	stb	r3,146(r2)
  if (d->_g45) {
  801fc8:	e0bffc17 	ldw	r2,-16(fp)
  801fcc:	10802483 	ldbu	r2,146(r2)
  801fd0:	10803fcc 	andi	r2,r2,255
  801fd4:	1080201c 	xori	r2,r2,128
  801fd8:	10bfe004 	addi	r2,r2,-128
  801fdc:	10000626 	beq	r2,zero,801ff8 <logic+0x1ce8>
    d->AR |= 1;
  801fe0:	e0bffc17 	ldw	r2,-16(fp)
  801fe4:	108018c3 	ldbu	r2,99(r2)
  801fe8:	10800054 	ori	r2,r2,1
  801fec:	1007883a 	mov	r3,r2
  801ff0:	e0bffc17 	ldw	r2,-16(fp)
  801ff4:	10c018c5 	stb	r3,99(r2)
  }
  d->_g36 = d->_g36_e1 || d->_g45;
  801ff8:	e0bffc17 	ldw	r2,-16(fp)
  801ffc:	10804783 	ldbu	r2,286(r2)
  802000:	10803fcc 	andi	r2,r2,255
  802004:	1080201c 	xori	r2,r2,128
  802008:	10bfe004 	addi	r2,r2,-128
  80200c:	1000061e 	bne	r2,zero,802028 <logic+0x1d18>
  802010:	e0bffc17 	ldw	r2,-16(fp)
  802014:	10802483 	ldbu	r2,146(r2)
  802018:	10803fcc 	andi	r2,r2,255
  80201c:	1080201c 	xori	r2,r2,128
  802020:	10bfe004 	addi	r2,r2,-128
  802024:	10000226 	beq	r2,zero,802030 <logic+0x1d20>
  802028:	00800044 	movi	r2,1
  80202c:	00000106 	br	802034 <logic+0x1d24>
  802030:	0005883a 	mov	r2,zero
  802034:	1007883a 	mov	r3,r2
  802038:	e0bffc17 	ldw	r2,-16(fp)
  80203c:	10c02305 	stb	r3,140(r2)
  if (d->_g36) {
  802040:	e0bffc17 	ldw	r2,-16(fp)
  802044:	10802303 	ldbu	r2,140(r2)
  802048:	10803fcc 	andi	r2,r2,255
  80204c:	1080201c 	xori	r2,r2,128
  802050:	10bfe004 	addi	r2,r2,-128
  802054:	10000426 	beq	r2,zero,802068 <logic+0x1d58>
    d->_Pacemaker_local__Atrig2 = 0;
  802058:	e0bffc17 	ldw	r2,-16(fp)
  80205c:	10001a85 	stb	zero,106(r2)
    d->_Pacemaker_local__Atrig3 = 0;
  802060:	e0bffc17 	ldw	r2,-16(fp)
  802064:	10001ac5 	stb	zero,107(r2)
  }
  d->_cg30 = d->_region1_PVARP_timer_t < d->PVARP_Constraint;
  802068:	e0bffc17 	ldw	r2,-16(fp)
  80206c:	14000917 	ldw	r16,36(r2)
  802070:	14400a17 	ldw	r17,40(r2)
  802074:	e0bffc17 	ldw	r2,-16(fp)
  802078:	10800217 	ldw	r2,8(r2)
  80207c:	1009883a 	mov	r4,r2
  802080:	08063f40 	call	8063f4 <__floatsidf>
  802084:	1009883a 	mov	r4,r2
  802088:	180b883a 	mov	r5,r3
  80208c:	04800044 	movi	r18,1
  802090:	200d883a 	mov	r6,r4
  802094:	280f883a 	mov	r7,r5
  802098:	8009883a 	mov	r4,r16
  80209c:	880b883a 	mov	r5,r17
  8020a0:	0805a040 	call	805a04 <__ledf2>
  8020a4:	10000116 	blt	r2,zero,8020ac <logic+0x1d9c>
  8020a8:	0025883a 	mov	r18,zero
  8020ac:	9007883a 	mov	r3,r18
  8020b0:	e0bffc17 	ldw	r2,-16(fp)
  8020b4:	10c03bc5 	stb	r3,239(r2)
  d->_g51 = d->_g36 && d->_cg30;
  8020b8:	e0bffc17 	ldw	r2,-16(fp)
  8020bc:	10802303 	ldbu	r2,140(r2)
  8020c0:	10803fcc 	andi	r2,r2,255
  8020c4:	1080201c 	xori	r2,r2,128
  8020c8:	10bfe004 	addi	r2,r2,-128
  8020cc:	10000826 	beq	r2,zero,8020f0 <logic+0x1de0>
  8020d0:	e0bffc17 	ldw	r2,-16(fp)
  8020d4:	10803bc3 	ldbu	r2,239(r2)
  8020d8:	10803fcc 	andi	r2,r2,255
  8020dc:	1080201c 	xori	r2,r2,128
  8020e0:	10bfe004 	addi	r2,r2,-128
  8020e4:	10000226 	beq	r2,zero,8020f0 <logic+0x1de0>
  8020e8:	00800044 	movi	r2,1
  8020ec:	00000106 	br	8020f4 <logic+0x1de4>
  8020f0:	0005883a 	mov	r2,zero
  8020f4:	1007883a 	mov	r3,r2
  8020f8:	e0bffc17 	ldw	r2,-16(fp)
  8020fc:	10c02605 	stb	r3,152(r2)
  if (d->_g51) {
  802100:	e0bffc17 	ldw	r2,-16(fp)
  802104:	10802603 	ldbu	r2,152(r2)
  802108:	10803fcc 	andi	r2,r2,255
  80210c:	1080201c 	xori	r2,r2,128
  802110:	10bfe004 	addi	r2,r2,-128
  802114:	10003426 	beq	r2,zero,8021e8 <logic+0x1ed8>
    d->sleepT = (d->sleepT < (d->PVARP_Constraint - d->_region1_PVARP_timer_t)) ? d->sleepT : (d->PVARP_Constraint - d->_region1_PVARP_timer_t);
  802118:	e0bffc17 	ldw	r2,-16(fp)
  80211c:	14001517 	ldw	r16,84(r2)
  802120:	14401617 	ldw	r17,88(r2)
  802124:	e0bffc17 	ldw	r2,-16(fp)
  802128:	10800217 	ldw	r2,8(r2)
  80212c:	1009883a 	mov	r4,r2
  802130:	08063f40 	call	8063f4 <__floatsidf>
  802134:	1011883a 	mov	r8,r2
  802138:	1813883a 	mov	r9,r3
  80213c:	e13ffc17 	ldw	r4,-16(fp)
  802140:	20800917 	ldw	r2,36(r4)
  802144:	20c00a17 	ldw	r3,40(r4)
  802148:	100d883a 	mov	r6,r2
  80214c:	180f883a 	mov	r7,r3
  802150:	4009883a 	mov	r4,r8
  802154:	480b883a 	mov	r5,r9
  802158:	0805af80 	call	805af8 <__subdf3>
  80215c:	1009883a 	mov	r4,r2
  802160:	180b883a 	mov	r5,r3
  802164:	2005883a 	mov	r2,r4
  802168:	2807883a 	mov	r3,r5
  80216c:	100d883a 	mov	r6,r2
  802170:	180f883a 	mov	r7,r3
  802174:	8009883a 	mov	r4,r16
  802178:	880b883a 	mov	r5,r17
  80217c:	0805a040 	call	805a04 <__ledf2>
  802180:	1000040e 	bge	r2,zero,802194 <logic+0x1e84>
  802184:	e13ffc17 	ldw	r4,-16(fp)
  802188:	20801517 	ldw	r2,84(r4)
  80218c:	20c01617 	ldw	r3,88(r4)
  802190:	00001206 	br	8021dc <logic+0x1ecc>
  802194:	e0bffc17 	ldw	r2,-16(fp)
  802198:	10800217 	ldw	r2,8(r2)
  80219c:	1009883a 	mov	r4,r2
  8021a0:	08063f40 	call	8063f4 <__floatsidf>
  8021a4:	1011883a 	mov	r8,r2
  8021a8:	1813883a 	mov	r9,r3
  8021ac:	e13ffc17 	ldw	r4,-16(fp)
  8021b0:	20800917 	ldw	r2,36(r4)
  8021b4:	20c00a17 	ldw	r3,40(r4)
  8021b8:	100d883a 	mov	r6,r2
  8021bc:	180f883a 	mov	r7,r3
  8021c0:	4009883a 	mov	r4,r8
  8021c4:	480b883a 	mov	r5,r9
  8021c8:	0805af80 	call	805af8 <__subdf3>
  8021cc:	1009883a 	mov	r4,r2
  8021d0:	180b883a 	mov	r5,r3
  8021d4:	2005883a 	mov	r2,r4
  8021d8:	2807883a 	mov	r3,r5
  8021dc:	e13ffc17 	ldw	r4,-16(fp)
  8021e0:	20801515 	stw	r2,84(r4)
  8021e4:	20c01615 	stw	r3,88(r4)
  }
  d->_cg31 = d->_Pacemaker_local__Atrig2 || d->_Pacemaker_local__Atrig3;
  8021e8:	e0bffc17 	ldw	r2,-16(fp)
  8021ec:	10801a83 	ldbu	r2,106(r2)
  8021f0:	10803fcc 	andi	r2,r2,255
  8021f4:	1080201c 	xori	r2,r2,128
  8021f8:	10bfe004 	addi	r2,r2,-128
  8021fc:	1000061e 	bne	r2,zero,802218 <logic+0x1f08>
  802200:	e0bffc17 	ldw	r2,-16(fp)
  802204:	10801ac3 	ldbu	r2,107(r2)
  802208:	10803fcc 	andi	r2,r2,255
  80220c:	1080201c 	xori	r2,r2,128
  802210:	10bfe004 	addi	r2,r2,-128
  802214:	10000226 	beq	r2,zero,802220 <logic+0x1f10>
  802218:	00800044 	movi	r2,1
  80221c:	00000106 	br	802224 <logic+0x1f14>
  802220:	0005883a 	mov	r2,zero
  802224:	1007883a 	mov	r3,r2
  802228:	e0bffc17 	ldw	r2,-16(fp)
  80222c:	10c03c05 	stb	r3,240(r2)
  d->_g50 = d->_g51 && !d->_cg31 || d->_g39 && !d->_cg35;
  802230:	e0bffc17 	ldw	r2,-16(fp)
  802234:	10802603 	ldbu	r2,152(r2)
  802238:	10803fcc 	andi	r2,r2,255
  80223c:	1080201c 	xori	r2,r2,128
  802240:	10bfe004 	addi	r2,r2,-128
  802244:	10000626 	beq	r2,zero,802260 <logic+0x1f50>
  802248:	e0bffc17 	ldw	r2,-16(fp)
  80224c:	10803c03 	ldbu	r2,240(r2)
  802250:	10803fcc 	andi	r2,r2,255
  802254:	1080201c 	xori	r2,r2,128
  802258:	10bfe004 	addi	r2,r2,-128
  80225c:	10000c26 	beq	r2,zero,802290 <logic+0x1f80>
  802260:	e0bffc17 	ldw	r2,-16(fp)
  802264:	10802383 	ldbu	r2,142(r2)
  802268:	10803fcc 	andi	r2,r2,255
  80226c:	1080201c 	xori	r2,r2,128
  802270:	10bfe004 	addi	r2,r2,-128
  802274:	10000826 	beq	r2,zero,802298 <logic+0x1f88>
  802278:	e0bffc17 	ldw	r2,-16(fp)
  80227c:	10803c43 	ldbu	r2,241(r2)
  802280:	10803fcc 	andi	r2,r2,255
  802284:	1080201c 	xori	r2,r2,128
  802288:	10bfe004 	addi	r2,r2,-128
  80228c:	1000021e 	bne	r2,zero,802298 <logic+0x1f88>
  802290:	00800044 	movi	r2,1
  802294:	00000106 	br	80229c <logic+0x1f8c>
  802298:	0005883a 	mov	r2,zero
  80229c:	1007883a 	mov	r3,r2
  8022a0:	e0bffc17 	ldw	r2,-16(fp)
  8022a4:	10c025c5 	stb	r3,151(r2)
  d->_g27 = d->_g36 && !d->_cg30;
  8022a8:	e0bffc17 	ldw	r2,-16(fp)
  8022ac:	10802303 	ldbu	r2,140(r2)
  8022b0:	10803fcc 	andi	r2,r2,255
  8022b4:	1080201c 	xori	r2,r2,128
  8022b8:	10bfe004 	addi	r2,r2,-128
  8022bc:	10000826 	beq	r2,zero,8022e0 <logic+0x1fd0>
  8022c0:	e0bffc17 	ldw	r2,-16(fp)
  8022c4:	10803bc3 	ldbu	r2,239(r2)
  8022c8:	10803fcc 	andi	r2,r2,255
  8022cc:	1080201c 	xori	r2,r2,128
  8022d0:	10bfe004 	addi	r2,r2,-128
  8022d4:	1000021e 	bne	r2,zero,8022e0 <logic+0x1fd0>
  8022d8:	00800044 	movi	r2,1
  8022dc:	00000106 	br	8022e4 <logic+0x1fd4>
  8022e0:	0005883a 	mov	r2,zero
  8022e4:	1007883a 	mov	r3,r2
  8022e8:	e0bffc17 	ldw	r2,-16(fp)
  8022ec:	10c02145 	stb	r3,133(r2)
  d->_cg40 = d->_Pacemaker_local__Atrig2 || d->_Pacemaker_local__Atrig3;
  8022f0:	e0bffc17 	ldw	r2,-16(fp)
  8022f4:	10801a83 	ldbu	r2,106(r2)
  8022f8:	10803fcc 	andi	r2,r2,255
  8022fc:	1080201c 	xori	r2,r2,128
  802300:	10bfe004 	addi	r2,r2,-128
  802304:	1000061e 	bne	r2,zero,802320 <logic+0x2010>
  802308:	e0bffc17 	ldw	r2,-16(fp)
  80230c:	10801ac3 	ldbu	r2,107(r2)
  802310:	10803fcc 	andi	r2,r2,255
  802314:	1080201c 	xori	r2,r2,128
  802318:	10bfe004 	addi	r2,r2,-128
  80231c:	10000226 	beq	r2,zero,802328 <logic+0x2018>
  802320:	00800044 	movi	r2,1
  802324:	00000106 	br	80232c <logic+0x201c>
  802328:	0005883a 	mov	r2,zero
  80232c:	1007883a 	mov	r3,r2
  802330:	e0bffc17 	ldw	r2,-16(fp)
  802334:	10c03d05 	stb	r3,244(r2)
  d->_g48 = d->_g34 && !d->_cg37 || d->_g27 && !d->_cg40;
  802338:	e0bffc17 	ldw	r2,-16(fp)
  80233c:	10802283 	ldbu	r2,138(r2)
  802340:	10803fcc 	andi	r2,r2,255
  802344:	1080201c 	xori	r2,r2,128
  802348:	10bfe004 	addi	r2,r2,-128
  80234c:	10000626 	beq	r2,zero,802368 <logic+0x2058>
  802350:	e0bffc17 	ldw	r2,-16(fp)
  802354:	10803cc3 	ldbu	r2,243(r2)
  802358:	10803fcc 	andi	r2,r2,255
  80235c:	1080201c 	xori	r2,r2,128
  802360:	10bfe004 	addi	r2,r2,-128
  802364:	10000c26 	beq	r2,zero,802398 <logic+0x2088>
  802368:	e0bffc17 	ldw	r2,-16(fp)
  80236c:	10802143 	ldbu	r2,133(r2)
  802370:	10803fcc 	andi	r2,r2,255
  802374:	1080201c 	xori	r2,r2,128
  802378:	10bfe004 	addi	r2,r2,-128
  80237c:	10000826 	beq	r2,zero,8023a0 <logic+0x2090>
  802380:	e0bffc17 	ldw	r2,-16(fp)
  802384:	10803d03 	ldbu	r2,244(r2)
  802388:	10803fcc 	andi	r2,r2,255
  80238c:	1080201c 	xori	r2,r2,128
  802390:	10bfe004 	addi	r2,r2,-128
  802394:	1000021e 	bne	r2,zero,8023a0 <logic+0x2090>
  802398:	00800044 	movi	r2,1
  80239c:	00000106 	br	8023a4 <logic+0x2094>
  8023a0:	0005883a 	mov	r2,zero
  8023a4:	1007883a 	mov	r3,r2
  8023a8:	e0bffc17 	ldw	r2,-16(fp)
  8023ac:	10c02545 	stb	r3,149(r2)
  d->_g49 = d->_g36 || d->_g46 && !d->_cg46;
  8023b0:	e0bffc17 	ldw	r2,-16(fp)
  8023b4:	10802303 	ldbu	r2,140(r2)
  8023b8:	10803fcc 	andi	r2,r2,255
  8023bc:	1080201c 	xori	r2,r2,128
  8023c0:	10bfe004 	addi	r2,r2,-128
  8023c4:	10000c1e 	bne	r2,zero,8023f8 <logic+0x20e8>
  8023c8:	e0bffc17 	ldw	r2,-16(fp)
  8023cc:	108024c3 	ldbu	r2,147(r2)
  8023d0:	10803fcc 	andi	r2,r2,255
  8023d4:	1080201c 	xori	r2,r2,128
  8023d8:	10bfe004 	addi	r2,r2,-128
  8023dc:	10000826 	beq	r2,zero,802400 <logic+0x20f0>
  8023e0:	e0bffc17 	ldw	r2,-16(fp)
  8023e4:	10803d43 	ldbu	r2,245(r2)
  8023e8:	10803fcc 	andi	r2,r2,255
  8023ec:	1080201c 	xori	r2,r2,128
  8023f0:	10bfe004 	addi	r2,r2,-128
  8023f4:	1000021e 	bne	r2,zero,802400 <logic+0x20f0>
  8023f8:	00800044 	movi	r2,1
  8023fc:	00000106 	br	802404 <logic+0x20f4>
  802400:	0005883a 	mov	r2,zero
  802404:	1007883a 	mov	r3,r2
  802408:	e0bffc17 	ldw	r2,-16(fp)
  80240c:	10c02585 	stb	r3,150(r2)
  d->_g28 = d->_pg77;
  802410:	e0bffc17 	ldw	r2,-16(fp)
  802414:	10c04ec3 	ldbu	r3,315(r2)
  802418:	e0bffc17 	ldw	r2,-16(fp)
  80241c:	10c02185 	stb	r3,134(r2)
  d->_g35 = d->_pg55;
  802420:	e0bffc17 	ldw	r2,-16(fp)
  802424:	10c04f03 	ldbu	r3,316(r2)
  802428:	e0bffc17 	ldw	r2,-16(fp)
  80242c:	10c022c5 	stb	r3,139(r2)
  d->_g31 = !(d->_g28 || d->_g35);
  802430:	e0bffc17 	ldw	r2,-16(fp)
  802434:	10802183 	ldbu	r2,134(r2)
  802438:	10803fcc 	andi	r2,r2,255
  80243c:	1080201c 	xori	r2,r2,128
  802440:	10bfe004 	addi	r2,r2,-128
  802444:	1000081e 	bne	r2,zero,802468 <logic+0x2158>
  802448:	e0bffc17 	ldw	r2,-16(fp)
  80244c:	108022c3 	ldbu	r2,139(r2)
  802450:	10803fcc 	andi	r2,r2,255
  802454:	1080201c 	xori	r2,r2,128
  802458:	10bfe004 	addi	r2,r2,-128
  80245c:	1000021e 	bne	r2,zero,802468 <logic+0x2158>
  802460:	00800044 	movi	r2,1
  802464:	00000106 	br	80246c <logic+0x215c>
  802468:	0005883a 	mov	r2,zero
  80246c:	1007883a 	mov	r3,r2
  802470:	e0bffc17 	ldw	r2,-16(fp)
  802474:	10c02205 	stb	r3,136(r2)
  d->_g40 = d->_pg56;
  802478:	e0bffc17 	ldw	r2,-16(fp)
  80247c:	10c04f43 	ldbu	r3,317(r2)
  802480:	e0bffc17 	ldw	r2,-16(fp)
  802484:	10c023c5 	stb	r3,143(r2)
  d->_g37 = d->_g40 && d->VS;
  802488:	e0bffc17 	ldw	r2,-16(fp)
  80248c:	108023c3 	ldbu	r2,143(r2)
  802490:	10803fcc 	andi	r2,r2,255
  802494:	1080201c 	xori	r2,r2,128
  802498:	10bfe004 	addi	r2,r2,-128
  80249c:	10000826 	beq	r2,zero,8024c0 <logic+0x21b0>
  8024a0:	e0bffc17 	ldw	r2,-16(fp)
  8024a4:	10801743 	ldbu	r2,93(r2)
  8024a8:	10803fcc 	andi	r2,r2,255
  8024ac:	1080201c 	xori	r2,r2,128
  8024b0:	10bfe004 	addi	r2,r2,-128
  8024b4:	10000226 	beq	r2,zero,8024c0 <logic+0x21b0>
  8024b8:	00800044 	movi	r2,1
  8024bc:	00000106 	br	8024c4 <logic+0x21b4>
  8024c0:	0005883a 	mov	r2,zero
  8024c4:	1007883a 	mov	r3,r2
  8024c8:	e0bffc17 	ldw	r2,-16(fp)
  8024cc:	10c02345 	stb	r3,141(r2)
  if (d->_g37) {
  8024d0:	e0bffc17 	ldw	r2,-16(fp)
  8024d4:	10802343 	ldbu	r2,141(r2)
  8024d8:	10803fcc 	andi	r2,r2,255
  8024dc:	1080201c 	xori	r2,r2,128
  8024e0:	10bfe004 	addi	r2,r2,-128
  8024e4:	10000326 	beq	r2,zero,8024f4 <logic+0x21e4>
    d->_Pacemaker_local__Atrig4 = 1;
  8024e8:	e0bffc17 	ldw	r2,-16(fp)
  8024ec:	00c00044 	movi	r3,1
  8024f0:	10c01b05 	stb	r3,108(r2)
  }
  d->_g46 = d->_g40 && !d->VS;
  8024f4:	e0bffc17 	ldw	r2,-16(fp)
  8024f8:	108023c3 	ldbu	r2,143(r2)
  8024fc:	10803fcc 	andi	r2,r2,255
  802500:	1080201c 	xori	r2,r2,128
  802504:	10bfe004 	addi	r2,r2,-128
  802508:	10000826 	beq	r2,zero,80252c <logic+0x221c>
  80250c:	e0bffc17 	ldw	r2,-16(fp)
  802510:	10801743 	ldbu	r2,93(r2)
  802514:	10803fcc 	andi	r2,r2,255
  802518:	1080201c 	xori	r2,r2,128
  80251c:	10bfe004 	addi	r2,r2,-128
  802520:	1000021e 	bne	r2,zero,80252c <logic+0x221c>
  802524:	00800044 	movi	r2,1
  802528:	00000106 	br	802530 <logic+0x2220>
  80252c:	0005883a 	mov	r2,zero
  802530:	1007883a 	mov	r3,r2
  802534:	e0bffc17 	ldw	r2,-16(fp)
  802538:	10c024c5 	stb	r3,147(r2)
  d->_cg74 = d->_region2_VRP_timer_t >= d->VRP_Constraint;
  80253c:	e0bffc17 	ldw	r2,-16(fp)
  802540:	14000b17 	ldw	r16,44(r2)
  802544:	14400c17 	ldw	r17,48(r2)
  802548:	e0bffc17 	ldw	r2,-16(fp)
  80254c:	10800317 	ldw	r2,12(r2)
  802550:	1009883a 	mov	r4,r2
  802554:	08063f40 	call	8063f4 <__floatsidf>
  802558:	1009883a 	mov	r4,r2
  80255c:	180b883a 	mov	r5,r3
  802560:	04800044 	movi	r18,1
  802564:	200d883a 	mov	r6,r4
  802568:	280f883a 	mov	r7,r5
  80256c:	8009883a 	mov	r4,r16
  802570:	880b883a 	mov	r5,r17
  802574:	08059280 	call	805928 <__gedf2>
  802578:	1000010e 	bge	r2,zero,802580 <logic+0x2270>
  80257c:	0025883a 	mov	r18,zero
  802580:	9007883a 	mov	r3,r18
  802584:	e0bffc17 	ldw	r2,-16(fp)
  802588:	10c03fc5 	stb	r3,255(r2)
  d->_g29 = d->_g46 && d->_cg74;
  80258c:	e0bffc17 	ldw	r2,-16(fp)
  802590:	108024c3 	ldbu	r2,147(r2)
  802594:	10803fcc 	andi	r2,r2,255
  802598:	1080201c 	xori	r2,r2,128
  80259c:	10bfe004 	addi	r2,r2,-128
  8025a0:	10000826 	beq	r2,zero,8025c4 <logic+0x22b4>
  8025a4:	e0bffc17 	ldw	r2,-16(fp)
  8025a8:	10803fc3 	ldbu	r2,255(r2)
  8025ac:	10803fcc 	andi	r2,r2,255
  8025b0:	1080201c 	xori	r2,r2,128
  8025b4:	10bfe004 	addi	r2,r2,-128
  8025b8:	10000226 	beq	r2,zero,8025c4 <logic+0x22b4>
  8025bc:	00800044 	movi	r2,1
  8025c0:	00000106 	br	8025c8 <logic+0x22b8>
  8025c4:	0005883a 	mov	r2,zero
  8025c8:	1007883a 	mov	r3,r2
  8025cc:	e0bffc17 	ldw	r2,-16(fp)
  8025d0:	10c021c5 	stb	r3,135(r2)
  if (d->_g29) {
  8025d4:	e0bffc17 	ldw	r2,-16(fp)
  8025d8:	108021c3 	ldbu	r2,135(r2)
  8025dc:	10803fcc 	andi	r2,r2,255
  8025e0:	1080201c 	xori	r2,r2,128
  8025e4:	10bfe004 	addi	r2,r2,-128
  8025e8:	10000326 	beq	r2,zero,8025f8 <logic+0x22e8>
    d->_Pacemaker_local__Atrig5 = 1;
  8025ec:	e0bffc17 	ldw	r2,-16(fp)
  8025f0:	00c00044 	movi	r3,1
  8025f4:	10c01b45 	stb	r3,109(r2)
  }
  d->_g67 = d->_g35 || d->_g28;
  8025f8:	e0bffc17 	ldw	r2,-16(fp)
  8025fc:	108022c3 	ldbu	r2,139(r2)
  802600:	10803fcc 	andi	r2,r2,255
  802604:	1080201c 	xori	r2,r2,128
  802608:	10bfe004 	addi	r2,r2,-128
  80260c:	1000061e 	bne	r2,zero,802628 <logic+0x2318>
  802610:	e0bffc17 	ldw	r2,-16(fp)
  802614:	10802183 	ldbu	r2,134(r2)
  802618:	10803fcc 	andi	r2,r2,255
  80261c:	1080201c 	xori	r2,r2,128
  802620:	10bfe004 	addi	r2,r2,-128
  802624:	10000226 	beq	r2,zero,802630 <logic+0x2320>
  802628:	00800044 	movi	r2,1
  80262c:	00000106 	br	802634 <logic+0x2324>
  802630:	0005883a 	mov	r2,zero
  802634:	1007883a 	mov	r3,r2
  802638:	e0bffc17 	ldw	r2,-16(fp)
  80263c:	10c02885 	stb	r3,162(r2)
  d->_cg62 = d->_region2_VRP_timer_t < d->VRP_Constraint;
  802640:	e0bffc17 	ldw	r2,-16(fp)
  802644:	14000b17 	ldw	r16,44(r2)
  802648:	14400c17 	ldw	r17,48(r2)
  80264c:	e0bffc17 	ldw	r2,-16(fp)
  802650:	10800317 	ldw	r2,12(r2)
  802654:	1009883a 	mov	r4,r2
  802658:	08063f40 	call	8063f4 <__floatsidf>
  80265c:	1009883a 	mov	r4,r2
  802660:	180b883a 	mov	r5,r3
  802664:	04800044 	movi	r18,1
  802668:	200d883a 	mov	r6,r4
  80266c:	280f883a 	mov	r7,r5
  802670:	8009883a 	mov	r4,r16
  802674:	880b883a 	mov	r5,r17
  802678:	0805a040 	call	805a04 <__ledf2>
  80267c:	10000116 	blt	r2,zero,802684 <logic+0x2374>
  802680:	0025883a 	mov	r18,zero
  802684:	9007883a 	mov	r3,r18
  802688:	e0bffc17 	ldw	r2,-16(fp)
  80268c:	10c03f05 	stb	r3,252(r2)
  d->_g61 = d->_g67 && d->_cg62;
  802690:	e0bffc17 	ldw	r2,-16(fp)
  802694:	10802883 	ldbu	r2,162(r2)
  802698:	10803fcc 	andi	r2,r2,255
  80269c:	1080201c 	xori	r2,r2,128
  8026a0:	10bfe004 	addi	r2,r2,-128
  8026a4:	10000826 	beq	r2,zero,8026c8 <logic+0x23b8>
  8026a8:	e0bffc17 	ldw	r2,-16(fp)
  8026ac:	10803f03 	ldbu	r2,252(r2)
  8026b0:	10803fcc 	andi	r2,r2,255
  8026b4:	1080201c 	xori	r2,r2,128
  8026b8:	10bfe004 	addi	r2,r2,-128
  8026bc:	10000226 	beq	r2,zero,8026c8 <logic+0x23b8>
  8026c0:	00800044 	movi	r2,1
  8026c4:	00000106 	br	8026cc <logic+0x23bc>
  8026c8:	0005883a 	mov	r2,zero
  8026cc:	1007883a 	mov	r3,r2
  8026d0:	e0bffc17 	ldw	r2,-16(fp)
  8026d4:	10c02745 	stb	r3,157(r2)
  if (d->_g61) {
  8026d8:	e0bffc17 	ldw	r2,-16(fp)
  8026dc:	10802743 	ldbu	r2,157(r2)
  8026e0:	10803fcc 	andi	r2,r2,255
  8026e4:	1080201c 	xori	r2,r2,128
  8026e8:	10bfe004 	addi	r2,r2,-128
  8026ec:	10003426 	beq	r2,zero,8027c0 <logic+0x24b0>
    d->sleepT = (d->sleepT < (d->VRP_Constraint - d->_region2_VRP_timer_t)) ? d->sleepT : (d->VRP_Constraint - d->_region2_VRP_timer_t);
  8026f0:	e0bffc17 	ldw	r2,-16(fp)
  8026f4:	14001517 	ldw	r16,84(r2)
  8026f8:	14401617 	ldw	r17,88(r2)
  8026fc:	e0bffc17 	ldw	r2,-16(fp)
  802700:	10800317 	ldw	r2,12(r2)
  802704:	1009883a 	mov	r4,r2
  802708:	08063f40 	call	8063f4 <__floatsidf>
  80270c:	1011883a 	mov	r8,r2
  802710:	1813883a 	mov	r9,r3
  802714:	e13ffc17 	ldw	r4,-16(fp)
  802718:	20800b17 	ldw	r2,44(r4)
  80271c:	20c00c17 	ldw	r3,48(r4)
  802720:	100d883a 	mov	r6,r2
  802724:	180f883a 	mov	r7,r3
  802728:	4009883a 	mov	r4,r8
  80272c:	480b883a 	mov	r5,r9
  802730:	0805af80 	call	805af8 <__subdf3>
  802734:	1009883a 	mov	r4,r2
  802738:	180b883a 	mov	r5,r3
  80273c:	2005883a 	mov	r2,r4
  802740:	2807883a 	mov	r3,r5
  802744:	100d883a 	mov	r6,r2
  802748:	180f883a 	mov	r7,r3
  80274c:	8009883a 	mov	r4,r16
  802750:	880b883a 	mov	r5,r17
  802754:	0805a040 	call	805a04 <__ledf2>
  802758:	1000040e 	bge	r2,zero,80276c <logic+0x245c>
  80275c:	e13ffc17 	ldw	r4,-16(fp)
  802760:	20801517 	ldw	r2,84(r4)
  802764:	20c01617 	ldw	r3,88(r4)
  802768:	00001206 	br	8027b4 <logic+0x24a4>
  80276c:	e0bffc17 	ldw	r2,-16(fp)
  802770:	10800317 	ldw	r2,12(r2)
  802774:	1009883a 	mov	r4,r2
  802778:	08063f40 	call	8063f4 <__floatsidf>
  80277c:	1011883a 	mov	r8,r2
  802780:	1813883a 	mov	r9,r3
  802784:	e13ffc17 	ldw	r4,-16(fp)
  802788:	20800b17 	ldw	r2,44(r4)
  80278c:	20c00c17 	ldw	r3,48(r4)
  802790:	100d883a 	mov	r6,r2
  802794:	180f883a 	mov	r7,r3
  802798:	4009883a 	mov	r4,r8
  80279c:	480b883a 	mov	r5,r9
  8027a0:	0805af80 	call	805af8 <__subdf3>
  8027a4:	1009883a 	mov	r4,r2
  8027a8:	180b883a 	mov	r5,r3
  8027ac:	2005883a 	mov	r2,r4
  8027b0:	2807883a 	mov	r3,r5
  8027b4:	e13ffc17 	ldw	r4,-16(fp)
  8027b8:	20801515 	stw	r2,84(r4)
  8027bc:	20c01615 	stw	r3,88(r4)
  }
  d->_cg63 = d->_Pacemaker_local__Atrig4 || d->_Pacemaker_local__Atrig5;
  8027c0:	e0bffc17 	ldw	r2,-16(fp)
  8027c4:	10801b03 	ldbu	r2,108(r2)
  8027c8:	10803fcc 	andi	r2,r2,255
  8027cc:	1080201c 	xori	r2,r2,128
  8027d0:	10bfe004 	addi	r2,r2,-128
  8027d4:	1000061e 	bne	r2,zero,8027f0 <logic+0x24e0>
  8027d8:	e0bffc17 	ldw	r2,-16(fp)
  8027dc:	10801b43 	ldbu	r2,109(r2)
  8027e0:	10803fcc 	andi	r2,r2,255
  8027e4:	1080201c 	xori	r2,r2,128
  8027e8:	10bfe004 	addi	r2,r2,-128
  8027ec:	10000226 	beq	r2,zero,8027f8 <logic+0x24e8>
  8027f0:	00800044 	movi	r2,1
  8027f4:	00000106 	br	8027fc <logic+0x24ec>
  8027f8:	0005883a 	mov	r2,zero
  8027fc:	1007883a 	mov	r3,r2
  802800:	e0bffc17 	ldw	r2,-16(fp)
  802804:	10c03ec5 	stb	r3,251(r2)
  d->_g62 = d->_g67 && !d->_cg62;
  802808:	e0bffc17 	ldw	r2,-16(fp)
  80280c:	10802883 	ldbu	r2,162(r2)
  802810:	10803fcc 	andi	r2,r2,255
  802814:	1080201c 	xori	r2,r2,128
  802818:	10bfe004 	addi	r2,r2,-128
  80281c:	10000826 	beq	r2,zero,802840 <logic+0x2530>
  802820:	e0bffc17 	ldw	r2,-16(fp)
  802824:	10803f03 	ldbu	r2,252(r2)
  802828:	10803fcc 	andi	r2,r2,255
  80282c:	1080201c 	xori	r2,r2,128
  802830:	10bfe004 	addi	r2,r2,-128
  802834:	1000021e 	bne	r2,zero,802840 <logic+0x2530>
  802838:	00800044 	movi	r2,1
  80283c:	00000106 	br	802844 <logic+0x2534>
  802840:	0005883a 	mov	r2,zero
  802844:	1007883a 	mov	r3,r2
  802848:	e0bffc17 	ldw	r2,-16(fp)
  80284c:	10c02785 	stb	r3,158(r2)
  d->_cg65 = d->_Pacemaker_local__Atrig4 || d->_Pacemaker_local__Atrig5;
  802850:	e0bffc17 	ldw	r2,-16(fp)
  802854:	10801b03 	ldbu	r2,108(r2)
  802858:	10803fcc 	andi	r2,r2,255
  80285c:	1080201c 	xori	r2,r2,128
  802860:	10bfe004 	addi	r2,r2,-128
  802864:	1000061e 	bne	r2,zero,802880 <logic+0x2570>
  802868:	e0bffc17 	ldw	r2,-16(fp)
  80286c:	10801b43 	ldbu	r2,109(r2)
  802870:	10803fcc 	andi	r2,r2,255
  802874:	1080201c 	xori	r2,r2,128
  802878:	10bfe004 	addi	r2,r2,-128
  80287c:	10000226 	beq	r2,zero,802888 <logic+0x2578>
  802880:	00800044 	movi	r2,1
  802884:	00000106 	br	80288c <logic+0x257c>
  802888:	0005883a 	mov	r2,zero
  80288c:	1007883a 	mov	r3,r2
  802890:	e0bffc17 	ldw	r2,-16(fp)
  802894:	10c03f45 	stb	r3,253(r2)
  d->_g64 = d->_g61 && d->_cg63 || d->_g62 && d->_cg65;
  802898:	e0bffc17 	ldw	r2,-16(fp)
  80289c:	10802743 	ldbu	r2,157(r2)
  8028a0:	10803fcc 	andi	r2,r2,255
  8028a4:	1080201c 	xori	r2,r2,128
  8028a8:	10bfe004 	addi	r2,r2,-128
  8028ac:	10000626 	beq	r2,zero,8028c8 <logic+0x25b8>
  8028b0:	e0bffc17 	ldw	r2,-16(fp)
  8028b4:	10803ec3 	ldbu	r2,251(r2)
  8028b8:	10803fcc 	andi	r2,r2,255
  8028bc:	1080201c 	xori	r2,r2,128
  8028c0:	10bfe004 	addi	r2,r2,-128
  8028c4:	10000c1e 	bne	r2,zero,8028f8 <logic+0x25e8>
  8028c8:	e0bffc17 	ldw	r2,-16(fp)
  8028cc:	10802783 	ldbu	r2,158(r2)
  8028d0:	10803fcc 	andi	r2,r2,255
  8028d4:	1080201c 	xori	r2,r2,128
  8028d8:	10bfe004 	addi	r2,r2,-128
  8028dc:	10000826 	beq	r2,zero,802900 <logic+0x25f0>
  8028e0:	e0bffc17 	ldw	r2,-16(fp)
  8028e4:	10803f43 	ldbu	r2,253(r2)
  8028e8:	10803fcc 	andi	r2,r2,255
  8028ec:	1080201c 	xori	r2,r2,128
  8028f0:	10bfe004 	addi	r2,r2,-128
  8028f4:	10000226 	beq	r2,zero,802900 <logic+0x25f0>
  8028f8:	00800044 	movi	r2,1
  8028fc:	00000106 	br	802904 <logic+0x25f4>
  802900:	0005883a 	mov	r2,zero
  802904:	1007883a 	mov	r3,r2
  802908:	e0bffc17 	ldw	r2,-16(fp)
  80290c:	10c02805 	stb	r3,160(r2)
  d->_g71 = !d->_g40;
  802910:	e0bffc17 	ldw	r2,-16(fp)
  802914:	108023c3 	ldbu	r2,143(r2)
  802918:	10803fcc 	andi	r2,r2,255
  80291c:	1080201c 	xori	r2,r2,128
  802920:	10bfe004 	addi	r2,r2,-128
  802924:	1005003a 	cmpeq	r2,r2,zero
  802928:	1007883a 	mov	r3,r2
  80292c:	e0bffc17 	ldw	r2,-16(fp)
  802930:	10c02905 	stb	r3,164(r2)
  d->_g75 = d->_g37 || d->_g29;
  802934:	e0bffc17 	ldw	r2,-16(fp)
  802938:	10802343 	ldbu	r2,141(r2)
  80293c:	10803fcc 	andi	r2,r2,255
  802940:	1080201c 	xori	r2,r2,128
  802944:	10bfe004 	addi	r2,r2,-128
  802948:	1000061e 	bne	r2,zero,802964 <logic+0x2654>
  80294c:	e0bffc17 	ldw	r2,-16(fp)
  802950:	108021c3 	ldbu	r2,135(r2)
  802954:	10803fcc 	andi	r2,r2,255
  802958:	1080201c 	xori	r2,r2,128
  80295c:	10bfe004 	addi	r2,r2,-128
  802960:	10000226 	beq	r2,zero,80296c <logic+0x265c>
  802964:	00800044 	movi	r2,1
  802968:	00000106 	br	802970 <logic+0x2660>
  80296c:	0005883a 	mov	r2,zero
  802970:	1007883a 	mov	r3,r2
  802974:	e0bffc17 	ldw	r2,-16(fp)
  802978:	10c02a05 	stb	r3,168(r2)
  d->_g72 = (d->_g31 || d->_g64) && (d->_g71 || d->_g75) && (d->_g64 || d->_g75);
  80297c:	e0bffc17 	ldw	r2,-16(fp)
  802980:	10802203 	ldbu	r2,136(r2)
  802984:	10803fcc 	andi	r2,r2,255
  802988:	1080201c 	xori	r2,r2,128
  80298c:	10bfe004 	addi	r2,r2,-128
  802990:	1000061e 	bne	r2,zero,8029ac <logic+0x269c>
  802994:	e0bffc17 	ldw	r2,-16(fp)
  802998:	10802803 	ldbu	r2,160(r2)
  80299c:	10803fcc 	andi	r2,r2,255
  8029a0:	1080201c 	xori	r2,r2,128
  8029a4:	10bfe004 	addi	r2,r2,-128
  8029a8:	10001a26 	beq	r2,zero,802a14 <logic+0x2704>
  8029ac:	e0bffc17 	ldw	r2,-16(fp)
  8029b0:	10802903 	ldbu	r2,164(r2)
  8029b4:	10803fcc 	andi	r2,r2,255
  8029b8:	1080201c 	xori	r2,r2,128
  8029bc:	10bfe004 	addi	r2,r2,-128
  8029c0:	1000061e 	bne	r2,zero,8029dc <logic+0x26cc>
  8029c4:	e0bffc17 	ldw	r2,-16(fp)
  8029c8:	10802a03 	ldbu	r2,168(r2)
  8029cc:	10803fcc 	andi	r2,r2,255
  8029d0:	1080201c 	xori	r2,r2,128
  8029d4:	10bfe004 	addi	r2,r2,-128
  8029d8:	10000e26 	beq	r2,zero,802a14 <logic+0x2704>
  8029dc:	e0bffc17 	ldw	r2,-16(fp)
  8029e0:	10802803 	ldbu	r2,160(r2)
  8029e4:	10803fcc 	andi	r2,r2,255
  8029e8:	1080201c 	xori	r2,r2,128
  8029ec:	10bfe004 	addi	r2,r2,-128
  8029f0:	1000061e 	bne	r2,zero,802a0c <logic+0x26fc>
  8029f4:	e0bffc17 	ldw	r2,-16(fp)
  8029f8:	10802a03 	ldbu	r2,168(r2)
  8029fc:	10803fcc 	andi	r2,r2,255
  802a00:	1080201c 	xori	r2,r2,128
  802a04:	10bfe004 	addi	r2,r2,-128
  802a08:	10000226 	beq	r2,zero,802a14 <logic+0x2704>
  802a0c:	00800044 	movi	r2,1
  802a10:	00000106 	br	802a18 <logic+0x2708>
  802a14:	0005883a 	mov	r2,zero
  802a18:	1007883a 	mov	r3,r2
  802a1c:	e0bffc17 	ldw	r2,-16(fp)
  802a20:	10c02945 	stb	r3,165(r2)
  d->_cg76 = d->_Pacemaker_local__Atrig4;
  802a24:	e0bffc17 	ldw	r2,-16(fp)
  802a28:	10c01b03 	ldbu	r3,108(r2)
  802a2c:	e0bffc17 	ldw	r2,-16(fp)
  802a30:	10c03dc5 	stb	r3,247(r2)
  d->_g64_e1 = d->_GO || d->_g72 && !d->_cg76 || d->_g55 && !d->_cg55;
  802a34:	e0bffc17 	ldw	r2,-16(fp)
  802a38:	10803903 	ldbu	r2,228(r2)
  802a3c:	10803fcc 	andi	r2,r2,255
  802a40:	1080201c 	xori	r2,r2,128
  802a44:	10bfe004 	addi	r2,r2,-128
  802a48:	1000181e 	bne	r2,zero,802aac <logic+0x279c>
  802a4c:	e0bffc17 	ldw	r2,-16(fp)
  802a50:	10802943 	ldbu	r2,165(r2)
  802a54:	10803fcc 	andi	r2,r2,255
  802a58:	1080201c 	xori	r2,r2,128
  802a5c:	10bfe004 	addi	r2,r2,-128
  802a60:	10000626 	beq	r2,zero,802a7c <logic+0x276c>
  802a64:	e0bffc17 	ldw	r2,-16(fp)
  802a68:	10803dc3 	ldbu	r2,247(r2)
  802a6c:	10803fcc 	andi	r2,r2,255
  802a70:	1080201c 	xori	r2,r2,128
  802a74:	10bfe004 	addi	r2,r2,-128
  802a78:	10000c26 	beq	r2,zero,802aac <logic+0x279c>
  802a7c:	e0bffc17 	ldw	r2,-16(fp)
  802a80:	10802643 	ldbu	r2,153(r2)
  802a84:	10803fcc 	andi	r2,r2,255
  802a88:	1080201c 	xori	r2,r2,128
  802a8c:	10bfe004 	addi	r2,r2,-128
  802a90:	10000826 	beq	r2,zero,802ab4 <logic+0x27a4>
  802a94:	e0bffc17 	ldw	r2,-16(fp)
  802a98:	10803e03 	ldbu	r2,248(r2)
  802a9c:	10803fcc 	andi	r2,r2,255
  802aa0:	1080201c 	xori	r2,r2,128
  802aa4:	10bfe004 	addi	r2,r2,-128
  802aa8:	1000021e 	bne	r2,zero,802ab4 <logic+0x27a4>
  802aac:	00800044 	movi	r2,1
  802ab0:	00000106 	br	802ab8 <logic+0x27a8>
  802ab4:	0005883a 	mov	r2,zero
  802ab8:	1007883a 	mov	r3,r2
  802abc:	e0bffc17 	ldw	r2,-16(fp)
  802ac0:	10c04805 	stb	r3,288(r2)
  d->_g73 = d->_g72 && d->_cg76;
  802ac4:	e0bffc17 	ldw	r2,-16(fp)
  802ac8:	10802943 	ldbu	r2,165(r2)
  802acc:	10803fcc 	andi	r2,r2,255
  802ad0:	1080201c 	xori	r2,r2,128
  802ad4:	10bfe004 	addi	r2,r2,-128
  802ad8:	10000826 	beq	r2,zero,802afc <logic+0x27ec>
  802adc:	e0bffc17 	ldw	r2,-16(fp)
  802ae0:	10803dc3 	ldbu	r2,247(r2)
  802ae4:	10803fcc 	andi	r2,r2,255
  802ae8:	1080201c 	xori	r2,r2,128
  802aec:	10bfe004 	addi	r2,r2,-128
  802af0:	10000226 	beq	r2,zero,802afc <logic+0x27ec>
  802af4:	00800044 	movi	r2,1
  802af8:	00000106 	br	802b00 <logic+0x27f0>
  802afc:	0005883a 	mov	r2,zero
  802b00:	1007883a 	mov	r3,r2
  802b04:	e0bffc17 	ldw	r2,-16(fp)
  802b08:	10c02985 	stb	r3,166(r2)
  if (d->_g73) {
  802b0c:	e0bffc17 	ldw	r2,-16(fp)
  802b10:	10802983 	ldbu	r2,166(r2)
  802b14:	10803fcc 	andi	r2,r2,255
  802b18:	1080201c 	xori	r2,r2,128
  802b1c:	10bfe004 	addi	r2,r2,-128
  802b20:	10000626 	beq	r2,zero,802b3c <logic+0x282c>
    d->VR |= 1;
  802b24:	e0bffc17 	ldw	r2,-16(fp)
  802b28:	10801843 	ldbu	r2,97(r2)
  802b2c:	10800054 	ori	r2,r2,1
  802b30:	1007883a 	mov	r3,r2
  802b34:	e0bffc17 	ldw	r2,-16(fp)
  802b38:	10c01845 	stb	r3,97(r2)
  }
  d->_g64 = d->_g56 || d->_g73;
  802b3c:	e0bffc17 	ldw	r2,-16(fp)
  802b40:	10802683 	ldbu	r2,154(r2)
  802b44:	10803fcc 	andi	r2,r2,255
  802b48:	1080201c 	xori	r2,r2,128
  802b4c:	10bfe004 	addi	r2,r2,-128
  802b50:	1000061e 	bne	r2,zero,802b6c <logic+0x285c>
  802b54:	e0bffc17 	ldw	r2,-16(fp)
  802b58:	10802983 	ldbu	r2,166(r2)
  802b5c:	10803fcc 	andi	r2,r2,255
  802b60:	1080201c 	xori	r2,r2,128
  802b64:	10bfe004 	addi	r2,r2,-128
  802b68:	10000226 	beq	r2,zero,802b74 <logic+0x2864>
  802b6c:	00800044 	movi	r2,1
  802b70:	00000106 	br	802b78 <logic+0x2868>
  802b74:	0005883a 	mov	r2,zero
  802b78:	1007883a 	mov	r3,r2
  802b7c:	e0bffc17 	ldw	r2,-16(fp)
  802b80:	10c02805 	stb	r3,160(r2)
  if (d->_g64) {
  802b84:	e0bffc17 	ldw	r2,-16(fp)
  802b88:	10802803 	ldbu	r2,160(r2)
  802b8c:	10803fcc 	andi	r2,r2,255
  802b90:	1080201c 	xori	r2,r2,128
  802b94:	10bfe004 	addi	r2,r2,-128
  802b98:	10000426 	beq	r2,zero,802bac <logic+0x289c>
    d->_Pacemaker_local__Atrig4 = 0;
  802b9c:	e0bffc17 	ldw	r2,-16(fp)
  802ba0:	10001b05 	stb	zero,108(r2)
    d->_Pacemaker_local__Atrig5 = 0;
  802ba4:	e0bffc17 	ldw	r2,-16(fp)
  802ba8:	10001b45 	stb	zero,109(r2)
  }
  d->_cg58 = d->_region2_VRP_timer_t < d->VRP_Constraint;
  802bac:	e0bffc17 	ldw	r2,-16(fp)
  802bb0:	14000b17 	ldw	r16,44(r2)
  802bb4:	14400c17 	ldw	r17,48(r2)
  802bb8:	e0bffc17 	ldw	r2,-16(fp)
  802bbc:	10800317 	ldw	r2,12(r2)
  802bc0:	1009883a 	mov	r4,r2
  802bc4:	08063f40 	call	8063f4 <__floatsidf>
  802bc8:	1009883a 	mov	r4,r2
  802bcc:	180b883a 	mov	r5,r3
  802bd0:	04800044 	movi	r18,1
  802bd4:	200d883a 	mov	r6,r4
  802bd8:	280f883a 	mov	r7,r5
  802bdc:	8009883a 	mov	r4,r16
  802be0:	880b883a 	mov	r5,r17
  802be4:	0805a040 	call	805a04 <__ledf2>
  802be8:	10000116 	blt	r2,zero,802bf0 <logic+0x28e0>
  802bec:	0025883a 	mov	r18,zero
  802bf0:	9007883a 	mov	r3,r18
  802bf4:	e0bffc17 	ldw	r2,-16(fp)
  802bf8:	10c03e45 	stb	r3,249(r2)
  d->_g73_e2 = d->_g64 && d->_cg58;
  802bfc:	e0bffc17 	ldw	r2,-16(fp)
  802c00:	10802803 	ldbu	r2,160(r2)
  802c04:	10803fcc 	andi	r2,r2,255
  802c08:	1080201c 	xori	r2,r2,128
  802c0c:	10bfe004 	addi	r2,r2,-128
  802c10:	10000826 	beq	r2,zero,802c34 <logic+0x2924>
  802c14:	e0bffc17 	ldw	r2,-16(fp)
  802c18:	10803e43 	ldbu	r2,249(r2)
  802c1c:	10803fcc 	andi	r2,r2,255
  802c20:	1080201c 	xori	r2,r2,128
  802c24:	10bfe004 	addi	r2,r2,-128
  802c28:	10000226 	beq	r2,zero,802c34 <logic+0x2924>
  802c2c:	00800044 	movi	r2,1
  802c30:	00000106 	br	802c38 <logic+0x2928>
  802c34:	0005883a 	mov	r2,zero
  802c38:	1007883a 	mov	r3,r2
  802c3c:	e0bffc17 	ldw	r2,-16(fp)
  802c40:	10c04845 	stb	r3,289(r2)
  if (d->_g73_e2) {
  802c44:	e0bffc17 	ldw	r2,-16(fp)
  802c48:	10804843 	ldbu	r2,289(r2)
  802c4c:	10803fcc 	andi	r2,r2,255
  802c50:	1080201c 	xori	r2,r2,128
  802c54:	10bfe004 	addi	r2,r2,-128
  802c58:	10003426 	beq	r2,zero,802d2c <logic+0x2a1c>
    d->sleepT = (d->sleepT < (d->VRP_Constraint - d->_region2_VRP_timer_t)) ? d->sleepT : (d->VRP_Constraint - d->_region2_VRP_timer_t);
  802c5c:	e0bffc17 	ldw	r2,-16(fp)
  802c60:	14001517 	ldw	r16,84(r2)
  802c64:	14401617 	ldw	r17,88(r2)
  802c68:	e0bffc17 	ldw	r2,-16(fp)
  802c6c:	10800317 	ldw	r2,12(r2)
  802c70:	1009883a 	mov	r4,r2
  802c74:	08063f40 	call	8063f4 <__floatsidf>
  802c78:	1011883a 	mov	r8,r2
  802c7c:	1813883a 	mov	r9,r3
  802c80:	e13ffc17 	ldw	r4,-16(fp)
  802c84:	20800b17 	ldw	r2,44(r4)
  802c88:	20c00c17 	ldw	r3,48(r4)
  802c8c:	100d883a 	mov	r6,r2
  802c90:	180f883a 	mov	r7,r3
  802c94:	4009883a 	mov	r4,r8
  802c98:	480b883a 	mov	r5,r9
  802c9c:	0805af80 	call	805af8 <__subdf3>
  802ca0:	1009883a 	mov	r4,r2
  802ca4:	180b883a 	mov	r5,r3
  802ca8:	2005883a 	mov	r2,r4
  802cac:	2807883a 	mov	r3,r5
  802cb0:	100d883a 	mov	r6,r2
  802cb4:	180f883a 	mov	r7,r3
  802cb8:	8009883a 	mov	r4,r16
  802cbc:	880b883a 	mov	r5,r17
  802cc0:	0805a040 	call	805a04 <__ledf2>
  802cc4:	1000040e 	bge	r2,zero,802cd8 <logic+0x29c8>
  802cc8:	e13ffc17 	ldw	r4,-16(fp)
  802ccc:	20801517 	ldw	r2,84(r4)
  802cd0:	20c01617 	ldw	r3,88(r4)
  802cd4:	00001206 	br	802d20 <logic+0x2a10>
  802cd8:	e0bffc17 	ldw	r2,-16(fp)
  802cdc:	10800317 	ldw	r2,12(r2)
  802ce0:	1009883a 	mov	r4,r2
  802ce4:	08063f40 	call	8063f4 <__floatsidf>
  802ce8:	1011883a 	mov	r8,r2
  802cec:	1813883a 	mov	r9,r3
  802cf0:	e13ffc17 	ldw	r4,-16(fp)
  802cf4:	20800b17 	ldw	r2,44(r4)
  802cf8:	20c00c17 	ldw	r3,48(r4)
  802cfc:	100d883a 	mov	r6,r2
  802d00:	180f883a 	mov	r7,r3
  802d04:	4009883a 	mov	r4,r8
  802d08:	480b883a 	mov	r5,r9
  802d0c:	0805af80 	call	805af8 <__subdf3>
  802d10:	1009883a 	mov	r4,r2
  802d14:	180b883a 	mov	r5,r3
  802d18:	2005883a 	mov	r2,r4
  802d1c:	2807883a 	mov	r3,r5
  802d20:	e13ffc17 	ldw	r4,-16(fp)
  802d24:	20801515 	stw	r2,84(r4)
  802d28:	20c01615 	stw	r3,88(r4)
  }
  d->_cg59 = d->_Pacemaker_local__Atrig4 || d->_Pacemaker_local__Atrig5;
  802d2c:	e0bffc17 	ldw	r2,-16(fp)
  802d30:	10801b03 	ldbu	r2,108(r2)
  802d34:	10803fcc 	andi	r2,r2,255
  802d38:	1080201c 	xori	r2,r2,128
  802d3c:	10bfe004 	addi	r2,r2,-128
  802d40:	1000061e 	bne	r2,zero,802d5c <logic+0x2a4c>
  802d44:	e0bffc17 	ldw	r2,-16(fp)
  802d48:	10801b43 	ldbu	r2,109(r2)
  802d4c:	10803fcc 	andi	r2,r2,255
  802d50:	1080201c 	xori	r2,r2,128
  802d54:	10bfe004 	addi	r2,r2,-128
  802d58:	10000226 	beq	r2,zero,802d64 <logic+0x2a54>
  802d5c:	00800044 	movi	r2,1
  802d60:	00000106 	br	802d68 <logic+0x2a58>
  802d64:	0005883a 	mov	r2,zero
  802d68:	1007883a 	mov	r3,r2
  802d6c:	e0bffc17 	ldw	r2,-16(fp)
  802d70:	10c03e85 	stb	r3,250(r2)
  d->_g55 = d->_g73_e2 && !d->_cg59 || d->_g61 && !d->_cg63;
  802d74:	e0bffc17 	ldw	r2,-16(fp)
  802d78:	10804843 	ldbu	r2,289(r2)
  802d7c:	10803fcc 	andi	r2,r2,255
  802d80:	1080201c 	xori	r2,r2,128
  802d84:	10bfe004 	addi	r2,r2,-128
  802d88:	10000626 	beq	r2,zero,802da4 <logic+0x2a94>
  802d8c:	e0bffc17 	ldw	r2,-16(fp)
  802d90:	10803e83 	ldbu	r2,250(r2)
  802d94:	10803fcc 	andi	r2,r2,255
  802d98:	1080201c 	xori	r2,r2,128
  802d9c:	10bfe004 	addi	r2,r2,-128
  802da0:	10000c26 	beq	r2,zero,802dd4 <logic+0x2ac4>
  802da4:	e0bffc17 	ldw	r2,-16(fp)
  802da8:	10802743 	ldbu	r2,157(r2)
  802dac:	10803fcc 	andi	r2,r2,255
  802db0:	1080201c 	xori	r2,r2,128
  802db4:	10bfe004 	addi	r2,r2,-128
  802db8:	10000826 	beq	r2,zero,802ddc <logic+0x2acc>
  802dbc:	e0bffc17 	ldw	r2,-16(fp)
  802dc0:	10803ec3 	ldbu	r2,251(r2)
  802dc4:	10803fcc 	andi	r2,r2,255
  802dc8:	1080201c 	xori	r2,r2,128
  802dcc:	10bfe004 	addi	r2,r2,-128
  802dd0:	1000021e 	bne	r2,zero,802ddc <logic+0x2acc>
  802dd4:	00800044 	movi	r2,1
  802dd8:	00000106 	br	802de0 <logic+0x2ad0>
  802ddc:	0005883a 	mov	r2,zero
  802de0:	1007883a 	mov	r3,r2
  802de4:	e0bffc17 	ldw	r2,-16(fp)
  802de8:	10c02645 	stb	r3,153(r2)
  d->_g76 = d->_g64 && !d->_cg58;
  802dec:	e0bffc17 	ldw	r2,-16(fp)
  802df0:	10802803 	ldbu	r2,160(r2)
  802df4:	10803fcc 	andi	r2,r2,255
  802df8:	1080201c 	xori	r2,r2,128
  802dfc:	10bfe004 	addi	r2,r2,-128
  802e00:	10000826 	beq	r2,zero,802e24 <logic+0x2b14>
  802e04:	e0bffc17 	ldw	r2,-16(fp)
  802e08:	10803e43 	ldbu	r2,249(r2)
  802e0c:	10803fcc 	andi	r2,r2,255
  802e10:	1080201c 	xori	r2,r2,128
  802e14:	10bfe004 	addi	r2,r2,-128
  802e18:	1000021e 	bne	r2,zero,802e24 <logic+0x2b14>
  802e1c:	00800044 	movi	r2,1
  802e20:	00000106 	br	802e28 <logic+0x2b18>
  802e24:	0005883a 	mov	r2,zero
  802e28:	1007883a 	mov	r3,r2
  802e2c:	e0bffc17 	ldw	r2,-16(fp)
  802e30:	10c02a45 	stb	r3,169(r2)
  d->_cg68 = d->_Pacemaker_local__Atrig4 || d->_Pacemaker_local__Atrig5;
  802e34:	e0bffc17 	ldw	r2,-16(fp)
  802e38:	10801b03 	ldbu	r2,108(r2)
  802e3c:	10803fcc 	andi	r2,r2,255
  802e40:	1080201c 	xori	r2,r2,128
  802e44:	10bfe004 	addi	r2,r2,-128
  802e48:	1000061e 	bne	r2,zero,802e64 <logic+0x2b54>
  802e4c:	e0bffc17 	ldw	r2,-16(fp)
  802e50:	10801b43 	ldbu	r2,109(r2)
  802e54:	10803fcc 	andi	r2,r2,255
  802e58:	1080201c 	xori	r2,r2,128
  802e5c:	10bfe004 	addi	r2,r2,-128
  802e60:	10000226 	beq	r2,zero,802e6c <logic+0x2b5c>
  802e64:	00800044 	movi	r2,1
  802e68:	00000106 	br	802e70 <logic+0x2b60>
  802e6c:	0005883a 	mov	r2,zero
  802e70:	1007883a 	mov	r3,r2
  802e74:	e0bffc17 	ldw	r2,-16(fp)
  802e78:	10c03f85 	stb	r3,254(r2)
  d->_g77 = d->_g62 && !d->_cg65 || d->_g76 && !d->_cg68;
  802e7c:	e0bffc17 	ldw	r2,-16(fp)
  802e80:	10802783 	ldbu	r2,158(r2)
  802e84:	10803fcc 	andi	r2,r2,255
  802e88:	1080201c 	xori	r2,r2,128
  802e8c:	10bfe004 	addi	r2,r2,-128
  802e90:	10000626 	beq	r2,zero,802eac <logic+0x2b9c>
  802e94:	e0bffc17 	ldw	r2,-16(fp)
  802e98:	10803f43 	ldbu	r2,253(r2)
  802e9c:	10803fcc 	andi	r2,r2,255
  802ea0:	1080201c 	xori	r2,r2,128
  802ea4:	10bfe004 	addi	r2,r2,-128
  802ea8:	10000c26 	beq	r2,zero,802edc <logic+0x2bcc>
  802eac:	e0bffc17 	ldw	r2,-16(fp)
  802eb0:	10802a43 	ldbu	r2,169(r2)
  802eb4:	10803fcc 	andi	r2,r2,255
  802eb8:	1080201c 	xori	r2,r2,128
  802ebc:	10bfe004 	addi	r2,r2,-128
  802ec0:	10000826 	beq	r2,zero,802ee4 <logic+0x2bd4>
  802ec4:	e0bffc17 	ldw	r2,-16(fp)
  802ec8:	10803f83 	ldbu	r2,254(r2)
  802ecc:	10803fcc 	andi	r2,r2,255
  802ed0:	1080201c 	xori	r2,r2,128
  802ed4:	10bfe004 	addi	r2,r2,-128
  802ed8:	1000021e 	bne	r2,zero,802ee4 <logic+0x2bd4>
  802edc:	00800044 	movi	r2,1
  802ee0:	00000106 	br	802ee8 <logic+0x2bd8>
  802ee4:	0005883a 	mov	r2,zero
  802ee8:	1007883a 	mov	r3,r2
  802eec:	e0bffc17 	ldw	r2,-16(fp)
  802ef0:	10c02a85 	stb	r3,170(r2)
  d->_g56 = d->_g64 || d->_g46 && !d->_cg74;
  802ef4:	e0bffc17 	ldw	r2,-16(fp)
  802ef8:	10802803 	ldbu	r2,160(r2)
  802efc:	10803fcc 	andi	r2,r2,255
  802f00:	1080201c 	xori	r2,r2,128
  802f04:	10bfe004 	addi	r2,r2,-128
  802f08:	10000c1e 	bne	r2,zero,802f3c <logic+0x2c2c>
  802f0c:	e0bffc17 	ldw	r2,-16(fp)
  802f10:	108024c3 	ldbu	r2,147(r2)
  802f14:	10803fcc 	andi	r2,r2,255
  802f18:	1080201c 	xori	r2,r2,128
  802f1c:	10bfe004 	addi	r2,r2,-128
  802f20:	10000826 	beq	r2,zero,802f44 <logic+0x2c34>
  802f24:	e0bffc17 	ldw	r2,-16(fp)
  802f28:	10803fc3 	ldbu	r2,255(r2)
  802f2c:	10803fcc 	andi	r2,r2,255
  802f30:	1080201c 	xori	r2,r2,128
  802f34:	10bfe004 	addi	r2,r2,-128
  802f38:	1000021e 	bne	r2,zero,802f44 <logic+0x2c34>
  802f3c:	00800044 	movi	r2,1
  802f40:	00000106 	br	802f48 <logic+0x2c38>
  802f44:	0005883a 	mov	r2,zero
  802f48:	1007883a 	mov	r3,r2
  802f4c:	e0bffc17 	ldw	r2,-16(fp)
  802f50:	10c02685 	stb	r3,154(r2)
  d->_g59 = d->_pg85;
  802f54:	e0bffc17 	ldw	r2,-16(fp)
  802f58:	10c04f83 	ldbu	r3,318(r2)
  802f5c:	e0bffc17 	ldw	r2,-16(fp)
  802f60:	10c02705 	stb	r3,156(r2)
  d->_cg94 = d->A_event;
  802f64:	e0bffc17 	ldw	r2,-16(fp)
  802f68:	10c01883 	ldbu	r3,98(r2)
  802f6c:	e0bffc17 	ldw	r2,-16(fp)
  802f70:	10c041c5 	stb	r3,263(r2)
  d->_g63 = d->_g59 && d->_cg94;
  802f74:	e0bffc17 	ldw	r2,-16(fp)
  802f78:	10802703 	ldbu	r2,156(r2)
  802f7c:	10803fcc 	andi	r2,r2,255
  802f80:	1080201c 	xori	r2,r2,128
  802f84:	10bfe004 	addi	r2,r2,-128
  802f88:	10000826 	beq	r2,zero,802fac <logic+0x2c9c>
  802f8c:	e0bffc17 	ldw	r2,-16(fp)
  802f90:	108041c3 	ldbu	r2,263(r2)
  802f94:	10803fcc 	andi	r2,r2,255
  802f98:	1080201c 	xori	r2,r2,128
  802f9c:	10bfe004 	addi	r2,r2,-128
  802fa0:	10000226 	beq	r2,zero,802fac <logic+0x2c9c>
  802fa4:	00800044 	movi	r2,1
  802fa8:	00000106 	br	802fb0 <logic+0x2ca0>
  802fac:	0005883a 	mov	r2,zero
  802fb0:	1007883a 	mov	r3,r2
  802fb4:	e0bffc17 	ldw	r2,-16(fp)
  802fb8:	10c027c5 	stb	r3,159(r2)
  if (d->_g63) {
  802fbc:	e0bffc17 	ldw	r2,-16(fp)
  802fc0:	108027c3 	ldbu	r2,159(r2)
  802fc4:	10803fcc 	andi	r2,r2,255
  802fc8:	1080201c 	xori	r2,r2,128
  802fcc:	10bfe004 	addi	r2,r2,-128
  802fd0:	10000326 	beq	r2,zero,802fe0 <logic+0x2cd0>
    d->_Pacemaker_local__Atrig6 = 1;
  802fd4:	e0bffc17 	ldw	r2,-16(fp)
  802fd8:	00c00044 	movi	r3,1
  802fdc:	10c01b85 	stb	r3,110(r2)
  }
  d->_g68 = d->_pg141;
  802fe0:	e0bffc17 	ldw	r2,-16(fp)
  802fe4:	10c04fc3 	ldbu	r3,319(r2)
  802fe8:	e0bffc17 	ldw	r2,-16(fp)
  802fec:	10c028c5 	stb	r3,163(r2)
  if (d->_g68) {
  802ff0:	e0bffc17 	ldw	r2,-16(fp)
  802ff4:	108028c3 	ldbu	r2,163(r2)
  802ff8:	10803fcc 	andi	r2,r2,255
  802ffc:	1080201c 	xori	r2,r2,128
  803000:	10bfe004 	addi	r2,r2,-128
  803004:	10001226 	beq	r2,zero,803050 <logic+0x2d40>
    d->_region3_AEI_timer_t += d->deltaT;
  803008:	e13ffc17 	ldw	r4,-16(fp)
  80300c:	20800d17 	ldw	r2,52(r4)
  803010:	20c00e17 	ldw	r3,56(r4)
  803014:	e1bffc17 	ldw	r6,-16(fp)
  803018:	31001317 	ldw	r4,76(r6)
  80301c:	31401417 	ldw	r5,80(r6)
  803020:	200d883a 	mov	r6,r4
  803024:	280f883a 	mov	r7,r5
  803028:	1009883a 	mov	r4,r2
  80302c:	180b883a 	mov	r5,r3
  803030:	080507c0 	call	80507c <__adddf3>
  803034:	1009883a 	mov	r4,r2
  803038:	180b883a 	mov	r5,r3
  80303c:	2005883a 	mov	r2,r4
  803040:	2807883a 	mov	r3,r5
  803044:	e13ffc17 	ldw	r4,-16(fp)
  803048:	20800d15 	stw	r2,52(r4)
  80304c:	20c00e15 	stw	r3,56(r4)
  }
  d->_g65 = d->_g59 && !d->_cg94;
  803050:	e0bffc17 	ldw	r2,-16(fp)
  803054:	10802703 	ldbu	r2,156(r2)
  803058:	10803fcc 	andi	r2,r2,255
  80305c:	1080201c 	xori	r2,r2,128
  803060:	10bfe004 	addi	r2,r2,-128
  803064:	10000826 	beq	r2,zero,803088 <logic+0x2d78>
  803068:	e0bffc17 	ldw	r2,-16(fp)
  80306c:	108041c3 	ldbu	r2,263(r2)
  803070:	10803fcc 	andi	r2,r2,255
  803074:	1080201c 	xori	r2,r2,128
  803078:	10bfe004 	addi	r2,r2,-128
  80307c:	1000021e 	bne	r2,zero,803088 <logic+0x2d78>
  803080:	00800044 	movi	r2,1
  803084:	00000106 	br	80308c <logic+0x2d7c>
  803088:	0005883a 	mov	r2,zero
  80308c:	1007883a 	mov	r3,r2
  803090:	e0bffc17 	ldw	r2,-16(fp)
  803094:	10c02845 	stb	r3,161(r2)
  d->_cg97 = d->_region3_AEI_timer_t >= d->AEI_Constraint;
  803098:	e0bffc17 	ldw	r2,-16(fp)
  80309c:	14000d17 	ldw	r16,52(r2)
  8030a0:	14400e17 	ldw	r17,56(r2)
  8030a4:	e0bffc17 	ldw	r2,-16(fp)
  8030a8:	10800417 	ldw	r2,16(r2)
  8030ac:	1009883a 	mov	r4,r2
  8030b0:	08063f40 	call	8063f4 <__floatsidf>
  8030b4:	1009883a 	mov	r4,r2
  8030b8:	180b883a 	mov	r5,r3
  8030bc:	04800044 	movi	r18,1
  8030c0:	200d883a 	mov	r6,r4
  8030c4:	280f883a 	mov	r7,r5
  8030c8:	8009883a 	mov	r4,r16
  8030cc:	880b883a 	mov	r5,r17
  8030d0:	08059280 	call	805928 <__gedf2>
  8030d4:	1000010e 	bge	r2,zero,8030dc <logic+0x2dcc>
  8030d8:	0025883a 	mov	r18,zero
  8030dc:	9007883a 	mov	r3,r18
  8030e0:	e0bffc17 	ldw	r2,-16(fp)
  8030e4:	10c04185 	stb	r3,262(r2)
  d->_g74 = d->_g65 && d->_cg97;
  8030e8:	e0bffc17 	ldw	r2,-16(fp)
  8030ec:	10802843 	ldbu	r2,161(r2)
  8030f0:	10803fcc 	andi	r2,r2,255
  8030f4:	1080201c 	xori	r2,r2,128
  8030f8:	10bfe004 	addi	r2,r2,-128
  8030fc:	10000826 	beq	r2,zero,803120 <logic+0x2e10>
  803100:	e0bffc17 	ldw	r2,-16(fp)
  803104:	10804183 	ldbu	r2,262(r2)
  803108:	10803fcc 	andi	r2,r2,255
  80310c:	1080201c 	xori	r2,r2,128
  803110:	10bfe004 	addi	r2,r2,-128
  803114:	10000226 	beq	r2,zero,803120 <logic+0x2e10>
  803118:	00800044 	movi	r2,1
  80311c:	00000106 	br	803124 <logic+0x2e14>
  803120:	0005883a 	mov	r2,zero
  803124:	1007883a 	mov	r3,r2
  803128:	e0bffc17 	ldw	r2,-16(fp)
  80312c:	10c029c5 	stb	r3,167(r2)
  if (d->_g74) {
  803130:	e0bffc17 	ldw	r2,-16(fp)
  803134:	108029c3 	ldbu	r2,167(r2)
  803138:	10803fcc 	andi	r2,r2,255
  80313c:	1080201c 	xori	r2,r2,128
  803140:	10bfe004 	addi	r2,r2,-128
  803144:	10000326 	beq	r2,zero,803154 <logic+0x2e44>
    d->_Pacemaker_local__Atrig7 = 1;
  803148:	e0bffc17 	ldw	r2,-16(fp)
  80314c:	00c00044 	movi	r3,1
  803150:	10c01bc5 	stb	r3,111(r2)
  }
  d->_g57 = d->_pg96;
  803154:	e0bffc17 	ldw	r2,-16(fp)
  803158:	10c05003 	ldbu	r3,320(r2)
  80315c:	e0bffc17 	ldw	r2,-16(fp)
  803160:	10c026c5 	stb	r3,155(r2)
  d->_cg81 = d->V_event;
  803164:	e0bffc17 	ldw	r2,-16(fp)
  803168:	10c01803 	ldbu	r3,96(r2)
  80316c:	e0bffc17 	ldw	r2,-16(fp)
  803170:	10c04085 	stb	r3,258(r2)
  d->_g94 = d->_g57 && d->_cg81;
  803174:	e0bffc17 	ldw	r2,-16(fp)
  803178:	108026c3 	ldbu	r2,155(r2)
  80317c:	10803fcc 	andi	r2,r2,255
  803180:	1080201c 	xori	r2,r2,128
  803184:	10bfe004 	addi	r2,r2,-128
  803188:	10000826 	beq	r2,zero,8031ac <logic+0x2e9c>
  80318c:	e0bffc17 	ldw	r2,-16(fp)
  803190:	10804083 	ldbu	r2,258(r2)
  803194:	10803fcc 	andi	r2,r2,255
  803198:	1080201c 	xori	r2,r2,128
  80319c:	10bfe004 	addi	r2,r2,-128
  8031a0:	10000226 	beq	r2,zero,8031ac <logic+0x2e9c>
  8031a4:	00800044 	movi	r2,1
  8031a8:	00000106 	br	8031b0 <logic+0x2ea0>
  8031ac:	0005883a 	mov	r2,zero
  8031b0:	1007883a 	mov	r3,r2
  8031b4:	e0bffc17 	ldw	r2,-16(fp)
  8031b8:	10c02d45 	stb	r3,181(r2)
  if (d->_g94) {
  8031bc:	e0bffc17 	ldw	r2,-16(fp)
  8031c0:	10802d43 	ldbu	r2,181(r2)
  8031c4:	10803fcc 	andi	r2,r2,255
  8031c8:	1080201c 	xori	r2,r2,128
  8031cc:	10bfe004 	addi	r2,r2,-128
  8031d0:	10000726 	beq	r2,zero,8031f0 <logic+0x2ee0>
    d->_region3_AEI_timer_t = 0;
  8031d4:	e0bffc17 	ldw	r2,-16(fp)
  8031d8:	10000d15 	stw	zero,52(r2)
  8031dc:	10000e15 	stw	zero,56(r2)
    d->_Pacemaker_local__Atrig6 = 0;
  8031e0:	e0bffc17 	ldw	r2,-16(fp)
  8031e4:	10001b85 	stb	zero,110(r2)
    d->_Pacemaker_local__Atrig7 = 0;
  8031e8:	e0bffc17 	ldw	r2,-16(fp)
  8031ec:	10001bc5 	stb	zero,111(r2)
  }
  d->_g88 = d->_pg87;
  8031f0:	e0bffc17 	ldw	r2,-16(fp)
  8031f4:	10c05043 	ldbu	r3,321(r2)
  8031f8:	e0bffc17 	ldw	r2,-16(fp)
  8031fc:	10c02c45 	stb	r3,177(r2)
  d->_g91 = d->_pg90;
  803200:	e0bffc17 	ldw	r2,-16(fp)
  803204:	10c05083 	ldbu	r3,322(r2)
  803208:	e0bffc17 	ldw	r2,-16(fp)
  80320c:	10c02d05 	stb	r3,180(r2)
  d->_g91 = d->_g94 || d->_g88 || d->_g91;
  803210:	e0bffc17 	ldw	r2,-16(fp)
  803214:	10802d43 	ldbu	r2,181(r2)
  803218:	10803fcc 	andi	r2,r2,255
  80321c:	1080201c 	xori	r2,r2,128
  803220:	10bfe004 	addi	r2,r2,-128
  803224:	10000c1e 	bne	r2,zero,803258 <logic+0x2f48>
  803228:	e0bffc17 	ldw	r2,-16(fp)
  80322c:	10802c43 	ldbu	r2,177(r2)
  803230:	10803fcc 	andi	r2,r2,255
  803234:	1080201c 	xori	r2,r2,128
  803238:	10bfe004 	addi	r2,r2,-128
  80323c:	1000061e 	bne	r2,zero,803258 <logic+0x2f48>
  803240:	e0bffc17 	ldw	r2,-16(fp)
  803244:	10802d03 	ldbu	r2,180(r2)
  803248:	10803fcc 	andi	r2,r2,255
  80324c:	1080201c 	xori	r2,r2,128
  803250:	10bfe004 	addi	r2,r2,-128
  803254:	10000226 	beq	r2,zero,803260 <logic+0x2f50>
  803258:	00800044 	movi	r2,1
  80325c:	00000106 	br	803264 <logic+0x2f54>
  803260:	0005883a 	mov	r2,zero
  803264:	1007883a 	mov	r3,r2
  803268:	e0bffc17 	ldw	r2,-16(fp)
  80326c:	10c02d05 	stb	r3,180(r2)
  d->_cg84 = d->_region3_AEI_timer_t < d->AEI_Constraint;
  803270:	e0bffc17 	ldw	r2,-16(fp)
  803274:	14000d17 	ldw	r16,52(r2)
  803278:	14400e17 	ldw	r17,56(r2)
  80327c:	e0bffc17 	ldw	r2,-16(fp)
  803280:	10800417 	ldw	r2,16(r2)
  803284:	1009883a 	mov	r4,r2
  803288:	08063f40 	call	8063f4 <__floatsidf>
  80328c:	1009883a 	mov	r4,r2
  803290:	180b883a 	mov	r5,r3
  803294:	04800044 	movi	r18,1
  803298:	200d883a 	mov	r6,r4
  80329c:	280f883a 	mov	r7,r5
  8032a0:	8009883a 	mov	r4,r16
  8032a4:	880b883a 	mov	r5,r17
  8032a8:	0805a040 	call	805a04 <__ledf2>
  8032ac:	10000116 	blt	r2,zero,8032b4 <logic+0x2fa4>
  8032b0:	0025883a 	mov	r18,zero
  8032b4:	9007883a 	mov	r3,r18
  8032b8:	e0bffc17 	ldw	r2,-16(fp)
  8032bc:	10c040c5 	stb	r3,259(r2)
  d->_g88 = d->_g91 && !d->_cg84;
  8032c0:	e0bffc17 	ldw	r2,-16(fp)
  8032c4:	10802d03 	ldbu	r2,180(r2)
  8032c8:	10803fcc 	andi	r2,r2,255
  8032cc:	1080201c 	xori	r2,r2,128
  8032d0:	10bfe004 	addi	r2,r2,-128
  8032d4:	10000826 	beq	r2,zero,8032f8 <logic+0x2fe8>
  8032d8:	e0bffc17 	ldw	r2,-16(fp)
  8032dc:	108040c3 	ldbu	r2,259(r2)
  8032e0:	10803fcc 	andi	r2,r2,255
  8032e4:	1080201c 	xori	r2,r2,128
  8032e8:	10bfe004 	addi	r2,r2,-128
  8032ec:	1000021e 	bne	r2,zero,8032f8 <logic+0x2fe8>
  8032f0:	00800044 	movi	r2,1
  8032f4:	00000106 	br	8032fc <logic+0x2fec>
  8032f8:	0005883a 	mov	r2,zero
  8032fc:	1007883a 	mov	r3,r2
  803300:	e0bffc17 	ldw	r2,-16(fp)
  803304:	10c02c45 	stb	r3,177(r2)
  d->_cg89 = d->_Pacemaker_local__Atrig6 || d->_Pacemaker_local__Atrig7;
  803308:	e0bffc17 	ldw	r2,-16(fp)
  80330c:	10801b83 	ldbu	r2,110(r2)
  803310:	10803fcc 	andi	r2,r2,255
  803314:	1080201c 	xori	r2,r2,128
  803318:	10bfe004 	addi	r2,r2,-128
  80331c:	1000061e 	bne	r2,zero,803338 <logic+0x3028>
  803320:	e0bffc17 	ldw	r2,-16(fp)
  803324:	10801bc3 	ldbu	r2,111(r2)
  803328:	10803fcc 	andi	r2,r2,255
  80332c:	1080201c 	xori	r2,r2,128
  803330:	10bfe004 	addi	r2,r2,-128
  803334:	10000226 	beq	r2,zero,803340 <logic+0x3030>
  803338:	00800044 	movi	r2,1
  80333c:	00000106 	br	803344 <logic+0x3034>
  803340:	0005883a 	mov	r2,zero
  803344:	1007883a 	mov	r3,r2
  803348:	e0bffc17 	ldw	r2,-16(fp)
  80334c:	10c04145 	stb	r3,261(r2)
  d->_g90 = d->_g88 && !d->_cg89;
  803350:	e0bffc17 	ldw	r2,-16(fp)
  803354:	10802c43 	ldbu	r2,177(r2)
  803358:	10803fcc 	andi	r2,r2,255
  80335c:	1080201c 	xori	r2,r2,128
  803360:	10bfe004 	addi	r2,r2,-128
  803364:	10000826 	beq	r2,zero,803388 <logic+0x3078>
  803368:	e0bffc17 	ldw	r2,-16(fp)
  80336c:	10804143 	ldbu	r2,261(r2)
  803370:	10803fcc 	andi	r2,r2,255
  803374:	1080201c 	xori	r2,r2,128
  803378:	10bfe004 	addi	r2,r2,-128
  80337c:	1000021e 	bne	r2,zero,803388 <logic+0x3078>
  803380:	00800044 	movi	r2,1
  803384:	00000106 	br	80338c <logic+0x307c>
  803388:	0005883a 	mov	r2,zero
  80338c:	1007883a 	mov	r3,r2
  803390:	e0bffc17 	ldw	r2,-16(fp)
  803394:	10c02cc5 	stb	r3,179(r2)
  d->_g84 = d->_g91 && d->_cg84;
  803398:	e0bffc17 	ldw	r2,-16(fp)
  80339c:	10802d03 	ldbu	r2,180(r2)
  8033a0:	10803fcc 	andi	r2,r2,255
  8033a4:	1080201c 	xori	r2,r2,128
  8033a8:	10bfe004 	addi	r2,r2,-128
  8033ac:	10000826 	beq	r2,zero,8033d0 <logic+0x30c0>
  8033b0:	e0bffc17 	ldw	r2,-16(fp)
  8033b4:	108040c3 	ldbu	r2,259(r2)
  8033b8:	10803fcc 	andi	r2,r2,255
  8033bc:	1080201c 	xori	r2,r2,128
  8033c0:	10bfe004 	addi	r2,r2,-128
  8033c4:	10000226 	beq	r2,zero,8033d0 <logic+0x30c0>
  8033c8:	00800044 	movi	r2,1
  8033cc:	00000106 	br	8033d4 <logic+0x30c4>
  8033d0:	0005883a 	mov	r2,zero
  8033d4:	1007883a 	mov	r3,r2
  8033d8:	e0bffc17 	ldw	r2,-16(fp)
  8033dc:	10c02b45 	stb	r3,173(r2)
  if (d->_g84) {
  8033e0:	e0bffc17 	ldw	r2,-16(fp)
  8033e4:	10802b43 	ldbu	r2,173(r2)
  8033e8:	10803fcc 	andi	r2,r2,255
  8033ec:	1080201c 	xori	r2,r2,128
  8033f0:	10bfe004 	addi	r2,r2,-128
  8033f4:	10003426 	beq	r2,zero,8034c8 <logic+0x31b8>
    d->sleepT = (d->sleepT < (d->AEI_Constraint - d->_region3_AEI_timer_t)) ? d->sleepT : (d->AEI_Constraint - d->_region3_AEI_timer_t);
  8033f8:	e0bffc17 	ldw	r2,-16(fp)
  8033fc:	14001517 	ldw	r16,84(r2)
  803400:	14401617 	ldw	r17,88(r2)
  803404:	e0bffc17 	ldw	r2,-16(fp)
  803408:	10800417 	ldw	r2,16(r2)
  80340c:	1009883a 	mov	r4,r2
  803410:	08063f40 	call	8063f4 <__floatsidf>
  803414:	1011883a 	mov	r8,r2
  803418:	1813883a 	mov	r9,r3
  80341c:	e13ffc17 	ldw	r4,-16(fp)
  803420:	20800d17 	ldw	r2,52(r4)
  803424:	20c00e17 	ldw	r3,56(r4)
  803428:	100d883a 	mov	r6,r2
  80342c:	180f883a 	mov	r7,r3
  803430:	4009883a 	mov	r4,r8
  803434:	480b883a 	mov	r5,r9
  803438:	0805af80 	call	805af8 <__subdf3>
  80343c:	1009883a 	mov	r4,r2
  803440:	180b883a 	mov	r5,r3
  803444:	2005883a 	mov	r2,r4
  803448:	2807883a 	mov	r3,r5
  80344c:	100d883a 	mov	r6,r2
  803450:	180f883a 	mov	r7,r3
  803454:	8009883a 	mov	r4,r16
  803458:	880b883a 	mov	r5,r17
  80345c:	0805a040 	call	805a04 <__ledf2>
  803460:	1000040e 	bge	r2,zero,803474 <logic+0x3164>
  803464:	e13ffc17 	ldw	r4,-16(fp)
  803468:	20801517 	ldw	r2,84(r4)
  80346c:	20c01617 	ldw	r3,88(r4)
  803470:	00001206 	br	8034bc <logic+0x31ac>
  803474:	e0bffc17 	ldw	r2,-16(fp)
  803478:	10800417 	ldw	r2,16(r2)
  80347c:	1009883a 	mov	r4,r2
  803480:	08063f40 	call	8063f4 <__floatsidf>
  803484:	1011883a 	mov	r8,r2
  803488:	1813883a 	mov	r9,r3
  80348c:	e13ffc17 	ldw	r4,-16(fp)
  803490:	20800d17 	ldw	r2,52(r4)
  803494:	20c00e17 	ldw	r3,56(r4)
  803498:	100d883a 	mov	r6,r2
  80349c:	180f883a 	mov	r7,r3
  8034a0:	4009883a 	mov	r4,r8
  8034a4:	480b883a 	mov	r5,r9
  8034a8:	0805af80 	call	805af8 <__subdf3>
  8034ac:	1009883a 	mov	r4,r2
  8034b0:	180b883a 	mov	r5,r3
  8034b4:	2005883a 	mov	r2,r4
  8034b8:	2807883a 	mov	r3,r5
  8034bc:	e13ffc17 	ldw	r4,-16(fp)
  8034c0:	20801515 	stw	r2,84(r4)
  8034c4:	20c01615 	stw	r3,88(r4)
  }
  d->_cg85 = d->_Pacemaker_local__Atrig6 || d->_Pacemaker_local__Atrig7;
  8034c8:	e0bffc17 	ldw	r2,-16(fp)
  8034cc:	10801b83 	ldbu	r2,110(r2)
  8034d0:	10803fcc 	andi	r2,r2,255
  8034d4:	1080201c 	xori	r2,r2,128
  8034d8:	10bfe004 	addi	r2,r2,-128
  8034dc:	1000061e 	bne	r2,zero,8034f8 <logic+0x31e8>
  8034e0:	e0bffc17 	ldw	r2,-16(fp)
  8034e4:	10801bc3 	ldbu	r2,111(r2)
  8034e8:	10803fcc 	andi	r2,r2,255
  8034ec:	1080201c 	xori	r2,r2,128
  8034f0:	10bfe004 	addi	r2,r2,-128
  8034f4:	10000226 	beq	r2,zero,803500 <logic+0x31f0>
  8034f8:	00800044 	movi	r2,1
  8034fc:	00000106 	br	803504 <logic+0x31f4>
  803500:	0005883a 	mov	r2,zero
  803504:	1007883a 	mov	r3,r2
  803508:	e0bffc17 	ldw	r2,-16(fp)
  80350c:	10c04105 	stb	r3,260(r2)
  d->_g87 = d->_g84 && !d->_cg85;
  803510:	e0bffc17 	ldw	r2,-16(fp)
  803514:	10802b43 	ldbu	r2,173(r2)
  803518:	10803fcc 	andi	r2,r2,255
  80351c:	1080201c 	xori	r2,r2,128
  803520:	10bfe004 	addi	r2,r2,-128
  803524:	10000826 	beq	r2,zero,803548 <logic+0x3238>
  803528:	e0bffc17 	ldw	r2,-16(fp)
  80352c:	10804103 	ldbu	r2,260(r2)
  803530:	10803fcc 	andi	r2,r2,255
  803534:	1080201c 	xori	r2,r2,128
  803538:	10bfe004 	addi	r2,r2,-128
  80353c:	1000021e 	bne	r2,zero,803548 <logic+0x3238>
  803540:	00800044 	movi	r2,1
  803544:	00000106 	br	80354c <logic+0x323c>
  803548:	0005883a 	mov	r2,zero
  80354c:	1007883a 	mov	r3,r2
  803550:	e0bffc17 	ldw	r2,-16(fp)
  803554:	10c02c05 	stb	r3,176(r2)
  d->_g86_e1 = !(d->_g90 || d->_g87);
  803558:	e0bffc17 	ldw	r2,-16(fp)
  80355c:	10802cc3 	ldbu	r2,179(r2)
  803560:	10803fcc 	andi	r2,r2,255
  803564:	1080201c 	xori	r2,r2,128
  803568:	10bfe004 	addi	r2,r2,-128
  80356c:	1000081e 	bne	r2,zero,803590 <logic+0x3280>
  803570:	e0bffc17 	ldw	r2,-16(fp)
  803574:	10802c03 	ldbu	r2,176(r2)
  803578:	10803fcc 	andi	r2,r2,255
  80357c:	1080201c 	xori	r2,r2,128
  803580:	10bfe004 	addi	r2,r2,-128
  803584:	1000021e 	bne	r2,zero,803590 <logic+0x3280>
  803588:	00800044 	movi	r2,1
  80358c:	00000106 	br	803594 <logic+0x3284>
  803590:	0005883a 	mov	r2,zero
  803594:	1007883a 	mov	r3,r2
  803598:	e0bffc17 	ldw	r2,-16(fp)
  80359c:	10c04885 	stb	r3,290(r2)
  d->_g89 = d->_g84 && d->_cg85 || d->_g88 && d->_cg89;
  8035a0:	e0bffc17 	ldw	r2,-16(fp)
  8035a4:	10802b43 	ldbu	r2,173(r2)
  8035a8:	10803fcc 	andi	r2,r2,255
  8035ac:	1080201c 	xori	r2,r2,128
  8035b0:	10bfe004 	addi	r2,r2,-128
  8035b4:	10000626 	beq	r2,zero,8035d0 <logic+0x32c0>
  8035b8:	e0bffc17 	ldw	r2,-16(fp)
  8035bc:	10804103 	ldbu	r2,260(r2)
  8035c0:	10803fcc 	andi	r2,r2,255
  8035c4:	1080201c 	xori	r2,r2,128
  8035c8:	10bfe004 	addi	r2,r2,-128
  8035cc:	10000c1e 	bne	r2,zero,803600 <logic+0x32f0>
  8035d0:	e0bffc17 	ldw	r2,-16(fp)
  8035d4:	10802c43 	ldbu	r2,177(r2)
  8035d8:	10803fcc 	andi	r2,r2,255
  8035dc:	1080201c 	xori	r2,r2,128
  8035e0:	10bfe004 	addi	r2,r2,-128
  8035e4:	10000826 	beq	r2,zero,803608 <logic+0x32f8>
  8035e8:	e0bffc17 	ldw	r2,-16(fp)
  8035ec:	10804143 	ldbu	r2,261(r2)
  8035f0:	10803fcc 	andi	r2,r2,255
  8035f4:	1080201c 	xori	r2,r2,128
  8035f8:	10bfe004 	addi	r2,r2,-128
  8035fc:	10000226 	beq	r2,zero,803608 <logic+0x32f8>
  803600:	00800044 	movi	r2,1
  803604:	00000106 	br	80360c <logic+0x32fc>
  803608:	0005883a 	mov	r2,zero
  80360c:	1007883a 	mov	r3,r2
  803610:	e0bffc17 	ldw	r2,-16(fp)
  803614:	10c02c85 	stb	r3,178(r2)
  d->_g85 = d->_g94 || d->_g65 && !d->_cg97;
  803618:	e0bffc17 	ldw	r2,-16(fp)
  80361c:	10802d43 	ldbu	r2,181(r2)
  803620:	10803fcc 	andi	r2,r2,255
  803624:	1080201c 	xori	r2,r2,128
  803628:	10bfe004 	addi	r2,r2,-128
  80362c:	10000c1e 	bne	r2,zero,803660 <logic+0x3350>
  803630:	e0bffc17 	ldw	r2,-16(fp)
  803634:	10802843 	ldbu	r2,161(r2)
  803638:	10803fcc 	andi	r2,r2,255
  80363c:	1080201c 	xori	r2,r2,128
  803640:	10bfe004 	addi	r2,r2,-128
  803644:	10000826 	beq	r2,zero,803668 <logic+0x3358>
  803648:	e0bffc17 	ldw	r2,-16(fp)
  80364c:	10804183 	ldbu	r2,262(r2)
  803650:	10803fcc 	andi	r2,r2,255
  803654:	1080201c 	xori	r2,r2,128
  803658:	10bfe004 	addi	r2,r2,-128
  80365c:	1000021e 	bne	r2,zero,803668 <logic+0x3358>
  803660:	00800044 	movi	r2,1
  803664:	00000106 	br	80366c <logic+0x335c>
  803668:	0005883a 	mov	r2,zero
  80366c:	1007883a 	mov	r3,r2
  803670:	e0bffc17 	ldw	r2,-16(fp)
  803674:	10c02b85 	stb	r3,174(r2)
  d->_g97 = !d->_g85;
  803678:	e0bffc17 	ldw	r2,-16(fp)
  80367c:	10802b83 	ldbu	r2,174(r2)
  803680:	10803fcc 	andi	r2,r2,255
  803684:	1080201c 	xori	r2,r2,128
  803688:	10bfe004 	addi	r2,r2,-128
  80368c:	1005003a 	cmpeq	r2,r2,zero
  803690:	1007883a 	mov	r3,r2
  803694:	e0bffc17 	ldw	r2,-16(fp)
  803698:	10c02e05 	stb	r3,184(r2)
  d->_g82 = d->_g63 || d->_g74;
  80369c:	e0bffc17 	ldw	r2,-16(fp)
  8036a0:	108027c3 	ldbu	r2,159(r2)
  8036a4:	10803fcc 	andi	r2,r2,255
  8036a8:	1080201c 	xori	r2,r2,128
  8036ac:	10bfe004 	addi	r2,r2,-128
  8036b0:	1000061e 	bne	r2,zero,8036cc <logic+0x33bc>
  8036b4:	e0bffc17 	ldw	r2,-16(fp)
  8036b8:	108029c3 	ldbu	r2,167(r2)
  8036bc:	10803fcc 	andi	r2,r2,255
  8036c0:	1080201c 	xori	r2,r2,128
  8036c4:	10bfe004 	addi	r2,r2,-128
  8036c8:	10000226 	beq	r2,zero,8036d4 <logic+0x33c4>
  8036cc:	00800044 	movi	r2,1
  8036d0:	00000106 	br	8036d8 <logic+0x33c8>
  8036d4:	0005883a 	mov	r2,zero
  8036d8:	1007883a 	mov	r3,r2
  8036dc:	e0bffc17 	ldw	r2,-16(fp)
  8036e0:	10c02b05 	stb	r3,172(r2)
  d->_g95 = (d->_g86_e1 || d->_g89) && (d->_g97 || d->_g82) && (d->_g89 || d->_g82);
  8036e4:	e0bffc17 	ldw	r2,-16(fp)
  8036e8:	10804883 	ldbu	r2,290(r2)
  8036ec:	10803fcc 	andi	r2,r2,255
  8036f0:	1080201c 	xori	r2,r2,128
  8036f4:	10bfe004 	addi	r2,r2,-128
  8036f8:	1000061e 	bne	r2,zero,803714 <logic+0x3404>
  8036fc:	e0bffc17 	ldw	r2,-16(fp)
  803700:	10802c83 	ldbu	r2,178(r2)
  803704:	10803fcc 	andi	r2,r2,255
  803708:	1080201c 	xori	r2,r2,128
  80370c:	10bfe004 	addi	r2,r2,-128
  803710:	10001a26 	beq	r2,zero,80377c <logic+0x346c>
  803714:	e0bffc17 	ldw	r2,-16(fp)
  803718:	10802e03 	ldbu	r2,184(r2)
  80371c:	10803fcc 	andi	r2,r2,255
  803720:	1080201c 	xori	r2,r2,128
  803724:	10bfe004 	addi	r2,r2,-128
  803728:	1000061e 	bne	r2,zero,803744 <logic+0x3434>
  80372c:	e0bffc17 	ldw	r2,-16(fp)
  803730:	10802b03 	ldbu	r2,172(r2)
  803734:	10803fcc 	andi	r2,r2,255
  803738:	1080201c 	xori	r2,r2,128
  80373c:	10bfe004 	addi	r2,r2,-128
  803740:	10000e26 	beq	r2,zero,80377c <logic+0x346c>
  803744:	e0bffc17 	ldw	r2,-16(fp)
  803748:	10802c83 	ldbu	r2,178(r2)
  80374c:	10803fcc 	andi	r2,r2,255
  803750:	1080201c 	xori	r2,r2,128
  803754:	10bfe004 	addi	r2,r2,-128
  803758:	1000061e 	bne	r2,zero,803774 <logic+0x3464>
  80375c:	e0bffc17 	ldw	r2,-16(fp)
  803760:	10802b03 	ldbu	r2,172(r2)
  803764:	10803fcc 	andi	r2,r2,255
  803768:	1080201c 	xori	r2,r2,128
  80376c:	10bfe004 	addi	r2,r2,-128
  803770:	10000226 	beq	r2,zero,80377c <logic+0x346c>
  803774:	00800044 	movi	r2,1
  803778:	00000106 	br	803780 <logic+0x3470>
  80377c:	0005883a 	mov	r2,zero
  803780:	1007883a 	mov	r3,r2
  803784:	e0bffc17 	ldw	r2,-16(fp)
  803788:	10c02d85 	stb	r3,182(r2)
  d->_cg99 = d->_Pacemaker_local__Atrig6;
  80378c:	e0bffc17 	ldw	r2,-16(fp)
  803790:	10c01b83 	ldbu	r3,110(r2)
  803794:	e0bffc17 	ldw	r2,-16(fp)
  803798:	10c04045 	stb	r3,257(r2)
  d->_g98 = d->_g95 && !d->_cg99;
  80379c:	e0bffc17 	ldw	r2,-16(fp)
  8037a0:	10802d83 	ldbu	r2,182(r2)
  8037a4:	10803fcc 	andi	r2,r2,255
  8037a8:	1080201c 	xori	r2,r2,128
  8037ac:	10bfe004 	addi	r2,r2,-128
  8037b0:	10000826 	beq	r2,zero,8037d4 <logic+0x34c4>
  8037b4:	e0bffc17 	ldw	r2,-16(fp)
  8037b8:	10804043 	ldbu	r2,257(r2)
  8037bc:	10803fcc 	andi	r2,r2,255
  8037c0:	1080201c 	xori	r2,r2,128
  8037c4:	10bfe004 	addi	r2,r2,-128
  8037c8:	1000021e 	bne	r2,zero,8037d4 <logic+0x34c4>
  8037cc:	00800044 	movi	r2,1
  8037d0:	00000106 	br	8037d8 <logic+0x34c8>
  8037d4:	0005883a 	mov	r2,zero
  8037d8:	1007883a 	mov	r3,r2
  8037dc:	e0bffc17 	ldw	r2,-16(fp)
  8037e0:	10c02e45 	stb	r3,185(r2)
  if (d->_g98) {
  8037e4:	e0bffc17 	ldw	r2,-16(fp)
  8037e8:	10802e43 	ldbu	r2,185(r2)
  8037ec:	10803fcc 	andi	r2,r2,255
  8037f0:	1080201c 	xori	r2,r2,128
  8037f4:	10bfe004 	addi	r2,r2,-128
  8037f8:	10000626 	beq	r2,zero,803814 <logic+0x3504>
    d->AP |= 1;
  8037fc:	e0bffc17 	ldw	r2,-16(fp)
  803800:	10801783 	ldbu	r2,94(r2)
  803804:	10800054 	ori	r2,r2,1
  803808:	1007883a 	mov	r3,r2
  80380c:	e0bffc17 	ldw	r2,-16(fp)
  803810:	10c01785 	stb	r3,94(r2)
  }
  d->_g96 = d->_GO || d->_g95 && d->_cg99 || d->_g98 || d->_g57 && !d->_cg81;
  803814:	e0bffc17 	ldw	r2,-16(fp)
  803818:	10803903 	ldbu	r2,228(r2)
  80381c:	10803fcc 	andi	r2,r2,255
  803820:	1080201c 	xori	r2,r2,128
  803824:	10bfe004 	addi	r2,r2,-128
  803828:	10001e1e 	bne	r2,zero,8038a4 <logic+0x3594>
  80382c:	e0bffc17 	ldw	r2,-16(fp)
  803830:	10802d83 	ldbu	r2,182(r2)
  803834:	10803fcc 	andi	r2,r2,255
  803838:	1080201c 	xori	r2,r2,128
  80383c:	10bfe004 	addi	r2,r2,-128
  803840:	10000626 	beq	r2,zero,80385c <logic+0x354c>
  803844:	e0bffc17 	ldw	r2,-16(fp)
  803848:	10804043 	ldbu	r2,257(r2)
  80384c:	10803fcc 	andi	r2,r2,255
  803850:	1080201c 	xori	r2,r2,128
  803854:	10bfe004 	addi	r2,r2,-128
  803858:	1000121e 	bne	r2,zero,8038a4 <logic+0x3594>
  80385c:	e0bffc17 	ldw	r2,-16(fp)
  803860:	10802e43 	ldbu	r2,185(r2)
  803864:	10803fcc 	andi	r2,r2,255
  803868:	1080201c 	xori	r2,r2,128
  80386c:	10bfe004 	addi	r2,r2,-128
  803870:	10000c1e 	bne	r2,zero,8038a4 <logic+0x3594>
  803874:	e0bffc17 	ldw	r2,-16(fp)
  803878:	108026c3 	ldbu	r2,155(r2)
  80387c:	10803fcc 	andi	r2,r2,255
  803880:	1080201c 	xori	r2,r2,128
  803884:	10bfe004 	addi	r2,r2,-128
  803888:	10000826 	beq	r2,zero,8038ac <logic+0x359c>
  80388c:	e0bffc17 	ldw	r2,-16(fp)
  803890:	10804083 	ldbu	r2,258(r2)
  803894:	10803fcc 	andi	r2,r2,255
  803898:	1080201c 	xori	r2,r2,128
  80389c:	10bfe004 	addi	r2,r2,-128
  8038a0:	1000021e 	bne	r2,zero,8038ac <logic+0x359c>
  8038a4:	00800044 	movi	r2,1
  8038a8:	00000106 	br	8038b0 <logic+0x35a0>
  8038ac:	0005883a 	mov	r2,zero
  8038b0:	1007883a 	mov	r3,r2
  8038b4:	e0bffc17 	ldw	r2,-16(fp)
  8038b8:	10c02dc5 	stb	r3,183(r2)
  d->_g86 = d->_pg112;
  8038bc:	e0bffc17 	ldw	r2,-16(fp)
  8038c0:	10c050c3 	ldbu	r3,323(r2)
  8038c4:	e0bffc17 	ldw	r2,-16(fp)
  8038c8:	10c02bc5 	stb	r3,175(r2)
  d->_g86_e1 = d->_pg105;
  8038cc:	e0bffc17 	ldw	r2,-16(fp)
  8038d0:	10c05103 	ldbu	r3,324(r2)
  8038d4:	e0bffc17 	ldw	r2,-16(fp)
  8038d8:	10c04885 	stb	r3,290(r2)
  d->_g96_e2 = !(d->_g86 || d->_g86_e1);
  8038dc:	e0bffc17 	ldw	r2,-16(fp)
  8038e0:	10802bc3 	ldbu	r2,175(r2)
  8038e4:	10803fcc 	andi	r2,r2,255
  8038e8:	1080201c 	xori	r2,r2,128
  8038ec:	10bfe004 	addi	r2,r2,-128
  8038f0:	1000081e 	bne	r2,zero,803914 <logic+0x3604>
  8038f4:	e0bffc17 	ldw	r2,-16(fp)
  8038f8:	10804883 	ldbu	r2,290(r2)
  8038fc:	10803fcc 	andi	r2,r2,255
  803900:	1080201c 	xori	r2,r2,128
  803904:	10bfe004 	addi	r2,r2,-128
  803908:	1000021e 	bne	r2,zero,803914 <logic+0x3604>
  80390c:	00800044 	movi	r2,1
  803910:	00000106 	br	803918 <logic+0x3608>
  803914:	0005883a 	mov	r2,zero
  803918:	1007883a 	mov	r3,r2
  80391c:	e0bffc17 	ldw	r2,-16(fp)
  803920:	10c048c5 	stb	r3,291(r2)
  d->_g99 = d->_pg108;
  803924:	e0bffc17 	ldw	r2,-16(fp)
  803928:	10c05143 	ldbu	r3,325(r2)
  80392c:	e0bffc17 	ldw	r2,-16(fp)
  803930:	10c02e85 	stb	r3,186(r2)
  d->_cg120 = d->V_event;
  803934:	e0bffc17 	ldw	r2,-16(fp)
  803938:	10c01803 	ldbu	r3,96(r2)
  80393c:	e0bffc17 	ldw	r2,-16(fp)
  803940:	10c04405 	stb	r3,272(r2)
  d->_g81 = d->_g99 && d->_cg120;
  803944:	e0bffc17 	ldw	r2,-16(fp)
  803948:	10802e83 	ldbu	r2,186(r2)
  80394c:	10803fcc 	andi	r2,r2,255
  803950:	1080201c 	xori	r2,r2,128
  803954:	10bfe004 	addi	r2,r2,-128
  803958:	10000826 	beq	r2,zero,80397c <logic+0x366c>
  80395c:	e0bffc17 	ldw	r2,-16(fp)
  803960:	10804403 	ldbu	r2,272(r2)
  803964:	10803fcc 	andi	r2,r2,255
  803968:	1080201c 	xori	r2,r2,128
  80396c:	10bfe004 	addi	r2,r2,-128
  803970:	10000226 	beq	r2,zero,80397c <logic+0x366c>
  803974:	00800044 	movi	r2,1
  803978:	00000106 	br	803980 <logic+0x3670>
  80397c:	0005883a 	mov	r2,zero
  803980:	1007883a 	mov	r3,r2
  803984:	e0bffc17 	ldw	r2,-16(fp)
  803988:	10c02ac5 	stb	r3,171(r2)
  if (d->_g81) {
  80398c:	e0bffc17 	ldw	r2,-16(fp)
  803990:	10802ac3 	ldbu	r2,171(r2)
  803994:	10803fcc 	andi	r2,r2,255
  803998:	1080201c 	xori	r2,r2,128
  80399c:	10bfe004 	addi	r2,r2,-128
  8039a0:	10000326 	beq	r2,zero,8039b0 <logic+0x36a0>
    d->_Pacemaker_local__Atrig8 = 1;
  8039a4:	e0bffc17 	ldw	r2,-16(fp)
  8039a8:	00c00044 	movi	r3,1
  8039ac:	10c01c05 	stb	r3,112(r2)
  }
  d->_g100 = d->_pg144;
  8039b0:	e0bffc17 	ldw	r2,-16(fp)
  8039b4:	10c05183 	ldbu	r3,326(r2)
  8039b8:	e0bffc17 	ldw	r2,-16(fp)
  8039bc:	10c02ec5 	stb	r3,187(r2)
  if (d->_g100) {
  8039c0:	e0bffc17 	ldw	r2,-16(fp)
  8039c4:	10802ec3 	ldbu	r2,187(r2)
  8039c8:	10803fcc 	andi	r2,r2,255
  8039cc:	1080201c 	xori	r2,r2,128
  8039d0:	10bfe004 	addi	r2,r2,-128
  8039d4:	10001226 	beq	r2,zero,803a20 <logic+0x3710>
    d->_region4_LRI_timer_t += d->deltaT;
  8039d8:	e13ffc17 	ldw	r4,-16(fp)
  8039dc:	20800f17 	ldw	r2,60(r4)
  8039e0:	20c01017 	ldw	r3,64(r4)
  8039e4:	e1bffc17 	ldw	r6,-16(fp)
  8039e8:	31001317 	ldw	r4,76(r6)
  8039ec:	31401417 	ldw	r5,80(r6)
  8039f0:	200d883a 	mov	r6,r4
  8039f4:	280f883a 	mov	r7,r5
  8039f8:	1009883a 	mov	r4,r2
  8039fc:	180b883a 	mov	r5,r3
  803a00:	080507c0 	call	80507c <__adddf3>
  803a04:	1009883a 	mov	r4,r2
  803a08:	180b883a 	mov	r5,r3
  803a0c:	2005883a 	mov	r2,r4
  803a10:	2807883a 	mov	r3,r5
  803a14:	e13ffc17 	ldw	r4,-16(fp)
  803a18:	20800f15 	stw	r2,60(r4)
  803a1c:	20c01015 	stw	r3,64(r4)
  }
  d->_g123 = d->_g99 && !d->_cg120;
  803a20:	e0bffc17 	ldw	r2,-16(fp)
  803a24:	10802e83 	ldbu	r2,186(r2)
  803a28:	10803fcc 	andi	r2,r2,255
  803a2c:	1080201c 	xori	r2,r2,128
  803a30:	10bfe004 	addi	r2,r2,-128
  803a34:	10000826 	beq	r2,zero,803a58 <logic+0x3748>
  803a38:	e0bffc17 	ldw	r2,-16(fp)
  803a3c:	10804403 	ldbu	r2,272(r2)
  803a40:	10803fcc 	andi	r2,r2,255
  803a44:	1080201c 	xori	r2,r2,128
  803a48:	10bfe004 	addi	r2,r2,-128
  803a4c:	1000021e 	bne	r2,zero,803a58 <logic+0x3748>
  803a50:	00800044 	movi	r2,1
  803a54:	00000106 	br	803a5c <logic+0x374c>
  803a58:	0005883a 	mov	r2,zero
  803a5c:	1007883a 	mov	r3,r2
  803a60:	e0bffc17 	ldw	r2,-16(fp)
  803a64:	10c03285 	stb	r3,202(r2)
  d->_cg123 = d->_region4_LRI_timer_t >= d->LRI_Constraint;
  803a68:	e0bffc17 	ldw	r2,-16(fp)
  803a6c:	14000f17 	ldw	r16,60(r2)
  803a70:	14401017 	ldw	r17,64(r2)
  803a74:	e0bffc17 	ldw	r2,-16(fp)
  803a78:	10800517 	ldw	r2,20(r2)
  803a7c:	1009883a 	mov	r4,r2
  803a80:	08063f40 	call	8063f4 <__floatsidf>
  803a84:	1009883a 	mov	r4,r2
  803a88:	180b883a 	mov	r5,r3
  803a8c:	04800044 	movi	r18,1
  803a90:	200d883a 	mov	r6,r4
  803a94:	280f883a 	mov	r7,r5
  803a98:	8009883a 	mov	r4,r16
  803a9c:	880b883a 	mov	r5,r17
  803aa0:	08059280 	call	805928 <__gedf2>
  803aa4:	1000010e 	bge	r2,zero,803aac <logic+0x379c>
  803aa8:	0025883a 	mov	r18,zero
  803aac:	9007883a 	mov	r3,r18
  803ab0:	e0bffc17 	ldw	r2,-16(fp)
  803ab4:	10c043c5 	stb	r3,271(r2)
  d->_g124 = d->_g123 && d->_cg123;
  803ab8:	e0bffc17 	ldw	r2,-16(fp)
  803abc:	10803283 	ldbu	r2,202(r2)
  803ac0:	10803fcc 	andi	r2,r2,255
  803ac4:	1080201c 	xori	r2,r2,128
  803ac8:	10bfe004 	addi	r2,r2,-128
  803acc:	10000826 	beq	r2,zero,803af0 <logic+0x37e0>
  803ad0:	e0bffc17 	ldw	r2,-16(fp)
  803ad4:	108043c3 	ldbu	r2,271(r2)
  803ad8:	10803fcc 	andi	r2,r2,255
  803adc:	1080201c 	xori	r2,r2,128
  803ae0:	10bfe004 	addi	r2,r2,-128
  803ae4:	10000226 	beq	r2,zero,803af0 <logic+0x37e0>
  803ae8:	00800044 	movi	r2,1
  803aec:	00000106 	br	803af4 <logic+0x37e4>
  803af0:	0005883a 	mov	r2,zero
  803af4:	1007883a 	mov	r3,r2
  803af8:	e0bffc17 	ldw	r2,-16(fp)
  803afc:	10c032c5 	stb	r3,203(r2)
  if (d->_g124) {
  803b00:	e0bffc17 	ldw	r2,-16(fp)
  803b04:	108032c3 	ldbu	r2,203(r2)
  803b08:	10803fcc 	andi	r2,r2,255
  803b0c:	1080201c 	xori	r2,r2,128
  803b10:	10bfe004 	addi	r2,r2,-128
  803b14:	10000326 	beq	r2,zero,803b24 <logic+0x3814>
    d->_Pacemaker_local__Atrig9 = 1;
  803b18:	e0bffc17 	ldw	r2,-16(fp)
  803b1c:	00c00044 	movi	r3,1
  803b20:	10c01c45 	stb	r3,113(r2)
  }
  d->_g116 = d->_g86_e1 || d->_g86;
  803b24:	e0bffc17 	ldw	r2,-16(fp)
  803b28:	10804883 	ldbu	r2,290(r2)
  803b2c:	10803fcc 	andi	r2,r2,255
  803b30:	1080201c 	xori	r2,r2,128
  803b34:	10bfe004 	addi	r2,r2,-128
  803b38:	1000061e 	bne	r2,zero,803b54 <logic+0x3844>
  803b3c:	e0bffc17 	ldw	r2,-16(fp)
  803b40:	10802bc3 	ldbu	r2,175(r2)
  803b44:	10803fcc 	andi	r2,r2,255
  803b48:	1080201c 	xori	r2,r2,128
  803b4c:	10bfe004 	addi	r2,r2,-128
  803b50:	10000226 	beq	r2,zero,803b5c <logic+0x384c>
  803b54:	00800044 	movi	r2,1
  803b58:	00000106 	br	803b60 <logic+0x3850>
  803b5c:	0005883a 	mov	r2,zero
  803b60:	1007883a 	mov	r3,r2
  803b64:	e0bffc17 	ldw	r2,-16(fp)
  803b68:	10c03145 	stb	r3,197(r2)
  d->_cg111 = d->_region4_LRI_timer_t < d->LRI_Constraint;
  803b6c:	e0bffc17 	ldw	r2,-16(fp)
  803b70:	14000f17 	ldw	r16,60(r2)
  803b74:	14401017 	ldw	r17,64(r2)
  803b78:	e0bffc17 	ldw	r2,-16(fp)
  803b7c:	10800517 	ldw	r2,20(r2)
  803b80:	1009883a 	mov	r4,r2
  803b84:	08063f40 	call	8063f4 <__floatsidf>
  803b88:	1009883a 	mov	r4,r2
  803b8c:	180b883a 	mov	r5,r3
  803b90:	04800044 	movi	r18,1
  803b94:	200d883a 	mov	r6,r4
  803b98:	280f883a 	mov	r7,r5
  803b9c:	8009883a 	mov	r4,r16
  803ba0:	880b883a 	mov	r5,r17
  803ba4:	0805a040 	call	805a04 <__ledf2>
  803ba8:	10000116 	blt	r2,zero,803bb0 <logic+0x38a0>
  803bac:	0025883a 	mov	r18,zero
  803bb0:	9007883a 	mov	r3,r18
  803bb4:	e0bffc17 	ldw	r2,-16(fp)
  803bb8:	10c04305 	stb	r3,268(r2)
  d->_g110 = d->_g116 && d->_cg111;
  803bbc:	e0bffc17 	ldw	r2,-16(fp)
  803bc0:	10803143 	ldbu	r2,197(r2)
  803bc4:	10803fcc 	andi	r2,r2,255
  803bc8:	1080201c 	xori	r2,r2,128
  803bcc:	10bfe004 	addi	r2,r2,-128
  803bd0:	10000826 	beq	r2,zero,803bf4 <logic+0x38e4>
  803bd4:	e0bffc17 	ldw	r2,-16(fp)
  803bd8:	10804303 	ldbu	r2,268(r2)
  803bdc:	10803fcc 	andi	r2,r2,255
  803be0:	1080201c 	xori	r2,r2,128
  803be4:	10bfe004 	addi	r2,r2,-128
  803be8:	10000226 	beq	r2,zero,803bf4 <logic+0x38e4>
  803bec:	00800044 	movi	r2,1
  803bf0:	00000106 	br	803bf8 <logic+0x38e8>
  803bf4:	0005883a 	mov	r2,zero
  803bf8:	1007883a 	mov	r3,r2
  803bfc:	e0bffc17 	ldw	r2,-16(fp)
  803c00:	10c03005 	stb	r3,192(r2)
  if (d->_g110) {
  803c04:	e0bffc17 	ldw	r2,-16(fp)
  803c08:	10803003 	ldbu	r2,192(r2)
  803c0c:	10803fcc 	andi	r2,r2,255
  803c10:	1080201c 	xori	r2,r2,128
  803c14:	10bfe004 	addi	r2,r2,-128
  803c18:	10003426 	beq	r2,zero,803cec <logic+0x39dc>
    d->sleepT = (d->sleepT < (d->LRI_Constraint - d->_region4_LRI_timer_t)) ? d->sleepT : (d->LRI_Constraint - d->_region4_LRI_timer_t);
  803c1c:	e0bffc17 	ldw	r2,-16(fp)
  803c20:	14001517 	ldw	r16,84(r2)
  803c24:	14401617 	ldw	r17,88(r2)
  803c28:	e0bffc17 	ldw	r2,-16(fp)
  803c2c:	10800517 	ldw	r2,20(r2)
  803c30:	1009883a 	mov	r4,r2
  803c34:	08063f40 	call	8063f4 <__floatsidf>
  803c38:	1011883a 	mov	r8,r2
  803c3c:	1813883a 	mov	r9,r3
  803c40:	e13ffc17 	ldw	r4,-16(fp)
  803c44:	20800f17 	ldw	r2,60(r4)
  803c48:	20c01017 	ldw	r3,64(r4)
  803c4c:	100d883a 	mov	r6,r2
  803c50:	180f883a 	mov	r7,r3
  803c54:	4009883a 	mov	r4,r8
  803c58:	480b883a 	mov	r5,r9
  803c5c:	0805af80 	call	805af8 <__subdf3>
  803c60:	1009883a 	mov	r4,r2
  803c64:	180b883a 	mov	r5,r3
  803c68:	2005883a 	mov	r2,r4
  803c6c:	2807883a 	mov	r3,r5
  803c70:	100d883a 	mov	r6,r2
  803c74:	180f883a 	mov	r7,r3
  803c78:	8009883a 	mov	r4,r16
  803c7c:	880b883a 	mov	r5,r17
  803c80:	0805a040 	call	805a04 <__ledf2>
  803c84:	1000040e 	bge	r2,zero,803c98 <logic+0x3988>
  803c88:	e13ffc17 	ldw	r4,-16(fp)
  803c8c:	20801517 	ldw	r2,84(r4)
  803c90:	20c01617 	ldw	r3,88(r4)
  803c94:	00001206 	br	803ce0 <logic+0x39d0>
  803c98:	e0bffc17 	ldw	r2,-16(fp)
  803c9c:	10800517 	ldw	r2,20(r2)
  803ca0:	1009883a 	mov	r4,r2
  803ca4:	08063f40 	call	8063f4 <__floatsidf>
  803ca8:	1011883a 	mov	r8,r2
  803cac:	1813883a 	mov	r9,r3
  803cb0:	e13ffc17 	ldw	r4,-16(fp)
  803cb4:	20800f17 	ldw	r2,60(r4)
  803cb8:	20c01017 	ldw	r3,64(r4)
  803cbc:	100d883a 	mov	r6,r2
  803cc0:	180f883a 	mov	r7,r3
  803cc4:	4009883a 	mov	r4,r8
  803cc8:	480b883a 	mov	r5,r9
  803ccc:	0805af80 	call	805af8 <__subdf3>
  803cd0:	1009883a 	mov	r4,r2
  803cd4:	180b883a 	mov	r5,r3
  803cd8:	2005883a 	mov	r2,r4
  803cdc:	2807883a 	mov	r3,r5
  803ce0:	e13ffc17 	ldw	r4,-16(fp)
  803ce4:	20801515 	stw	r2,84(r4)
  803ce8:	20c01615 	stw	r3,88(r4)
  }
  d->_cg112 = d->_Pacemaker_local__Atrig8 || d->_Pacemaker_local__Atrig9;
  803cec:	e0bffc17 	ldw	r2,-16(fp)
  803cf0:	10801c03 	ldbu	r2,112(r2)
  803cf4:	10803fcc 	andi	r2,r2,255
  803cf8:	1080201c 	xori	r2,r2,128
  803cfc:	10bfe004 	addi	r2,r2,-128
  803d00:	1000061e 	bne	r2,zero,803d1c <logic+0x3a0c>
  803d04:	e0bffc17 	ldw	r2,-16(fp)
  803d08:	10801c43 	ldbu	r2,113(r2)
  803d0c:	10803fcc 	andi	r2,r2,255
  803d10:	1080201c 	xori	r2,r2,128
  803d14:	10bfe004 	addi	r2,r2,-128
  803d18:	10000226 	beq	r2,zero,803d24 <logic+0x3a14>
  803d1c:	00800044 	movi	r2,1
  803d20:	00000106 	br	803d28 <logic+0x3a18>
  803d24:	0005883a 	mov	r2,zero
  803d28:	1007883a 	mov	r3,r2
  803d2c:	e0bffc17 	ldw	r2,-16(fp)
  803d30:	10c042c5 	stb	r3,267(r2)
  d->_g111 = d->_g116 && !d->_cg111;
  803d34:	e0bffc17 	ldw	r2,-16(fp)
  803d38:	10803143 	ldbu	r2,197(r2)
  803d3c:	10803fcc 	andi	r2,r2,255
  803d40:	1080201c 	xori	r2,r2,128
  803d44:	10bfe004 	addi	r2,r2,-128
  803d48:	10000826 	beq	r2,zero,803d6c <logic+0x3a5c>
  803d4c:	e0bffc17 	ldw	r2,-16(fp)
  803d50:	10804303 	ldbu	r2,268(r2)
  803d54:	10803fcc 	andi	r2,r2,255
  803d58:	1080201c 	xori	r2,r2,128
  803d5c:	10bfe004 	addi	r2,r2,-128
  803d60:	1000021e 	bne	r2,zero,803d6c <logic+0x3a5c>
  803d64:	00800044 	movi	r2,1
  803d68:	00000106 	br	803d70 <logic+0x3a60>
  803d6c:	0005883a 	mov	r2,zero
  803d70:	1007883a 	mov	r3,r2
  803d74:	e0bffc17 	ldw	r2,-16(fp)
  803d78:	10c03045 	stb	r3,193(r2)
  d->_cg114 = d->_Pacemaker_local__Atrig8 || d->_Pacemaker_local__Atrig9;
  803d7c:	e0bffc17 	ldw	r2,-16(fp)
  803d80:	10801c03 	ldbu	r2,112(r2)
  803d84:	10803fcc 	andi	r2,r2,255
  803d88:	1080201c 	xori	r2,r2,128
  803d8c:	10bfe004 	addi	r2,r2,-128
  803d90:	1000061e 	bne	r2,zero,803dac <logic+0x3a9c>
  803d94:	e0bffc17 	ldw	r2,-16(fp)
  803d98:	10801c43 	ldbu	r2,113(r2)
  803d9c:	10803fcc 	andi	r2,r2,255
  803da0:	1080201c 	xori	r2,r2,128
  803da4:	10bfe004 	addi	r2,r2,-128
  803da8:	10000226 	beq	r2,zero,803db4 <logic+0x3aa4>
  803dac:	00800044 	movi	r2,1
  803db0:	00000106 	br	803db8 <logic+0x3aa8>
  803db4:	0005883a 	mov	r2,zero
  803db8:	1007883a 	mov	r3,r2
  803dbc:	e0bffc17 	ldw	r2,-16(fp)
  803dc0:	10c04345 	stb	r3,269(r2)
  d->_g113 = d->_g110 && d->_cg112 || d->_g111 && d->_cg114;
  803dc4:	e0bffc17 	ldw	r2,-16(fp)
  803dc8:	10803003 	ldbu	r2,192(r2)
  803dcc:	10803fcc 	andi	r2,r2,255
  803dd0:	1080201c 	xori	r2,r2,128
  803dd4:	10bfe004 	addi	r2,r2,-128
  803dd8:	10000626 	beq	r2,zero,803df4 <logic+0x3ae4>
  803ddc:	e0bffc17 	ldw	r2,-16(fp)
  803de0:	108042c3 	ldbu	r2,267(r2)
  803de4:	10803fcc 	andi	r2,r2,255
  803de8:	1080201c 	xori	r2,r2,128
  803dec:	10bfe004 	addi	r2,r2,-128
  803df0:	10000c1e 	bne	r2,zero,803e24 <logic+0x3b14>
  803df4:	e0bffc17 	ldw	r2,-16(fp)
  803df8:	10803043 	ldbu	r2,193(r2)
  803dfc:	10803fcc 	andi	r2,r2,255
  803e00:	1080201c 	xori	r2,r2,128
  803e04:	10bfe004 	addi	r2,r2,-128
  803e08:	10000826 	beq	r2,zero,803e2c <logic+0x3b1c>
  803e0c:	e0bffc17 	ldw	r2,-16(fp)
  803e10:	10804343 	ldbu	r2,269(r2)
  803e14:	10803fcc 	andi	r2,r2,255
  803e18:	1080201c 	xori	r2,r2,128
  803e1c:	10bfe004 	addi	r2,r2,-128
  803e20:	10000226 	beq	r2,zero,803e2c <logic+0x3b1c>
  803e24:	00800044 	movi	r2,1
  803e28:	00000106 	br	803e30 <logic+0x3b20>
  803e2c:	0005883a 	mov	r2,zero
  803e30:	1007883a 	mov	r3,r2
  803e34:	e0bffc17 	ldw	r2,-16(fp)
  803e38:	10c030c5 	stb	r3,195(r2)
  d->_g120 = !d->_g99;
  803e3c:	e0bffc17 	ldw	r2,-16(fp)
  803e40:	10802e83 	ldbu	r2,186(r2)
  803e44:	10803fcc 	andi	r2,r2,255
  803e48:	1080201c 	xori	r2,r2,128
  803e4c:	10bfe004 	addi	r2,r2,-128
  803e50:	1005003a 	cmpeq	r2,r2,zero
  803e54:	1007883a 	mov	r3,r2
  803e58:	e0bffc17 	ldw	r2,-16(fp)
  803e5c:	10c031c5 	stb	r3,199(r2)
  d->_g124 = d->_g81 || d->_g124;
  803e60:	e0bffc17 	ldw	r2,-16(fp)
  803e64:	10802ac3 	ldbu	r2,171(r2)
  803e68:	10803fcc 	andi	r2,r2,255
  803e6c:	1080201c 	xori	r2,r2,128
  803e70:	10bfe004 	addi	r2,r2,-128
  803e74:	1000061e 	bne	r2,zero,803e90 <logic+0x3b80>
  803e78:	e0bffc17 	ldw	r2,-16(fp)
  803e7c:	108032c3 	ldbu	r2,203(r2)
  803e80:	10803fcc 	andi	r2,r2,255
  803e84:	1080201c 	xori	r2,r2,128
  803e88:	10bfe004 	addi	r2,r2,-128
  803e8c:	10000226 	beq	r2,zero,803e98 <logic+0x3b88>
  803e90:	00800044 	movi	r2,1
  803e94:	00000106 	br	803e9c <logic+0x3b8c>
  803e98:	0005883a 	mov	r2,zero
  803e9c:	1007883a 	mov	r3,r2
  803ea0:	e0bffc17 	ldw	r2,-16(fp)
  803ea4:	10c032c5 	stb	r3,203(r2)
  d->_g121 = (d->_g96_e2 || d->_g113) && (d->_g120 || d->_g124) && (d->_g113 || d->_g124);
  803ea8:	e0bffc17 	ldw	r2,-16(fp)
  803eac:	108048c3 	ldbu	r2,291(r2)
  803eb0:	10803fcc 	andi	r2,r2,255
  803eb4:	1080201c 	xori	r2,r2,128
  803eb8:	10bfe004 	addi	r2,r2,-128
  803ebc:	1000061e 	bne	r2,zero,803ed8 <logic+0x3bc8>
  803ec0:	e0bffc17 	ldw	r2,-16(fp)
  803ec4:	108030c3 	ldbu	r2,195(r2)
  803ec8:	10803fcc 	andi	r2,r2,255
  803ecc:	1080201c 	xori	r2,r2,128
  803ed0:	10bfe004 	addi	r2,r2,-128
  803ed4:	10001a26 	beq	r2,zero,803f40 <logic+0x3c30>
  803ed8:	e0bffc17 	ldw	r2,-16(fp)
  803edc:	108031c3 	ldbu	r2,199(r2)
  803ee0:	10803fcc 	andi	r2,r2,255
  803ee4:	1080201c 	xori	r2,r2,128
  803ee8:	10bfe004 	addi	r2,r2,-128
  803eec:	1000061e 	bne	r2,zero,803f08 <logic+0x3bf8>
  803ef0:	e0bffc17 	ldw	r2,-16(fp)
  803ef4:	108032c3 	ldbu	r2,203(r2)
  803ef8:	10803fcc 	andi	r2,r2,255
  803efc:	1080201c 	xori	r2,r2,128
  803f00:	10bfe004 	addi	r2,r2,-128
  803f04:	10000e26 	beq	r2,zero,803f40 <logic+0x3c30>
  803f08:	e0bffc17 	ldw	r2,-16(fp)
  803f0c:	108030c3 	ldbu	r2,195(r2)
  803f10:	10803fcc 	andi	r2,r2,255
  803f14:	1080201c 	xori	r2,r2,128
  803f18:	10bfe004 	addi	r2,r2,-128
  803f1c:	1000061e 	bne	r2,zero,803f38 <logic+0x3c28>
  803f20:	e0bffc17 	ldw	r2,-16(fp)
  803f24:	108032c3 	ldbu	r2,203(r2)
  803f28:	10803fcc 	andi	r2,r2,255
  803f2c:	1080201c 	xori	r2,r2,128
  803f30:	10bfe004 	addi	r2,r2,-128
  803f34:	10000226 	beq	r2,zero,803f40 <logic+0x3c30>
  803f38:	00800044 	movi	r2,1
  803f3c:	00000106 	br	803f44 <logic+0x3c34>
  803f40:	0005883a 	mov	r2,zero
  803f44:	1007883a 	mov	r3,r2
  803f48:	e0bffc17 	ldw	r2,-16(fp)
  803f4c:	10c03205 	stb	r3,200(r2)
  d->_cg125 = d->_Pacemaker_local__Atrig8;
  803f50:	e0bffc17 	ldw	r2,-16(fp)
  803f54:	10c01c03 	ldbu	r3,112(r2)
  803f58:	e0bffc17 	ldw	r2,-16(fp)
  803f5c:	10c04445 	stb	r3,273(r2)
  d->_g113 = d->_g121 && !d->_cg125;
  803f60:	e0bffc17 	ldw	r2,-16(fp)
  803f64:	10803203 	ldbu	r2,200(r2)
  803f68:	10803fcc 	andi	r2,r2,255
  803f6c:	1080201c 	xori	r2,r2,128
  803f70:	10bfe004 	addi	r2,r2,-128
  803f74:	10000826 	beq	r2,zero,803f98 <logic+0x3c88>
  803f78:	e0bffc17 	ldw	r2,-16(fp)
  803f7c:	10804443 	ldbu	r2,273(r2)
  803f80:	10803fcc 	andi	r2,r2,255
  803f84:	1080201c 	xori	r2,r2,128
  803f88:	10bfe004 	addi	r2,r2,-128
  803f8c:	1000021e 	bne	r2,zero,803f98 <logic+0x3c88>
  803f90:	00800044 	movi	r2,1
  803f94:	00000106 	br	803f9c <logic+0x3c8c>
  803f98:	0005883a 	mov	r2,zero
  803f9c:	1007883a 	mov	r3,r2
  803fa0:	e0bffc17 	ldw	r2,-16(fp)
  803fa4:	10c030c5 	stb	r3,195(r2)
  if (d->_g113) {
  803fa8:	e0bffc17 	ldw	r2,-16(fp)
  803fac:	108030c3 	ldbu	r2,195(r2)
  803fb0:	10803fcc 	andi	r2,r2,255
  803fb4:	1080201c 	xori	r2,r2,128
  803fb8:	10bfe004 	addi	r2,r2,-128
  803fbc:	10000626 	beq	r2,zero,803fd8 <logic+0x3cc8>
    d->VP |= 1;
  803fc0:	e0bffc17 	ldw	r2,-16(fp)
  803fc4:	108017c3 	ldbu	r2,95(r2)
  803fc8:	10800054 	ori	r2,r2,1
  803fcc:	1007883a 	mov	r3,r2
  803fd0:	e0bffc17 	ldw	r2,-16(fp)
  803fd4:	10c017c5 	stb	r3,95(r2)
  }
  d->_g113_e1 = d->_pg122;
  803fd8:	e0bffc17 	ldw	r2,-16(fp)
  803fdc:	10c051c3 	ldbu	r3,327(r2)
  803fe0:	e0bffc17 	ldw	r2,-16(fp)
  803fe4:	10c04905 	stb	r3,292(r2)
  d->_cg104 = d->V_event;
  803fe8:	e0bffc17 	ldw	r2,-16(fp)
  803fec:	10c01803 	ldbu	r3,96(r2)
  803ff0:	e0bffc17 	ldw	r2,-16(fp)
  803ff4:	10c04205 	stb	r3,264(r2)
  d->_g122 = d->_GO || d->_g113 || d->_g113_e1 && !d->_cg104;
  803ff8:	e0bffc17 	ldw	r2,-16(fp)
  803ffc:	10803903 	ldbu	r2,228(r2)
  804000:	10803fcc 	andi	r2,r2,255
  804004:	1080201c 	xori	r2,r2,128
  804008:	10bfe004 	addi	r2,r2,-128
  80400c:	1000121e 	bne	r2,zero,804058 <logic+0x3d48>
  804010:	e0bffc17 	ldw	r2,-16(fp)
  804014:	108030c3 	ldbu	r2,195(r2)
  804018:	10803fcc 	andi	r2,r2,255
  80401c:	1080201c 	xori	r2,r2,128
  804020:	10bfe004 	addi	r2,r2,-128
  804024:	10000c1e 	bne	r2,zero,804058 <logic+0x3d48>
  804028:	e0bffc17 	ldw	r2,-16(fp)
  80402c:	10804903 	ldbu	r2,292(r2)
  804030:	10803fcc 	andi	r2,r2,255
  804034:	1080201c 	xori	r2,r2,128
  804038:	10bfe004 	addi	r2,r2,-128
  80403c:	10000826 	beq	r2,zero,804060 <logic+0x3d50>
  804040:	e0bffc17 	ldw	r2,-16(fp)
  804044:	10804203 	ldbu	r2,264(r2)
  804048:	10803fcc 	andi	r2,r2,255
  80404c:	1080201c 	xori	r2,r2,128
  804050:	10bfe004 	addi	r2,r2,-128
  804054:	1000021e 	bne	r2,zero,804060 <logic+0x3d50>
  804058:	00800044 	movi	r2,1
  80405c:	00000106 	br	804064 <logic+0x3d54>
  804060:	0005883a 	mov	r2,zero
  804064:	1007883a 	mov	r3,r2
  804068:	e0bffc17 	ldw	r2,-16(fp)
  80406c:	10c03245 	stb	r3,201(r2)
  d->_g122_e2 = d->_g113_e1 && d->_cg104;
  804070:	e0bffc17 	ldw	r2,-16(fp)
  804074:	10804903 	ldbu	r2,292(r2)
  804078:	10803fcc 	andi	r2,r2,255
  80407c:	1080201c 	xori	r2,r2,128
  804080:	10bfe004 	addi	r2,r2,-128
  804084:	10000826 	beq	r2,zero,8040a8 <logic+0x3d98>
  804088:	e0bffc17 	ldw	r2,-16(fp)
  80408c:	10804203 	ldbu	r2,264(r2)
  804090:	10803fcc 	andi	r2,r2,255
  804094:	1080201c 	xori	r2,r2,128
  804098:	10bfe004 	addi	r2,r2,-128
  80409c:	10000226 	beq	r2,zero,8040a8 <logic+0x3d98>
  8040a0:	00800044 	movi	r2,1
  8040a4:	00000106 	br	8040ac <logic+0x3d9c>
  8040a8:	0005883a 	mov	r2,zero
  8040ac:	1007883a 	mov	r3,r2
  8040b0:	e0bffc17 	ldw	r2,-16(fp)
  8040b4:	10c04945 	stb	r3,293(r2)
  if (d->_g122_e2) {
  8040b8:	e0bffc17 	ldw	r2,-16(fp)
  8040bc:	10804943 	ldbu	r2,293(r2)
  8040c0:	10803fcc 	andi	r2,r2,255
  8040c4:	1080201c 	xori	r2,r2,128
  8040c8:	10bfe004 	addi	r2,r2,-128
  8040cc:	10000326 	beq	r2,zero,8040dc <logic+0x3dcc>
    d->_region4_LRI_timer_t = 0;
  8040d0:	e0bffc17 	ldw	r2,-16(fp)
  8040d4:	10000f15 	stw	zero,60(r2)
  8040d8:	10001015 	stw	zero,64(r2)
  }
  d->_g127 = d->_g121 && d->_cg125;
  8040dc:	e0bffc17 	ldw	r2,-16(fp)
  8040e0:	10803203 	ldbu	r2,200(r2)
  8040e4:	10803fcc 	andi	r2,r2,255
  8040e8:	1080201c 	xori	r2,r2,128
  8040ec:	10bfe004 	addi	r2,r2,-128
  8040f0:	10000826 	beq	r2,zero,804114 <logic+0x3e04>
  8040f4:	e0bffc17 	ldw	r2,-16(fp)
  8040f8:	10804443 	ldbu	r2,273(r2)
  8040fc:	10803fcc 	andi	r2,r2,255
  804100:	1080201c 	xori	r2,r2,128
  804104:	10bfe004 	addi	r2,r2,-128
  804108:	10000226 	beq	r2,zero,804114 <logic+0x3e04>
  80410c:	00800044 	movi	r2,1
  804110:	00000106 	br	804118 <logic+0x3e08>
  804114:	0005883a 	mov	r2,zero
  804118:	1007883a 	mov	r3,r2
  80411c:	e0bffc17 	ldw	r2,-16(fp)
  804120:	10c03385 	stb	r3,206(r2)
  if (d->_g127) {
  804124:	e0bffc17 	ldw	r2,-16(fp)
  804128:	10803383 	ldbu	r2,206(r2)
  80412c:	10803fcc 	andi	r2,r2,255
  804130:	1080201c 	xori	r2,r2,128
  804134:	10bfe004 	addi	r2,r2,-128
  804138:	10000326 	beq	r2,zero,804148 <logic+0x3e38>
    d->_region4_LRI_timer_t = 0;
  80413c:	e0bffc17 	ldw	r2,-16(fp)
  804140:	10000f15 	stw	zero,60(r2)
  804144:	10001015 	stw	zero,64(r2)
  }
  d->_g104 = d->_g122_e2 || d->_g127;
  804148:	e0bffc17 	ldw	r2,-16(fp)
  80414c:	10804943 	ldbu	r2,293(r2)
  804150:	10803fcc 	andi	r2,r2,255
  804154:	1080201c 	xori	r2,r2,128
  804158:	10bfe004 	addi	r2,r2,-128
  80415c:	1000061e 	bne	r2,zero,804178 <logic+0x3e68>
  804160:	e0bffc17 	ldw	r2,-16(fp)
  804164:	10803383 	ldbu	r2,206(r2)
  804168:	10803fcc 	andi	r2,r2,255
  80416c:	1080201c 	xori	r2,r2,128
  804170:	10bfe004 	addi	r2,r2,-128
  804174:	10000226 	beq	r2,zero,804180 <logic+0x3e70>
  804178:	00800044 	movi	r2,1
  80417c:	00000106 	br	804184 <logic+0x3e74>
  804180:	0005883a 	mov	r2,zero
  804184:	1007883a 	mov	r3,r2
  804188:	e0bffc17 	ldw	r2,-16(fp)
  80418c:	10c02f05 	stb	r3,188(r2)
  if (d->_g104) {
  804190:	e0bffc17 	ldw	r2,-16(fp)
  804194:	10802f03 	ldbu	r2,188(r2)
  804198:	10803fcc 	andi	r2,r2,255
  80419c:	1080201c 	xori	r2,r2,128
  8041a0:	10bfe004 	addi	r2,r2,-128
  8041a4:	10000426 	beq	r2,zero,8041b8 <logic+0x3ea8>
    d->_Pacemaker_local__Atrig8 = 0;
  8041a8:	e0bffc17 	ldw	r2,-16(fp)
  8041ac:	10001c05 	stb	zero,112(r2)
    d->_Pacemaker_local__Atrig9 = 0;
  8041b0:	e0bffc17 	ldw	r2,-16(fp)
  8041b4:	10001c45 	stb	zero,113(r2)
  }
  d->_cg107 = d->_region4_LRI_timer_t < d->LRI_Constraint;
  8041b8:	e0bffc17 	ldw	r2,-16(fp)
  8041bc:	14000f17 	ldw	r16,60(r2)
  8041c0:	14401017 	ldw	r17,64(r2)
  8041c4:	e0bffc17 	ldw	r2,-16(fp)
  8041c8:	10800517 	ldw	r2,20(r2)
  8041cc:	1009883a 	mov	r4,r2
  8041d0:	08063f40 	call	8063f4 <__floatsidf>
  8041d4:	1009883a 	mov	r4,r2
  8041d8:	180b883a 	mov	r5,r3
  8041dc:	04800044 	movi	r18,1
  8041e0:	200d883a 	mov	r6,r4
  8041e4:	280f883a 	mov	r7,r5
  8041e8:	8009883a 	mov	r4,r16
  8041ec:	880b883a 	mov	r5,r17
  8041f0:	0805a040 	call	805a04 <__ledf2>
  8041f4:	10000116 	blt	r2,zero,8041fc <logic+0x3eec>
  8041f8:	0025883a 	mov	r18,zero
  8041fc:	9007883a 	mov	r3,r18
  804200:	e0bffc17 	ldw	r2,-16(fp)
  804204:	10c04245 	stb	r3,265(r2)
  d->_g125 = d->_g104 && d->_cg107;
  804208:	e0bffc17 	ldw	r2,-16(fp)
  80420c:	10802f03 	ldbu	r2,188(r2)
  804210:	10803fcc 	andi	r2,r2,255
  804214:	1080201c 	xori	r2,r2,128
  804218:	10bfe004 	addi	r2,r2,-128
  80421c:	10000826 	beq	r2,zero,804240 <logic+0x3f30>
  804220:	e0bffc17 	ldw	r2,-16(fp)
  804224:	10804243 	ldbu	r2,265(r2)
  804228:	10803fcc 	andi	r2,r2,255
  80422c:	1080201c 	xori	r2,r2,128
  804230:	10bfe004 	addi	r2,r2,-128
  804234:	10000226 	beq	r2,zero,804240 <logic+0x3f30>
  804238:	00800044 	movi	r2,1
  80423c:	00000106 	br	804244 <logic+0x3f34>
  804240:	0005883a 	mov	r2,zero
  804244:	1007883a 	mov	r3,r2
  804248:	e0bffc17 	ldw	r2,-16(fp)
  80424c:	10c03305 	stb	r3,204(r2)
  if (d->_g125) {
  804250:	e0bffc17 	ldw	r2,-16(fp)
  804254:	10803303 	ldbu	r2,204(r2)
  804258:	10803fcc 	andi	r2,r2,255
  80425c:	1080201c 	xori	r2,r2,128
  804260:	10bfe004 	addi	r2,r2,-128
  804264:	10003426 	beq	r2,zero,804338 <logic+0x4028>
    d->sleepT = (d->sleepT < (d->LRI_Constraint - d->_region4_LRI_timer_t)) ? d->sleepT : (d->LRI_Constraint - d->_region4_LRI_timer_t);
  804268:	e0bffc17 	ldw	r2,-16(fp)
  80426c:	14001517 	ldw	r16,84(r2)
  804270:	14401617 	ldw	r17,88(r2)
  804274:	e0bffc17 	ldw	r2,-16(fp)
  804278:	10800517 	ldw	r2,20(r2)
  80427c:	1009883a 	mov	r4,r2
  804280:	08063f40 	call	8063f4 <__floatsidf>
  804284:	1011883a 	mov	r8,r2
  804288:	1813883a 	mov	r9,r3
  80428c:	e13ffc17 	ldw	r4,-16(fp)
  804290:	20800f17 	ldw	r2,60(r4)
  804294:	20c01017 	ldw	r3,64(r4)
  804298:	100d883a 	mov	r6,r2
  80429c:	180f883a 	mov	r7,r3
  8042a0:	4009883a 	mov	r4,r8
  8042a4:	480b883a 	mov	r5,r9
  8042a8:	0805af80 	call	805af8 <__subdf3>
  8042ac:	1009883a 	mov	r4,r2
  8042b0:	180b883a 	mov	r5,r3
  8042b4:	2005883a 	mov	r2,r4
  8042b8:	2807883a 	mov	r3,r5
  8042bc:	100d883a 	mov	r6,r2
  8042c0:	180f883a 	mov	r7,r3
  8042c4:	8009883a 	mov	r4,r16
  8042c8:	880b883a 	mov	r5,r17
  8042cc:	0805a040 	call	805a04 <__ledf2>
  8042d0:	1000040e 	bge	r2,zero,8042e4 <logic+0x3fd4>
  8042d4:	e13ffc17 	ldw	r4,-16(fp)
  8042d8:	20801517 	ldw	r2,84(r4)
  8042dc:	20c01617 	ldw	r3,88(r4)
  8042e0:	00001206 	br	80432c <logic+0x401c>
  8042e4:	e0bffc17 	ldw	r2,-16(fp)
  8042e8:	10800517 	ldw	r2,20(r2)
  8042ec:	1009883a 	mov	r4,r2
  8042f0:	08063f40 	call	8063f4 <__floatsidf>
  8042f4:	1011883a 	mov	r8,r2
  8042f8:	1813883a 	mov	r9,r3
  8042fc:	e13ffc17 	ldw	r4,-16(fp)
  804300:	20800f17 	ldw	r2,60(r4)
  804304:	20c01017 	ldw	r3,64(r4)
  804308:	100d883a 	mov	r6,r2
  80430c:	180f883a 	mov	r7,r3
  804310:	4009883a 	mov	r4,r8
  804314:	480b883a 	mov	r5,r9
  804318:	0805af80 	call	805af8 <__subdf3>
  80431c:	1009883a 	mov	r4,r2
  804320:	180b883a 	mov	r5,r3
  804324:	2005883a 	mov	r2,r4
  804328:	2807883a 	mov	r3,r5
  80432c:	e13ffc17 	ldw	r4,-16(fp)
  804330:	20801515 	stw	r2,84(r4)
  804334:	20c01615 	stw	r3,88(r4)
  }
  d->_cg108 = d->_Pacemaker_local__Atrig8 || d->_Pacemaker_local__Atrig9;
  804338:	e0bffc17 	ldw	r2,-16(fp)
  80433c:	10801c03 	ldbu	r2,112(r2)
  804340:	10803fcc 	andi	r2,r2,255
  804344:	1080201c 	xori	r2,r2,128
  804348:	10bfe004 	addi	r2,r2,-128
  80434c:	1000061e 	bne	r2,zero,804368 <logic+0x4058>
  804350:	e0bffc17 	ldw	r2,-16(fp)
  804354:	10801c43 	ldbu	r2,113(r2)
  804358:	10803fcc 	andi	r2,r2,255
  80435c:	1080201c 	xori	r2,r2,128
  804360:	10bfe004 	addi	r2,r2,-128
  804364:	10000226 	beq	r2,zero,804370 <logic+0x4060>
  804368:	00800044 	movi	r2,1
  80436c:	00000106 	br	804374 <logic+0x4064>
  804370:	0005883a 	mov	r2,zero
  804374:	1007883a 	mov	r3,r2
  804378:	e0bffc17 	ldw	r2,-16(fp)
  80437c:	10c04285 	stb	r3,266(r2)
  d->_g105 = d->_g125 && !d->_cg108 || d->_g110 && !d->_cg112;
  804380:	e0bffc17 	ldw	r2,-16(fp)
  804384:	10803303 	ldbu	r2,204(r2)
  804388:	10803fcc 	andi	r2,r2,255
  80438c:	1080201c 	xori	r2,r2,128
  804390:	10bfe004 	addi	r2,r2,-128
  804394:	10000626 	beq	r2,zero,8043b0 <logic+0x40a0>
  804398:	e0bffc17 	ldw	r2,-16(fp)
  80439c:	10804283 	ldbu	r2,266(r2)
  8043a0:	10803fcc 	andi	r2,r2,255
  8043a4:	1080201c 	xori	r2,r2,128
  8043a8:	10bfe004 	addi	r2,r2,-128
  8043ac:	10000c26 	beq	r2,zero,8043e0 <logic+0x40d0>
  8043b0:	e0bffc17 	ldw	r2,-16(fp)
  8043b4:	10803003 	ldbu	r2,192(r2)
  8043b8:	10803fcc 	andi	r2,r2,255
  8043bc:	1080201c 	xori	r2,r2,128
  8043c0:	10bfe004 	addi	r2,r2,-128
  8043c4:	10000826 	beq	r2,zero,8043e8 <logic+0x40d8>
  8043c8:	e0bffc17 	ldw	r2,-16(fp)
  8043cc:	108042c3 	ldbu	r2,267(r2)
  8043d0:	10803fcc 	andi	r2,r2,255
  8043d4:	1080201c 	xori	r2,r2,128
  8043d8:	10bfe004 	addi	r2,r2,-128
  8043dc:	1000021e 	bne	r2,zero,8043e8 <logic+0x40d8>
  8043e0:	00800044 	movi	r2,1
  8043e4:	00000106 	br	8043ec <logic+0x40dc>
  8043e8:	0005883a 	mov	r2,zero
  8043ec:	1007883a 	mov	r3,r2
  8043f0:	e0bffc17 	ldw	r2,-16(fp)
  8043f4:	10c02f45 	stb	r3,189(r2)
  d->_g126 = d->_g104 && !d->_cg107;
  8043f8:	e0bffc17 	ldw	r2,-16(fp)
  8043fc:	10802f03 	ldbu	r2,188(r2)
  804400:	10803fcc 	andi	r2,r2,255
  804404:	1080201c 	xori	r2,r2,128
  804408:	10bfe004 	addi	r2,r2,-128
  80440c:	10000826 	beq	r2,zero,804430 <logic+0x4120>
  804410:	e0bffc17 	ldw	r2,-16(fp)
  804414:	10804243 	ldbu	r2,265(r2)
  804418:	10803fcc 	andi	r2,r2,255
  80441c:	1080201c 	xori	r2,r2,128
  804420:	10bfe004 	addi	r2,r2,-128
  804424:	1000021e 	bne	r2,zero,804430 <logic+0x4120>
  804428:	00800044 	movi	r2,1
  80442c:	00000106 	br	804434 <logic+0x4124>
  804430:	0005883a 	mov	r2,zero
  804434:	1007883a 	mov	r3,r2
  804438:	e0bffc17 	ldw	r2,-16(fp)
  80443c:	10c03345 	stb	r3,205(r2)
  d->_cg117 = d->_Pacemaker_local__Atrig8 || d->_Pacemaker_local__Atrig9;
  804440:	e0bffc17 	ldw	r2,-16(fp)
  804444:	10801c03 	ldbu	r2,112(r2)
  804448:	10803fcc 	andi	r2,r2,255
  80444c:	1080201c 	xori	r2,r2,128
  804450:	10bfe004 	addi	r2,r2,-128
  804454:	1000061e 	bne	r2,zero,804470 <logic+0x4160>
  804458:	e0bffc17 	ldw	r2,-16(fp)
  80445c:	10801c43 	ldbu	r2,113(r2)
  804460:	10803fcc 	andi	r2,r2,255
  804464:	1080201c 	xori	r2,r2,128
  804468:	10bfe004 	addi	r2,r2,-128
  80446c:	10000226 	beq	r2,zero,804478 <logic+0x4168>
  804470:	00800044 	movi	r2,1
  804474:	00000106 	br	80447c <logic+0x416c>
  804478:	0005883a 	mov	r2,zero
  80447c:	1007883a 	mov	r3,r2
  804480:	e0bffc17 	ldw	r2,-16(fp)
  804484:	10c04385 	stb	r3,270(r2)
  d->_g112 = d->_g111 && !d->_cg114 || d->_g126 && !d->_cg117;
  804488:	e0bffc17 	ldw	r2,-16(fp)
  80448c:	10803043 	ldbu	r2,193(r2)
  804490:	10803fcc 	andi	r2,r2,255
  804494:	1080201c 	xori	r2,r2,128
  804498:	10bfe004 	addi	r2,r2,-128
  80449c:	10000626 	beq	r2,zero,8044b8 <logic+0x41a8>
  8044a0:	e0bffc17 	ldw	r2,-16(fp)
  8044a4:	10804343 	ldbu	r2,269(r2)
  8044a8:	10803fcc 	andi	r2,r2,255
  8044ac:	1080201c 	xori	r2,r2,128
  8044b0:	10bfe004 	addi	r2,r2,-128
  8044b4:	10000c26 	beq	r2,zero,8044e8 <logic+0x41d8>
  8044b8:	e0bffc17 	ldw	r2,-16(fp)
  8044bc:	10803343 	ldbu	r2,205(r2)
  8044c0:	10803fcc 	andi	r2,r2,255
  8044c4:	1080201c 	xori	r2,r2,128
  8044c8:	10bfe004 	addi	r2,r2,-128
  8044cc:	10000826 	beq	r2,zero,8044f0 <logic+0x41e0>
  8044d0:	e0bffc17 	ldw	r2,-16(fp)
  8044d4:	10804383 	ldbu	r2,270(r2)
  8044d8:	10803fcc 	andi	r2,r2,255
  8044dc:	1080201c 	xori	r2,r2,128
  8044e0:	10bfe004 	addi	r2,r2,-128
  8044e4:	1000021e 	bne	r2,zero,8044f0 <logic+0x41e0>
  8044e8:	00800044 	movi	r2,1
  8044ec:	00000106 	br	8044f4 <logic+0x41e4>
  8044f0:	0005883a 	mov	r2,zero
  8044f4:	1007883a 	mov	r3,r2
  8044f8:	e0bffc17 	ldw	r2,-16(fp)
  8044fc:	10c03085 	stb	r3,194(r2)
  d->_g108 = d->_g104 || d->_g123 && !d->_cg123;
  804500:	e0bffc17 	ldw	r2,-16(fp)
  804504:	10802f03 	ldbu	r2,188(r2)
  804508:	10803fcc 	andi	r2,r2,255
  80450c:	1080201c 	xori	r2,r2,128
  804510:	10bfe004 	addi	r2,r2,-128
  804514:	10000c1e 	bne	r2,zero,804548 <logic+0x4238>
  804518:	e0bffc17 	ldw	r2,-16(fp)
  80451c:	10803283 	ldbu	r2,202(r2)
  804520:	10803fcc 	andi	r2,r2,255
  804524:	1080201c 	xori	r2,r2,128
  804528:	10bfe004 	addi	r2,r2,-128
  80452c:	10000826 	beq	r2,zero,804550 <logic+0x4240>
  804530:	e0bffc17 	ldw	r2,-16(fp)
  804534:	108043c3 	ldbu	r2,271(r2)
  804538:	10803fcc 	andi	r2,r2,255
  80453c:	1080201c 	xori	r2,r2,128
  804540:	10bfe004 	addi	r2,r2,-128
  804544:	1000021e 	bne	r2,zero,804550 <logic+0x4240>
  804548:	00800044 	movi	r2,1
  80454c:	00000106 	br	804554 <logic+0x4244>
  804550:	0005883a 	mov	r2,zero
  804554:	1007883a 	mov	r3,r2
  804558:	e0bffc17 	ldw	r2,-16(fp)
  80455c:	10c02fc5 	stb	r3,191(r2)
  d->_g117 = d->_GO || d->_g149_e2 || d->_g131 && !d->_cg131;
  804560:	e0bffc17 	ldw	r2,-16(fp)
  804564:	10803903 	ldbu	r2,228(r2)
  804568:	10803fcc 	andi	r2,r2,255
  80456c:	1080201c 	xori	r2,r2,128
  804570:	10bfe004 	addi	r2,r2,-128
  804574:	1000121e 	bne	r2,zero,8045c0 <logic+0x42b0>
  804578:	e0bffc17 	ldw	r2,-16(fp)
  80457c:	108049c3 	ldbu	r2,295(r2)
  804580:	10803fcc 	andi	r2,r2,255
  804584:	1080201c 	xori	r2,r2,128
  804588:	10bfe004 	addi	r2,r2,-128
  80458c:	10000c1e 	bne	r2,zero,8045c0 <logic+0x42b0>
  804590:	e0bffc17 	ldw	r2,-16(fp)
  804594:	108033c3 	ldbu	r2,207(r2)
  804598:	10803fcc 	andi	r2,r2,255
  80459c:	1080201c 	xori	r2,r2,128
  8045a0:	10bfe004 	addi	r2,r2,-128
  8045a4:	10000826 	beq	r2,zero,8045c8 <logic+0x42b8>
  8045a8:	e0bffc17 	ldw	r2,-16(fp)
  8045ac:	10804483 	ldbu	r2,274(r2)
  8045b0:	10803fcc 	andi	r2,r2,255
  8045b4:	1080201c 	xori	r2,r2,128
  8045b8:	10bfe004 	addi	r2,r2,-128
  8045bc:	1000021e 	bne	r2,zero,8045c8 <logic+0x42b8>
  8045c0:	00800044 	movi	r2,1
  8045c4:	00000106 	br	8045cc <logic+0x42bc>
  8045c8:	0005883a 	mov	r2,zero
  8045cc:	1007883a 	mov	r3,r2
  8045d0:	e0bffc17 	ldw	r2,-16(fp)
  8045d4:	10c03185 	stb	r3,198(r2)
  d->_g114 = d->_g148 && d->_cg152;
  8045d8:	e0bffc17 	ldw	r2,-16(fp)
  8045dc:	10803683 	ldbu	r2,218(r2)
  8045e0:	10803fcc 	andi	r2,r2,255
  8045e4:	1080201c 	xori	r2,r2,128
  8045e8:	10bfe004 	addi	r2,r2,-128
  8045ec:	10000826 	beq	r2,zero,804610 <logic+0x4300>
  8045f0:	e0bffc17 	ldw	r2,-16(fp)
  8045f4:	108046c3 	ldbu	r2,283(r2)
  8045f8:	10803fcc 	andi	r2,r2,255
  8045fc:	1080201c 	xori	r2,r2,128
  804600:	10bfe004 	addi	r2,r2,-128
  804604:	10000226 	beq	r2,zero,804610 <logic+0x4300>
  804608:	00800044 	movi	r2,1
  80460c:	00000106 	br	804614 <logic+0x4304>
  804610:	0005883a 	mov	r2,zero
  804614:	1007883a 	mov	r3,r2
  804618:	e0bffc17 	ldw	r2,-16(fp)
  80461c:	10c03105 	stb	r3,196(r2)
  if (d->_g114) {
  804620:	e0bffc17 	ldw	r2,-16(fp)
  804624:	10803103 	ldbu	r2,196(r2)
  804628:	10803fcc 	andi	r2,r2,255
  80462c:	1080201c 	xori	r2,r2,128
  804630:	10bfe004 	addi	r2,r2,-128
  804634:	10000326 	beq	r2,zero,804644 <logic+0x4334>
    d->_region5_URI_timer_t = 0;
  804638:	e0bffc17 	ldw	r2,-16(fp)
  80463c:	10001115 	stw	zero,68(r2)
  804640:	10001215 	stw	zero,72(r2)
  }
  d->_g123 = d->_g132 || d->_g114;
  804644:	e0bffc17 	ldw	r2,-16(fp)
  804648:	10803403 	ldbu	r2,208(r2)
  80464c:	10803fcc 	andi	r2,r2,255
  804650:	1080201c 	xori	r2,r2,128
  804654:	10bfe004 	addi	r2,r2,-128
  804658:	1000061e 	bne	r2,zero,804674 <logic+0x4364>
  80465c:	e0bffc17 	ldw	r2,-16(fp)
  804660:	10803103 	ldbu	r2,196(r2)
  804664:	10803fcc 	andi	r2,r2,255
  804668:	1080201c 	xori	r2,r2,128
  80466c:	10bfe004 	addi	r2,r2,-128
  804670:	10000226 	beq	r2,zero,80467c <logic+0x436c>
  804674:	00800044 	movi	r2,1
  804678:	00000106 	br	804680 <logic+0x4370>
  80467c:	0005883a 	mov	r2,zero
  804680:	1007883a 	mov	r3,r2
  804684:	e0bffc17 	ldw	r2,-16(fp)
  804688:	10c03285 	stb	r3,202(r2)
  if (d->_g123) {
  80468c:	e0bffc17 	ldw	r2,-16(fp)
  804690:	10803283 	ldbu	r2,202(r2)
  804694:	10803fcc 	andi	r2,r2,255
  804698:	1080201c 	xori	r2,r2,128
  80469c:	10bfe004 	addi	r2,r2,-128
  8046a0:	10000426 	beq	r2,zero,8046b4 <logic+0x43a4>
    d->_Pacemaker_local__Atrig10 = 0;
  8046a4:	e0bffc17 	ldw	r2,-16(fp)
  8046a8:	10001c85 	stb	zero,114(r2)
    d->_Pacemaker_local__Atrig11 = 0;
  8046ac:	e0bffc17 	ldw	r2,-16(fp)
  8046b0:	10001cc5 	stb	zero,115(r2)
  }
  d->_cg134 = d->_region5_URI_timer_t < d->URI_Constraint;
  8046b4:	e0bffc17 	ldw	r2,-16(fp)
  8046b8:	14001117 	ldw	r16,68(r2)
  8046bc:	14401217 	ldw	r17,72(r2)
  8046c0:	e0bffc17 	ldw	r2,-16(fp)
  8046c4:	10800617 	ldw	r2,24(r2)
  8046c8:	1009883a 	mov	r4,r2
  8046cc:	08063f40 	call	8063f4 <__floatsidf>
  8046d0:	1009883a 	mov	r4,r2
  8046d4:	180b883a 	mov	r5,r3
  8046d8:	04800044 	movi	r18,1
  8046dc:	200d883a 	mov	r6,r4
  8046e0:	280f883a 	mov	r7,r5
  8046e4:	8009883a 	mov	r4,r16
  8046e8:	880b883a 	mov	r5,r17
  8046ec:	0805a040 	call	805a04 <__ledf2>
  8046f0:	10000116 	blt	r2,zero,8046f8 <logic+0x43e8>
  8046f4:	0025883a 	mov	r18,zero
  8046f8:	9007883a 	mov	r3,r18
  8046fc:	e0bffc17 	ldw	r2,-16(fp)
  804700:	10c044c5 	stb	r3,275(r2)
  d->_g106 = d->_g123 && d->_cg134;
  804704:	e0bffc17 	ldw	r2,-16(fp)
  804708:	10803283 	ldbu	r2,202(r2)
  80470c:	10803fcc 	andi	r2,r2,255
  804710:	1080201c 	xori	r2,r2,128
  804714:	10bfe004 	addi	r2,r2,-128
  804718:	10000826 	beq	r2,zero,80473c <logic+0x442c>
  80471c:	e0bffc17 	ldw	r2,-16(fp)
  804720:	108044c3 	ldbu	r2,275(r2)
  804724:	10803fcc 	andi	r2,r2,255
  804728:	1080201c 	xori	r2,r2,128
  80472c:	10bfe004 	addi	r2,r2,-128
  804730:	10000226 	beq	r2,zero,80473c <logic+0x442c>
  804734:	00800044 	movi	r2,1
  804738:	00000106 	br	804740 <logic+0x4430>
  80473c:	0005883a 	mov	r2,zero
  804740:	1007883a 	mov	r3,r2
  804744:	e0bffc17 	ldw	r2,-16(fp)
  804748:	10c02f85 	stb	r3,190(r2)
  if (d->_g106) {
  80474c:	e0bffc17 	ldw	r2,-16(fp)
  804750:	10802f83 	ldbu	r2,190(r2)
  804754:	10803fcc 	andi	r2,r2,255
  804758:	1080201c 	xori	r2,r2,128
  80475c:	10bfe004 	addi	r2,r2,-128
  804760:	10003426 	beq	r2,zero,804834 <logic+0x4524>
    d->sleepT = (d->sleepT < (d->URI_Constraint - d->_region5_URI_timer_t)) ? d->sleepT : (d->URI_Constraint - d->_region5_URI_timer_t);
  804764:	e0bffc17 	ldw	r2,-16(fp)
  804768:	14001517 	ldw	r16,84(r2)
  80476c:	14401617 	ldw	r17,88(r2)
  804770:	e0bffc17 	ldw	r2,-16(fp)
  804774:	10800617 	ldw	r2,24(r2)
  804778:	1009883a 	mov	r4,r2
  80477c:	08063f40 	call	8063f4 <__floatsidf>
  804780:	1011883a 	mov	r8,r2
  804784:	1813883a 	mov	r9,r3
  804788:	e13ffc17 	ldw	r4,-16(fp)
  80478c:	20801117 	ldw	r2,68(r4)
  804790:	20c01217 	ldw	r3,72(r4)
  804794:	100d883a 	mov	r6,r2
  804798:	180f883a 	mov	r7,r3
  80479c:	4009883a 	mov	r4,r8
  8047a0:	480b883a 	mov	r5,r9
  8047a4:	0805af80 	call	805af8 <__subdf3>
  8047a8:	1009883a 	mov	r4,r2
  8047ac:	180b883a 	mov	r5,r3
  8047b0:	2005883a 	mov	r2,r4
  8047b4:	2807883a 	mov	r3,r5
  8047b8:	100d883a 	mov	r6,r2
  8047bc:	180f883a 	mov	r7,r3
  8047c0:	8009883a 	mov	r4,r16
  8047c4:	880b883a 	mov	r5,r17
  8047c8:	0805a040 	call	805a04 <__ledf2>
  8047cc:	1000040e 	bge	r2,zero,8047e0 <logic+0x44d0>
  8047d0:	e13ffc17 	ldw	r4,-16(fp)
  8047d4:	20801517 	ldw	r2,84(r4)
  8047d8:	20c01617 	ldw	r3,88(r4)
  8047dc:	00001206 	br	804828 <logic+0x4518>
  8047e0:	e0bffc17 	ldw	r2,-16(fp)
  8047e4:	10800617 	ldw	r2,24(r2)
  8047e8:	1009883a 	mov	r4,r2
  8047ec:	08063f40 	call	8063f4 <__floatsidf>
  8047f0:	1011883a 	mov	r8,r2
  8047f4:	1813883a 	mov	r9,r3
  8047f8:	e13ffc17 	ldw	r4,-16(fp)
  8047fc:	20801117 	ldw	r2,68(r4)
  804800:	20c01217 	ldw	r3,72(r4)
  804804:	100d883a 	mov	r6,r2
  804808:	180f883a 	mov	r7,r3
  80480c:	4009883a 	mov	r4,r8
  804810:	480b883a 	mov	r5,r9
  804814:	0805af80 	call	805af8 <__subdf3>
  804818:	1009883a 	mov	r4,r2
  80481c:	180b883a 	mov	r5,r3
  804820:	2005883a 	mov	r2,r4
  804824:	2807883a 	mov	r3,r5
  804828:	e13ffc17 	ldw	r4,-16(fp)
  80482c:	20801515 	stw	r2,84(r4)
  804830:	20c01615 	stw	r3,88(r4)
  }
  d->_cg135 = d->_Pacemaker_local__Atrig10 || d->_Pacemaker_local__Atrig11;
  804834:	e0bffc17 	ldw	r2,-16(fp)
  804838:	10801c83 	ldbu	r2,114(r2)
  80483c:	10803fcc 	andi	r2,r2,255
  804840:	1080201c 	xori	r2,r2,128
  804844:	10bfe004 	addi	r2,r2,-128
  804848:	1000061e 	bne	r2,zero,804864 <logic+0x4554>
  80484c:	e0bffc17 	ldw	r2,-16(fp)
  804850:	10801cc3 	ldbu	r2,115(r2)
  804854:	10803fcc 	andi	r2,r2,255
  804858:	1080201c 	xori	r2,r2,128
  80485c:	10bfe004 	addi	r2,r2,-128
  804860:	10000226 	beq	r2,zero,80486c <logic+0x455c>
  804864:	00800044 	movi	r2,1
  804868:	00000106 	br	804870 <logic+0x4560>
  80486c:	0005883a 	mov	r2,zero
  804870:	1007883a 	mov	r3,r2
  804874:	e0bffc17 	ldw	r2,-16(fp)
  804878:	10c04505 	stb	r3,276(r2)
  d->_g131 = d->_g106 && !d->_cg135 || d->_g137 && !d->_cg139;
  80487c:	e0bffc17 	ldw	r2,-16(fp)
  804880:	10802f83 	ldbu	r2,190(r2)
  804884:	10803fcc 	andi	r2,r2,255
  804888:	1080201c 	xori	r2,r2,128
  80488c:	10bfe004 	addi	r2,r2,-128
  804890:	10000626 	beq	r2,zero,8048ac <logic+0x459c>
  804894:	e0bffc17 	ldw	r2,-16(fp)
  804898:	10804503 	ldbu	r2,276(r2)
  80489c:	10803fcc 	andi	r2,r2,255
  8048a0:	1080201c 	xori	r2,r2,128
  8048a4:	10bfe004 	addi	r2,r2,-128
  8048a8:	10000c26 	beq	r2,zero,8048dc <logic+0x45cc>
  8048ac:	e0bffc17 	ldw	r2,-16(fp)
  8048b0:	10803483 	ldbu	r2,210(r2)
  8048b4:	10803fcc 	andi	r2,r2,255
  8048b8:	1080201c 	xori	r2,r2,128
  8048bc:	10bfe004 	addi	r2,r2,-128
  8048c0:	10000826 	beq	r2,zero,8048e4 <logic+0x45d4>
  8048c4:	e0bffc17 	ldw	r2,-16(fp)
  8048c8:	10804543 	ldbu	r2,277(r2)
  8048cc:	10803fcc 	andi	r2,r2,255
  8048d0:	1080201c 	xori	r2,r2,128
  8048d4:	10bfe004 	addi	r2,r2,-128
  8048d8:	1000021e 	bne	r2,zero,8048e4 <logic+0x45d4>
  8048dc:	00800044 	movi	r2,1
  8048e0:	00000106 	br	8048e8 <logic+0x45d8>
  8048e4:	0005883a 	mov	r2,zero
  8048e8:	1007883a 	mov	r3,r2
  8048ec:	e0bffc17 	ldw	r2,-16(fp)
  8048f0:	10c033c5 	stb	r3,207(r2)
  d->_g154 = d->_g123 && !d->_cg134;
  8048f4:	e0bffc17 	ldw	r2,-16(fp)
  8048f8:	10803283 	ldbu	r2,202(r2)
  8048fc:	10803fcc 	andi	r2,r2,255
  804900:	1080201c 	xori	r2,r2,128
  804904:	10bfe004 	addi	r2,r2,-128
  804908:	10000826 	beq	r2,zero,80492c <logic+0x461c>
  80490c:	e0bffc17 	ldw	r2,-16(fp)
  804910:	108044c3 	ldbu	r2,275(r2)
  804914:	10803fcc 	andi	r2,r2,255
  804918:	1080201c 	xori	r2,r2,128
  80491c:	10bfe004 	addi	r2,r2,-128
  804920:	1000021e 	bne	r2,zero,80492c <logic+0x461c>
  804924:	00800044 	movi	r2,1
  804928:	00000106 	br	804930 <logic+0x4620>
  80492c:	0005883a 	mov	r2,zero
  804930:	1007883a 	mov	r3,r2
  804934:	e0bffc17 	ldw	r2,-16(fp)
  804938:	10c03805 	stb	r3,224(r2)
  d->_cg144 = d->_Pacemaker_local__Atrig10 || d->_Pacemaker_local__Atrig11;
  80493c:	e0bffc17 	ldw	r2,-16(fp)
  804940:	10801c83 	ldbu	r2,114(r2)
  804944:	10803fcc 	andi	r2,r2,255
  804948:	1080201c 	xori	r2,r2,128
  80494c:	10bfe004 	addi	r2,r2,-128
  804950:	1000061e 	bne	r2,zero,80496c <logic+0x465c>
  804954:	e0bffc17 	ldw	r2,-16(fp)
  804958:	10801cc3 	ldbu	r2,115(r2)
  80495c:	10803fcc 	andi	r2,r2,255
  804960:	1080201c 	xori	r2,r2,128
  804964:	10bfe004 	addi	r2,r2,-128
  804968:	10000226 	beq	r2,zero,804974 <logic+0x4664>
  80496c:	00800044 	movi	r2,1
  804970:	00000106 	br	804978 <logic+0x4668>
  804974:	0005883a 	mov	r2,zero
  804978:	1007883a 	mov	r3,r2
  80497c:	e0bffc17 	ldw	r2,-16(fp)
  804980:	10c04605 	stb	r3,280(r2)
  d->_g152 = d->_g138 && !d->_cg141 || d->_g154 && !d->_cg144;
  804984:	e0bffc17 	ldw	r2,-16(fp)
  804988:	108034c3 	ldbu	r2,211(r2)
  80498c:	10803fcc 	andi	r2,r2,255
  804990:	1080201c 	xori	r2,r2,128
  804994:	10bfe004 	addi	r2,r2,-128
  804998:	10000626 	beq	r2,zero,8049b4 <logic+0x46a4>
  80499c:	e0bffc17 	ldw	r2,-16(fp)
  8049a0:	108045c3 	ldbu	r2,279(r2)
  8049a4:	10803fcc 	andi	r2,r2,255
  8049a8:	1080201c 	xori	r2,r2,128
  8049ac:	10bfe004 	addi	r2,r2,-128
  8049b0:	10000c26 	beq	r2,zero,8049e4 <logic+0x46d4>
  8049b4:	e0bffc17 	ldw	r2,-16(fp)
  8049b8:	10803803 	ldbu	r2,224(r2)
  8049bc:	10803fcc 	andi	r2,r2,255
  8049c0:	1080201c 	xori	r2,r2,128
  8049c4:	10bfe004 	addi	r2,r2,-128
  8049c8:	10000826 	beq	r2,zero,8049ec <logic+0x46dc>
  8049cc:	e0bffc17 	ldw	r2,-16(fp)
  8049d0:	10804603 	ldbu	r2,280(r2)
  8049d4:	10803fcc 	andi	r2,r2,255
  8049d8:	1080201c 	xori	r2,r2,128
  8049dc:	10bfe004 	addi	r2,r2,-128
  8049e0:	1000021e 	bne	r2,zero,8049ec <logic+0x46dc>
  8049e4:	00800044 	movi	r2,1
  8049e8:	00000106 	br	8049f0 <logic+0x46e0>
  8049ec:	0005883a 	mov	r2,zero
  8049f0:	1007883a 	mov	r3,r2
  8049f4:	e0bffc17 	ldw	r2,-16(fp)
  8049f8:	10c03785 	stb	r3,222(r2)
  d->_g153 = d->_g123 || d->_g150 && !d->_cg150;
  8049fc:	e0bffc17 	ldw	r2,-16(fp)
  804a00:	10803283 	ldbu	r2,202(r2)
  804a04:	10803fcc 	andi	r2,r2,255
  804a08:	1080201c 	xori	r2,r2,128
  804a0c:	10bfe004 	addi	r2,r2,-128
  804a10:	10000c1e 	bne	r2,zero,804a44 <logic+0x4734>
  804a14:	e0bffc17 	ldw	r2,-16(fp)
  804a18:	10803703 	ldbu	r2,220(r2)
  804a1c:	10803fcc 	andi	r2,r2,255
  804a20:	1080201c 	xori	r2,r2,128
  804a24:	10bfe004 	addi	r2,r2,-128
  804a28:	10000826 	beq	r2,zero,804a4c <logic+0x473c>
  804a2c:	e0bffc17 	ldw	r2,-16(fp)
  804a30:	10804643 	ldbu	r2,281(r2)
  804a34:	10803fcc 	andi	r2,r2,255
  804a38:	1080201c 	xori	r2,r2,128
  804a3c:	10bfe004 	addi	r2,r2,-128
  804a40:	1000021e 	bne	r2,zero,804a4c <logic+0x473c>
  804a44:	00800044 	movi	r2,1
  804a48:	00000106 	br	804a50 <logic+0x4740>
  804a4c:	0005883a 	mov	r2,zero
  804a50:	1007883a 	mov	r3,r2
  804a54:	e0bffc17 	ldw	r2,-16(fp)
  804a58:	10c037c5 	stb	r3,223(r2)
  d->_g132 = d->_GO || d->_g140_e1;
  804a5c:	e0bffc17 	ldw	r2,-16(fp)
  804a60:	10803903 	ldbu	r2,228(r2)
  804a64:	10803fcc 	andi	r2,r2,255
  804a68:	1080201c 	xori	r2,r2,128
  804a6c:	10bfe004 	addi	r2,r2,-128
  804a70:	1000061e 	bne	r2,zero,804a8c <logic+0x477c>
  804a74:	e0bffc17 	ldw	r2,-16(fp)
  804a78:	10804983 	ldbu	r2,294(r2)
  804a7c:	10803fcc 	andi	r2,r2,255
  804a80:	1080201c 	xori	r2,r2,128
  804a84:	10bfe004 	addi	r2,r2,-128
  804a88:	10000226 	beq	r2,zero,804a94 <logic+0x4784>
  804a8c:	00800044 	movi	r2,1
  804a90:	00000106 	br	804a98 <logic+0x4788>
  804a94:	0005883a 	mov	r2,zero
  804a98:	1007883a 	mov	r3,r2
  804a9c:	e0bffc17 	ldw	r2,-16(fp)
  804aa0:	10c03405 	stb	r3,208(r2)
  d->_g135 = d->_GO || d->_g4;
  804aa4:	e0bffc17 	ldw	r2,-16(fp)
  804aa8:	10803903 	ldbu	r2,228(r2)
  804aac:	10803fcc 	andi	r2,r2,255
  804ab0:	1080201c 	xori	r2,r2,128
  804ab4:	10bfe004 	addi	r2,r2,-128
  804ab8:	1000061e 	bne	r2,zero,804ad4 <logic+0x47c4>
  804abc:	e0bffc17 	ldw	r2,-16(fp)
  804ac0:	10801d03 	ldbu	r2,116(r2)
  804ac4:	10803fcc 	andi	r2,r2,255
  804ac8:	1080201c 	xori	r2,r2,128
  804acc:	10bfe004 	addi	r2,r2,-128
  804ad0:	10000226 	beq	r2,zero,804adc <logic+0x47cc>
  804ad4:	00800044 	movi	r2,1
  804ad8:	00000106 	br	804ae0 <logic+0x47d0>
  804adc:	0005883a 	mov	r2,zero
  804ae0:	1007883a 	mov	r3,r2
  804ae4:	e0bffc17 	ldw	r2,-16(fp)
  804ae8:	10c03445 	stb	r3,209(r2)
  d->_g139 = d->_GO || d->_g170;
  804aec:	e0bffc17 	ldw	r2,-16(fp)
  804af0:	10803903 	ldbu	r2,228(r2)
  804af4:	10803fcc 	andi	r2,r2,255
  804af8:	1080201c 	xori	r2,r2,128
  804afc:	10bfe004 	addi	r2,r2,-128
  804b00:	1000061e 	bne	r2,zero,804b1c <logic+0x480c>
  804b04:	e0bffc17 	ldw	r2,-16(fp)
  804b08:	10803843 	ldbu	r2,225(r2)
  804b0c:	10803fcc 	andi	r2,r2,255
  804b10:	1080201c 	xori	r2,r2,128
  804b14:	10bfe004 	addi	r2,r2,-128
  804b18:	10000226 	beq	r2,zero,804b24 <logic+0x4814>
  804b1c:	00800044 	movi	r2,1
  804b20:	00000106 	br	804b28 <logic+0x4818>
  804b24:	0005883a 	mov	r2,zero
  804b28:	1007883a 	mov	r3,r2
  804b2c:	e0bffc17 	ldw	r2,-16(fp)
  804b30:	10c03505 	stb	r3,212(r2)
  d->_g141 = d->_GO || d->_g68;
  804b34:	e0bffc17 	ldw	r2,-16(fp)
  804b38:	10803903 	ldbu	r2,228(r2)
  804b3c:	10803fcc 	andi	r2,r2,255
  804b40:	1080201c 	xori	r2,r2,128
  804b44:	10bfe004 	addi	r2,r2,-128
  804b48:	1000061e 	bne	r2,zero,804b64 <logic+0x4854>
  804b4c:	e0bffc17 	ldw	r2,-16(fp)
  804b50:	108028c3 	ldbu	r2,163(r2)
  804b54:	10803fcc 	andi	r2,r2,255
  804b58:	1080201c 	xori	r2,r2,128
  804b5c:	10bfe004 	addi	r2,r2,-128
  804b60:	10000226 	beq	r2,zero,804b6c <logic+0x485c>
  804b64:	00800044 	movi	r2,1
  804b68:	00000106 	br	804b70 <logic+0x4860>
  804b6c:	0005883a 	mov	r2,zero
  804b70:	1007883a 	mov	r3,r2
  804b74:	e0bffc17 	ldw	r2,-16(fp)
  804b78:	10c03585 	stb	r3,214(r2)
  d->_g144 = d->_GO || d->_g100;
  804b7c:	e0bffc17 	ldw	r2,-16(fp)
  804b80:	10803903 	ldbu	r2,228(r2)
  804b84:	10803fcc 	andi	r2,r2,255
  804b88:	1080201c 	xori	r2,r2,128
  804b8c:	10bfe004 	addi	r2,r2,-128
  804b90:	1000061e 	bne	r2,zero,804bac <logic+0x489c>
  804b94:	e0bffc17 	ldw	r2,-16(fp)
  804b98:	10802ec3 	ldbu	r2,187(r2)
  804b9c:	10803fcc 	andi	r2,r2,255
  804ba0:	1080201c 	xori	r2,r2,128
  804ba4:	10bfe004 	addi	r2,r2,-128
  804ba8:	10000226 	beq	r2,zero,804bb4 <logic+0x48a4>
  804bac:	00800044 	movi	r2,1
  804bb0:	00000106 	br	804bb8 <logic+0x48a8>
  804bb4:	0005883a 	mov	r2,zero
  804bb8:	1007883a 	mov	r3,r2
  804bbc:	e0bffc17 	ldw	r2,-16(fp)
  804bc0:	10c03605 	stb	r3,216(r2)
  d->_g150 = d->_GO || d->_g182;
  804bc4:	e0bffc17 	ldw	r2,-16(fp)
  804bc8:	10803903 	ldbu	r2,228(r2)
  804bcc:	10803fcc 	andi	r2,r2,255
  804bd0:	1080201c 	xori	r2,r2,128
  804bd4:	10bfe004 	addi	r2,r2,-128
  804bd8:	1000061e 	bne	r2,zero,804bf4 <logic+0x48e4>
  804bdc:	e0bffc17 	ldw	r2,-16(fp)
  804be0:	10803883 	ldbu	r2,226(r2)
  804be4:	10803fcc 	andi	r2,r2,255
  804be8:	1080201c 	xori	r2,r2,128
  804bec:	10bfe004 	addi	r2,r2,-128
  804bf0:	10000226 	beq	r2,zero,804bfc <logic+0x48ec>
  804bf4:	00800044 	movi	r2,1
  804bf8:	00000106 	br	804c00 <logic+0x48f0>
  804bfc:	0005883a 	mov	r2,zero
  804c00:	1007883a 	mov	r3,r2
  804c04:	e0bffc17 	ldw	r2,-16(fp)
  804c08:	10c03705 	stb	r3,220(r2)
  d->_reg_VP = d->VP;
  804c0c:	e0bffc17 	ldw	r2,-16(fp)
  804c10:	10c017c3 	ldbu	r3,95(r2)
  804c14:	e0bffc17 	ldw	r2,-16(fp)
  804c18:	10c01905 	stb	r3,100(r2)
  if (d->_g195) {
  804c1c:	e0bffc17 	ldw	r2,-16(fp)
  804c20:	108038c3 	ldbu	r2,227(r2)
  804c24:	10803fcc 	andi	r2,r2,255
  804c28:	1080201c 	xori	r2,r2,128
  804c2c:	10bfe004 	addi	r2,r2,-128
  804c30:	10000426 	beq	r2,zero,804c44 <logic+0x4934>
    d->_reg_AP = d->AP;
  804c34:	e0bffc17 	ldw	r2,-16(fp)
  804c38:	10c01783 	ldbu	r3,94(r2)
  804c3c:	e0bffc17 	ldw	r2,-16(fp)
  804c40:	10c01985 	stb	r3,102(r2)
  }
}
  804c44:	0001883a 	nop
  804c48:	e6fffd04 	addi	sp,fp,-12
  804c4c:	dfc00417 	ldw	ra,16(sp)
  804c50:	df000317 	ldw	fp,12(sp)
  804c54:	dc800217 	ldw	r18,8(sp)
  804c58:	dc400117 	ldw	r17,4(sp)
  804c5c:	dc000017 	ldw	r16,0(sp)
  804c60:	dec00504 	addi	sp,sp,20
  804c64:	f800283a 	ret

00804c68 <reset>:

void reset(TickData* d) {
  804c68:	defffe04 	addi	sp,sp,-8
  804c6c:	df000115 	stw	fp,4(sp)
  804c70:	df000104 	addi	fp,sp,4
  804c74:	e13fff15 	stw	r4,-4(fp)
  d->_GO = 1;
  804c78:	e0bfff17 	ldw	r2,-4(fp)
  804c7c:	00c00044 	movi	r3,1
  804c80:	10c03905 	stb	r3,228(r2)
  d->_TERM = 0;
  804c84:	e0bfff17 	ldw	r2,-4(fp)
  804c88:	10004a05 	stb	zero,296(r2)
  d->AVI_Constraint = AVI_VALUE;
  804c8c:	e0bfff17 	ldw	r2,-4(fp)
  804c90:	00c04b04 	movi	r3,300
  804c94:	10c00115 	stw	r3,4(r2)
  d->PVARP_Constraint = PVARP_VALUE;
  804c98:	e0bfff17 	ldw	r2,-4(fp)
  804c9c:	00c00c84 	movi	r3,50
  804ca0:	10c00215 	stw	r3,8(r2)
  d->VRP_Constraint = VRP_VALUE;
  804ca4:	e0bfff17 	ldw	r2,-4(fp)
  804ca8:	00c02584 	movi	r3,150
  804cac:	10c00315 	stw	r3,12(r2)
  d->AEI_Constraint = AEI_VALUE;
  804cb0:	e0bfff17 	ldw	r2,-4(fp)
  804cb4:	00c0c804 	movi	r3,800
  804cb8:	10c00415 	stw	r3,16(r2)
  d->LRI_Constraint = LRI_VALUE;
  804cbc:	e0bfff17 	ldw	r2,-4(fp)
  804cc0:	00c0ed84 	movi	r3,950
  804cc4:	10c00515 	stw	r3,20(r2)
  d->URI_Constraint = URI_VALUE;
  804cc8:	e0bfff17 	ldw	r2,-4(fp)
  804ccc:	00c0e104 	movi	r3,900
  804cd0:	10c00615 	stw	r3,24(r2)
  d->_region0_AVI_timer_t = 0;
  804cd4:	e0bfff17 	ldw	r2,-4(fp)
  804cd8:	10000715 	stw	zero,28(r2)
  804cdc:	10000815 	stw	zero,32(r2)
  d->_region1_PVARP_timer_t = 0;
  804ce0:	e0bfff17 	ldw	r2,-4(fp)
  804ce4:	10000915 	stw	zero,36(r2)
  804ce8:	10000a15 	stw	zero,40(r2)
  d->_region2_VRP_timer_t = 0;
  804cec:	e0bfff17 	ldw	r2,-4(fp)
  804cf0:	10000b15 	stw	zero,44(r2)
  804cf4:	10000c15 	stw	zero,48(r2)
  d->_region3_AEI_timer_t = 0;
  804cf8:	e0bfff17 	ldw	r2,-4(fp)
  804cfc:	10000d15 	stw	zero,52(r2)
  804d00:	10000e15 	stw	zero,56(r2)
  d->_region4_LRI_timer_t = 0;
  804d04:	e0bfff17 	ldw	r2,-4(fp)
  804d08:	10000f15 	stw	zero,60(r2)
  804d0c:	10001015 	stw	zero,64(r2)
  d->_region5_URI_timer_t = 0;
  804d10:	e0bfff17 	ldw	r2,-4(fp)
  804d14:	10001115 	stw	zero,68(r2)
  804d18:	10001215 	stw	zero,72(r2)
  d->deltaT = 0.0;
  804d1c:	e0bfff17 	ldw	r2,-4(fp)
  804d20:	10001315 	stw	zero,76(r2)
  804d24:	10001415 	stw	zero,80(r2)
  d->sleepT = 0.0;
  804d28:	e0bfff17 	ldw	r2,-4(fp)
  804d2c:	10001515 	stw	zero,84(r2)
  804d30:	10001615 	stw	zero,88(r2)
  d->_reg_VP = 0;
  804d34:	e0bfff17 	ldw	r2,-4(fp)
  804d38:	10001905 	stb	zero,100(r2)
  d->_reg_AP = 0;
  804d3c:	e0bfff17 	ldw	r2,-4(fp)
  804d40:	10001985 	stb	zero,102(r2)
  d->_pg139 = 0;
  804d44:	e0bfff17 	ldw	r2,-4(fp)
  804d48:	10004a45 	stb	zero,297(r2)
  d->_pg64_e1 = 0;
  804d4c:	e0bfff17 	ldw	r2,-4(fp)
  804d50:	10004a85 	stb	zero,298(r2)
  d->_pg8 = 0;
  804d54:	e0bfff17 	ldw	r2,-4(fp)
  804d58:	10004ac5 	stb	zero,299(r2)
  d->_pg150 = 0;
  804d5c:	e0bfff17 	ldw	r2,-4(fp)
  804d60:	10004b05 	stb	zero,300(r2)
  d->_pg117 = 0;
  804d64:	e0bfff17 	ldw	r2,-4(fp)
  804d68:	10004b45 	stb	zero,301(r2)
  d->_pg152 = 0;
  804d6c:	e0bfff17 	ldw	r2,-4(fp)
  804d70:	10004b85 	stb	zero,302(r2)
  d->_pg131 = 0;
  804d74:	e0bfff17 	ldw	r2,-4(fp)
  804d78:	10004bc5 	stb	zero,303(r2)
  d->_pg153 = 0;
  804d7c:	e0bfff17 	ldw	r2,-4(fp)
  804d80:	10004c05 	stb	zero,304(r2)
  d->_pg132 = 0;
  804d84:	e0bfff17 	ldw	r2,-4(fp)
  804d88:	10004c45 	stb	zero,305(r2)
  d->_pg195 = 0;
  804d8c:	e0bfff17 	ldw	r2,-4(fp)
  804d90:	10004c85 	stb	zero,306(r2)
  d->_pg45_e2 = 0;
  804d94:	e0bfff17 	ldw	r2,-4(fp)
  804d98:	10004cc5 	stb	zero,307(r2)
  d->_pg9 = 0;
  804d9c:	e0bfff17 	ldw	r2,-4(fp)
  804da0:	10004d05 	stb	zero,308(r2)
  d->_pg10 = 0;
  804da4:	e0bfff17 	ldw	r2,-4(fp)
  804da8:	10004d45 	stb	zero,309(r2)
  d->_pg13 = 0;
  804dac:	e0bfff17 	ldw	r2,-4(fp)
  804db0:	10004d85 	stb	zero,310(r2)
  d->_pg48 = 0;
  804db4:	e0bfff17 	ldw	r2,-4(fp)
  804db8:	10004dc5 	stb	zero,311(r2)
  d->_pg50 = 0;
  804dbc:	e0bfff17 	ldw	r2,-4(fp)
  804dc0:	10004e05 	stb	zero,312(r2)
  d->_pg49 = 0;
  804dc4:	e0bfff17 	ldw	r2,-4(fp)
  804dc8:	10004e45 	stb	zero,313(r2)
  d->_pg135 = 0;
  804dcc:	e0bfff17 	ldw	r2,-4(fp)
  804dd0:	10004e85 	stb	zero,314(r2)
  d->_pg77 = 0;
  804dd4:	e0bfff17 	ldw	r2,-4(fp)
  804dd8:	10004ec5 	stb	zero,315(r2)
  d->_pg55 = 0;
  804ddc:	e0bfff17 	ldw	r2,-4(fp)
  804de0:	10004f05 	stb	zero,316(r2)
  d->_pg56 = 0;
  804de4:	e0bfff17 	ldw	r2,-4(fp)
  804de8:	10004f45 	stb	zero,317(r2)
  d->_pg85 = 0;
  804dec:	e0bfff17 	ldw	r2,-4(fp)
  804df0:	10004f85 	stb	zero,318(r2)
  d->_pg141 = 0;
  804df4:	e0bfff17 	ldw	r2,-4(fp)
  804df8:	10004fc5 	stb	zero,319(r2)
  d->_pg96 = 0;
  804dfc:	e0bfff17 	ldw	r2,-4(fp)
  804e00:	10005005 	stb	zero,320(r2)
  d->_pg87 = 0;
  804e04:	e0bfff17 	ldw	r2,-4(fp)
  804e08:	10005045 	stb	zero,321(r2)
  d->_pg90 = 0;
  804e0c:	e0bfff17 	ldw	r2,-4(fp)
  804e10:	10005085 	stb	zero,322(r2)
  d->_pg112 = 0;
  804e14:	e0bfff17 	ldw	r2,-4(fp)
  804e18:	100050c5 	stb	zero,323(r2)
  d->_pg105 = 0;
  804e1c:	e0bfff17 	ldw	r2,-4(fp)
  804e20:	10005105 	stb	zero,324(r2)
  d->_pg108 = 0;
  804e24:	e0bfff17 	ldw	r2,-4(fp)
  804e28:	10005145 	stb	zero,325(r2)
  d->_pg144 = 0;
  804e2c:	e0bfff17 	ldw	r2,-4(fp)
  804e30:	10005185 	stb	zero,326(r2)
  d->_pg122 = 0;
  804e34:	e0bfff17 	ldw	r2,-4(fp)
  804e38:	100051c5 	stb	zero,327(r2)
}
  804e3c:	0001883a 	nop
  804e40:	e037883a 	mov	sp,fp
  804e44:	df000017 	ldw	fp,0(sp)
  804e48:	dec00104 	addi	sp,sp,4
  804e4c:	f800283a 	ret

00804e50 <tick>:

void tick(TickData* d) {
  804e50:	defffd04 	addi	sp,sp,-12
  804e54:	dfc00215 	stw	ra,8(sp)
  804e58:	df000115 	stw	fp,4(sp)
  804e5c:	df000104 	addi	fp,sp,4
  804e60:	e13fff15 	stw	r4,-4(fp)
  logic(d);
  804e64:	e13fff17 	ldw	r4,-4(fp)
  804e68:	08003100 	call	800310 <logic>

  d->_pg139 = d->_g139;
  804e6c:	e0bfff17 	ldw	r2,-4(fp)
  804e70:	10c03503 	ldbu	r3,212(r2)
  804e74:	e0bfff17 	ldw	r2,-4(fp)
  804e78:	10c04a45 	stb	r3,297(r2)
  d->_pg64_e1 = d->_g64_e1;
  804e7c:	e0bfff17 	ldw	r2,-4(fp)
  804e80:	10c04803 	ldbu	r3,288(r2)
  804e84:	e0bfff17 	ldw	r2,-4(fp)
  804e88:	10c04a85 	stb	r3,298(r2)
  d->_pg8 = d->_g8;
  804e8c:	e0bfff17 	ldw	r2,-4(fp)
  804e90:	10c01dc3 	ldbu	r3,119(r2)
  804e94:	e0bfff17 	ldw	r2,-4(fp)
  804e98:	10c04ac5 	stb	r3,299(r2)
  d->_pg150 = d->_g150;
  804e9c:	e0bfff17 	ldw	r2,-4(fp)
  804ea0:	10c03703 	ldbu	r3,220(r2)
  804ea4:	e0bfff17 	ldw	r2,-4(fp)
  804ea8:	10c04b05 	stb	r3,300(r2)
  d->_pg117 = d->_g117;
  804eac:	e0bfff17 	ldw	r2,-4(fp)
  804eb0:	10c03183 	ldbu	r3,198(r2)
  804eb4:	e0bfff17 	ldw	r2,-4(fp)
  804eb8:	10c04b45 	stb	r3,301(r2)
  d->_pg152 = d->_g152;
  804ebc:	e0bfff17 	ldw	r2,-4(fp)
  804ec0:	10c03783 	ldbu	r3,222(r2)
  804ec4:	e0bfff17 	ldw	r2,-4(fp)
  804ec8:	10c04b85 	stb	r3,302(r2)
  d->_pg131 = d->_g131;
  804ecc:	e0bfff17 	ldw	r2,-4(fp)
  804ed0:	10c033c3 	ldbu	r3,207(r2)
  804ed4:	e0bfff17 	ldw	r2,-4(fp)
  804ed8:	10c04bc5 	stb	r3,303(r2)
  d->_pg153 = d->_g153;
  804edc:	e0bfff17 	ldw	r2,-4(fp)
  804ee0:	10c037c3 	ldbu	r3,223(r2)
  804ee4:	e0bfff17 	ldw	r2,-4(fp)
  804ee8:	10c04c05 	stb	r3,304(r2)
  d->_pg132 = d->_g132;
  804eec:	e0bfff17 	ldw	r2,-4(fp)
  804ef0:	10c03403 	ldbu	r3,208(r2)
  804ef4:	e0bfff17 	ldw	r2,-4(fp)
  804ef8:	10c04c45 	stb	r3,305(r2)
  d->_pg195 = d->_g195;
  804efc:	e0bfff17 	ldw	r2,-4(fp)
  804f00:	10c038c3 	ldbu	r3,227(r2)
  804f04:	e0bfff17 	ldw	r2,-4(fp)
  804f08:	10c04c85 	stb	r3,306(r2)
  d->_pg45_e2 = d->_g45_e2;
  804f0c:	e0bfff17 	ldw	r2,-4(fp)
  804f10:	10c047c3 	ldbu	r3,287(r2)
  804f14:	e0bfff17 	ldw	r2,-4(fp)
  804f18:	10c04cc5 	stb	r3,307(r2)
  d->_pg9 = d->_g9;
  804f1c:	e0bfff17 	ldw	r2,-4(fp)
  804f20:	10c01e03 	ldbu	r3,120(r2)
  804f24:	e0bfff17 	ldw	r2,-4(fp)
  804f28:	10c04d05 	stb	r3,308(r2)
  d->_pg10 = d->_g10;
  804f2c:	e0bfff17 	ldw	r2,-4(fp)
  804f30:	10c01e43 	ldbu	r3,121(r2)
  804f34:	e0bfff17 	ldw	r2,-4(fp)
  804f38:	10c04d45 	stb	r3,309(r2)
  d->_pg13 = d->_g13;
  804f3c:	e0bfff17 	ldw	r2,-4(fp)
  804f40:	10c01f03 	ldbu	r3,124(r2)
  804f44:	e0bfff17 	ldw	r2,-4(fp)
  804f48:	10c04d85 	stb	r3,310(r2)
  d->_pg48 = d->_g48;
  804f4c:	e0bfff17 	ldw	r2,-4(fp)
  804f50:	10c02543 	ldbu	r3,149(r2)
  804f54:	e0bfff17 	ldw	r2,-4(fp)
  804f58:	10c04dc5 	stb	r3,311(r2)
  d->_pg50 = d->_g50;
  804f5c:	e0bfff17 	ldw	r2,-4(fp)
  804f60:	10c025c3 	ldbu	r3,151(r2)
  804f64:	e0bfff17 	ldw	r2,-4(fp)
  804f68:	10c04e05 	stb	r3,312(r2)
  d->_pg49 = d->_g49;
  804f6c:	e0bfff17 	ldw	r2,-4(fp)
  804f70:	10c02583 	ldbu	r3,150(r2)
  804f74:	e0bfff17 	ldw	r2,-4(fp)
  804f78:	10c04e45 	stb	r3,313(r2)
  d->_pg135 = d->_g135;
  804f7c:	e0bfff17 	ldw	r2,-4(fp)
  804f80:	10c03443 	ldbu	r3,209(r2)
  804f84:	e0bfff17 	ldw	r2,-4(fp)
  804f88:	10c04e85 	stb	r3,314(r2)
  d->_pg77 = d->_g77;
  804f8c:	e0bfff17 	ldw	r2,-4(fp)
  804f90:	10c02a83 	ldbu	r3,170(r2)
  804f94:	e0bfff17 	ldw	r2,-4(fp)
  804f98:	10c04ec5 	stb	r3,315(r2)
  d->_pg55 = d->_g55;
  804f9c:	e0bfff17 	ldw	r2,-4(fp)
  804fa0:	10c02643 	ldbu	r3,153(r2)
  804fa4:	e0bfff17 	ldw	r2,-4(fp)
  804fa8:	10c04f05 	stb	r3,316(r2)
  d->_pg56 = d->_g56;
  804fac:	e0bfff17 	ldw	r2,-4(fp)
  804fb0:	10c02683 	ldbu	r3,154(r2)
  804fb4:	e0bfff17 	ldw	r2,-4(fp)
  804fb8:	10c04f45 	stb	r3,317(r2)
  d->_pg85 = d->_g85;
  804fbc:	e0bfff17 	ldw	r2,-4(fp)
  804fc0:	10c02b83 	ldbu	r3,174(r2)
  804fc4:	e0bfff17 	ldw	r2,-4(fp)
  804fc8:	10c04f85 	stb	r3,318(r2)
  d->_pg141 = d->_g141;
  804fcc:	e0bfff17 	ldw	r2,-4(fp)
  804fd0:	10c03583 	ldbu	r3,214(r2)
  804fd4:	e0bfff17 	ldw	r2,-4(fp)
  804fd8:	10c04fc5 	stb	r3,319(r2)
  d->_pg96 = d->_g96;
  804fdc:	e0bfff17 	ldw	r2,-4(fp)
  804fe0:	10c02dc3 	ldbu	r3,183(r2)
  804fe4:	e0bfff17 	ldw	r2,-4(fp)
  804fe8:	10c05005 	stb	r3,320(r2)
  d->_pg87 = d->_g87;
  804fec:	e0bfff17 	ldw	r2,-4(fp)
  804ff0:	10c02c03 	ldbu	r3,176(r2)
  804ff4:	e0bfff17 	ldw	r2,-4(fp)
  804ff8:	10c05045 	stb	r3,321(r2)
  d->_pg90 = d->_g90;
  804ffc:	e0bfff17 	ldw	r2,-4(fp)
  805000:	10c02cc3 	ldbu	r3,179(r2)
  805004:	e0bfff17 	ldw	r2,-4(fp)
  805008:	10c05085 	stb	r3,322(r2)
  d->_pg112 = d->_g112;
  80500c:	e0bfff17 	ldw	r2,-4(fp)
  805010:	10c03083 	ldbu	r3,194(r2)
  805014:	e0bfff17 	ldw	r2,-4(fp)
  805018:	10c050c5 	stb	r3,323(r2)
  d->_pg105 = d->_g105;
  80501c:	e0bfff17 	ldw	r2,-4(fp)
  805020:	10c02f43 	ldbu	r3,189(r2)
  805024:	e0bfff17 	ldw	r2,-4(fp)
  805028:	10c05105 	stb	r3,324(r2)
  d->_pg108 = d->_g108;
  80502c:	e0bfff17 	ldw	r2,-4(fp)
  805030:	10c02fc3 	ldbu	r3,191(r2)
  805034:	e0bfff17 	ldw	r2,-4(fp)
  805038:	10c05145 	stb	r3,325(r2)
  d->_pg144 = d->_g144;
  80503c:	e0bfff17 	ldw	r2,-4(fp)
  805040:	10c03603 	ldbu	r3,216(r2)
  805044:	e0bfff17 	ldw	r2,-4(fp)
  805048:	10c05185 	stb	r3,326(r2)
  d->_pg122 = d->_g122;
  80504c:	e0bfff17 	ldw	r2,-4(fp)
  805050:	10c03243 	ldbu	r3,201(r2)
  805054:	e0bfff17 	ldw	r2,-4(fp)
  805058:	10c051c5 	stb	r3,327(r2)
  d->_GO = 0;
  80505c:	e0bfff17 	ldw	r2,-4(fp)
  805060:	10003905 	stb	zero,228(r2)
}
  805064:	0001883a 	nop
  805068:	e037883a 	mov	sp,fp
  80506c:	dfc00117 	ldw	ra,4(sp)
  805070:	df000017 	ldw	fp,0(sp)
  805074:	dec00204 	addi	sp,sp,8
  805078:	f800283a 	ret

0080507c <__adddf3>:
  80507c:	02c00434 	movhi	r11,16
  805080:	5affffc4 	addi	r11,r11,-1
  805084:	2806d7fa 	srli	r3,r5,31
  805088:	2ad4703a 	and	r10,r5,r11
  80508c:	3ad2703a 	and	r9,r7,r11
  805090:	3804d53a 	srli	r2,r7,20
  805094:	3018d77a 	srli	r12,r6,29
  805098:	280ad53a 	srli	r5,r5,20
  80509c:	501490fa 	slli	r10,r10,3
  8050a0:	2010d77a 	srli	r8,r4,29
  8050a4:	481290fa 	slli	r9,r9,3
  8050a8:	380ed7fa 	srli	r7,r7,31
  8050ac:	defffb04 	addi	sp,sp,-20
  8050b0:	dc800215 	stw	r18,8(sp)
  8050b4:	dc400115 	stw	r17,4(sp)
  8050b8:	dc000015 	stw	r16,0(sp)
  8050bc:	dfc00415 	stw	ra,16(sp)
  8050c0:	dcc00315 	stw	r19,12(sp)
  8050c4:	1c803fcc 	andi	r18,r3,255
  8050c8:	2c01ffcc 	andi	r16,r5,2047
  8050cc:	5210b03a 	or	r8,r10,r8
  8050d0:	202290fa 	slli	r17,r4,3
  8050d4:	1081ffcc 	andi	r2,r2,2047
  8050d8:	4b12b03a 	or	r9,r9,r12
  8050dc:	300c90fa 	slli	r6,r6,3
  8050e0:	91c07526 	beq	r18,r7,8052b8 <__adddf3+0x23c>
  8050e4:	8087c83a 	sub	r3,r16,r2
  8050e8:	00c0ab0e 	bge	zero,r3,805398 <__adddf3+0x31c>
  8050ec:	10002a1e 	bne	r2,zero,805198 <__adddf3+0x11c>
  8050f0:	4984b03a 	or	r2,r9,r6
  8050f4:	1000961e 	bne	r2,zero,805350 <__adddf3+0x2d4>
  8050f8:	888001cc 	andi	r2,r17,7
  8050fc:	10000726 	beq	r2,zero,80511c <__adddf3+0xa0>
  805100:	888003cc 	andi	r2,r17,15
  805104:	00c00104 	movi	r3,4
  805108:	10c00426 	beq	r2,r3,80511c <__adddf3+0xa0>
  80510c:	88c7883a 	add	r3,r17,r3
  805110:	1c63803a 	cmpltu	r17,r3,r17
  805114:	4451883a 	add	r8,r8,r17
  805118:	1823883a 	mov	r17,r3
  80511c:	4080202c 	andhi	r2,r8,128
  805120:	10005926 	beq	r2,zero,805288 <__adddf3+0x20c>
  805124:	84000044 	addi	r16,r16,1
  805128:	0081ffc4 	movi	r2,2047
  80512c:	8080ba26 	beq	r16,r2,805418 <__adddf3+0x39c>
  805130:	00bfe034 	movhi	r2,65408
  805134:	10bfffc4 	addi	r2,r2,-1
  805138:	4090703a 	and	r8,r8,r2
  80513c:	4004977a 	slli	r2,r8,29
  805140:	4010927a 	slli	r8,r8,9
  805144:	8822d0fa 	srli	r17,r17,3
  805148:	8401ffcc 	andi	r16,r16,2047
  80514c:	4010d33a 	srli	r8,r8,12
  805150:	9007883a 	mov	r3,r18
  805154:	1444b03a 	or	r2,r2,r17
  805158:	8401ffcc 	andi	r16,r16,2047
  80515c:	8020953a 	slli	r16,r16,20
  805160:	18c03fcc 	andi	r3,r3,255
  805164:	01000434 	movhi	r4,16
  805168:	213fffc4 	addi	r4,r4,-1
  80516c:	180697fa 	slli	r3,r3,31
  805170:	4110703a 	and	r8,r8,r4
  805174:	4410b03a 	or	r8,r8,r16
  805178:	40c6b03a 	or	r3,r8,r3
  80517c:	dfc00417 	ldw	ra,16(sp)
  805180:	dcc00317 	ldw	r19,12(sp)
  805184:	dc800217 	ldw	r18,8(sp)
  805188:	dc400117 	ldw	r17,4(sp)
  80518c:	dc000017 	ldw	r16,0(sp)
  805190:	dec00504 	addi	sp,sp,20
  805194:	f800283a 	ret
  805198:	0081ffc4 	movi	r2,2047
  80519c:	80bfd626 	beq	r16,r2,8050f8 <__alt_mem_onchip_mem+0xff7fd0f8>
  8051a0:	4a402034 	orhi	r9,r9,128
  8051a4:	00800e04 	movi	r2,56
  8051a8:	10c09f16 	blt	r2,r3,805428 <__adddf3+0x3ac>
  8051ac:	008007c4 	movi	r2,31
  8051b0:	10c0c216 	blt	r2,r3,8054bc <__adddf3+0x440>
  8051b4:	00800804 	movi	r2,32
  8051b8:	10c5c83a 	sub	r2,r2,r3
  8051bc:	488a983a 	sll	r5,r9,r2
  8051c0:	30c8d83a 	srl	r4,r6,r3
  8051c4:	3084983a 	sll	r2,r6,r2
  8051c8:	48c6d83a 	srl	r3,r9,r3
  8051cc:	290cb03a 	or	r6,r5,r4
  8051d0:	1004c03a 	cmpne	r2,r2,zero
  8051d4:	308cb03a 	or	r6,r6,r2
  8051d8:	898dc83a 	sub	r6,r17,r6
  8051dc:	89a3803a 	cmpltu	r17,r17,r6
  8051e0:	40d1c83a 	sub	r8,r8,r3
  8051e4:	4451c83a 	sub	r8,r8,r17
  8051e8:	3023883a 	mov	r17,r6
  8051ec:	4080202c 	andhi	r2,r8,128
  8051f0:	10002326 	beq	r2,zero,805280 <__adddf3+0x204>
  8051f4:	04c02034 	movhi	r19,128
  8051f8:	9cffffc4 	addi	r19,r19,-1
  8051fc:	44e6703a 	and	r19,r8,r19
  805200:	98007626 	beq	r19,zero,8053dc <__adddf3+0x360>
  805204:	9809883a 	mov	r4,r19
  805208:	08064d00 	call	8064d0 <__clzsi2>
  80520c:	10fffe04 	addi	r3,r2,-8
  805210:	010007c4 	movi	r4,31
  805214:	20c07716 	blt	r4,r3,8053f4 <__adddf3+0x378>
  805218:	00800804 	movi	r2,32
  80521c:	10c5c83a 	sub	r2,r2,r3
  805220:	8884d83a 	srl	r2,r17,r2
  805224:	98d0983a 	sll	r8,r19,r3
  805228:	88e2983a 	sll	r17,r17,r3
  80522c:	1204b03a 	or	r2,r2,r8
  805230:	1c007416 	blt	r3,r16,805404 <__adddf3+0x388>
  805234:	1c21c83a 	sub	r16,r3,r16
  805238:	82000044 	addi	r8,r16,1
  80523c:	00c007c4 	movi	r3,31
  805240:	1a009116 	blt	r3,r8,805488 <__adddf3+0x40c>
  805244:	00c00804 	movi	r3,32
  805248:	1a07c83a 	sub	r3,r3,r8
  80524c:	8a08d83a 	srl	r4,r17,r8
  805250:	88e2983a 	sll	r17,r17,r3
  805254:	10c6983a 	sll	r3,r2,r3
  805258:	1210d83a 	srl	r8,r2,r8
  80525c:	8804c03a 	cmpne	r2,r17,zero
  805260:	1906b03a 	or	r3,r3,r4
  805264:	18a2b03a 	or	r17,r3,r2
  805268:	0021883a 	mov	r16,zero
  80526c:	003fa206 	br	8050f8 <__alt_mem_onchip_mem+0xff7fd0f8>
  805270:	1890b03a 	or	r8,r3,r2
  805274:	40017d26 	beq	r8,zero,80586c <__adddf3+0x7f0>
  805278:	1011883a 	mov	r8,r2
  80527c:	1823883a 	mov	r17,r3
  805280:	888001cc 	andi	r2,r17,7
  805284:	103f9e1e 	bne	r2,zero,805100 <__alt_mem_onchip_mem+0xff7fd100>
  805288:	4004977a 	slli	r2,r8,29
  80528c:	8822d0fa 	srli	r17,r17,3
  805290:	4010d0fa 	srli	r8,r8,3
  805294:	9007883a 	mov	r3,r18
  805298:	1444b03a 	or	r2,r2,r17
  80529c:	0101ffc4 	movi	r4,2047
  8052a0:	81002426 	beq	r16,r4,805334 <__adddf3+0x2b8>
  8052a4:	8120703a 	and	r16,r16,r4
  8052a8:	01000434 	movhi	r4,16
  8052ac:	213fffc4 	addi	r4,r4,-1
  8052b0:	4110703a 	and	r8,r8,r4
  8052b4:	003fa806 	br	805158 <__alt_mem_onchip_mem+0xff7fd158>
  8052b8:	8089c83a 	sub	r4,r16,r2
  8052bc:	01005e0e 	bge	zero,r4,805438 <__adddf3+0x3bc>
  8052c0:	10002b26 	beq	r2,zero,805370 <__adddf3+0x2f4>
  8052c4:	0081ffc4 	movi	r2,2047
  8052c8:	80bf8b26 	beq	r16,r2,8050f8 <__alt_mem_onchip_mem+0xff7fd0f8>
  8052cc:	4a402034 	orhi	r9,r9,128
  8052d0:	00800e04 	movi	r2,56
  8052d4:	1100a40e 	bge	r2,r4,805568 <__adddf3+0x4ec>
  8052d8:	498cb03a 	or	r6,r9,r6
  8052dc:	300ac03a 	cmpne	r5,r6,zero
  8052e0:	0013883a 	mov	r9,zero
  8052e4:	2c4b883a 	add	r5,r5,r17
  8052e8:	2c63803a 	cmpltu	r17,r5,r17
  8052ec:	4a11883a 	add	r8,r9,r8
  8052f0:	8a11883a 	add	r8,r17,r8
  8052f4:	2823883a 	mov	r17,r5
  8052f8:	4080202c 	andhi	r2,r8,128
  8052fc:	103fe026 	beq	r2,zero,805280 <__alt_mem_onchip_mem+0xff7fd280>
  805300:	84000044 	addi	r16,r16,1
  805304:	0081ffc4 	movi	r2,2047
  805308:	8080d226 	beq	r16,r2,805654 <__adddf3+0x5d8>
  80530c:	00bfe034 	movhi	r2,65408
  805310:	10bfffc4 	addi	r2,r2,-1
  805314:	4090703a 	and	r8,r8,r2
  805318:	880ad07a 	srli	r5,r17,1
  80531c:	400897fa 	slli	r4,r8,31
  805320:	88c0004c 	andi	r3,r17,1
  805324:	28e2b03a 	or	r17,r5,r3
  805328:	4010d07a 	srli	r8,r8,1
  80532c:	2462b03a 	or	r17,r4,r17
  805330:	003f7106 	br	8050f8 <__alt_mem_onchip_mem+0xff7fd0f8>
  805334:	4088b03a 	or	r4,r8,r2
  805338:	20014526 	beq	r4,zero,805850 <__adddf3+0x7d4>
  80533c:	01000434 	movhi	r4,16
  805340:	42000234 	orhi	r8,r8,8
  805344:	213fffc4 	addi	r4,r4,-1
  805348:	4110703a 	and	r8,r8,r4
  80534c:	003f8206 	br	805158 <__alt_mem_onchip_mem+0xff7fd158>
  805350:	18ffffc4 	addi	r3,r3,-1
  805354:	1800491e 	bne	r3,zero,80547c <__adddf3+0x400>
  805358:	898bc83a 	sub	r5,r17,r6
  80535c:	8963803a 	cmpltu	r17,r17,r5
  805360:	4251c83a 	sub	r8,r8,r9
  805364:	4451c83a 	sub	r8,r8,r17
  805368:	2823883a 	mov	r17,r5
  80536c:	003f9f06 	br	8051ec <__alt_mem_onchip_mem+0xff7fd1ec>
  805370:	4984b03a 	or	r2,r9,r6
  805374:	103f6026 	beq	r2,zero,8050f8 <__alt_mem_onchip_mem+0xff7fd0f8>
  805378:	213fffc4 	addi	r4,r4,-1
  80537c:	2000931e 	bne	r4,zero,8055cc <__adddf3+0x550>
  805380:	898d883a 	add	r6,r17,r6
  805384:	3463803a 	cmpltu	r17,r6,r17
  805388:	4251883a 	add	r8,r8,r9
  80538c:	8a11883a 	add	r8,r17,r8
  805390:	3023883a 	mov	r17,r6
  805394:	003fd806 	br	8052f8 <__alt_mem_onchip_mem+0xff7fd2f8>
  805398:	1800541e 	bne	r3,zero,8054ec <__adddf3+0x470>
  80539c:	80800044 	addi	r2,r16,1
  8053a0:	1081ffcc 	andi	r2,r2,2047
  8053a4:	00c00044 	movi	r3,1
  8053a8:	1880a00e 	bge	r3,r2,80562c <__adddf3+0x5b0>
  8053ac:	8989c83a 	sub	r4,r17,r6
  8053b0:	8905803a 	cmpltu	r2,r17,r4
  8053b4:	4267c83a 	sub	r19,r8,r9
  8053b8:	98a7c83a 	sub	r19,r19,r2
  8053bc:	9880202c 	andhi	r2,r19,128
  8053c0:	10006326 	beq	r2,zero,805550 <__adddf3+0x4d4>
  8053c4:	3463c83a 	sub	r17,r6,r17
  8053c8:	4a07c83a 	sub	r3,r9,r8
  8053cc:	344d803a 	cmpltu	r6,r6,r17
  8053d0:	19a7c83a 	sub	r19,r3,r6
  8053d4:	3825883a 	mov	r18,r7
  8053d8:	983f8a1e 	bne	r19,zero,805204 <__alt_mem_onchip_mem+0xff7fd204>
  8053dc:	8809883a 	mov	r4,r17
  8053e0:	08064d00 	call	8064d0 <__clzsi2>
  8053e4:	10800804 	addi	r2,r2,32
  8053e8:	10fffe04 	addi	r3,r2,-8
  8053ec:	010007c4 	movi	r4,31
  8053f0:	20ff890e 	bge	r4,r3,805218 <__alt_mem_onchip_mem+0xff7fd218>
  8053f4:	10bff604 	addi	r2,r2,-40
  8053f8:	8884983a 	sll	r2,r17,r2
  8053fc:	0023883a 	mov	r17,zero
  805400:	1c3f8c0e 	bge	r3,r16,805234 <__alt_mem_onchip_mem+0xff7fd234>
  805404:	023fe034 	movhi	r8,65408
  805408:	423fffc4 	addi	r8,r8,-1
  80540c:	80e1c83a 	sub	r16,r16,r3
  805410:	1210703a 	and	r8,r2,r8
  805414:	003f3806 	br	8050f8 <__alt_mem_onchip_mem+0xff7fd0f8>
  805418:	9007883a 	mov	r3,r18
  80541c:	0011883a 	mov	r8,zero
  805420:	0005883a 	mov	r2,zero
  805424:	003f4c06 	br	805158 <__alt_mem_onchip_mem+0xff7fd158>
  805428:	498cb03a 	or	r6,r9,r6
  80542c:	300cc03a 	cmpne	r6,r6,zero
  805430:	0007883a 	mov	r3,zero
  805434:	003f6806 	br	8051d8 <__alt_mem_onchip_mem+0xff7fd1d8>
  805438:	20009c1e 	bne	r4,zero,8056ac <__adddf3+0x630>
  80543c:	80800044 	addi	r2,r16,1
  805440:	1141ffcc 	andi	r5,r2,2047
  805444:	01000044 	movi	r4,1
  805448:	2140670e 	bge	r4,r5,8055e8 <__adddf3+0x56c>
  80544c:	0101ffc4 	movi	r4,2047
  805450:	11007f26 	beq	r2,r4,805650 <__adddf3+0x5d4>
  805454:	898d883a 	add	r6,r17,r6
  805458:	4247883a 	add	r3,r8,r9
  80545c:	3451803a 	cmpltu	r8,r6,r17
  805460:	40d1883a 	add	r8,r8,r3
  805464:	402297fa 	slli	r17,r8,31
  805468:	300cd07a 	srli	r6,r6,1
  80546c:	4010d07a 	srli	r8,r8,1
  805470:	1021883a 	mov	r16,r2
  805474:	89a2b03a 	or	r17,r17,r6
  805478:	003f1f06 	br	8050f8 <__alt_mem_onchip_mem+0xff7fd0f8>
  80547c:	0081ffc4 	movi	r2,2047
  805480:	80bf481e 	bne	r16,r2,8051a4 <__alt_mem_onchip_mem+0xff7fd1a4>
  805484:	003f1c06 	br	8050f8 <__alt_mem_onchip_mem+0xff7fd0f8>
  805488:	843ff844 	addi	r16,r16,-31
  80548c:	01000804 	movi	r4,32
  805490:	1406d83a 	srl	r3,r2,r16
  805494:	41005026 	beq	r8,r4,8055d8 <__adddf3+0x55c>
  805498:	01001004 	movi	r4,64
  80549c:	2211c83a 	sub	r8,r4,r8
  8054a0:	1204983a 	sll	r2,r2,r8
  8054a4:	88a2b03a 	or	r17,r17,r2
  8054a8:	8822c03a 	cmpne	r17,r17,zero
  8054ac:	1c62b03a 	or	r17,r3,r17
  8054b0:	0011883a 	mov	r8,zero
  8054b4:	0021883a 	mov	r16,zero
  8054b8:	003f7106 	br	805280 <__alt_mem_onchip_mem+0xff7fd280>
  8054bc:	193ff804 	addi	r4,r3,-32
  8054c0:	00800804 	movi	r2,32
  8054c4:	4908d83a 	srl	r4,r9,r4
  8054c8:	18804526 	beq	r3,r2,8055e0 <__adddf3+0x564>
  8054cc:	00801004 	movi	r2,64
  8054d0:	10c5c83a 	sub	r2,r2,r3
  8054d4:	4886983a 	sll	r3,r9,r2
  8054d8:	198cb03a 	or	r6,r3,r6
  8054dc:	300cc03a 	cmpne	r6,r6,zero
  8054e0:	218cb03a 	or	r6,r4,r6
  8054e4:	0007883a 	mov	r3,zero
  8054e8:	003f3b06 	br	8051d8 <__alt_mem_onchip_mem+0xff7fd1d8>
  8054ec:	80002a26 	beq	r16,zero,805598 <__adddf3+0x51c>
  8054f0:	0101ffc4 	movi	r4,2047
  8054f4:	11006826 	beq	r2,r4,805698 <__adddf3+0x61c>
  8054f8:	00c7c83a 	sub	r3,zero,r3
  8054fc:	42002034 	orhi	r8,r8,128
  805500:	01000e04 	movi	r4,56
  805504:	20c07c16 	blt	r4,r3,8056f8 <__adddf3+0x67c>
  805508:	010007c4 	movi	r4,31
  80550c:	20c0da16 	blt	r4,r3,805878 <__adddf3+0x7fc>
  805510:	01000804 	movi	r4,32
  805514:	20c9c83a 	sub	r4,r4,r3
  805518:	4114983a 	sll	r10,r8,r4
  80551c:	88cad83a 	srl	r5,r17,r3
  805520:	8908983a 	sll	r4,r17,r4
  805524:	40c6d83a 	srl	r3,r8,r3
  805528:	5162b03a 	or	r17,r10,r5
  80552c:	2008c03a 	cmpne	r4,r4,zero
  805530:	8922b03a 	or	r17,r17,r4
  805534:	3463c83a 	sub	r17,r6,r17
  805538:	48c7c83a 	sub	r3,r9,r3
  80553c:	344d803a 	cmpltu	r6,r6,r17
  805540:	1991c83a 	sub	r8,r3,r6
  805544:	1021883a 	mov	r16,r2
  805548:	3825883a 	mov	r18,r7
  80554c:	003f2706 	br	8051ec <__alt_mem_onchip_mem+0xff7fd1ec>
  805550:	24d0b03a 	or	r8,r4,r19
  805554:	40001b1e 	bne	r8,zero,8055c4 <__adddf3+0x548>
  805558:	0005883a 	mov	r2,zero
  80555c:	0007883a 	mov	r3,zero
  805560:	0021883a 	mov	r16,zero
  805564:	003f4d06 	br	80529c <__alt_mem_onchip_mem+0xff7fd29c>
  805568:	008007c4 	movi	r2,31
  80556c:	11003c16 	blt	r2,r4,805660 <__adddf3+0x5e4>
  805570:	00800804 	movi	r2,32
  805574:	1105c83a 	sub	r2,r2,r4
  805578:	488e983a 	sll	r7,r9,r2
  80557c:	310ad83a 	srl	r5,r6,r4
  805580:	3084983a 	sll	r2,r6,r2
  805584:	4912d83a 	srl	r9,r9,r4
  805588:	394ab03a 	or	r5,r7,r5
  80558c:	1004c03a 	cmpne	r2,r2,zero
  805590:	288ab03a 	or	r5,r5,r2
  805594:	003f5306 	br	8052e4 <__alt_mem_onchip_mem+0xff7fd2e4>
  805598:	4448b03a 	or	r4,r8,r17
  80559c:	20003e26 	beq	r4,zero,805698 <__adddf3+0x61c>
  8055a0:	00c6303a 	nor	r3,zero,r3
  8055a4:	18003a1e 	bne	r3,zero,805690 <__adddf3+0x614>
  8055a8:	3463c83a 	sub	r17,r6,r17
  8055ac:	4a07c83a 	sub	r3,r9,r8
  8055b0:	344d803a 	cmpltu	r6,r6,r17
  8055b4:	1991c83a 	sub	r8,r3,r6
  8055b8:	1021883a 	mov	r16,r2
  8055bc:	3825883a 	mov	r18,r7
  8055c0:	003f0a06 	br	8051ec <__alt_mem_onchip_mem+0xff7fd1ec>
  8055c4:	2023883a 	mov	r17,r4
  8055c8:	003f0d06 	br	805200 <__alt_mem_onchip_mem+0xff7fd200>
  8055cc:	0081ffc4 	movi	r2,2047
  8055d0:	80bf3f1e 	bne	r16,r2,8052d0 <__alt_mem_onchip_mem+0xff7fd2d0>
  8055d4:	003ec806 	br	8050f8 <__alt_mem_onchip_mem+0xff7fd0f8>
  8055d8:	0005883a 	mov	r2,zero
  8055dc:	003fb106 	br	8054a4 <__alt_mem_onchip_mem+0xff7fd4a4>
  8055e0:	0007883a 	mov	r3,zero
  8055e4:	003fbc06 	br	8054d8 <__alt_mem_onchip_mem+0xff7fd4d8>
  8055e8:	4444b03a 	or	r2,r8,r17
  8055ec:	8000871e 	bne	r16,zero,80580c <__adddf3+0x790>
  8055f0:	1000ba26 	beq	r2,zero,8058dc <__adddf3+0x860>
  8055f4:	4984b03a 	or	r2,r9,r6
  8055f8:	103ebf26 	beq	r2,zero,8050f8 <__alt_mem_onchip_mem+0xff7fd0f8>
  8055fc:	8985883a 	add	r2,r17,r6
  805600:	4247883a 	add	r3,r8,r9
  805604:	1451803a 	cmpltu	r8,r2,r17
  805608:	40d1883a 	add	r8,r8,r3
  80560c:	40c0202c 	andhi	r3,r8,128
  805610:	1023883a 	mov	r17,r2
  805614:	183f1a26 	beq	r3,zero,805280 <__alt_mem_onchip_mem+0xff7fd280>
  805618:	00bfe034 	movhi	r2,65408
  80561c:	10bfffc4 	addi	r2,r2,-1
  805620:	2021883a 	mov	r16,r4
  805624:	4090703a 	and	r8,r8,r2
  805628:	003eb306 	br	8050f8 <__alt_mem_onchip_mem+0xff7fd0f8>
  80562c:	4444b03a 	or	r2,r8,r17
  805630:	8000291e 	bne	r16,zero,8056d8 <__adddf3+0x65c>
  805634:	10004b1e 	bne	r2,zero,805764 <__adddf3+0x6e8>
  805638:	4990b03a 	or	r8,r9,r6
  80563c:	40008b26 	beq	r8,zero,80586c <__adddf3+0x7f0>
  805640:	4811883a 	mov	r8,r9
  805644:	3023883a 	mov	r17,r6
  805648:	3825883a 	mov	r18,r7
  80564c:	003eaa06 	br	8050f8 <__alt_mem_onchip_mem+0xff7fd0f8>
  805650:	1021883a 	mov	r16,r2
  805654:	0011883a 	mov	r8,zero
  805658:	0005883a 	mov	r2,zero
  80565c:	003f0f06 	br	80529c <__alt_mem_onchip_mem+0xff7fd29c>
  805660:	217ff804 	addi	r5,r4,-32
  805664:	00800804 	movi	r2,32
  805668:	494ad83a 	srl	r5,r9,r5
  80566c:	20807d26 	beq	r4,r2,805864 <__adddf3+0x7e8>
  805670:	00801004 	movi	r2,64
  805674:	1109c83a 	sub	r4,r2,r4
  805678:	4912983a 	sll	r9,r9,r4
  80567c:	498cb03a 	or	r6,r9,r6
  805680:	300cc03a 	cmpne	r6,r6,zero
  805684:	298ab03a 	or	r5,r5,r6
  805688:	0013883a 	mov	r9,zero
  80568c:	003f1506 	br	8052e4 <__alt_mem_onchip_mem+0xff7fd2e4>
  805690:	0101ffc4 	movi	r4,2047
  805694:	113f9a1e 	bne	r2,r4,805500 <__alt_mem_onchip_mem+0xff7fd500>
  805698:	4811883a 	mov	r8,r9
  80569c:	3023883a 	mov	r17,r6
  8056a0:	1021883a 	mov	r16,r2
  8056a4:	3825883a 	mov	r18,r7
  8056a8:	003e9306 	br	8050f8 <__alt_mem_onchip_mem+0xff7fd0f8>
  8056ac:	8000161e 	bne	r16,zero,805708 <__adddf3+0x68c>
  8056b0:	444ab03a 	or	r5,r8,r17
  8056b4:	28005126 	beq	r5,zero,8057fc <__adddf3+0x780>
  8056b8:	0108303a 	nor	r4,zero,r4
  8056bc:	20004d1e 	bne	r4,zero,8057f4 <__adddf3+0x778>
  8056c0:	89a3883a 	add	r17,r17,r6
  8056c4:	4253883a 	add	r9,r8,r9
  8056c8:	898d803a 	cmpltu	r6,r17,r6
  8056cc:	3251883a 	add	r8,r6,r9
  8056d0:	1021883a 	mov	r16,r2
  8056d4:	003f0806 	br	8052f8 <__alt_mem_onchip_mem+0xff7fd2f8>
  8056d8:	1000301e 	bne	r2,zero,80579c <__adddf3+0x720>
  8056dc:	4984b03a 	or	r2,r9,r6
  8056e0:	10007126 	beq	r2,zero,8058a8 <__adddf3+0x82c>
  8056e4:	4811883a 	mov	r8,r9
  8056e8:	3023883a 	mov	r17,r6
  8056ec:	3825883a 	mov	r18,r7
  8056f0:	0401ffc4 	movi	r16,2047
  8056f4:	003e8006 	br	8050f8 <__alt_mem_onchip_mem+0xff7fd0f8>
  8056f8:	4462b03a 	or	r17,r8,r17
  8056fc:	8822c03a 	cmpne	r17,r17,zero
  805700:	0007883a 	mov	r3,zero
  805704:	003f8b06 	br	805534 <__alt_mem_onchip_mem+0xff7fd534>
  805708:	0141ffc4 	movi	r5,2047
  80570c:	11403b26 	beq	r2,r5,8057fc <__adddf3+0x780>
  805710:	0109c83a 	sub	r4,zero,r4
  805714:	42002034 	orhi	r8,r8,128
  805718:	01400e04 	movi	r5,56
  80571c:	29006716 	blt	r5,r4,8058bc <__adddf3+0x840>
  805720:	014007c4 	movi	r5,31
  805724:	29007016 	blt	r5,r4,8058e8 <__adddf3+0x86c>
  805728:	01400804 	movi	r5,32
  80572c:	290bc83a 	sub	r5,r5,r4
  805730:	4154983a 	sll	r10,r8,r5
  805734:	890ed83a 	srl	r7,r17,r4
  805738:	894a983a 	sll	r5,r17,r5
  80573c:	4108d83a 	srl	r4,r8,r4
  805740:	51e2b03a 	or	r17,r10,r7
  805744:	280ac03a 	cmpne	r5,r5,zero
  805748:	8962b03a 	or	r17,r17,r5
  80574c:	89a3883a 	add	r17,r17,r6
  805750:	2253883a 	add	r9,r4,r9
  805754:	898d803a 	cmpltu	r6,r17,r6
  805758:	3251883a 	add	r8,r6,r9
  80575c:	1021883a 	mov	r16,r2
  805760:	003ee506 	br	8052f8 <__alt_mem_onchip_mem+0xff7fd2f8>
  805764:	4984b03a 	or	r2,r9,r6
  805768:	103e6326 	beq	r2,zero,8050f8 <__alt_mem_onchip_mem+0xff7fd0f8>
  80576c:	8987c83a 	sub	r3,r17,r6
  805770:	88c9803a 	cmpltu	r4,r17,r3
  805774:	4245c83a 	sub	r2,r8,r9
  805778:	1105c83a 	sub	r2,r2,r4
  80577c:	1100202c 	andhi	r4,r2,128
  805780:	203ebb26 	beq	r4,zero,805270 <__alt_mem_onchip_mem+0xff7fd270>
  805784:	3463c83a 	sub	r17,r6,r17
  805788:	4a07c83a 	sub	r3,r9,r8
  80578c:	344d803a 	cmpltu	r6,r6,r17
  805790:	1991c83a 	sub	r8,r3,r6
  805794:	3825883a 	mov	r18,r7
  805798:	003e5706 	br	8050f8 <__alt_mem_onchip_mem+0xff7fd0f8>
  80579c:	4984b03a 	or	r2,r9,r6
  8057a0:	10002e26 	beq	r2,zero,80585c <__adddf3+0x7e0>
  8057a4:	4004d0fa 	srli	r2,r8,3
  8057a8:	8822d0fa 	srli	r17,r17,3
  8057ac:	4010977a 	slli	r8,r8,29
  8057b0:	10c0022c 	andhi	r3,r2,8
  8057b4:	4462b03a 	or	r17,r8,r17
  8057b8:	18000826 	beq	r3,zero,8057dc <__adddf3+0x760>
  8057bc:	4808d0fa 	srli	r4,r9,3
  8057c0:	20c0022c 	andhi	r3,r4,8
  8057c4:	1800051e 	bne	r3,zero,8057dc <__adddf3+0x760>
  8057c8:	300cd0fa 	srli	r6,r6,3
  8057cc:	4806977a 	slli	r3,r9,29
  8057d0:	2005883a 	mov	r2,r4
  8057d4:	3825883a 	mov	r18,r7
  8057d8:	19a2b03a 	or	r17,r3,r6
  8057dc:	8810d77a 	srli	r8,r17,29
  8057e0:	100490fa 	slli	r2,r2,3
  8057e4:	882290fa 	slli	r17,r17,3
  8057e8:	0401ffc4 	movi	r16,2047
  8057ec:	4090b03a 	or	r8,r8,r2
  8057f0:	003e4106 	br	8050f8 <__alt_mem_onchip_mem+0xff7fd0f8>
  8057f4:	0141ffc4 	movi	r5,2047
  8057f8:	117fc71e 	bne	r2,r5,805718 <__alt_mem_onchip_mem+0xff7fd718>
  8057fc:	4811883a 	mov	r8,r9
  805800:	3023883a 	mov	r17,r6
  805804:	1021883a 	mov	r16,r2
  805808:	003e3b06 	br	8050f8 <__alt_mem_onchip_mem+0xff7fd0f8>
  80580c:	10002f26 	beq	r2,zero,8058cc <__adddf3+0x850>
  805810:	4984b03a 	or	r2,r9,r6
  805814:	10001126 	beq	r2,zero,80585c <__adddf3+0x7e0>
  805818:	4004d0fa 	srli	r2,r8,3
  80581c:	8822d0fa 	srli	r17,r17,3
  805820:	4010977a 	slli	r8,r8,29
  805824:	10c0022c 	andhi	r3,r2,8
  805828:	4462b03a 	or	r17,r8,r17
  80582c:	183feb26 	beq	r3,zero,8057dc <__alt_mem_onchip_mem+0xff7fd7dc>
  805830:	4808d0fa 	srli	r4,r9,3
  805834:	20c0022c 	andhi	r3,r4,8
  805838:	183fe81e 	bne	r3,zero,8057dc <__alt_mem_onchip_mem+0xff7fd7dc>
  80583c:	300cd0fa 	srli	r6,r6,3
  805840:	4806977a 	slli	r3,r9,29
  805844:	2005883a 	mov	r2,r4
  805848:	19a2b03a 	or	r17,r3,r6
  80584c:	003fe306 	br	8057dc <__alt_mem_onchip_mem+0xff7fd7dc>
  805850:	0011883a 	mov	r8,zero
  805854:	0005883a 	mov	r2,zero
  805858:	003e3f06 	br	805158 <__alt_mem_onchip_mem+0xff7fd158>
  80585c:	0401ffc4 	movi	r16,2047
  805860:	003e2506 	br	8050f8 <__alt_mem_onchip_mem+0xff7fd0f8>
  805864:	0013883a 	mov	r9,zero
  805868:	003f8406 	br	80567c <__alt_mem_onchip_mem+0xff7fd67c>
  80586c:	0005883a 	mov	r2,zero
  805870:	0007883a 	mov	r3,zero
  805874:	003e8906 	br	80529c <__alt_mem_onchip_mem+0xff7fd29c>
  805878:	197ff804 	addi	r5,r3,-32
  80587c:	01000804 	movi	r4,32
  805880:	414ad83a 	srl	r5,r8,r5
  805884:	19002426 	beq	r3,r4,805918 <__adddf3+0x89c>
  805888:	01001004 	movi	r4,64
  80588c:	20c7c83a 	sub	r3,r4,r3
  805890:	40c6983a 	sll	r3,r8,r3
  805894:	1c46b03a 	or	r3,r3,r17
  805898:	1806c03a 	cmpne	r3,r3,zero
  80589c:	28e2b03a 	or	r17,r5,r3
  8058a0:	0007883a 	mov	r3,zero
  8058a4:	003f2306 	br	805534 <__alt_mem_onchip_mem+0xff7fd534>
  8058a8:	0007883a 	mov	r3,zero
  8058ac:	5811883a 	mov	r8,r11
  8058b0:	00bfffc4 	movi	r2,-1
  8058b4:	0401ffc4 	movi	r16,2047
  8058b8:	003e7806 	br	80529c <__alt_mem_onchip_mem+0xff7fd29c>
  8058bc:	4462b03a 	or	r17,r8,r17
  8058c0:	8822c03a 	cmpne	r17,r17,zero
  8058c4:	0009883a 	mov	r4,zero
  8058c8:	003fa006 	br	80574c <__alt_mem_onchip_mem+0xff7fd74c>
  8058cc:	4811883a 	mov	r8,r9
  8058d0:	3023883a 	mov	r17,r6
  8058d4:	0401ffc4 	movi	r16,2047
  8058d8:	003e0706 	br	8050f8 <__alt_mem_onchip_mem+0xff7fd0f8>
  8058dc:	4811883a 	mov	r8,r9
  8058e0:	3023883a 	mov	r17,r6
  8058e4:	003e0406 	br	8050f8 <__alt_mem_onchip_mem+0xff7fd0f8>
  8058e8:	21fff804 	addi	r7,r4,-32
  8058ec:	01400804 	movi	r5,32
  8058f0:	41ced83a 	srl	r7,r8,r7
  8058f4:	21400a26 	beq	r4,r5,805920 <__adddf3+0x8a4>
  8058f8:	01401004 	movi	r5,64
  8058fc:	2909c83a 	sub	r4,r5,r4
  805900:	4108983a 	sll	r4,r8,r4
  805904:	2448b03a 	or	r4,r4,r17
  805908:	2008c03a 	cmpne	r4,r4,zero
  80590c:	3922b03a 	or	r17,r7,r4
  805910:	0009883a 	mov	r4,zero
  805914:	003f8d06 	br	80574c <__alt_mem_onchip_mem+0xff7fd74c>
  805918:	0007883a 	mov	r3,zero
  80591c:	003fdd06 	br	805894 <__alt_mem_onchip_mem+0xff7fd894>
  805920:	0009883a 	mov	r4,zero
  805924:	003ff706 	br	805904 <__alt_mem_onchip_mem+0xff7fd904>

00805928 <__gedf2>:
  805928:	2804d53a 	srli	r2,r5,20
  80592c:	3806d53a 	srli	r3,r7,20
  805930:	02000434 	movhi	r8,16
  805934:	423fffc4 	addi	r8,r8,-1
  805938:	1081ffcc 	andi	r2,r2,2047
  80593c:	0241ffc4 	movi	r9,2047
  805940:	2a14703a 	and	r10,r5,r8
  805944:	18c1ffcc 	andi	r3,r3,2047
  805948:	3a10703a 	and	r8,r7,r8
  80594c:	280ad7fa 	srli	r5,r5,31
  805950:	380ed7fa 	srli	r7,r7,31
  805954:	12401d26 	beq	r2,r9,8059cc <__gedf2+0xa4>
  805958:	0241ffc4 	movi	r9,2047
  80595c:	1a401226 	beq	r3,r9,8059a8 <__gedf2+0x80>
  805960:	1000081e 	bne	r2,zero,805984 <__gedf2+0x5c>
  805964:	2296b03a 	or	r11,r4,r10
  805968:	5813003a 	cmpeq	r9,r11,zero
  80596c:	1800091e 	bne	r3,zero,805994 <__gedf2+0x6c>
  805970:	3218b03a 	or	r12,r6,r8
  805974:	6000071e 	bne	r12,zero,805994 <__gedf2+0x6c>
  805978:	0005883a 	mov	r2,zero
  80597c:	5800101e 	bne	r11,zero,8059c0 <__gedf2+0x98>
  805980:	f800283a 	ret
  805984:	18000c1e 	bne	r3,zero,8059b8 <__gedf2+0x90>
  805988:	3212b03a 	or	r9,r6,r8
  80598c:	48000c26 	beq	r9,zero,8059c0 <__gedf2+0x98>
  805990:	0013883a 	mov	r9,zero
  805994:	39c03fcc 	andi	r7,r7,255
  805998:	48000826 	beq	r9,zero,8059bc <__gedf2+0x94>
  80599c:	38000926 	beq	r7,zero,8059c4 <__gedf2+0x9c>
  8059a0:	00800044 	movi	r2,1
  8059a4:	f800283a 	ret
  8059a8:	3212b03a 	or	r9,r6,r8
  8059ac:	483fec26 	beq	r9,zero,805960 <__alt_mem_onchip_mem+0xff7fd960>
  8059b0:	00bfff84 	movi	r2,-2
  8059b4:	f800283a 	ret
  8059b8:	39c03fcc 	andi	r7,r7,255
  8059bc:	29c00626 	beq	r5,r7,8059d8 <__gedf2+0xb0>
  8059c0:	283ff726 	beq	r5,zero,8059a0 <__alt_mem_onchip_mem+0xff7fd9a0>
  8059c4:	00bfffc4 	movi	r2,-1
  8059c8:	f800283a 	ret
  8059cc:	2292b03a 	or	r9,r4,r10
  8059d0:	483fe126 	beq	r9,zero,805958 <__alt_mem_onchip_mem+0xff7fd958>
  8059d4:	003ff606 	br	8059b0 <__alt_mem_onchip_mem+0xff7fd9b0>
  8059d8:	18bff916 	blt	r3,r2,8059c0 <__alt_mem_onchip_mem+0xff7fd9c0>
  8059dc:	10c00316 	blt	r2,r3,8059ec <__gedf2+0xc4>
  8059e0:	42bff736 	bltu	r8,r10,8059c0 <__alt_mem_onchip_mem+0xff7fd9c0>
  8059e4:	52000326 	beq	r10,r8,8059f4 <__gedf2+0xcc>
  8059e8:	5200042e 	bgeu	r10,r8,8059fc <__gedf2+0xd4>
  8059ec:	283fec1e 	bne	r5,zero,8059a0 <__alt_mem_onchip_mem+0xff7fd9a0>
  8059f0:	003ff406 	br	8059c4 <__alt_mem_onchip_mem+0xff7fd9c4>
  8059f4:	313ff236 	bltu	r6,r4,8059c0 <__alt_mem_onchip_mem+0xff7fd9c0>
  8059f8:	21bffc36 	bltu	r4,r6,8059ec <__alt_mem_onchip_mem+0xff7fd9ec>
  8059fc:	0005883a 	mov	r2,zero
  805a00:	f800283a 	ret

00805a04 <__ledf2>:
  805a04:	2804d53a 	srli	r2,r5,20
  805a08:	3810d53a 	srli	r8,r7,20
  805a0c:	00c00434 	movhi	r3,16
  805a10:	18ffffc4 	addi	r3,r3,-1
  805a14:	1081ffcc 	andi	r2,r2,2047
  805a18:	0241ffc4 	movi	r9,2047
  805a1c:	28d4703a 	and	r10,r5,r3
  805a20:	4201ffcc 	andi	r8,r8,2047
  805a24:	38c6703a 	and	r3,r7,r3
  805a28:	280ad7fa 	srli	r5,r5,31
  805a2c:	380ed7fa 	srli	r7,r7,31
  805a30:	12401f26 	beq	r2,r9,805ab0 <__ledf2+0xac>
  805a34:	0241ffc4 	movi	r9,2047
  805a38:	42401426 	beq	r8,r9,805a8c <__ledf2+0x88>
  805a3c:	1000091e 	bne	r2,zero,805a64 <__ledf2+0x60>
  805a40:	2296b03a 	or	r11,r4,r10
  805a44:	5813003a 	cmpeq	r9,r11,zero
  805a48:	29403fcc 	andi	r5,r5,255
  805a4c:	40000a1e 	bne	r8,zero,805a78 <__ledf2+0x74>
  805a50:	30d8b03a 	or	r12,r6,r3
  805a54:	6000081e 	bne	r12,zero,805a78 <__ledf2+0x74>
  805a58:	0005883a 	mov	r2,zero
  805a5c:	5800111e 	bne	r11,zero,805aa4 <__ledf2+0xa0>
  805a60:	f800283a 	ret
  805a64:	29403fcc 	andi	r5,r5,255
  805a68:	40000c1e 	bne	r8,zero,805a9c <__ledf2+0x98>
  805a6c:	30d2b03a 	or	r9,r6,r3
  805a70:	48000c26 	beq	r9,zero,805aa4 <__ledf2+0xa0>
  805a74:	0013883a 	mov	r9,zero
  805a78:	39c03fcc 	andi	r7,r7,255
  805a7c:	48000826 	beq	r9,zero,805aa0 <__ledf2+0x9c>
  805a80:	38001126 	beq	r7,zero,805ac8 <__ledf2+0xc4>
  805a84:	00800044 	movi	r2,1
  805a88:	f800283a 	ret
  805a8c:	30d2b03a 	or	r9,r6,r3
  805a90:	483fea26 	beq	r9,zero,805a3c <__alt_mem_onchip_mem+0xff7fda3c>
  805a94:	00800084 	movi	r2,2
  805a98:	f800283a 	ret
  805a9c:	39c03fcc 	andi	r7,r7,255
  805aa0:	39400726 	beq	r7,r5,805ac0 <__ledf2+0xbc>
  805aa4:	2800081e 	bne	r5,zero,805ac8 <__ledf2+0xc4>
  805aa8:	00800044 	movi	r2,1
  805aac:	f800283a 	ret
  805ab0:	2292b03a 	or	r9,r4,r10
  805ab4:	483fdf26 	beq	r9,zero,805a34 <__alt_mem_onchip_mem+0xff7fda34>
  805ab8:	00800084 	movi	r2,2
  805abc:	f800283a 	ret
  805ac0:	4080030e 	bge	r8,r2,805ad0 <__ledf2+0xcc>
  805ac4:	383fef26 	beq	r7,zero,805a84 <__alt_mem_onchip_mem+0xff7fda84>
  805ac8:	00bfffc4 	movi	r2,-1
  805acc:	f800283a 	ret
  805ad0:	123feb16 	blt	r2,r8,805a80 <__alt_mem_onchip_mem+0xff7fda80>
  805ad4:	1abff336 	bltu	r3,r10,805aa4 <__alt_mem_onchip_mem+0xff7fdaa4>
  805ad8:	50c00326 	beq	r10,r3,805ae8 <__ledf2+0xe4>
  805adc:	50c0042e 	bgeu	r10,r3,805af0 <__ledf2+0xec>
  805ae0:	283fe81e 	bne	r5,zero,805a84 <__alt_mem_onchip_mem+0xff7fda84>
  805ae4:	003ff806 	br	805ac8 <__alt_mem_onchip_mem+0xff7fdac8>
  805ae8:	313fee36 	bltu	r6,r4,805aa4 <__alt_mem_onchip_mem+0xff7fdaa4>
  805aec:	21bffc36 	bltu	r4,r6,805ae0 <__alt_mem_onchip_mem+0xff7fdae0>
  805af0:	0005883a 	mov	r2,zero
  805af4:	f800283a 	ret

00805af8 <__subdf3>:
  805af8:	02000434 	movhi	r8,16
  805afc:	423fffc4 	addi	r8,r8,-1
  805b00:	defffb04 	addi	sp,sp,-20
  805b04:	2a14703a 	and	r10,r5,r8
  805b08:	3812d53a 	srli	r9,r7,20
  805b0c:	3a10703a 	and	r8,r7,r8
  805b10:	2006d77a 	srli	r3,r4,29
  805b14:	3004d77a 	srli	r2,r6,29
  805b18:	dc000015 	stw	r16,0(sp)
  805b1c:	501490fa 	slli	r10,r10,3
  805b20:	2820d53a 	srli	r16,r5,20
  805b24:	401090fa 	slli	r8,r8,3
  805b28:	dc800215 	stw	r18,8(sp)
  805b2c:	dc400115 	stw	r17,4(sp)
  805b30:	dfc00415 	stw	ra,16(sp)
  805b34:	202290fa 	slli	r17,r4,3
  805b38:	dcc00315 	stw	r19,12(sp)
  805b3c:	4a41ffcc 	andi	r9,r9,2047
  805b40:	0101ffc4 	movi	r4,2047
  805b44:	2824d7fa 	srli	r18,r5,31
  805b48:	8401ffcc 	andi	r16,r16,2047
  805b4c:	50c6b03a 	or	r3,r10,r3
  805b50:	380ed7fa 	srli	r7,r7,31
  805b54:	408ab03a 	or	r5,r8,r2
  805b58:	300c90fa 	slli	r6,r6,3
  805b5c:	49009626 	beq	r9,r4,805db8 <__subdf3+0x2c0>
  805b60:	39c0005c 	xori	r7,r7,1
  805b64:	8245c83a 	sub	r2,r16,r9
  805b68:	3c807426 	beq	r7,r18,805d3c <__subdf3+0x244>
  805b6c:	0080af0e 	bge	zero,r2,805e2c <__subdf3+0x334>
  805b70:	48002a1e 	bne	r9,zero,805c1c <__subdf3+0x124>
  805b74:	2988b03a 	or	r4,r5,r6
  805b78:	20009a1e 	bne	r4,zero,805de4 <__subdf3+0x2ec>
  805b7c:	888001cc 	andi	r2,r17,7
  805b80:	10000726 	beq	r2,zero,805ba0 <__subdf3+0xa8>
  805b84:	888003cc 	andi	r2,r17,15
  805b88:	01000104 	movi	r4,4
  805b8c:	11000426 	beq	r2,r4,805ba0 <__subdf3+0xa8>
  805b90:	890b883a 	add	r5,r17,r4
  805b94:	2c63803a 	cmpltu	r17,r5,r17
  805b98:	1c47883a 	add	r3,r3,r17
  805b9c:	2823883a 	mov	r17,r5
  805ba0:	1880202c 	andhi	r2,r3,128
  805ba4:	10005926 	beq	r2,zero,805d0c <__subdf3+0x214>
  805ba8:	84000044 	addi	r16,r16,1
  805bac:	0081ffc4 	movi	r2,2047
  805bb0:	8080be26 	beq	r16,r2,805eac <__subdf3+0x3b4>
  805bb4:	017fe034 	movhi	r5,65408
  805bb8:	297fffc4 	addi	r5,r5,-1
  805bbc:	1946703a 	and	r3,r3,r5
  805bc0:	1804977a 	slli	r2,r3,29
  805bc4:	1806927a 	slli	r3,r3,9
  805bc8:	8822d0fa 	srli	r17,r17,3
  805bcc:	8401ffcc 	andi	r16,r16,2047
  805bd0:	180ad33a 	srli	r5,r3,12
  805bd4:	9100004c 	andi	r4,r18,1
  805bd8:	1444b03a 	or	r2,r2,r17
  805bdc:	80c1ffcc 	andi	r3,r16,2047
  805be0:	1820953a 	slli	r16,r3,20
  805be4:	20c03fcc 	andi	r3,r4,255
  805be8:	180897fa 	slli	r4,r3,31
  805bec:	00c00434 	movhi	r3,16
  805bf0:	18ffffc4 	addi	r3,r3,-1
  805bf4:	28c6703a 	and	r3,r5,r3
  805bf8:	1c06b03a 	or	r3,r3,r16
  805bfc:	1906b03a 	or	r3,r3,r4
  805c00:	dfc00417 	ldw	ra,16(sp)
  805c04:	dcc00317 	ldw	r19,12(sp)
  805c08:	dc800217 	ldw	r18,8(sp)
  805c0c:	dc400117 	ldw	r17,4(sp)
  805c10:	dc000017 	ldw	r16,0(sp)
  805c14:	dec00504 	addi	sp,sp,20
  805c18:	f800283a 	ret
  805c1c:	0101ffc4 	movi	r4,2047
  805c20:	813fd626 	beq	r16,r4,805b7c <__alt_mem_onchip_mem+0xff7fdb7c>
  805c24:	29402034 	orhi	r5,r5,128
  805c28:	01000e04 	movi	r4,56
  805c2c:	2080a316 	blt	r4,r2,805ebc <__subdf3+0x3c4>
  805c30:	010007c4 	movi	r4,31
  805c34:	2080c616 	blt	r4,r2,805f50 <__subdf3+0x458>
  805c38:	01000804 	movi	r4,32
  805c3c:	2089c83a 	sub	r4,r4,r2
  805c40:	2910983a 	sll	r8,r5,r4
  805c44:	308ed83a 	srl	r7,r6,r2
  805c48:	3108983a 	sll	r4,r6,r4
  805c4c:	2884d83a 	srl	r2,r5,r2
  805c50:	41ccb03a 	or	r6,r8,r7
  805c54:	2008c03a 	cmpne	r4,r4,zero
  805c58:	310cb03a 	or	r6,r6,r4
  805c5c:	898dc83a 	sub	r6,r17,r6
  805c60:	89a3803a 	cmpltu	r17,r17,r6
  805c64:	1887c83a 	sub	r3,r3,r2
  805c68:	1c47c83a 	sub	r3,r3,r17
  805c6c:	3023883a 	mov	r17,r6
  805c70:	1880202c 	andhi	r2,r3,128
  805c74:	10002326 	beq	r2,zero,805d04 <__subdf3+0x20c>
  805c78:	04c02034 	movhi	r19,128
  805c7c:	9cffffc4 	addi	r19,r19,-1
  805c80:	1ce6703a 	and	r19,r3,r19
  805c84:	98007a26 	beq	r19,zero,805e70 <__subdf3+0x378>
  805c88:	9809883a 	mov	r4,r19
  805c8c:	08064d00 	call	8064d0 <__clzsi2>
  805c90:	113ffe04 	addi	r4,r2,-8
  805c94:	00c007c4 	movi	r3,31
  805c98:	19007b16 	blt	r3,r4,805e88 <__subdf3+0x390>
  805c9c:	00800804 	movi	r2,32
  805ca0:	1105c83a 	sub	r2,r2,r4
  805ca4:	8884d83a 	srl	r2,r17,r2
  805ca8:	9906983a 	sll	r3,r19,r4
  805cac:	8922983a 	sll	r17,r17,r4
  805cb0:	10c4b03a 	or	r2,r2,r3
  805cb4:	24007816 	blt	r4,r16,805e98 <__subdf3+0x3a0>
  805cb8:	2421c83a 	sub	r16,r4,r16
  805cbc:	80c00044 	addi	r3,r16,1
  805cc0:	010007c4 	movi	r4,31
  805cc4:	20c09516 	blt	r4,r3,805f1c <__subdf3+0x424>
  805cc8:	01400804 	movi	r5,32
  805ccc:	28cbc83a 	sub	r5,r5,r3
  805cd0:	88c8d83a 	srl	r4,r17,r3
  805cd4:	8962983a 	sll	r17,r17,r5
  805cd8:	114a983a 	sll	r5,r2,r5
  805cdc:	10c6d83a 	srl	r3,r2,r3
  805ce0:	8804c03a 	cmpne	r2,r17,zero
  805ce4:	290ab03a 	or	r5,r5,r4
  805ce8:	28a2b03a 	or	r17,r5,r2
  805cec:	0021883a 	mov	r16,zero
  805cf0:	003fa206 	br	805b7c <__alt_mem_onchip_mem+0xff7fdb7c>
  805cf4:	2090b03a 	or	r8,r4,r2
  805cf8:	40018e26 	beq	r8,zero,806334 <__subdf3+0x83c>
  805cfc:	1007883a 	mov	r3,r2
  805d00:	2023883a 	mov	r17,r4
  805d04:	888001cc 	andi	r2,r17,7
  805d08:	103f9e1e 	bne	r2,zero,805b84 <__alt_mem_onchip_mem+0xff7fdb84>
  805d0c:	1804977a 	slli	r2,r3,29
  805d10:	8822d0fa 	srli	r17,r17,3
  805d14:	1810d0fa 	srli	r8,r3,3
  805d18:	9100004c 	andi	r4,r18,1
  805d1c:	1444b03a 	or	r2,r2,r17
  805d20:	00c1ffc4 	movi	r3,2047
  805d24:	80c02826 	beq	r16,r3,805dc8 <__subdf3+0x2d0>
  805d28:	01400434 	movhi	r5,16
  805d2c:	297fffc4 	addi	r5,r5,-1
  805d30:	80e0703a 	and	r16,r16,r3
  805d34:	414a703a 	and	r5,r8,r5
  805d38:	003fa806 	br	805bdc <__alt_mem_onchip_mem+0xff7fdbdc>
  805d3c:	0080630e 	bge	zero,r2,805ecc <__subdf3+0x3d4>
  805d40:	48003026 	beq	r9,zero,805e04 <__subdf3+0x30c>
  805d44:	0101ffc4 	movi	r4,2047
  805d48:	813f8c26 	beq	r16,r4,805b7c <__alt_mem_onchip_mem+0xff7fdb7c>
  805d4c:	29402034 	orhi	r5,r5,128
  805d50:	01000e04 	movi	r4,56
  805d54:	2080a90e 	bge	r4,r2,805ffc <__subdf3+0x504>
  805d58:	298cb03a 	or	r6,r5,r6
  805d5c:	3012c03a 	cmpne	r9,r6,zero
  805d60:	0005883a 	mov	r2,zero
  805d64:	4c53883a 	add	r9,r9,r17
  805d68:	4c63803a 	cmpltu	r17,r9,r17
  805d6c:	10c7883a 	add	r3,r2,r3
  805d70:	88c7883a 	add	r3,r17,r3
  805d74:	4823883a 	mov	r17,r9
  805d78:	1880202c 	andhi	r2,r3,128
  805d7c:	1000d026 	beq	r2,zero,8060c0 <__subdf3+0x5c8>
  805d80:	84000044 	addi	r16,r16,1
  805d84:	0081ffc4 	movi	r2,2047
  805d88:	8080fe26 	beq	r16,r2,806184 <__subdf3+0x68c>
  805d8c:	00bfe034 	movhi	r2,65408
  805d90:	10bfffc4 	addi	r2,r2,-1
  805d94:	1886703a 	and	r3,r3,r2
  805d98:	880ad07a 	srli	r5,r17,1
  805d9c:	180497fa 	slli	r2,r3,31
  805da0:	8900004c 	andi	r4,r17,1
  805da4:	2922b03a 	or	r17,r5,r4
  805da8:	1806d07a 	srli	r3,r3,1
  805dac:	1462b03a 	or	r17,r2,r17
  805db0:	3825883a 	mov	r18,r7
  805db4:	003f7106 	br	805b7c <__alt_mem_onchip_mem+0xff7fdb7c>
  805db8:	2984b03a 	or	r2,r5,r6
  805dbc:	103f6826 	beq	r2,zero,805b60 <__alt_mem_onchip_mem+0xff7fdb60>
  805dc0:	39c03fcc 	andi	r7,r7,255
  805dc4:	003f6706 	br	805b64 <__alt_mem_onchip_mem+0xff7fdb64>
  805dc8:	4086b03a 	or	r3,r8,r2
  805dcc:	18015226 	beq	r3,zero,806318 <__subdf3+0x820>
  805dd0:	00c00434 	movhi	r3,16
  805dd4:	41400234 	orhi	r5,r8,8
  805dd8:	18ffffc4 	addi	r3,r3,-1
  805ddc:	28ca703a 	and	r5,r5,r3
  805de0:	003f7e06 	br	805bdc <__alt_mem_onchip_mem+0xff7fdbdc>
  805de4:	10bfffc4 	addi	r2,r2,-1
  805de8:	1000491e 	bne	r2,zero,805f10 <__subdf3+0x418>
  805dec:	898fc83a 	sub	r7,r17,r6
  805df0:	89e3803a 	cmpltu	r17,r17,r7
  805df4:	1947c83a 	sub	r3,r3,r5
  805df8:	1c47c83a 	sub	r3,r3,r17
  805dfc:	3823883a 	mov	r17,r7
  805e00:	003f9b06 	br	805c70 <__alt_mem_onchip_mem+0xff7fdc70>
  805e04:	2988b03a 	or	r4,r5,r6
  805e08:	203f5c26 	beq	r4,zero,805b7c <__alt_mem_onchip_mem+0xff7fdb7c>
  805e0c:	10bfffc4 	addi	r2,r2,-1
  805e10:	1000931e 	bne	r2,zero,806060 <__subdf3+0x568>
  805e14:	898d883a 	add	r6,r17,r6
  805e18:	3463803a 	cmpltu	r17,r6,r17
  805e1c:	1947883a 	add	r3,r3,r5
  805e20:	88c7883a 	add	r3,r17,r3
  805e24:	3023883a 	mov	r17,r6
  805e28:	003fd306 	br	805d78 <__alt_mem_onchip_mem+0xff7fdd78>
  805e2c:	1000541e 	bne	r2,zero,805f80 <__subdf3+0x488>
  805e30:	80800044 	addi	r2,r16,1
  805e34:	1081ffcc 	andi	r2,r2,2047
  805e38:	01000044 	movi	r4,1
  805e3c:	2080a20e 	bge	r4,r2,8060c8 <__subdf3+0x5d0>
  805e40:	8989c83a 	sub	r4,r17,r6
  805e44:	8905803a 	cmpltu	r2,r17,r4
  805e48:	1967c83a 	sub	r19,r3,r5
  805e4c:	98a7c83a 	sub	r19,r19,r2
  805e50:	9880202c 	andhi	r2,r19,128
  805e54:	10006326 	beq	r2,zero,805fe4 <__subdf3+0x4ec>
  805e58:	3463c83a 	sub	r17,r6,r17
  805e5c:	28c7c83a 	sub	r3,r5,r3
  805e60:	344d803a 	cmpltu	r6,r6,r17
  805e64:	19a7c83a 	sub	r19,r3,r6
  805e68:	3825883a 	mov	r18,r7
  805e6c:	983f861e 	bne	r19,zero,805c88 <__alt_mem_onchip_mem+0xff7fdc88>
  805e70:	8809883a 	mov	r4,r17
  805e74:	08064d00 	call	8064d0 <__clzsi2>
  805e78:	10800804 	addi	r2,r2,32
  805e7c:	113ffe04 	addi	r4,r2,-8
  805e80:	00c007c4 	movi	r3,31
  805e84:	193f850e 	bge	r3,r4,805c9c <__alt_mem_onchip_mem+0xff7fdc9c>
  805e88:	10bff604 	addi	r2,r2,-40
  805e8c:	8884983a 	sll	r2,r17,r2
  805e90:	0023883a 	mov	r17,zero
  805e94:	243f880e 	bge	r4,r16,805cb8 <__alt_mem_onchip_mem+0xff7fdcb8>
  805e98:	00ffe034 	movhi	r3,65408
  805e9c:	18ffffc4 	addi	r3,r3,-1
  805ea0:	8121c83a 	sub	r16,r16,r4
  805ea4:	10c6703a 	and	r3,r2,r3
  805ea8:	003f3406 	br	805b7c <__alt_mem_onchip_mem+0xff7fdb7c>
  805eac:	9100004c 	andi	r4,r18,1
  805eb0:	000b883a 	mov	r5,zero
  805eb4:	0005883a 	mov	r2,zero
  805eb8:	003f4806 	br	805bdc <__alt_mem_onchip_mem+0xff7fdbdc>
  805ebc:	298cb03a 	or	r6,r5,r6
  805ec0:	300cc03a 	cmpne	r6,r6,zero
  805ec4:	0005883a 	mov	r2,zero
  805ec8:	003f6406 	br	805c5c <__alt_mem_onchip_mem+0xff7fdc5c>
  805ecc:	10009a1e 	bne	r2,zero,806138 <__subdf3+0x640>
  805ed0:	82400044 	addi	r9,r16,1
  805ed4:	4881ffcc 	andi	r2,r9,2047
  805ed8:	02800044 	movi	r10,1
  805edc:	5080670e 	bge	r10,r2,80607c <__subdf3+0x584>
  805ee0:	0081ffc4 	movi	r2,2047
  805ee4:	4880af26 	beq	r9,r2,8061a4 <__subdf3+0x6ac>
  805ee8:	898d883a 	add	r6,r17,r6
  805eec:	1945883a 	add	r2,r3,r5
  805ef0:	3447803a 	cmpltu	r3,r6,r17
  805ef4:	1887883a 	add	r3,r3,r2
  805ef8:	182297fa 	slli	r17,r3,31
  805efc:	300cd07a 	srli	r6,r6,1
  805f00:	1806d07a 	srli	r3,r3,1
  805f04:	4821883a 	mov	r16,r9
  805f08:	89a2b03a 	or	r17,r17,r6
  805f0c:	003f1b06 	br	805b7c <__alt_mem_onchip_mem+0xff7fdb7c>
  805f10:	0101ffc4 	movi	r4,2047
  805f14:	813f441e 	bne	r16,r4,805c28 <__alt_mem_onchip_mem+0xff7fdc28>
  805f18:	003f1806 	br	805b7c <__alt_mem_onchip_mem+0xff7fdb7c>
  805f1c:	843ff844 	addi	r16,r16,-31
  805f20:	01400804 	movi	r5,32
  805f24:	1408d83a 	srl	r4,r2,r16
  805f28:	19405026 	beq	r3,r5,80606c <__subdf3+0x574>
  805f2c:	01401004 	movi	r5,64
  805f30:	28c7c83a 	sub	r3,r5,r3
  805f34:	10c4983a 	sll	r2,r2,r3
  805f38:	88a2b03a 	or	r17,r17,r2
  805f3c:	8822c03a 	cmpne	r17,r17,zero
  805f40:	2462b03a 	or	r17,r4,r17
  805f44:	0007883a 	mov	r3,zero
  805f48:	0021883a 	mov	r16,zero
  805f4c:	003f6d06 	br	805d04 <__alt_mem_onchip_mem+0xff7fdd04>
  805f50:	11fff804 	addi	r7,r2,-32
  805f54:	01000804 	movi	r4,32
  805f58:	29ced83a 	srl	r7,r5,r7
  805f5c:	11004526 	beq	r2,r4,806074 <__subdf3+0x57c>
  805f60:	01001004 	movi	r4,64
  805f64:	2089c83a 	sub	r4,r4,r2
  805f68:	2904983a 	sll	r2,r5,r4
  805f6c:	118cb03a 	or	r6,r2,r6
  805f70:	300cc03a 	cmpne	r6,r6,zero
  805f74:	398cb03a 	or	r6,r7,r6
  805f78:	0005883a 	mov	r2,zero
  805f7c:	003f3706 	br	805c5c <__alt_mem_onchip_mem+0xff7fdc5c>
  805f80:	80002a26 	beq	r16,zero,80602c <__subdf3+0x534>
  805f84:	0101ffc4 	movi	r4,2047
  805f88:	49006626 	beq	r9,r4,806124 <__subdf3+0x62c>
  805f8c:	0085c83a 	sub	r2,zero,r2
  805f90:	18c02034 	orhi	r3,r3,128
  805f94:	01000e04 	movi	r4,56
  805f98:	20807e16 	blt	r4,r2,806194 <__subdf3+0x69c>
  805f9c:	010007c4 	movi	r4,31
  805fa0:	2080e716 	blt	r4,r2,806340 <__subdf3+0x848>
  805fa4:	01000804 	movi	r4,32
  805fa8:	2089c83a 	sub	r4,r4,r2
  805fac:	1914983a 	sll	r10,r3,r4
  805fb0:	8890d83a 	srl	r8,r17,r2
  805fb4:	8908983a 	sll	r4,r17,r4
  805fb8:	1884d83a 	srl	r2,r3,r2
  805fbc:	5222b03a 	or	r17,r10,r8
  805fc0:	2006c03a 	cmpne	r3,r4,zero
  805fc4:	88e2b03a 	or	r17,r17,r3
  805fc8:	3463c83a 	sub	r17,r6,r17
  805fcc:	2885c83a 	sub	r2,r5,r2
  805fd0:	344d803a 	cmpltu	r6,r6,r17
  805fd4:	1187c83a 	sub	r3,r2,r6
  805fd8:	4821883a 	mov	r16,r9
  805fdc:	3825883a 	mov	r18,r7
  805fe0:	003f2306 	br	805c70 <__alt_mem_onchip_mem+0xff7fdc70>
  805fe4:	24d0b03a 	or	r8,r4,r19
  805fe8:	40001b1e 	bne	r8,zero,806058 <__subdf3+0x560>
  805fec:	0005883a 	mov	r2,zero
  805ff0:	0009883a 	mov	r4,zero
  805ff4:	0021883a 	mov	r16,zero
  805ff8:	003f4906 	br	805d20 <__alt_mem_onchip_mem+0xff7fdd20>
  805ffc:	010007c4 	movi	r4,31
  806000:	20803a16 	blt	r4,r2,8060ec <__subdf3+0x5f4>
  806004:	01000804 	movi	r4,32
  806008:	2089c83a 	sub	r4,r4,r2
  80600c:	2912983a 	sll	r9,r5,r4
  806010:	3090d83a 	srl	r8,r6,r2
  806014:	3108983a 	sll	r4,r6,r4
  806018:	2884d83a 	srl	r2,r5,r2
  80601c:	4a12b03a 	or	r9,r9,r8
  806020:	2008c03a 	cmpne	r4,r4,zero
  806024:	4912b03a 	or	r9,r9,r4
  806028:	003f4e06 	br	805d64 <__alt_mem_onchip_mem+0xff7fdd64>
  80602c:	1c48b03a 	or	r4,r3,r17
  806030:	20003c26 	beq	r4,zero,806124 <__subdf3+0x62c>
  806034:	0084303a 	nor	r2,zero,r2
  806038:	1000381e 	bne	r2,zero,80611c <__subdf3+0x624>
  80603c:	3463c83a 	sub	r17,r6,r17
  806040:	28c5c83a 	sub	r2,r5,r3
  806044:	344d803a 	cmpltu	r6,r6,r17
  806048:	1187c83a 	sub	r3,r2,r6
  80604c:	4821883a 	mov	r16,r9
  806050:	3825883a 	mov	r18,r7
  806054:	003f0606 	br	805c70 <__alt_mem_onchip_mem+0xff7fdc70>
  806058:	2023883a 	mov	r17,r4
  80605c:	003f0906 	br	805c84 <__alt_mem_onchip_mem+0xff7fdc84>
  806060:	0101ffc4 	movi	r4,2047
  806064:	813f3a1e 	bne	r16,r4,805d50 <__alt_mem_onchip_mem+0xff7fdd50>
  806068:	003ec406 	br	805b7c <__alt_mem_onchip_mem+0xff7fdb7c>
  80606c:	0005883a 	mov	r2,zero
  806070:	003fb106 	br	805f38 <__alt_mem_onchip_mem+0xff7fdf38>
  806074:	0005883a 	mov	r2,zero
  806078:	003fbc06 	br	805f6c <__alt_mem_onchip_mem+0xff7fdf6c>
  80607c:	1c44b03a 	or	r2,r3,r17
  806080:	80008e1e 	bne	r16,zero,8062bc <__subdf3+0x7c4>
  806084:	1000c826 	beq	r2,zero,8063a8 <__subdf3+0x8b0>
  806088:	2984b03a 	or	r2,r5,r6
  80608c:	103ebb26 	beq	r2,zero,805b7c <__alt_mem_onchip_mem+0xff7fdb7c>
  806090:	8989883a 	add	r4,r17,r6
  806094:	1945883a 	add	r2,r3,r5
  806098:	2447803a 	cmpltu	r3,r4,r17
  80609c:	1887883a 	add	r3,r3,r2
  8060a0:	1880202c 	andhi	r2,r3,128
  8060a4:	2023883a 	mov	r17,r4
  8060a8:	103f1626 	beq	r2,zero,805d04 <__alt_mem_onchip_mem+0xff7fdd04>
  8060ac:	00bfe034 	movhi	r2,65408
  8060b0:	10bfffc4 	addi	r2,r2,-1
  8060b4:	5021883a 	mov	r16,r10
  8060b8:	1886703a 	and	r3,r3,r2
  8060bc:	003eaf06 	br	805b7c <__alt_mem_onchip_mem+0xff7fdb7c>
  8060c0:	3825883a 	mov	r18,r7
  8060c4:	003f0f06 	br	805d04 <__alt_mem_onchip_mem+0xff7fdd04>
  8060c8:	1c44b03a 	or	r2,r3,r17
  8060cc:	8000251e 	bne	r16,zero,806164 <__subdf3+0x66c>
  8060d0:	1000661e 	bne	r2,zero,80626c <__subdf3+0x774>
  8060d4:	2990b03a 	or	r8,r5,r6
  8060d8:	40009626 	beq	r8,zero,806334 <__subdf3+0x83c>
  8060dc:	2807883a 	mov	r3,r5
  8060e0:	3023883a 	mov	r17,r6
  8060e4:	3825883a 	mov	r18,r7
  8060e8:	003ea406 	br	805b7c <__alt_mem_onchip_mem+0xff7fdb7c>
  8060ec:	127ff804 	addi	r9,r2,-32
  8060f0:	01000804 	movi	r4,32
  8060f4:	2a52d83a 	srl	r9,r5,r9
  8060f8:	11008c26 	beq	r2,r4,80632c <__subdf3+0x834>
  8060fc:	01001004 	movi	r4,64
  806100:	2085c83a 	sub	r2,r4,r2
  806104:	2884983a 	sll	r2,r5,r2
  806108:	118cb03a 	or	r6,r2,r6
  80610c:	300cc03a 	cmpne	r6,r6,zero
  806110:	4992b03a 	or	r9,r9,r6
  806114:	0005883a 	mov	r2,zero
  806118:	003f1206 	br	805d64 <__alt_mem_onchip_mem+0xff7fdd64>
  80611c:	0101ffc4 	movi	r4,2047
  806120:	493f9c1e 	bne	r9,r4,805f94 <__alt_mem_onchip_mem+0xff7fdf94>
  806124:	2807883a 	mov	r3,r5
  806128:	3023883a 	mov	r17,r6
  80612c:	4821883a 	mov	r16,r9
  806130:	3825883a 	mov	r18,r7
  806134:	003e9106 	br	805b7c <__alt_mem_onchip_mem+0xff7fdb7c>
  806138:	80001f1e 	bne	r16,zero,8061b8 <__subdf3+0x6c0>
  80613c:	1c48b03a 	or	r4,r3,r17
  806140:	20005a26 	beq	r4,zero,8062ac <__subdf3+0x7b4>
  806144:	0084303a 	nor	r2,zero,r2
  806148:	1000561e 	bne	r2,zero,8062a4 <__subdf3+0x7ac>
  80614c:	89a3883a 	add	r17,r17,r6
  806150:	1945883a 	add	r2,r3,r5
  806154:	898d803a 	cmpltu	r6,r17,r6
  806158:	3087883a 	add	r3,r6,r2
  80615c:	4821883a 	mov	r16,r9
  806160:	003f0506 	br	805d78 <__alt_mem_onchip_mem+0xff7fdd78>
  806164:	10002b1e 	bne	r2,zero,806214 <__subdf3+0x71c>
  806168:	2984b03a 	or	r2,r5,r6
  80616c:	10008026 	beq	r2,zero,806370 <__subdf3+0x878>
  806170:	2807883a 	mov	r3,r5
  806174:	3023883a 	mov	r17,r6
  806178:	3825883a 	mov	r18,r7
  80617c:	0401ffc4 	movi	r16,2047
  806180:	003e7e06 	br	805b7c <__alt_mem_onchip_mem+0xff7fdb7c>
  806184:	3809883a 	mov	r4,r7
  806188:	0011883a 	mov	r8,zero
  80618c:	0005883a 	mov	r2,zero
  806190:	003ee306 	br	805d20 <__alt_mem_onchip_mem+0xff7fdd20>
  806194:	1c62b03a 	or	r17,r3,r17
  806198:	8822c03a 	cmpne	r17,r17,zero
  80619c:	0005883a 	mov	r2,zero
  8061a0:	003f8906 	br	805fc8 <__alt_mem_onchip_mem+0xff7fdfc8>
  8061a4:	3809883a 	mov	r4,r7
  8061a8:	4821883a 	mov	r16,r9
  8061ac:	0011883a 	mov	r8,zero
  8061b0:	0005883a 	mov	r2,zero
  8061b4:	003eda06 	br	805d20 <__alt_mem_onchip_mem+0xff7fdd20>
  8061b8:	0101ffc4 	movi	r4,2047
  8061bc:	49003b26 	beq	r9,r4,8062ac <__subdf3+0x7b4>
  8061c0:	0085c83a 	sub	r2,zero,r2
  8061c4:	18c02034 	orhi	r3,r3,128
  8061c8:	01000e04 	movi	r4,56
  8061cc:	20806e16 	blt	r4,r2,806388 <__subdf3+0x890>
  8061d0:	010007c4 	movi	r4,31
  8061d4:	20807716 	blt	r4,r2,8063b4 <__subdf3+0x8bc>
  8061d8:	01000804 	movi	r4,32
  8061dc:	2089c83a 	sub	r4,r4,r2
  8061e0:	1914983a 	sll	r10,r3,r4
  8061e4:	8890d83a 	srl	r8,r17,r2
  8061e8:	8908983a 	sll	r4,r17,r4
  8061ec:	1884d83a 	srl	r2,r3,r2
  8061f0:	5222b03a 	or	r17,r10,r8
  8061f4:	2006c03a 	cmpne	r3,r4,zero
  8061f8:	88e2b03a 	or	r17,r17,r3
  8061fc:	89a3883a 	add	r17,r17,r6
  806200:	1145883a 	add	r2,r2,r5
  806204:	898d803a 	cmpltu	r6,r17,r6
  806208:	3087883a 	add	r3,r6,r2
  80620c:	4821883a 	mov	r16,r9
  806210:	003ed906 	br	805d78 <__alt_mem_onchip_mem+0xff7fdd78>
  806214:	2984b03a 	or	r2,r5,r6
  806218:	10004226 	beq	r2,zero,806324 <__subdf3+0x82c>
  80621c:	1808d0fa 	srli	r4,r3,3
  806220:	8822d0fa 	srli	r17,r17,3
  806224:	1806977a 	slli	r3,r3,29
  806228:	2080022c 	andhi	r2,r4,8
  80622c:	1c62b03a 	or	r17,r3,r17
  806230:	10000826 	beq	r2,zero,806254 <__subdf3+0x75c>
  806234:	2812d0fa 	srli	r9,r5,3
  806238:	4880022c 	andhi	r2,r9,8
  80623c:	1000051e 	bne	r2,zero,806254 <__subdf3+0x75c>
  806240:	300cd0fa 	srli	r6,r6,3
  806244:	2804977a 	slli	r2,r5,29
  806248:	4809883a 	mov	r4,r9
  80624c:	3825883a 	mov	r18,r7
  806250:	11a2b03a 	or	r17,r2,r6
  806254:	8806d77a 	srli	r3,r17,29
  806258:	200890fa 	slli	r4,r4,3
  80625c:	882290fa 	slli	r17,r17,3
  806260:	0401ffc4 	movi	r16,2047
  806264:	1906b03a 	or	r3,r3,r4
  806268:	003e4406 	br	805b7c <__alt_mem_onchip_mem+0xff7fdb7c>
  80626c:	2984b03a 	or	r2,r5,r6
  806270:	103e4226 	beq	r2,zero,805b7c <__alt_mem_onchip_mem+0xff7fdb7c>
  806274:	8989c83a 	sub	r4,r17,r6
  806278:	8911803a 	cmpltu	r8,r17,r4
  80627c:	1945c83a 	sub	r2,r3,r5
  806280:	1205c83a 	sub	r2,r2,r8
  806284:	1200202c 	andhi	r8,r2,128
  806288:	403e9a26 	beq	r8,zero,805cf4 <__alt_mem_onchip_mem+0xff7fdcf4>
  80628c:	3463c83a 	sub	r17,r6,r17
  806290:	28c5c83a 	sub	r2,r5,r3
  806294:	344d803a 	cmpltu	r6,r6,r17
  806298:	1187c83a 	sub	r3,r2,r6
  80629c:	3825883a 	mov	r18,r7
  8062a0:	003e3606 	br	805b7c <__alt_mem_onchip_mem+0xff7fdb7c>
  8062a4:	0101ffc4 	movi	r4,2047
  8062a8:	493fc71e 	bne	r9,r4,8061c8 <__alt_mem_onchip_mem+0xff7fe1c8>
  8062ac:	2807883a 	mov	r3,r5
  8062b0:	3023883a 	mov	r17,r6
  8062b4:	4821883a 	mov	r16,r9
  8062b8:	003e3006 	br	805b7c <__alt_mem_onchip_mem+0xff7fdb7c>
  8062bc:	10003626 	beq	r2,zero,806398 <__subdf3+0x8a0>
  8062c0:	2984b03a 	or	r2,r5,r6
  8062c4:	10001726 	beq	r2,zero,806324 <__subdf3+0x82c>
  8062c8:	1808d0fa 	srli	r4,r3,3
  8062cc:	8822d0fa 	srli	r17,r17,3
  8062d0:	1806977a 	slli	r3,r3,29
  8062d4:	2080022c 	andhi	r2,r4,8
  8062d8:	1c62b03a 	or	r17,r3,r17
  8062dc:	10000726 	beq	r2,zero,8062fc <__subdf3+0x804>
  8062e0:	2812d0fa 	srli	r9,r5,3
  8062e4:	4880022c 	andhi	r2,r9,8
  8062e8:	1000041e 	bne	r2,zero,8062fc <__subdf3+0x804>
  8062ec:	300cd0fa 	srli	r6,r6,3
  8062f0:	2804977a 	slli	r2,r5,29
  8062f4:	4809883a 	mov	r4,r9
  8062f8:	11a2b03a 	or	r17,r2,r6
  8062fc:	8806d77a 	srli	r3,r17,29
  806300:	200890fa 	slli	r4,r4,3
  806304:	882290fa 	slli	r17,r17,3
  806308:	3825883a 	mov	r18,r7
  80630c:	1906b03a 	or	r3,r3,r4
  806310:	0401ffc4 	movi	r16,2047
  806314:	003e1906 	br	805b7c <__alt_mem_onchip_mem+0xff7fdb7c>
  806318:	000b883a 	mov	r5,zero
  80631c:	0005883a 	mov	r2,zero
  806320:	003e2e06 	br	805bdc <__alt_mem_onchip_mem+0xff7fdbdc>
  806324:	0401ffc4 	movi	r16,2047
  806328:	003e1406 	br	805b7c <__alt_mem_onchip_mem+0xff7fdb7c>
  80632c:	0005883a 	mov	r2,zero
  806330:	003f7506 	br	806108 <__alt_mem_onchip_mem+0xff7fe108>
  806334:	0005883a 	mov	r2,zero
  806338:	0009883a 	mov	r4,zero
  80633c:	003e7806 	br	805d20 <__alt_mem_onchip_mem+0xff7fdd20>
  806340:	123ff804 	addi	r8,r2,-32
  806344:	01000804 	movi	r4,32
  806348:	1a10d83a 	srl	r8,r3,r8
  80634c:	11002526 	beq	r2,r4,8063e4 <__subdf3+0x8ec>
  806350:	01001004 	movi	r4,64
  806354:	2085c83a 	sub	r2,r4,r2
  806358:	1884983a 	sll	r2,r3,r2
  80635c:	1444b03a 	or	r2,r2,r17
  806360:	1004c03a 	cmpne	r2,r2,zero
  806364:	40a2b03a 	or	r17,r8,r2
  806368:	0005883a 	mov	r2,zero
  80636c:	003f1606 	br	805fc8 <__alt_mem_onchip_mem+0xff7fdfc8>
  806370:	02000434 	movhi	r8,16
  806374:	0009883a 	mov	r4,zero
  806378:	423fffc4 	addi	r8,r8,-1
  80637c:	00bfffc4 	movi	r2,-1
  806380:	0401ffc4 	movi	r16,2047
  806384:	003e6606 	br	805d20 <__alt_mem_onchip_mem+0xff7fdd20>
  806388:	1c62b03a 	or	r17,r3,r17
  80638c:	8822c03a 	cmpne	r17,r17,zero
  806390:	0005883a 	mov	r2,zero
  806394:	003f9906 	br	8061fc <__alt_mem_onchip_mem+0xff7fe1fc>
  806398:	2807883a 	mov	r3,r5
  80639c:	3023883a 	mov	r17,r6
  8063a0:	0401ffc4 	movi	r16,2047
  8063a4:	003df506 	br	805b7c <__alt_mem_onchip_mem+0xff7fdb7c>
  8063a8:	2807883a 	mov	r3,r5
  8063ac:	3023883a 	mov	r17,r6
  8063b0:	003df206 	br	805b7c <__alt_mem_onchip_mem+0xff7fdb7c>
  8063b4:	123ff804 	addi	r8,r2,-32
  8063b8:	01000804 	movi	r4,32
  8063bc:	1a10d83a 	srl	r8,r3,r8
  8063c0:	11000a26 	beq	r2,r4,8063ec <__subdf3+0x8f4>
  8063c4:	01001004 	movi	r4,64
  8063c8:	2085c83a 	sub	r2,r4,r2
  8063cc:	1884983a 	sll	r2,r3,r2
  8063d0:	1444b03a 	or	r2,r2,r17
  8063d4:	1004c03a 	cmpne	r2,r2,zero
  8063d8:	40a2b03a 	or	r17,r8,r2
  8063dc:	0005883a 	mov	r2,zero
  8063e0:	003f8606 	br	8061fc <__alt_mem_onchip_mem+0xff7fe1fc>
  8063e4:	0005883a 	mov	r2,zero
  8063e8:	003fdc06 	br	80635c <__alt_mem_onchip_mem+0xff7fe35c>
  8063ec:	0005883a 	mov	r2,zero
  8063f0:	003ff706 	br	8063d0 <__alt_mem_onchip_mem+0xff7fe3d0>

008063f4 <__floatsidf>:
  8063f4:	defffd04 	addi	sp,sp,-12
  8063f8:	dfc00215 	stw	ra,8(sp)
  8063fc:	dc400115 	stw	r17,4(sp)
  806400:	dc000015 	stw	r16,0(sp)
  806404:	20002b26 	beq	r4,zero,8064b4 <__floatsidf+0xc0>
  806408:	2023883a 	mov	r17,r4
  80640c:	2020d7fa 	srli	r16,r4,31
  806410:	20002d16 	blt	r4,zero,8064c8 <__floatsidf+0xd4>
  806414:	8809883a 	mov	r4,r17
  806418:	08064d00 	call	8064d0 <__clzsi2>
  80641c:	01410784 	movi	r5,1054
  806420:	288bc83a 	sub	r5,r5,r2
  806424:	01010cc4 	movi	r4,1075
  806428:	2149c83a 	sub	r4,r4,r5
  80642c:	00c007c4 	movi	r3,31
  806430:	1900160e 	bge	r3,r4,80648c <__floatsidf+0x98>
  806434:	00c104c4 	movi	r3,1043
  806438:	1947c83a 	sub	r3,r3,r5
  80643c:	88c6983a 	sll	r3,r17,r3
  806440:	00800434 	movhi	r2,16
  806444:	10bfffc4 	addi	r2,r2,-1
  806448:	1886703a 	and	r3,r3,r2
  80644c:	2941ffcc 	andi	r5,r5,2047
  806450:	800d883a 	mov	r6,r16
  806454:	0005883a 	mov	r2,zero
  806458:	280a953a 	slli	r5,r5,20
  80645c:	31803fcc 	andi	r6,r6,255
  806460:	01000434 	movhi	r4,16
  806464:	300c97fa 	slli	r6,r6,31
  806468:	213fffc4 	addi	r4,r4,-1
  80646c:	1906703a 	and	r3,r3,r4
  806470:	1946b03a 	or	r3,r3,r5
  806474:	1986b03a 	or	r3,r3,r6
  806478:	dfc00217 	ldw	ra,8(sp)
  80647c:	dc400117 	ldw	r17,4(sp)
  806480:	dc000017 	ldw	r16,0(sp)
  806484:	dec00304 	addi	sp,sp,12
  806488:	f800283a 	ret
  80648c:	00c002c4 	movi	r3,11
  806490:	1887c83a 	sub	r3,r3,r2
  806494:	88c6d83a 	srl	r3,r17,r3
  806498:	8904983a 	sll	r2,r17,r4
  80649c:	01000434 	movhi	r4,16
  8064a0:	213fffc4 	addi	r4,r4,-1
  8064a4:	2941ffcc 	andi	r5,r5,2047
  8064a8:	1906703a 	and	r3,r3,r4
  8064ac:	800d883a 	mov	r6,r16
  8064b0:	003fe906 	br	806458 <__alt_mem_onchip_mem+0xff7fe458>
  8064b4:	000d883a 	mov	r6,zero
  8064b8:	000b883a 	mov	r5,zero
  8064bc:	0007883a 	mov	r3,zero
  8064c0:	0005883a 	mov	r2,zero
  8064c4:	003fe406 	br	806458 <__alt_mem_onchip_mem+0xff7fe458>
  8064c8:	0123c83a 	sub	r17,zero,r4
  8064cc:	003fd106 	br	806414 <__alt_mem_onchip_mem+0xff7fe414>

008064d0 <__clzsi2>:
  8064d0:	00bfffd4 	movui	r2,65535
  8064d4:	11000536 	bltu	r2,r4,8064ec <__clzsi2+0x1c>
  8064d8:	00803fc4 	movi	r2,255
  8064dc:	11000f36 	bltu	r2,r4,80651c <__clzsi2+0x4c>
  8064e0:	00800804 	movi	r2,32
  8064e4:	0007883a 	mov	r3,zero
  8064e8:	00000506 	br	806500 <__clzsi2+0x30>
  8064ec:	00804034 	movhi	r2,256
  8064f0:	10bfffc4 	addi	r2,r2,-1
  8064f4:	11000c2e 	bgeu	r2,r4,806528 <__clzsi2+0x58>
  8064f8:	00800204 	movi	r2,8
  8064fc:	00c00604 	movi	r3,24
  806500:	20c8d83a 	srl	r4,r4,r3
  806504:	00c02074 	movhi	r3,129
  806508:	18e93404 	addi	r3,r3,-23344
  80650c:	1909883a 	add	r4,r3,r4
  806510:	20c00003 	ldbu	r3,0(r4)
  806514:	10c5c83a 	sub	r2,r2,r3
  806518:	f800283a 	ret
  80651c:	00800604 	movi	r2,24
  806520:	00c00204 	movi	r3,8
  806524:	003ff606 	br	806500 <__alt_mem_onchip_mem+0xff7fe500>
  806528:	00800404 	movi	r2,16
  80652c:	1007883a 	mov	r3,r2
  806530:	003ff306 	br	806500 <__alt_mem_onchip_mem+0xff7fe500>

00806534 <alt_alarm_start>:
 */ 

int alt_alarm_start (alt_alarm* alarm, alt_u32 nticks,
                     alt_u32 (*callback) (void* context),
                     void* context)
{
  806534:	defff504 	addi	sp,sp,-44
  806538:	df000a15 	stw	fp,40(sp)
  80653c:	df000a04 	addi	fp,sp,40
  806540:	e13ffc15 	stw	r4,-16(fp)
  806544:	e17ffd15 	stw	r5,-12(fp)
  806548:	e1bffe15 	stw	r6,-8(fp)
  80654c:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context irq_context;
  alt_u32 current_nticks = 0;
  806550:	e03ff615 	stw	zero,-40(fp)
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
  806554:	d0a62217 	ldw	r2,-26488(gp)
  
  if (alt_ticks_per_second ())
  806558:	10003c26 	beq	r2,zero,80664c <alt_alarm_start+0x118>
  {
    if (alarm)
  80655c:	e0bffc17 	ldw	r2,-16(fp)
  806560:	10003826 	beq	r2,zero,806644 <alt_alarm_start+0x110>
    {
      alarm->callback = callback;
  806564:	e0bffc17 	ldw	r2,-16(fp)
  806568:	e0fffe17 	ldw	r3,-8(fp)
  80656c:	10c00315 	stw	r3,12(r2)
      alarm->context  = context;
  806570:	e0bffc17 	ldw	r2,-16(fp)
  806574:	e0ffff17 	ldw	r3,-4(fp)
  806578:	10c00515 	stw	r3,20(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  80657c:	0005303a 	rdctl	r2,status
  806580:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  806584:	e0fff917 	ldw	r3,-28(fp)
  806588:	00bfff84 	movi	r2,-2
  80658c:	1884703a 	and	r2,r3,r2
  806590:	1001703a 	wrctl	status,r2
  
  return context;
  806594:	e0bff917 	ldw	r2,-28(fp)
 
      irq_context = alt_irq_disable_all ();
  806598:	e0bff815 	stw	r2,-32(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
  80659c:	d0a62317 	ldw	r2,-26484(gp)
      
      current_nticks = alt_nticks();
  8065a0:	e0bff615 	stw	r2,-40(fp)
      
      alarm->time = nticks + current_nticks + 1; 
  8065a4:	e0fffd17 	ldw	r3,-12(fp)
  8065a8:	e0bff617 	ldw	r2,-40(fp)
  8065ac:	1885883a 	add	r2,r3,r2
  8065b0:	10c00044 	addi	r3,r2,1
  8065b4:	e0bffc17 	ldw	r2,-16(fp)
  8065b8:	10c00215 	stw	r3,8(r2)
      /* 
       * If the desired alarm time causes a roll-over, set the rollover
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
  8065bc:	e0bffc17 	ldw	r2,-16(fp)
  8065c0:	10c00217 	ldw	r3,8(r2)
  8065c4:	e0bff617 	ldw	r2,-40(fp)
  8065c8:	1880042e 	bgeu	r3,r2,8065dc <alt_alarm_start+0xa8>
      {
        alarm->rollover = 1;
  8065cc:	e0bffc17 	ldw	r2,-16(fp)
  8065d0:	00c00044 	movi	r3,1
  8065d4:	10c00405 	stb	r3,16(r2)
  8065d8:	00000206 	br	8065e4 <alt_alarm_start+0xb0>
      }
      else
      {
        alarm->rollover = 0;
  8065dc:	e0bffc17 	ldw	r2,-16(fp)
  8065e0:	10000405 	stb	zero,16(r2)
      }
    
      alt_llist_insert (&alt_alarm_list, &alarm->llist);
  8065e4:	e0bffc17 	ldw	r2,-16(fp)
  8065e8:	d0e00004 	addi	r3,gp,-32768
  8065ec:	e0fffa15 	stw	r3,-24(fp)
  8065f0:	e0bffb15 	stw	r2,-20(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
  8065f4:	e0bffb17 	ldw	r2,-20(fp)
  8065f8:	e0fffa17 	ldw	r3,-24(fp)
  8065fc:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
  806600:	e0bffa17 	ldw	r2,-24(fp)
  806604:	10c00017 	ldw	r3,0(r2)
  806608:	e0bffb17 	ldw	r2,-20(fp)
  80660c:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
  806610:	e0bffa17 	ldw	r2,-24(fp)
  806614:	10800017 	ldw	r2,0(r2)
  806618:	e0fffb17 	ldw	r3,-20(fp)
  80661c:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
  806620:	e0bffa17 	ldw	r2,-24(fp)
  806624:	e0fffb17 	ldw	r3,-20(fp)
  806628:	10c00015 	stw	r3,0(r2)
  80662c:	e0bff817 	ldw	r2,-32(fp)
  806630:	e0bff715 	stw	r2,-36(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  806634:	e0bff717 	ldw	r2,-36(fp)
  806638:	1001703a 	wrctl	status,r2
      alt_irq_enable_all (irq_context);

      return 0;
  80663c:	0005883a 	mov	r2,zero
  806640:	00000306 	br	806650 <alt_alarm_start+0x11c>
    }
    else
    {
      return -EINVAL;
  806644:	00bffa84 	movi	r2,-22
  806648:	00000106 	br	806650 <alt_alarm_start+0x11c>
    }
  }
  else
  {
    return -ENOTSUP;
  80664c:	00bfde84 	movi	r2,-134
  }
}
  806650:	e037883a 	mov	sp,fp
  806654:	df000017 	ldw	fp,0(sp)
  806658:	dec00104 	addi	sp,sp,4
  80665c:	f800283a 	ret

00806660 <alt_load_section>:
 */

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
  806660:	defffc04 	addi	sp,sp,-16
  806664:	df000315 	stw	fp,12(sp)
  806668:	df000304 	addi	fp,sp,12
  80666c:	e13ffd15 	stw	r4,-12(fp)
  806670:	e17ffe15 	stw	r5,-8(fp)
  806674:	e1bfff15 	stw	r6,-4(fp)
  if (to != from)
  806678:	e0fffe17 	ldw	r3,-8(fp)
  80667c:	e0bffd17 	ldw	r2,-12(fp)
  806680:	18800c26 	beq	r3,r2,8066b4 <alt_load_section+0x54>
  {
    while( to != end )
  806684:	00000806 	br	8066a8 <alt_load_section+0x48>
    {
      *to++ = *from++;
  806688:	e0bffe17 	ldw	r2,-8(fp)
  80668c:	10c00104 	addi	r3,r2,4
  806690:	e0fffe15 	stw	r3,-8(fp)
  806694:	e0fffd17 	ldw	r3,-12(fp)
  806698:	19000104 	addi	r4,r3,4
  80669c:	e13ffd15 	stw	r4,-12(fp)
  8066a0:	18c00017 	ldw	r3,0(r3)
  8066a4:	10c00015 	stw	r3,0(r2)
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
  {
    while( to != end )
  8066a8:	e0fffe17 	ldw	r3,-8(fp)
  8066ac:	e0bfff17 	ldw	r2,-4(fp)
  8066b0:	18bff51e 	bne	r3,r2,806688 <__alt_mem_onchip_mem+0xff7fe688>
    {
      *to++ = *from++;
    }
  }
}
  8066b4:	0001883a 	nop
  8066b8:	e037883a 	mov	sp,fp
  8066bc:	df000017 	ldw	fp,0(sp)
  8066c0:	dec00104 	addi	sp,sp,4
  8066c4:	f800283a 	ret

008066c8 <alt_load>:
 * there is no bootloader, so this application is responsible for loading to
 * RAM any sections that are required.
 */  

void alt_load (void)
{
  8066c8:	defffe04 	addi	sp,sp,-8
  8066cc:	dfc00115 	stw	ra,4(sp)
  8066d0:	df000015 	stw	fp,0(sp)
  8066d4:	d839883a 	mov	fp,sp
  /* 
   * Copy the .rwdata section. 
   */

  alt_load_section (&__flash_rwdata_start, 
  8066d8:	01802074 	movhi	r6,129
  8066dc:	31b03704 	addi	r6,r6,-16164
  8066e0:	01402074 	movhi	r5,129
  8066e4:	296a2604 	addi	r5,r5,-22376
  8066e8:	01002074 	movhi	r4,129
  8066ec:	21303704 	addi	r4,r4,-16164
  8066f0:	08066600 	call	806660 <alt_load_section>

  /*
   * Copy the exception handler.
   */

  alt_load_section (&__flash_exceptions_start, 
  8066f4:	01802034 	movhi	r6,128
  8066f8:	31809104 	addi	r6,r6,580
  8066fc:	01402034 	movhi	r5,128
  806700:	29400804 	addi	r5,r5,32
  806704:	01002034 	movhi	r4,128
  806708:	21000804 	addi	r4,r4,32
  80670c:	08066600 	call	806660 <alt_load_section>

  /*
   * Copy the .rodata section.
   */

  alt_load_section (&__flash_rodata_start, 
  806710:	01802074 	movhi	r6,129
  806714:	31aa2604 	addi	r6,r6,-22376
  806718:	01402074 	movhi	r5,129
  80671c:	29693404 	addi	r5,r5,-23344
  806720:	01002074 	movhi	r4,129
  806724:	21293404 	addi	r4,r4,-23344
  806728:	08066600 	call	806660 <alt_load_section>
  
  /*
   * Now ensure that the caches are in synch.
   */
  
  alt_dcache_flush_all();
  80672c:	0808e8c0 	call	808e8c <alt_dcache_flush_all>
  alt_icache_flush_all();
  806730:	08090a00 	call	8090a0 <alt_icache_flush_all>
}
  806734:	0001883a 	nop
  806738:	e037883a 	mov	sp,fp
  80673c:	dfc00117 	ldw	ra,4(sp)
  806740:	df000017 	ldw	fp,0(sp)
  806744:	dec00204 	addi	sp,sp,8
  806748:	f800283a 	ret

0080674c <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
  80674c:	defffd04 	addi	sp,sp,-12
  806750:	dfc00215 	stw	ra,8(sp)
  806754:	df000115 	stw	fp,4(sp)
  806758:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
  80675c:	0009883a 	mov	r4,zero
  806760:	08069a00 	call	8069a0 <alt_irq_init>

  /* Initialize the operating system */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done alt_irq_init, calling alt_os_init.\r\n");
  ALT_OS_INIT();
  806764:	0001883a 	nop
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
  806768:	08069d80 	call	8069d8 <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
  80676c:	01802074 	movhi	r6,129
  806770:	31a97404 	addi	r6,r6,-23088
  806774:	01402074 	movhi	r5,129
  806778:	29697404 	addi	r5,r5,-23088
  80677c:	01002074 	movhi	r4,129
  806780:	21297404 	addi	r4,r4,-23088
  806784:	08094380 	call	809438 <alt_io_redirect>
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
  _do_ctors ();
  806788:	0808fe00 	call	808fe0 <_do_ctors>
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
  atexit (_do_dtors);
  80678c:	01002074 	movhi	r4,129
  806790:	21241004 	addi	r4,r4,-28608
  806794:	0809c800 	call	809c80 <atexit>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
  806798:	d0a61f17 	ldw	r2,-26500(gp)
  80679c:	d0e62017 	ldw	r3,-26496(gp)
  8067a0:	d1262117 	ldw	r4,-26492(gp)
  8067a4:	200d883a 	mov	r6,r4
  8067a8:	180b883a 	mov	r5,r3
  8067ac:	1009883a 	mov	r4,r2
  8067b0:	08002c80 	call	8002c8 <main>
  8067b4:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
  8067b8:	01000044 	movi	r4,1
  8067bc:	0808dbc0 	call	808dbc <close>
  exit (result);
  8067c0:	e13fff17 	ldw	r4,-4(fp)
  8067c4:	0809c940 	call	809c94 <exit>

008067c8 <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
  8067c8:	defffa04 	addi	sp,sp,-24
  8067cc:	df000515 	stw	fp,20(sp)
  8067d0:	df000504 	addi	fp,sp,20
  8067d4:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  8067d8:	0005303a 	rdctl	r2,status
  8067dc:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  8067e0:	e0fffc17 	ldw	r3,-16(fp)
  8067e4:	00bfff84 	movi	r2,-2
  8067e8:	1884703a 	and	r2,r3,r2
  8067ec:	1001703a 	wrctl	status,r2
  
  return context;
  8067f0:	e0bffc17 	ldw	r2,-16(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
  8067f4:	e0bffb15 	stw	r2,-20(fp)
  alt_llist_remove (&alarm->llist);
  8067f8:	e0bfff17 	ldw	r2,-4(fp)
  8067fc:	e0bffd15 	stw	r2,-12(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
  806800:	e0bffd17 	ldw	r2,-12(fp)
  806804:	10800017 	ldw	r2,0(r2)
  806808:	e0fffd17 	ldw	r3,-12(fp)
  80680c:	18c00117 	ldw	r3,4(r3)
  806810:	10c00115 	stw	r3,4(r2)
  entry->previous->next = entry->next;
  806814:	e0bffd17 	ldw	r2,-12(fp)
  806818:	10800117 	ldw	r2,4(r2)
  80681c:	e0fffd17 	ldw	r3,-12(fp)
  806820:	18c00017 	ldw	r3,0(r3)
  806824:	10c00015 	stw	r3,0(r2)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
  806828:	e0bffd17 	ldw	r2,-12(fp)
  80682c:	e0fffd17 	ldw	r3,-12(fp)
  806830:	10c00115 	stw	r3,4(r2)
  entry->next     = entry;
  806834:	e0bffd17 	ldw	r2,-12(fp)
  806838:	e0fffd17 	ldw	r3,-12(fp)
  80683c:	10c00015 	stw	r3,0(r2)
  806840:	e0bffb17 	ldw	r2,-20(fp)
  806844:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  806848:	e0bffe17 	ldw	r2,-8(fp)
  80684c:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (irq_context);
}
  806850:	0001883a 	nop
  806854:	e037883a 	mov	sp,fp
  806858:	df000017 	ldw	fp,0(sp)
  80685c:	dec00104 	addi	sp,sp,4
  806860:	f800283a 	ret

00806864 <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
  806864:	defffb04 	addi	sp,sp,-20
  806868:	dfc00415 	stw	ra,16(sp)
  80686c:	df000315 	stw	fp,12(sp)
  806870:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
  806874:	d0a00017 	ldw	r2,-32768(gp)
  806878:	e0bffd15 	stw	r2,-12(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
  80687c:	d0a62317 	ldw	r2,-26484(gp)
  806880:	10800044 	addi	r2,r2,1
  806884:	d0a62315 	stw	r2,-26484(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
  806888:	00002e06 	br	806944 <alt_tick+0xe0>
  {
    next = (alt_alarm*) alarm->llist.next;
  80688c:	e0bffd17 	ldw	r2,-12(fp)
  806890:	10800017 	ldw	r2,0(r2)
  806894:	e0bffe15 	stw	r2,-8(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
  806898:	e0bffd17 	ldw	r2,-12(fp)
  80689c:	10800403 	ldbu	r2,16(r2)
  8068a0:	10803fcc 	andi	r2,r2,255
  8068a4:	10000426 	beq	r2,zero,8068b8 <alt_tick+0x54>
  8068a8:	d0a62317 	ldw	r2,-26484(gp)
  8068ac:	1000021e 	bne	r2,zero,8068b8 <alt_tick+0x54>
    {
      alarm->rollover = 0;
  8068b0:	e0bffd17 	ldw	r2,-12(fp)
  8068b4:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
  8068b8:	e0bffd17 	ldw	r2,-12(fp)
  8068bc:	10800217 	ldw	r2,8(r2)
  8068c0:	d0e62317 	ldw	r3,-26484(gp)
  8068c4:	18801d36 	bltu	r3,r2,80693c <alt_tick+0xd8>
  8068c8:	e0bffd17 	ldw	r2,-12(fp)
  8068cc:	10800403 	ldbu	r2,16(r2)
  8068d0:	10803fcc 	andi	r2,r2,255
  8068d4:	1000191e 	bne	r2,zero,80693c <alt_tick+0xd8>
    {
      next_callback = alarm->callback (alarm->context);
  8068d8:	e0bffd17 	ldw	r2,-12(fp)
  8068dc:	10800317 	ldw	r2,12(r2)
  8068e0:	e0fffd17 	ldw	r3,-12(fp)
  8068e4:	18c00517 	ldw	r3,20(r3)
  8068e8:	1809883a 	mov	r4,r3
  8068ec:	103ee83a 	callr	r2
  8068f0:	e0bfff15 	stw	r2,-4(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
  8068f4:	e0bfff17 	ldw	r2,-4(fp)
  8068f8:	1000031e 	bne	r2,zero,806908 <alt_tick+0xa4>
      {
        alt_alarm_stop (alarm);
  8068fc:	e13ffd17 	ldw	r4,-12(fp)
  806900:	08067c80 	call	8067c8 <alt_alarm_stop>
  806904:	00000d06 	br	80693c <alt_tick+0xd8>
      }
      else
      {
        alarm->time += next_callback;
  806908:	e0bffd17 	ldw	r2,-12(fp)
  80690c:	10c00217 	ldw	r3,8(r2)
  806910:	e0bfff17 	ldw	r2,-4(fp)
  806914:	1887883a 	add	r3,r3,r2
  806918:	e0bffd17 	ldw	r2,-12(fp)
  80691c:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
  806920:	e0bffd17 	ldw	r2,-12(fp)
  806924:	10c00217 	ldw	r3,8(r2)
  806928:	d0a62317 	ldw	r2,-26484(gp)
  80692c:	1880032e 	bgeu	r3,r2,80693c <alt_tick+0xd8>
        {
          alarm->rollover = 1;
  806930:	e0bffd17 	ldw	r2,-12(fp)
  806934:	00c00044 	movi	r3,1
  806938:	10c00405 	stb	r3,16(r2)
        }
      }
    }
    alarm = next;
  80693c:	e0bffe17 	ldw	r2,-8(fp)
  806940:	e0bffd15 	stw	r2,-12(fp)

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
  806944:	e0fffd17 	ldw	r3,-12(fp)
  806948:	d0a00004 	addi	r2,gp,-32768
  80694c:	18bfcf1e 	bne	r3,r2,80688c <__alt_mem_onchip_mem+0xff7fe88c>

  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
  806950:	0001883a 	nop
}
  806954:	0001883a 	nop
  806958:	e037883a 	mov	sp,fp
  80695c:	dfc00117 	ldw	ra,4(sp)
  806960:	df000017 	ldw	fp,0(sp)
  806964:	dec00204 	addi	sp,sp,8
  806968:	f800283a 	ret

0080696c <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
  80696c:	defffd04 	addi	sp,sp,-12
  806970:	dfc00215 	stw	ra,8(sp)
  806974:	df000115 	stw	fp,4(sp)
  806978:	df000104 	addi	fp,sp,4
  80697c:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
  806980:	d1600504 	addi	r5,gp,-32748
  806984:	e13fff17 	ldw	r4,-4(fp)
  806988:	0808f3c0 	call	808f3c <alt_dev_llist_insert>
}
  80698c:	e037883a 	mov	sp,fp
  806990:	dfc00117 	ldw	ra,4(sp)
  806994:	df000017 	ldw	fp,0(sp)
  806998:	dec00204 	addi	sp,sp,8
  80699c:	f800283a 	ret

008069a0 <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
  8069a0:	defffd04 	addi	sp,sp,-12
  8069a4:	dfc00215 	stw	ra,8(sp)
  8069a8:	df000115 	stw	fp,4(sp)
  8069ac:	df000104 	addi	fp,sp,4
  8069b0:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_GEN2_IRQ_INIT ( CPU, cpu);
  8069b4:	080979c0 	call	80979c <altera_nios2_gen2_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts (void)
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
  8069b8:	00800044 	movi	r2,1
  8069bc:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
  8069c0:	0001883a 	nop
  8069c4:	e037883a 	mov	sp,fp
  8069c8:	dfc00117 	ldw	ra,4(sp)
  8069cc:	df000017 	ldw	fp,0(sp)
  8069d0:	dec00204 	addi	sp,sp,8
  8069d4:	f800283a 	ret

008069d8 <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
  8069d8:	defffe04 	addi	sp,sp,-8
  8069dc:	dfc00115 	stw	ra,4(sp)
  8069e0:	df000015 	stw	fp,0(sp)
  8069e4:	d839883a 	mov	fp,sp
    ALTERA_AVALON_TIMER_INIT ( TIMER_0, timer_0);
  8069e8:	01c0fa04 	movi	r7,1000
  8069ec:	01800084 	movi	r6,2
  8069f0:	000b883a 	mov	r5,zero
  8069f4:	01004074 	movhi	r4,257
  8069f8:	21040804 	addi	r4,r4,4128
  8069fc:	080842c0 	call	80842c <alt_avalon_timer_sc_init>
    ALTERA_AVALON_TIMER_INIT ( TIMER_1, timer_1);
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART, jtag_uart);
  806a00:	01800044 	movi	r6,1
  806a04:	000b883a 	mov	r5,zero
  806a08:	01002074 	movhi	r4,129
  806a0c:	212a3004 	addi	r4,r4,-22336
  806a10:	0806bd40 	call	806bd4 <altera_avalon_jtag_uart_init>
  806a14:	01002074 	movhi	r4,129
  806a18:	212a2604 	addi	r4,r4,-22376
  806a1c:	080696c0 	call	80696c <alt_dev_reg>
    ALTERA_AVALON_LCD_16207_INIT ( LCD, lcd);
  806a20:	01002074 	movhi	r4,129
  806a24:	212e4804 	addi	r4,r4,-18144
  806a28:	08082200 	call	808220 <altera_avalon_lcd_16207_init>
  806a2c:	01002074 	movhi	r4,129
  806a30:	212e3e04 	addi	r4,r4,-18184
  806a34:	080696c0 	call	80696c <alt_dev_reg>
    ALTERA_AVALON_UART_INIT ( UART, uart);
  806a38:	000d883a 	mov	r6,zero
  806a3c:	000b883a 	mov	r5,zero
  806a40:	01002074 	movhi	r4,129
  806a44:	212e9004 	addi	r4,r4,-17856
  806a48:	08085b80 	call	8085b8 <altera_avalon_uart_init>
  806a4c:	01002074 	movhi	r4,129
  806a50:	212e8604 	addi	r4,r4,-17896
  806a54:	080696c0 	call	80696c <alt_dev_reg>
}
  806a58:	0001883a 	nop
  806a5c:	e037883a 	mov	sp,fp
  806a60:	dfc00117 	ldw	ra,4(sp)
  806a64:	df000017 	ldw	fp,0(sp)
  806a68:	dec00204 	addi	sp,sp,8
  806a6c:	f800283a 	ret

00806a70 <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
  806a70:	defffa04 	addi	sp,sp,-24
  806a74:	dfc00515 	stw	ra,20(sp)
  806a78:	df000415 	stw	fp,16(sp)
  806a7c:	df000404 	addi	fp,sp,16
  806a80:	e13ffd15 	stw	r4,-12(fp)
  806a84:	e17ffe15 	stw	r5,-8(fp)
  806a88:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
  806a8c:	e0bffd17 	ldw	r2,-12(fp)
  806a90:	10800017 	ldw	r2,0(r2)
  806a94:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
  806a98:	e0bffc17 	ldw	r2,-16(fp)
  806a9c:	10c00a04 	addi	r3,r2,40
  806aa0:	e0bffd17 	ldw	r2,-12(fp)
  806aa4:	10800217 	ldw	r2,8(r2)
  806aa8:	100f883a 	mov	r7,r2
  806aac:	e1bfff17 	ldw	r6,-4(fp)
  806ab0:	e17ffe17 	ldw	r5,-8(fp)
  806ab4:	1809883a 	mov	r4,r3
  806ab8:	08070980 	call	807098 <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
  806abc:	e037883a 	mov	sp,fp
  806ac0:	dfc00117 	ldw	ra,4(sp)
  806ac4:	df000017 	ldw	fp,0(sp)
  806ac8:	dec00204 	addi	sp,sp,8
  806acc:	f800283a 	ret

00806ad0 <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
  806ad0:	defffa04 	addi	sp,sp,-24
  806ad4:	dfc00515 	stw	ra,20(sp)
  806ad8:	df000415 	stw	fp,16(sp)
  806adc:	df000404 	addi	fp,sp,16
  806ae0:	e13ffd15 	stw	r4,-12(fp)
  806ae4:	e17ffe15 	stw	r5,-8(fp)
  806ae8:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
  806aec:	e0bffd17 	ldw	r2,-12(fp)
  806af0:	10800017 	ldw	r2,0(r2)
  806af4:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
  806af8:	e0bffc17 	ldw	r2,-16(fp)
  806afc:	10c00a04 	addi	r3,r2,40
  806b00:	e0bffd17 	ldw	r2,-12(fp)
  806b04:	10800217 	ldw	r2,8(r2)
  806b08:	100f883a 	mov	r7,r2
  806b0c:	e1bfff17 	ldw	r6,-4(fp)
  806b10:	e17ffe17 	ldw	r5,-8(fp)
  806b14:	1809883a 	mov	r4,r3
  806b18:	08072b40 	call	8072b4 <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
  806b1c:	e037883a 	mov	sp,fp
  806b20:	dfc00117 	ldw	ra,4(sp)
  806b24:	df000017 	ldw	fp,0(sp)
  806b28:	dec00204 	addi	sp,sp,8
  806b2c:	f800283a 	ret

00806b30 <altera_avalon_jtag_uart_close_fd>:

#ifndef ALTERA_AVALON_JTAG_UART_SMALL

int 
altera_avalon_jtag_uart_close_fd(alt_fd* fd)
{
  806b30:	defffc04 	addi	sp,sp,-16
  806b34:	dfc00315 	stw	ra,12(sp)
  806b38:	df000215 	stw	fp,8(sp)
  806b3c:	df000204 	addi	fp,sp,8
  806b40:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
  806b44:	e0bfff17 	ldw	r2,-4(fp)
  806b48:	10800017 	ldw	r2,0(r2)
  806b4c:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_jtag_uart_close(&dev->state, fd->fd_flags);
  806b50:	e0bffe17 	ldw	r2,-8(fp)
  806b54:	10c00a04 	addi	r3,r2,40
  806b58:	e0bfff17 	ldw	r2,-4(fp)
  806b5c:	10800217 	ldw	r2,8(r2)
  806b60:	100b883a 	mov	r5,r2
  806b64:	1809883a 	mov	r4,r3
  806b68:	0806f400 	call	806f40 <altera_avalon_jtag_uart_close>
}
  806b6c:	e037883a 	mov	sp,fp
  806b70:	dfc00117 	ldw	ra,4(sp)
  806b74:	df000017 	ldw	fp,0(sp)
  806b78:	dec00204 	addi	sp,sp,8
  806b7c:	f800283a 	ret

00806b80 <altera_avalon_jtag_uart_ioctl_fd>:

int 
altera_avalon_jtag_uart_ioctl_fd(alt_fd* fd, int req, void* arg)
{
  806b80:	defffa04 	addi	sp,sp,-24
  806b84:	dfc00515 	stw	ra,20(sp)
  806b88:	df000415 	stw	fp,16(sp)
  806b8c:	df000404 	addi	fp,sp,16
  806b90:	e13ffd15 	stw	r4,-12(fp)
  806b94:	e17ffe15 	stw	r5,-8(fp)
  806b98:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev;
  806b9c:	e0bffd17 	ldw	r2,-12(fp)
  806ba0:	10800017 	ldw	r2,0(r2)
  806ba4:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_ioctl(&dev->state, req, arg);
  806ba8:	e0bffc17 	ldw	r2,-16(fp)
  806bac:	10800a04 	addi	r2,r2,40
  806bb0:	e1bfff17 	ldw	r6,-4(fp)
  806bb4:	e17ffe17 	ldw	r5,-8(fp)
  806bb8:	1009883a 	mov	r4,r2
  806bbc:	0806fa80 	call	806fa8 <altera_avalon_jtag_uart_ioctl>
}
  806bc0:	e037883a 	mov	sp,fp
  806bc4:	dfc00117 	ldw	ra,4(sp)
  806bc8:	df000017 	ldw	fp,0(sp)
  806bcc:	dec00204 	addi	sp,sp,8
  806bd0:	f800283a 	ret

00806bd4 <altera_avalon_jtag_uart_init>:
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
  806bd4:	defffa04 	addi	sp,sp,-24
  806bd8:	dfc00515 	stw	ra,20(sp)
  806bdc:	df000415 	stw	fp,16(sp)
  806be0:	df000404 	addi	fp,sp,16
  806be4:	e13ffd15 	stw	r4,-12(fp)
  806be8:	e17ffe15 	stw	r5,-8(fp)
  806bec:	e1bfff15 	stw	r6,-4(fp)
  ALT_FLAG_CREATE(&sp->events, 0);
  ALT_SEM_CREATE(&sp->read_lock, 1);
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
  806bf0:	e0bffd17 	ldw	r2,-12(fp)
  806bf4:	00c00044 	movi	r3,1
  806bf8:	10c00815 	stw	r3,32(r2)

  IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); 
  806bfc:	e0bffd17 	ldw	r2,-12(fp)
  806c00:	10800017 	ldw	r2,0(r2)
  806c04:	10800104 	addi	r2,r2,4
  806c08:	1007883a 	mov	r3,r2
  806c0c:	e0bffd17 	ldw	r2,-12(fp)
  806c10:	10800817 	ldw	r2,32(r2)
  806c14:	18800035 	stwio	r2,0(r3)
  
  /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, altera_avalon_jtag_uart_irq, 
  806c18:	e0bffe17 	ldw	r2,-8(fp)
  806c1c:	e0ffff17 	ldw	r3,-4(fp)
  806c20:	d8000015 	stw	zero,0(sp)
  806c24:	e1fffd17 	ldw	r7,-12(fp)
  806c28:	01802034 	movhi	r6,128
  806c2c:	319b2504 	addi	r6,r6,27796
  806c30:	180b883a 	mov	r5,r3
  806c34:	1009883a 	mov	r4,r2
  806c38:	08090d40 	call	8090d4 <alt_ic_isr_register>
#else
  alt_irq_register(irq, sp, altera_avalon_jtag_uart_irq);
#endif  

  /* Register an alarm to go off every second to check for presence of host */
  sp->host_inactive = 0;
  806c3c:	e0bffd17 	ldw	r2,-12(fp)
  806c40:	10000915 	stw	zero,36(r2)

  if (alt_alarm_start(&sp->alarm, alt_ticks_per_second(), 
  806c44:	e0bffd17 	ldw	r2,-12(fp)
  806c48:	10800204 	addi	r2,r2,8
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
  806c4c:	d0e62217 	ldw	r3,-26488(gp)
  806c50:	e1fffd17 	ldw	r7,-12(fp)
  806c54:	01802034 	movhi	r6,128
  806c58:	319ba804 	addi	r6,r6,28320
  806c5c:	180b883a 	mov	r5,r3
  806c60:	1009883a 	mov	r4,r2
  806c64:	08065340 	call	806534 <alt_alarm_start>
  806c68:	1000040e 	bge	r2,zero,806c7c <altera_avalon_jtag_uart_init+0xa8>
    &altera_avalon_jtag_uart_timeout, sp) < 0)
  {
    /* If we can't set the alarm then record "don't know if host present" 
     * and behave as though the host is present.
     */
    sp->timeout = INT_MAX;
  806c6c:	e0fffd17 	ldw	r3,-12(fp)
  806c70:	00a00034 	movhi	r2,32768
  806c74:	10bfffc4 	addi	r2,r2,-1
  806c78:	18800115 	stw	r2,4(r3)
  }

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ALARM_REGISTER(sp, sp->base);
}
  806c7c:	0001883a 	nop
  806c80:	e037883a 	mov	sp,fp
  806c84:	dfc00117 	ldw	ra,4(sp)
  806c88:	df000017 	ldw	fp,0(sp)
  806c8c:	dec00204 	addi	sp,sp,8
  806c90:	f800283a 	ret

00806c94 <altera_avalon_jtag_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_jtag_uart_irq(void* context)
#else
static void altera_avalon_jtag_uart_irq(void* context, alt_u32 id)
#endif
{
  806c94:	defff804 	addi	sp,sp,-32
  806c98:	df000715 	stw	fp,28(sp)
  806c9c:	df000704 	addi	fp,sp,28
  806ca0:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state*) context;
  806ca4:	e0bfff17 	ldw	r2,-4(fp)
  806ca8:	e0bffb15 	stw	r2,-20(fp)
  unsigned int base = sp->base;
  806cac:	e0bffb17 	ldw	r2,-20(fp)
  806cb0:	10800017 	ldw	r2,0(r2)
  806cb4:	e0bffc15 	stw	r2,-16(fp)
  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);

  for ( ; ; )
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
  806cb8:	e0bffc17 	ldw	r2,-16(fp)
  806cbc:	10800104 	addi	r2,r2,4
  806cc0:	10800037 	ldwio	r2,0(r2)
  806cc4:	e0bffd15 	stw	r2,-12(fp)

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
  806cc8:	e0bffd17 	ldw	r2,-12(fp)
  806ccc:	1080c00c 	andi	r2,r2,768
  806cd0:	10006d26 	beq	r2,zero,806e88 <altera_avalon_jtag_uart_irq+0x1f4>
      break;

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK)
  806cd4:	e0bffd17 	ldw	r2,-12(fp)
  806cd8:	1080400c 	andi	r2,r2,256
  806cdc:	10003526 	beq	r2,zero,806db4 <altera_avalon_jtag_uart_irq+0x120>
    {
      /* process a read irq.  Start by assuming that there is data in the
       * receive FIFO (otherwise why would we have been interrupted?)
       */
      unsigned int data = 1 << ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_OFST;
  806ce0:	00800074 	movhi	r2,1
  806ce4:	e0bff915 	stw	r2,-28(fp)
      for ( ; ; )
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
  806ce8:	e0bffb17 	ldw	r2,-20(fp)
  806cec:	10800a17 	ldw	r2,40(r2)
  806cf0:	10800044 	addi	r2,r2,1
  806cf4:	1081ffcc 	andi	r2,r2,2047
  806cf8:	e0bffe15 	stw	r2,-8(fp)
        if (next == sp->rx_out)
  806cfc:	e0bffb17 	ldw	r2,-20(fp)
  806d00:	10c00b17 	ldw	r3,44(r2)
  806d04:	e0bffe17 	ldw	r2,-8(fp)
  806d08:	18801526 	beq	r3,r2,806d60 <altera_avalon_jtag_uart_irq+0xcc>
          break;

        /* Try to remove a character from the FIFO and find out whether there
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
  806d0c:	e0bffc17 	ldw	r2,-16(fp)
  806d10:	10800037 	ldwio	r2,0(r2)
  806d14:	e0bff915 	stw	r2,-28(fp)
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
  806d18:	e0bff917 	ldw	r2,-28(fp)
  806d1c:	10a0000c 	andi	r2,r2,32768
  806d20:	10001126 	beq	r2,zero,806d68 <altera_avalon_jtag_uart_irq+0xd4>
          break;

        sp->rx_buf[sp->rx_in] = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
  806d24:	e0bffb17 	ldw	r2,-20(fp)
  806d28:	10800a17 	ldw	r2,40(r2)
  806d2c:	e0fff917 	ldw	r3,-28(fp)
  806d30:	1809883a 	mov	r4,r3
  806d34:	e0fffb17 	ldw	r3,-20(fp)
  806d38:	1885883a 	add	r2,r3,r2
  806d3c:	10800e04 	addi	r2,r2,56
  806d40:	11000005 	stb	r4,0(r2)
        sp->rx_in = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
  806d44:	e0bffb17 	ldw	r2,-20(fp)
  806d48:	10800a17 	ldw	r2,40(r2)
  806d4c:	10800044 	addi	r2,r2,1
  806d50:	10c1ffcc 	andi	r3,r2,2047
  806d54:	e0bffb17 	ldw	r2,-20(fp)
  806d58:	10c00a15 	stw	r3,40(r2)

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }
  806d5c:	003fe206 	br	806ce8 <__alt_mem_onchip_mem+0xff7fece8>
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
        if (next == sp->rx_out)
          break;
  806d60:	0001883a 	nop
  806d64:	00000106 	br	806d6c <altera_avalon_jtag_uart_irq+0xd8>
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
          break;
  806d68:	0001883a 	nop

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }

      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
  806d6c:	e0bff917 	ldw	r2,-28(fp)
  806d70:	10bfffec 	andhi	r2,r2,65535
  806d74:	10000f26 	beq	r2,zero,806db4 <altera_avalon_jtag_uart_irq+0x120>
      {
        /* If there is still data available here then the buffer is full 
         * so turn off receive interrupts until some space becomes available.
         */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
  806d78:	e0bffb17 	ldw	r2,-20(fp)
  806d7c:	10c00817 	ldw	r3,32(r2)
  806d80:	00bfff84 	movi	r2,-2
  806d84:	1886703a 	and	r3,r3,r2
  806d88:	e0bffb17 	ldw	r2,-20(fp)
  806d8c:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(base, sp->irq_enable);
  806d90:	e0bffc17 	ldw	r2,-16(fp)
  806d94:	10800104 	addi	r2,r2,4
  806d98:	1007883a 	mov	r3,r2
  806d9c:	e0bffb17 	ldw	r2,-20(fp)
  806da0:	10800817 	ldw	r2,32(r2)
  806da4:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
  806da8:	e0bffc17 	ldw	r2,-16(fp)
  806dac:	10800104 	addi	r2,r2,4
  806db0:	10800037 	ldwio	r2,0(r2)
      }
    }

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
  806db4:	e0bffd17 	ldw	r2,-12(fp)
  806db8:	1080800c 	andi	r2,r2,512
  806dbc:	103fbe26 	beq	r2,zero,806cb8 <__alt_mem_onchip_mem+0xff7fecb8>
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;
  806dc0:	e0bffd17 	ldw	r2,-12(fp)
  806dc4:	1004d43a 	srli	r2,r2,16
  806dc8:	e0bffa15 	stw	r2,-24(fp)

      while (space > 0 && sp->tx_out != sp->tx_in)
  806dcc:	00001406 	br	806e20 <altera_avalon_jtag_uart_irq+0x18c>
      {
        IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]);
  806dd0:	e0bffc17 	ldw	r2,-16(fp)
  806dd4:	e0fffb17 	ldw	r3,-20(fp)
  806dd8:	18c00d17 	ldw	r3,52(r3)
  806ddc:	e13ffb17 	ldw	r4,-20(fp)
  806de0:	20c7883a 	add	r3,r4,r3
  806de4:	18c20e04 	addi	r3,r3,2104
  806de8:	18c00003 	ldbu	r3,0(r3)
  806dec:	18c03fcc 	andi	r3,r3,255
  806df0:	18c0201c 	xori	r3,r3,128
  806df4:	18ffe004 	addi	r3,r3,-128
  806df8:	10c00035 	stwio	r3,0(r2)

        sp->tx_out = (sp->tx_out + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
  806dfc:	e0bffb17 	ldw	r2,-20(fp)
  806e00:	10800d17 	ldw	r2,52(r2)
  806e04:	10800044 	addi	r2,r2,1
  806e08:	10c1ffcc 	andi	r3,r2,2047
  806e0c:	e0bffb17 	ldw	r2,-20(fp)
  806e10:	10c00d15 	stw	r3,52(r2)

        /* Post an event to notify jtag_uart_write that a character has been written */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
  806e14:	e0bffa17 	ldw	r2,-24(fp)
  806e18:	10bfffc4 	addi	r2,r2,-1
  806e1c:	e0bffa15 	stw	r2,-24(fp)
    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;

      while (space > 0 && sp->tx_out != sp->tx_in)
  806e20:	e0bffa17 	ldw	r2,-24(fp)
  806e24:	10000526 	beq	r2,zero,806e3c <altera_avalon_jtag_uart_irq+0x1a8>
  806e28:	e0bffb17 	ldw	r2,-20(fp)
  806e2c:	10c00d17 	ldw	r3,52(r2)
  806e30:	e0bffb17 	ldw	r2,-20(fp)
  806e34:	10800c17 	ldw	r2,48(r2)
  806e38:	18bfe51e 	bne	r3,r2,806dd0 <__alt_mem_onchip_mem+0xff7fedd0>
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
      }

      if (space > 0)
  806e3c:	e0bffa17 	ldw	r2,-24(fp)
  806e40:	103f9d26 	beq	r2,zero,806cb8 <__alt_mem_onchip_mem+0xff7fecb8>
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
  806e44:	e0bffb17 	ldw	r2,-20(fp)
  806e48:	10c00817 	ldw	r3,32(r2)
  806e4c:	00bfff44 	movi	r2,-3
  806e50:	1886703a 	and	r3,r3,r2
  806e54:	e0bffb17 	ldw	r2,-20(fp)
  806e58:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
  806e5c:	e0bffb17 	ldw	r2,-20(fp)
  806e60:	10800017 	ldw	r2,0(r2)
  806e64:	10800104 	addi	r2,r2,4
  806e68:	1007883a 	mov	r3,r2
  806e6c:	e0bffb17 	ldw	r2,-20(fp)
  806e70:	10800817 	ldw	r2,32(r2)
  806e74:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
  806e78:	e0bffc17 	ldw	r2,-16(fp)
  806e7c:	10800104 	addi	r2,r2,4
  806e80:	10800037 	ldwio	r2,0(r2)
      }
    }
  }
  806e84:	003f8c06 	br	806cb8 <__alt_mem_onchip_mem+0xff7fecb8>
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
      break;
  806e88:	0001883a 	nop
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
      }
    }
  }
}
  806e8c:	0001883a 	nop
  806e90:	e037883a 	mov	sp,fp
  806e94:	df000017 	ldw	fp,0(sp)
  806e98:	dec00104 	addi	sp,sp,4
  806e9c:	f800283a 	ret

00806ea0 <altera_avalon_jtag_uart_timeout>:
 * Timeout routine is called every second
 */

static alt_u32 
altera_avalon_jtag_uart_timeout(void* context) 
{
  806ea0:	defff804 	addi	sp,sp,-32
  806ea4:	df000715 	stw	fp,28(sp)
  806ea8:	df000704 	addi	fp,sp,28
  806eac:	e13ffb15 	stw	r4,-20(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state *) context;
  806eb0:	e0bffb17 	ldw	r2,-20(fp)
  806eb4:	e0bff915 	stw	r2,-28(fp)

  unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base);
  806eb8:	e0bff917 	ldw	r2,-28(fp)
  806ebc:	10800017 	ldw	r2,0(r2)
  806ec0:	10800104 	addi	r2,r2,4
  806ec4:	10800037 	ldwio	r2,0(r2)
  806ec8:	e0bffa15 	stw	r2,-24(fp)

  if (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK)
  806ecc:	e0bffa17 	ldw	r2,-24(fp)
  806ed0:	1081000c 	andi	r2,r2,1024
  806ed4:	10000b26 	beq	r2,zero,806f04 <altera_avalon_jtag_uart_timeout+0x64>
  {
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable | ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK);
  806ed8:	e0bff917 	ldw	r2,-28(fp)
  806edc:	10800017 	ldw	r2,0(r2)
  806ee0:	10800104 	addi	r2,r2,4
  806ee4:	1007883a 	mov	r3,r2
  806ee8:	e0bff917 	ldw	r2,-28(fp)
  806eec:	10800817 	ldw	r2,32(r2)
  806ef0:	10810014 	ori	r2,r2,1024
  806ef4:	18800035 	stwio	r2,0(r3)
    sp->host_inactive = 0;
  806ef8:	e0bff917 	ldw	r2,-28(fp)
  806efc:	10000915 	stw	zero,36(r2)
  806f00:	00000a06 	br	806f2c <altera_avalon_jtag_uart_timeout+0x8c>
  }
  else if (sp->host_inactive < INT_MAX - 2) {
  806f04:	e0bff917 	ldw	r2,-28(fp)
  806f08:	10c00917 	ldw	r3,36(r2)
  806f0c:	00a00034 	movhi	r2,32768
  806f10:	10bfff04 	addi	r2,r2,-4
  806f14:	10c00536 	bltu	r2,r3,806f2c <altera_avalon_jtag_uart_timeout+0x8c>
    sp->host_inactive++;
  806f18:	e0bff917 	ldw	r2,-28(fp)
  806f1c:	10800917 	ldw	r2,36(r2)
  806f20:	10c00044 	addi	r3,r2,1
  806f24:	e0bff917 	ldw	r2,-28(fp)
  806f28:	10c00915 	stw	r3,36(r2)
  806f2c:	d0a62217 	ldw	r2,-26488(gp)
      ALT_FLAG_POST (sp->events, ALT_JTAG_UART_TIMEOUT, OS_FLAG_SET);
    }
  }

  return alt_ticks_per_second();
}
  806f30:	e037883a 	mov	sp,fp
  806f34:	df000017 	ldw	fp,0(sp)
  806f38:	dec00104 	addi	sp,sp,4
  806f3c:	f800283a 	ret

00806f40 <altera_avalon_jtag_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_jtag_uart_close(altera_avalon_jtag_uart_state* sp, int flags)
{
  806f40:	defffd04 	addi	sp,sp,-12
  806f44:	df000215 	stw	fp,8(sp)
  806f48:	df000204 	addi	fp,sp,8
  806f4c:	e13ffe15 	stw	r4,-8(fp)
  806f50:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
  806f54:	00000506 	br	806f6c <altera_avalon_jtag_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
  806f58:	e0bfff17 	ldw	r2,-4(fp)
  806f5c:	1090000c 	andi	r2,r2,16384
  806f60:	10000226 	beq	r2,zero,806f6c <altera_avalon_jtag_uart_close+0x2c>
      return -EWOULDBLOCK; 
  806f64:	00bffd44 	movi	r2,-11
  806f68:	00000b06 	br	806f98 <altera_avalon_jtag_uart_close+0x58>
{
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
  806f6c:	e0bffe17 	ldw	r2,-8(fp)
  806f70:	10c00d17 	ldw	r3,52(r2)
  806f74:	e0bffe17 	ldw	r2,-8(fp)
  806f78:	10800c17 	ldw	r2,48(r2)
  806f7c:	18800526 	beq	r3,r2,806f94 <altera_avalon_jtag_uart_close+0x54>
  806f80:	e0bffe17 	ldw	r2,-8(fp)
  806f84:	10c00917 	ldw	r3,36(r2)
  806f88:	e0bffe17 	ldw	r2,-8(fp)
  806f8c:	10800117 	ldw	r2,4(r2)
  806f90:	18bff136 	bltu	r3,r2,806f58 <__alt_mem_onchip_mem+0xff7fef58>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
  806f94:	0005883a 	mov	r2,zero
}
  806f98:	e037883a 	mov	sp,fp
  806f9c:	df000017 	ldw	fp,0(sp)
  806fa0:	dec00104 	addi	sp,sp,4
  806fa4:	f800283a 	ret

00806fa8 <altera_avalon_jtag_uart_ioctl>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_ioctl(altera_avalon_jtag_uart_state* sp, int req,
  void* arg)
{
  806fa8:	defffa04 	addi	sp,sp,-24
  806fac:	df000515 	stw	fp,20(sp)
  806fb0:	df000504 	addi	fp,sp,20
  806fb4:	e13ffd15 	stw	r4,-12(fp)
  806fb8:	e17ffe15 	stw	r5,-8(fp)
  806fbc:	e1bfff15 	stw	r6,-4(fp)
  int rc = -ENOTTY;
  806fc0:	00bff9c4 	movi	r2,-25
  806fc4:	e0bffb15 	stw	r2,-20(fp)

  switch (req)
  806fc8:	e0bffe17 	ldw	r2,-8(fp)
  806fcc:	10da8060 	cmpeqi	r3,r2,27137
  806fd0:	1800031e 	bne	r3,zero,806fe0 <altera_avalon_jtag_uart_ioctl+0x38>
  806fd4:	109a80a0 	cmpeqi	r2,r2,27138
  806fd8:	1000181e 	bne	r2,zero,80703c <altera_avalon_jtag_uart_ioctl+0x94>
      rc = 0;
    }
    break;

  default:
    break;
  806fdc:	00002906 	br	807084 <altera_avalon_jtag_uart_ioctl+0xdc>

  switch (req)
  {
  case TIOCSTIMEOUT:
    /* Set the time to wait until assuming host is not connected */
    if (sp->timeout != INT_MAX)
  806fe0:	e0bffd17 	ldw	r2,-12(fp)
  806fe4:	10c00117 	ldw	r3,4(r2)
  806fe8:	00a00034 	movhi	r2,32768
  806fec:	10bfffc4 	addi	r2,r2,-1
  806ff0:	18802126 	beq	r3,r2,807078 <altera_avalon_jtag_uart_ioctl+0xd0>
    {
      int timeout = *((int *)arg);
  806ff4:	e0bfff17 	ldw	r2,-4(fp)
  806ff8:	10800017 	ldw	r2,0(r2)
  806ffc:	e0bffc15 	stw	r2,-16(fp)
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
  807000:	e0bffc17 	ldw	r2,-16(fp)
  807004:	10800090 	cmplti	r2,r2,2
  807008:	1000061e 	bne	r2,zero,807024 <altera_avalon_jtag_uart_ioctl+0x7c>
  80700c:	e0fffc17 	ldw	r3,-16(fp)
  807010:	00a00034 	movhi	r2,32768
  807014:	10bfffc4 	addi	r2,r2,-1
  807018:	18800226 	beq	r3,r2,807024 <altera_avalon_jtag_uart_ioctl+0x7c>
  80701c:	e0bffc17 	ldw	r2,-16(fp)
  807020:	00000206 	br	80702c <altera_avalon_jtag_uart_ioctl+0x84>
  807024:	00a00034 	movhi	r2,32768
  807028:	10bfff84 	addi	r2,r2,-2
  80702c:	e0fffd17 	ldw	r3,-12(fp)
  807030:	18800115 	stw	r2,4(r3)
      rc = 0;
  807034:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
  807038:	00000f06 	br	807078 <altera_avalon_jtag_uart_ioctl+0xd0>

  case TIOCGCONNECTED:
    /* Find out whether host is connected */
    if (sp->timeout != INT_MAX)
  80703c:	e0bffd17 	ldw	r2,-12(fp)
  807040:	10c00117 	ldw	r3,4(r2)
  807044:	00a00034 	movhi	r2,32768
  807048:	10bfffc4 	addi	r2,r2,-1
  80704c:	18800c26 	beq	r3,r2,807080 <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
  807050:	e0bffd17 	ldw	r2,-12(fp)
  807054:	10c00917 	ldw	r3,36(r2)
  807058:	e0bffd17 	ldw	r2,-12(fp)
  80705c:	10800117 	ldw	r2,4(r2)
  807060:	1885803a 	cmpltu	r2,r3,r2
  807064:	10c03fcc 	andi	r3,r2,255
  807068:	e0bfff17 	ldw	r2,-4(fp)
  80706c:	10c00015 	stw	r3,0(r2)
      rc = 0;
  807070:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
  807074:	00000206 	br	807080 <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      int timeout = *((int *)arg);
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
      rc = 0;
    }
    break;
  807078:	0001883a 	nop
  80707c:	00000106 	br	807084 <altera_avalon_jtag_uart_ioctl+0xdc>
    if (sp->timeout != INT_MAX)
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
      rc = 0;
    }
    break;
  807080:	0001883a 	nop

  default:
    break;
  }

  return rc;
  807084:	e0bffb17 	ldw	r2,-20(fp)
}
  807088:	e037883a 	mov	sp,fp
  80708c:	df000017 	ldw	fp,0(sp)
  807090:	dec00104 	addi	sp,sp,4
  807094:	f800283a 	ret

00807098 <altera_avalon_jtag_uart_read>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char * buffer, int space, int flags)
{
  807098:	defff304 	addi	sp,sp,-52
  80709c:	dfc00c15 	stw	ra,48(sp)
  8070a0:	df000b15 	stw	fp,44(sp)
  8070a4:	df000b04 	addi	fp,sp,44
  8070a8:	e13ffc15 	stw	r4,-16(fp)
  8070ac:	e17ffd15 	stw	r5,-12(fp)
  8070b0:	e1bffe15 	stw	r6,-8(fp)
  8070b4:	e1ffff15 	stw	r7,-4(fp)
  char * ptr = buffer;
  8070b8:	e0bffd17 	ldw	r2,-12(fp)
  8070bc:	e0bff515 	stw	r2,-44(fp)
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
  8070c0:	00004706 	br	8071e0 <altera_avalon_jtag_uart_read+0x148>
    unsigned int in, out;

    /* Read as much data as possible */
    do
    {
      in  = sp->rx_in;
  8070c4:	e0bffc17 	ldw	r2,-16(fp)
  8070c8:	10800a17 	ldw	r2,40(r2)
  8070cc:	e0bff715 	stw	r2,-36(fp)
      out = sp->rx_out;
  8070d0:	e0bffc17 	ldw	r2,-16(fp)
  8070d4:	10800b17 	ldw	r2,44(r2)
  8070d8:	e0bff815 	stw	r2,-32(fp)

      if (in >= out)
  8070dc:	e0fff717 	ldw	r3,-36(fp)
  8070e0:	e0bff817 	ldw	r2,-32(fp)
  8070e4:	18800536 	bltu	r3,r2,8070fc <altera_avalon_jtag_uart_read+0x64>
        n = in - out;
  8070e8:	e0fff717 	ldw	r3,-36(fp)
  8070ec:	e0bff817 	ldw	r2,-32(fp)
  8070f0:	1885c83a 	sub	r2,r3,r2
  8070f4:	e0bff615 	stw	r2,-40(fp)
  8070f8:	00000406 	br	80710c <altera_avalon_jtag_uart_read+0x74>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;
  8070fc:	00c20004 	movi	r3,2048
  807100:	e0bff817 	ldw	r2,-32(fp)
  807104:	1885c83a 	sub	r2,r3,r2
  807108:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
  80710c:	e0bff617 	ldw	r2,-40(fp)
  807110:	10001e26 	beq	r2,zero,80718c <altera_avalon_jtag_uart_read+0xf4>
        break; /* No more data available */

      if (n > space)
  807114:	e0fffe17 	ldw	r3,-8(fp)
  807118:	e0bff617 	ldw	r2,-40(fp)
  80711c:	1880022e 	bgeu	r3,r2,807128 <altera_avalon_jtag_uart_read+0x90>
        n = space;
  807120:	e0bffe17 	ldw	r2,-8(fp)
  807124:	e0bff615 	stw	r2,-40(fp)

      memcpy(ptr, sp->rx_buf + out, n);
  807128:	e0bffc17 	ldw	r2,-16(fp)
  80712c:	10c00e04 	addi	r3,r2,56
  807130:	e0bff817 	ldw	r2,-32(fp)
  807134:	1885883a 	add	r2,r3,r2
  807138:	e1bff617 	ldw	r6,-40(fp)
  80713c:	100b883a 	mov	r5,r2
  807140:	e13ff517 	ldw	r4,-44(fp)
  807144:	0809d480 	call	809d48 <memcpy>
      ptr   += n;
  807148:	e0fff517 	ldw	r3,-44(fp)
  80714c:	e0bff617 	ldw	r2,-40(fp)
  807150:	1885883a 	add	r2,r3,r2
  807154:	e0bff515 	stw	r2,-44(fp)
      space -= n;
  807158:	e0fffe17 	ldw	r3,-8(fp)
  80715c:	e0bff617 	ldw	r2,-40(fp)
  807160:	1885c83a 	sub	r2,r3,r2
  807164:	e0bffe15 	stw	r2,-8(fp)

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
  807168:	e0fff817 	ldw	r3,-32(fp)
  80716c:	e0bff617 	ldw	r2,-40(fp)
  807170:	1885883a 	add	r2,r3,r2
  807174:	10c1ffcc 	andi	r3,r2,2047
  807178:	e0bffc17 	ldw	r2,-16(fp)
  80717c:	10c00b15 	stw	r3,44(r2)
    }
    while (space > 0);
  807180:	e0bffe17 	ldw	r2,-8(fp)
  807184:	00bfcf16 	blt	zero,r2,8070c4 <__alt_mem_onchip_mem+0xff7ff0c4>
  807188:	00000106 	br	807190 <altera_avalon_jtag_uart_read+0xf8>
        n = in - out;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;

      if (n == 0)
        break; /* No more data available */
  80718c:	0001883a 	nop
      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
  807190:	e0fff517 	ldw	r3,-44(fp)
  807194:	e0bffd17 	ldw	r2,-12(fp)
  807198:	1880141e 	bne	r3,r2,8071ec <altera_avalon_jtag_uart_read+0x154>
      break;

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
  80719c:	e0bfff17 	ldw	r2,-4(fp)
  8071a0:	1090000c 	andi	r2,r2,16384
  8071a4:	1000131e 	bne	r2,zero,8071f4 <altera_avalon_jtag_uart_read+0x15c>
      while (in == sp->rx_in && sp->host_inactive < sp->timeout)
        ;
    }
#else
    /* No OS: Always spin */
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
  8071a8:	0001883a 	nop
  8071ac:	e0bffc17 	ldw	r2,-16(fp)
  8071b0:	10c00a17 	ldw	r3,40(r2)
  8071b4:	e0bff717 	ldw	r2,-36(fp)
  8071b8:	1880051e 	bne	r3,r2,8071d0 <altera_avalon_jtag_uart_read+0x138>
  8071bc:	e0bffc17 	ldw	r2,-16(fp)
  8071c0:	10c00917 	ldw	r3,36(r2)
  8071c4:	e0bffc17 	ldw	r2,-16(fp)
  8071c8:	10800117 	ldw	r2,4(r2)
  8071cc:	18bff736 	bltu	r3,r2,8071ac <__alt_mem_onchip_mem+0xff7ff1ac>
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
  8071d0:	e0bffc17 	ldw	r2,-16(fp)
  8071d4:	10c00a17 	ldw	r3,40(r2)
  8071d8:	e0bff717 	ldw	r2,-36(fp)
  8071dc:	18800726 	beq	r3,r2,8071fc <altera_avalon_jtag_uart_read+0x164>
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
  8071e0:	e0bffe17 	ldw	r2,-8(fp)
  8071e4:	00bfb716 	blt	zero,r2,8070c4 <__alt_mem_onchip_mem+0xff7ff0c4>
  8071e8:	00000506 	br	807200 <altera_avalon_jtag_uart_read+0x168>
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
      break;
  8071ec:	0001883a 	nop
  8071f0:	00000306 	br	807200 <altera_avalon_jtag_uart_read+0x168>

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
      break;
  8071f4:	0001883a 	nop
  8071f8:	00000106 	br	807200 <altera_avalon_jtag_uart_read+0x168>
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
      break;
  8071fc:	0001883a 	nop
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->read_lock);

  if (ptr != buffer)
  807200:	e0fff517 	ldw	r3,-44(fp)
  807204:	e0bffd17 	ldw	r2,-12(fp)
  807208:	18801826 	beq	r3,r2,80726c <altera_avalon_jtag_uart_read+0x1d4>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  80720c:	0005303a 	rdctl	r2,status
  807210:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  807214:	e0fffb17 	ldw	r3,-20(fp)
  807218:	00bfff84 	movi	r2,-2
  80721c:	1884703a 	and	r2,r3,r2
  807220:	1001703a 	wrctl	status,r2
  
  return context;
  807224:	e0bffb17 	ldw	r2,-20(fp)
  {
    /* If we read any data then there is space in the buffer so enable interrupts */
    context = alt_irq_disable_all();
  807228:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
  80722c:	e0bffc17 	ldw	r2,-16(fp)
  807230:	10800817 	ldw	r2,32(r2)
  807234:	10c00054 	ori	r3,r2,1
  807238:	e0bffc17 	ldw	r2,-16(fp)
  80723c:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
  807240:	e0bffc17 	ldw	r2,-16(fp)
  807244:	10800017 	ldw	r2,0(r2)
  807248:	10800104 	addi	r2,r2,4
  80724c:	1007883a 	mov	r3,r2
  807250:	e0bffc17 	ldw	r2,-16(fp)
  807254:	10800817 	ldw	r2,32(r2)
  807258:	18800035 	stwio	r2,0(r3)
  80725c:	e0bffa17 	ldw	r2,-24(fp)
  807260:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  807264:	e0bff917 	ldw	r2,-28(fp)
  807268:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
  }

  if (ptr != buffer)
  80726c:	e0fff517 	ldw	r3,-44(fp)
  807270:	e0bffd17 	ldw	r2,-12(fp)
  807274:	18800426 	beq	r3,r2,807288 <altera_avalon_jtag_uart_read+0x1f0>
    return ptr - buffer;
  807278:	e0fff517 	ldw	r3,-44(fp)
  80727c:	e0bffd17 	ldw	r2,-12(fp)
  807280:	1885c83a 	sub	r2,r3,r2
  807284:	00000606 	br	8072a0 <altera_avalon_jtag_uart_read+0x208>
  else if (flags & O_NONBLOCK)
  807288:	e0bfff17 	ldw	r2,-4(fp)
  80728c:	1090000c 	andi	r2,r2,16384
  807290:	10000226 	beq	r2,zero,80729c <altera_avalon_jtag_uart_read+0x204>
    return -EWOULDBLOCK;
  807294:	00bffd44 	movi	r2,-11
  807298:	00000106 	br	8072a0 <altera_avalon_jtag_uart_read+0x208>
  else
    return -EIO;
  80729c:	00bffec4 	movi	r2,-5
}
  8072a0:	e037883a 	mov	sp,fp
  8072a4:	dfc00117 	ldw	ra,4(sp)
  8072a8:	df000017 	ldw	fp,0(sp)
  8072ac:	dec00204 	addi	sp,sp,8
  8072b0:	f800283a 	ret

008072b4 <altera_avalon_jtag_uart_write>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
  8072b4:	defff304 	addi	sp,sp,-52
  8072b8:	dfc00c15 	stw	ra,48(sp)
  8072bc:	df000b15 	stw	fp,44(sp)
  8072c0:	df000b04 	addi	fp,sp,44
  8072c4:	e13ffc15 	stw	r4,-16(fp)
  8072c8:	e17ffd15 	stw	r5,-12(fp)
  8072cc:	e1bffe15 	stw	r6,-8(fp)
  8072d0:	e1ffff15 	stw	r7,-4(fp)
  /* Remove warning at optimisation level 03 by seting out to 0 */
  unsigned int in, out=0;
  8072d4:	e03ff515 	stw	zero,-44(fp)
  unsigned int n;
  alt_irq_context context;

  const char * start = ptr;
  8072d8:	e0bffd17 	ldw	r2,-12(fp)
  8072dc:	e0bff715 	stw	r2,-36(fp)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
  8072e0:	00003706 	br	8073c0 <altera_avalon_jtag_uart_write+0x10c>
    {
      /* We need a stable value of the out pointer to calculate the space available */
      in  = sp->tx_in;
  8072e4:	e0bffc17 	ldw	r2,-16(fp)
  8072e8:	10800c17 	ldw	r2,48(r2)
  8072ec:	e0bff915 	stw	r2,-28(fp)
      out = sp->tx_out;
  8072f0:	e0bffc17 	ldw	r2,-16(fp)
  8072f4:	10800d17 	ldw	r2,52(r2)
  8072f8:	e0bff515 	stw	r2,-44(fp)

      if (in < out)
  8072fc:	e0fff917 	ldw	r3,-28(fp)
  807300:	e0bff517 	ldw	r2,-44(fp)
  807304:	1880062e 	bgeu	r3,r2,807320 <altera_avalon_jtag_uart_write+0x6c>
        n = out - 1 - in;
  807308:	e0fff517 	ldw	r3,-44(fp)
  80730c:	e0bff917 	ldw	r2,-28(fp)
  807310:	1885c83a 	sub	r2,r3,r2
  807314:	10bfffc4 	addi	r2,r2,-1
  807318:	e0bff615 	stw	r2,-40(fp)
  80731c:	00000b06 	br	80734c <altera_avalon_jtag_uart_write+0x98>
      else if (out > 0)
  807320:	e0bff517 	ldw	r2,-44(fp)
  807324:	10000526 	beq	r2,zero,80733c <altera_avalon_jtag_uart_write+0x88>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
  807328:	00c20004 	movi	r3,2048
  80732c:	e0bff917 	ldw	r2,-28(fp)
  807330:	1885c83a 	sub	r2,r3,r2
  807334:	e0bff615 	stw	r2,-40(fp)
  807338:	00000406 	br	80734c <altera_avalon_jtag_uart_write+0x98>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;
  80733c:	00c1ffc4 	movi	r3,2047
  807340:	e0bff917 	ldw	r2,-28(fp)
  807344:	1885c83a 	sub	r2,r3,r2
  807348:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
  80734c:	e0bff617 	ldw	r2,-40(fp)
  807350:	10001e26 	beq	r2,zero,8073cc <altera_avalon_jtag_uart_write+0x118>
        break;

      if (n > count)
  807354:	e0fffe17 	ldw	r3,-8(fp)
  807358:	e0bff617 	ldw	r2,-40(fp)
  80735c:	1880022e 	bgeu	r3,r2,807368 <altera_avalon_jtag_uart_write+0xb4>
        n = count;
  807360:	e0bffe17 	ldw	r2,-8(fp)
  807364:	e0bff615 	stw	r2,-40(fp)

      memcpy(sp->tx_buf + in, ptr, n);
  807368:	e0bffc17 	ldw	r2,-16(fp)
  80736c:	10c20e04 	addi	r3,r2,2104
  807370:	e0bff917 	ldw	r2,-28(fp)
  807374:	1885883a 	add	r2,r3,r2
  807378:	e1bff617 	ldw	r6,-40(fp)
  80737c:	e17ffd17 	ldw	r5,-12(fp)
  807380:	1009883a 	mov	r4,r2
  807384:	0809d480 	call	809d48 <memcpy>
      ptr   += n;
  807388:	e0fffd17 	ldw	r3,-12(fp)
  80738c:	e0bff617 	ldw	r2,-40(fp)
  807390:	1885883a 	add	r2,r3,r2
  807394:	e0bffd15 	stw	r2,-12(fp)
      count -= n;
  807398:	e0fffe17 	ldw	r3,-8(fp)
  80739c:	e0bff617 	ldw	r2,-40(fp)
  8073a0:	1885c83a 	sub	r2,r3,r2
  8073a4:	e0bffe15 	stw	r2,-8(fp)

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
  8073a8:	e0fff917 	ldw	r3,-28(fp)
  8073ac:	e0bff617 	ldw	r2,-40(fp)
  8073b0:	1885883a 	add	r2,r3,r2
  8073b4:	10c1ffcc 	andi	r3,r2,2047
  8073b8:	e0bffc17 	ldw	r2,-16(fp)
  8073bc:	10c00c15 	stw	r3,48(r2)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
  8073c0:	e0bffe17 	ldw	r2,-8(fp)
  8073c4:	00bfc716 	blt	zero,r2,8072e4 <__alt_mem_onchip_mem+0xff7ff2e4>
  8073c8:	00000106 	br	8073d0 <altera_avalon_jtag_uart_write+0x11c>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;

      if (n == 0)
        break;
  8073cc:	0001883a 	nop
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  8073d0:	0005303a 	rdctl	r2,status
  8073d4:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  8073d8:	e0fffb17 	ldw	r3,-20(fp)
  8073dc:	00bfff84 	movi	r2,-2
  8073e0:	1884703a 	and	r2,r3,r2
  8073e4:	1001703a 	wrctl	status,r2
  
  return context;
  8073e8:	e0bffb17 	ldw	r2,-20(fp)
     * to enable interrupts if there is no space left in the FIFO
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
  8073ec:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
  8073f0:	e0bffc17 	ldw	r2,-16(fp)
  8073f4:	10800817 	ldw	r2,32(r2)
  8073f8:	10c00094 	ori	r3,r2,2
  8073fc:	e0bffc17 	ldw	r2,-16(fp)
  807400:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
  807404:	e0bffc17 	ldw	r2,-16(fp)
  807408:	10800017 	ldw	r2,0(r2)
  80740c:	10800104 	addi	r2,r2,4
  807410:	1007883a 	mov	r3,r2
  807414:	e0bffc17 	ldw	r2,-16(fp)
  807418:	10800817 	ldw	r2,32(r2)
  80741c:	18800035 	stwio	r2,0(r3)
  807420:	e0bffa17 	ldw	r2,-24(fp)
  807424:	e0bff815 	stw	r2,-32(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  807428:	e0bff817 	ldw	r2,-32(fp)
  80742c:	1001703a 	wrctl	status,r2
    /* 
     * If there is any data left then either return now or block until 
     * some has been sent 
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
  807430:	e0bffe17 	ldw	r2,-8(fp)
  807434:	0080100e 	bge	zero,r2,807478 <altera_avalon_jtag_uart_write+0x1c4>
    {
      if (flags & O_NONBLOCK)
  807438:	e0bfff17 	ldw	r2,-4(fp)
  80743c:	1090000c 	andi	r2,r2,16384
  807440:	1000101e 	bne	r2,zero,807484 <altera_avalon_jtag_uart_write+0x1d0>
      /*
       * No OS present: Always wait for data to be removed from buffer.  Once
       * the interrupt routine has removed some data then we will be able to
       * insert some more.
       */
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
  807444:	0001883a 	nop
  807448:	e0bffc17 	ldw	r2,-16(fp)
  80744c:	10c00d17 	ldw	r3,52(r2)
  807450:	e0bff517 	ldw	r2,-44(fp)
  807454:	1880051e 	bne	r3,r2,80746c <altera_avalon_jtag_uart_write+0x1b8>
  807458:	e0bffc17 	ldw	r2,-16(fp)
  80745c:	10c00917 	ldw	r3,36(r2)
  807460:	e0bffc17 	ldw	r2,-16(fp)
  807464:	10800117 	ldw	r2,4(r2)
  807468:	18bff736 	bltu	r3,r2,807448 <__alt_mem_onchip_mem+0xff7ff448>
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
  80746c:	e0bffc17 	ldw	r2,-16(fp)
  807470:	10800917 	ldw	r2,36(r2)
  807474:	1000051e 	bne	r2,zero,80748c <altera_avalon_jtag_uart_write+0x1d8>
         break;
    }
  }
  while (count > 0);
  807478:	e0bffe17 	ldw	r2,-8(fp)
  80747c:	00bfd016 	blt	zero,r2,8073c0 <__alt_mem_onchip_mem+0xff7ff3c0>
  807480:	00000306 	br	807490 <altera_avalon_jtag_uart_write+0x1dc>
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
    {
      if (flags & O_NONBLOCK)
        break;
  807484:	0001883a 	nop
  807488:	00000106 	br	807490 <altera_avalon_jtag_uart_write+0x1dc>
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
         break;
  80748c:	0001883a 	nop
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
  807490:	e0fffd17 	ldw	r3,-12(fp)
  807494:	e0bff717 	ldw	r2,-36(fp)
  807498:	18800426 	beq	r3,r2,8074ac <altera_avalon_jtag_uart_write+0x1f8>
    return ptr - start;
  80749c:	e0fffd17 	ldw	r3,-12(fp)
  8074a0:	e0bff717 	ldw	r2,-36(fp)
  8074a4:	1885c83a 	sub	r2,r3,r2
  8074a8:	00000606 	br	8074c4 <altera_avalon_jtag_uart_write+0x210>
  else if (flags & O_NONBLOCK)
  8074ac:	e0bfff17 	ldw	r2,-4(fp)
  8074b0:	1090000c 	andi	r2,r2,16384
  8074b4:	10000226 	beq	r2,zero,8074c0 <altera_avalon_jtag_uart_write+0x20c>
    return -EWOULDBLOCK;
  8074b8:	00bffd44 	movi	r2,-11
  8074bc:	00000106 	br	8074c4 <altera_avalon_jtag_uart_write+0x210>
    sp->tx_out = sp->tx_in = 0;
    return ptr - start + count;
  }
#endif
  else
    return -EIO; /* Host not connected */
  8074c0:	00bffec4 	movi	r2,-5
}
  8074c4:	e037883a 	mov	sp,fp
  8074c8:	dfc00117 	ldw	ra,4(sp)
  8074cc:	df000017 	ldw	fp,0(sp)
  8074d0:	dec00204 	addi	sp,sp,8
  8074d4:	f800283a 	ret

008074d8 <lcd_write_command>:

/* --------------------------------------------------------------------- */

static void lcd_write_command(altera_avalon_lcd_16207_state* sp, 
  unsigned char command)
{
  8074d8:	defffa04 	addi	sp,sp,-24
  8074dc:	dfc00515 	stw	ra,20(sp)
  8074e0:	df000415 	stw	fp,16(sp)
  8074e4:	df000404 	addi	fp,sp,16
  8074e8:	e13ffe15 	stw	r4,-8(fp)
  8074ec:	2805883a 	mov	r2,r5
  8074f0:	e0bfff05 	stb	r2,-4(fp)
  unsigned int base = sp->base;
  8074f4:	e0bffe17 	ldw	r2,-8(fp)
  8074f8:	10800017 	ldw	r2,0(r2)
  8074fc:	e0bffd15 	stw	r2,-12(fp)
  /* We impose a timeout on the driver in case the LCD panel isn't connected.
   * The first time we call this function the timeout is approx 25ms 
   * (assuming 5 cycles per loop and a 200MHz clock).  Obviously systems
   * with slower clocks, or debug builds, or slower memory will take longer.
   */
  int i = 1000000;
  807500:	008003f4 	movhi	r2,15
  807504:	10909004 	addi	r2,r2,16960
  807508:	e0bffc15 	stw	r2,-16(fp)

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
  80750c:	e0bffe17 	ldw	r2,-8(fp)
  807510:	10800803 	ldbu	r2,32(r2)
  807514:	10803fcc 	andi	r2,r2,255
  807518:	1080201c 	xori	r2,r2,128
  80751c:	10bfe004 	addi	r2,r2,-128
  807520:	1000151e 	bne	r2,zero,807578 <lcd_write_command+0xa0>
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
  807524:	00000906 	br	80754c <lcd_write_command+0x74>
    if (--i == 0)
  807528:	e0bffc17 	ldw	r2,-16(fp)
  80752c:	10bfffc4 	addi	r2,r2,-1
  807530:	e0bffc15 	stw	r2,-16(fp)
  807534:	e0bffc17 	ldw	r2,-16(fp)
  807538:	1000041e 	bne	r2,zero,80754c <lcd_write_command+0x74>
    {
      sp->broken = 1;
  80753c:	e0bffe17 	ldw	r2,-8(fp)
  807540:	00c00044 	movi	r3,1
  807544:	10c00805 	stb	r3,32(r2)
      return;
  807548:	00000c06 	br	80757c <lcd_write_command+0xa4>
  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
  80754c:	e0bffd17 	ldw	r2,-12(fp)
  807550:	10800104 	addi	r2,r2,4
  807554:	10800037 	ldwio	r2,0(r2)
  807558:	1080200c 	andi	r2,r2,128
  80755c:	103ff21e 	bne	r2,zero,807528 <__alt_mem_onchip_mem+0xff7ff528>
    }

  /* Despite what it says in the datasheet, the LCD isn't ready to accept
   * a write immediately after it returns BUSY=0.  Wait for 100us more.
   */
  usleep(100);
  807560:	01001904 	movi	r4,100
  807564:	080976c0 	call	80976c <usleep>

  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, command);
  807568:	e0bffd17 	ldw	r2,-12(fp)
  80756c:	e0ffff03 	ldbu	r3,-4(fp)
  807570:	10c00035 	stwio	r3,0(r2)
  807574:	00000106 	br	80757c <lcd_write_command+0xa4>
   */
  int i = 1000000;

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;
  807578:	0001883a 	nop
   * a write immediately after it returns BUSY=0.  Wait for 100us more.
   */
  usleep(100);

  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, command);
}
  80757c:	e037883a 	mov	sp,fp
  807580:	dfc00117 	ldw	ra,4(sp)
  807584:	df000017 	ldw	fp,0(sp)
  807588:	dec00204 	addi	sp,sp,8
  80758c:	f800283a 	ret

00807590 <lcd_write_data>:

/* --------------------------------------------------------------------- */

static void lcd_write_data(altera_avalon_lcd_16207_state* sp, 
  unsigned char data)
{
  807590:	defffa04 	addi	sp,sp,-24
  807594:	dfc00515 	stw	ra,20(sp)
  807598:	df000415 	stw	fp,16(sp)
  80759c:	df000404 	addi	fp,sp,16
  8075a0:	e13ffe15 	stw	r4,-8(fp)
  8075a4:	2805883a 	mov	r2,r5
  8075a8:	e0bfff05 	stb	r2,-4(fp)
  unsigned int base = sp->base;
  8075ac:	e0bffe17 	ldw	r2,-8(fp)
  8075b0:	10800017 	ldw	r2,0(r2)
  8075b4:	e0bffd15 	stw	r2,-12(fp)
  /* We impose a timeout on the driver in case the LCD panel isn't connected.
   * The first time we call this function the timeout is approx 25ms 
   * (assuming 5 cycles per loop and a 200MHz clock).  Obviously systems
   * with slower clocks, or debug builds, or slower memory will take longer.
   */
  int i = 1000000;
  8075b8:	008003f4 	movhi	r2,15
  8075bc:	10909004 	addi	r2,r2,16960
  8075c0:	e0bffc15 	stw	r2,-16(fp)

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
  8075c4:	e0bffe17 	ldw	r2,-8(fp)
  8075c8:	10800803 	ldbu	r2,32(r2)
  8075cc:	10803fcc 	andi	r2,r2,255
  8075d0:	1080201c 	xori	r2,r2,128
  8075d4:	10bfe004 	addi	r2,r2,-128
  8075d8:	10001d1e 	bne	r2,zero,807650 <lcd_write_data+0xc0>
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
  8075dc:	00000906 	br	807604 <lcd_write_data+0x74>
    if (--i == 0)
  8075e0:	e0bffc17 	ldw	r2,-16(fp)
  8075e4:	10bfffc4 	addi	r2,r2,-1
  8075e8:	e0bffc15 	stw	r2,-16(fp)
  8075ec:	e0bffc17 	ldw	r2,-16(fp)
  8075f0:	1000041e 	bne	r2,zero,807604 <lcd_write_data+0x74>
    {
      sp->broken = 1;
  8075f4:	e0bffe17 	ldw	r2,-8(fp)
  8075f8:	00c00044 	movi	r3,1
  8075fc:	10c00805 	stb	r3,32(r2)
      return;
  807600:	00001406 	br	807654 <lcd_write_data+0xc4>
  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
  807604:	e0bffd17 	ldw	r2,-12(fp)
  807608:	10800104 	addi	r2,r2,4
  80760c:	10800037 	ldwio	r2,0(r2)
  807610:	1080200c 	andi	r2,r2,128
  807614:	103ff21e 	bne	r2,zero,8075e0 <__alt_mem_onchip_mem+0xff7ff5e0>
    }

  /* Despite what it says in the datasheet, the LCD isn't ready to accept
   * a write immediately after it returns BUSY=0.  Wait for 100us more.
   */
  usleep(100);
  807618:	01001904 	movi	r4,100
  80761c:	080976c0 	call	80976c <usleep>

  IOWR_ALTERA_AVALON_LCD_16207_DATA(base, data);
  807620:	e0bffd17 	ldw	r2,-12(fp)
  807624:	10800204 	addi	r2,r2,8
  807628:	1007883a 	mov	r3,r2
  80762c:	e0bfff03 	ldbu	r2,-4(fp)
  807630:	18800035 	stwio	r2,0(r3)

  sp->address++;
  807634:	e0bffe17 	ldw	r2,-8(fp)
  807638:	108008c3 	ldbu	r2,35(r2)
  80763c:	10800044 	addi	r2,r2,1
  807640:	1007883a 	mov	r3,r2
  807644:	e0bffe17 	ldw	r2,-8(fp)
  807648:	10c008c5 	stb	r3,35(r2)
  80764c:	00000106 	br	807654 <lcd_write_data+0xc4>
   */
  int i = 1000000;

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;
  807650:	0001883a 	nop
  usleep(100);

  IOWR_ALTERA_AVALON_LCD_16207_DATA(base, data);

  sp->address++;
}
  807654:	e037883a 	mov	sp,fp
  807658:	dfc00117 	ldw	ra,4(sp)
  80765c:	df000017 	ldw	fp,0(sp)
  807660:	dec00204 	addi	sp,sp,8
  807664:	f800283a 	ret

00807668 <lcd_clear_screen>:

/* --------------------------------------------------------------------- */

static void lcd_clear_screen(altera_avalon_lcd_16207_state* sp)
{
  807668:	defffc04 	addi	sp,sp,-16
  80766c:	dfc00315 	stw	ra,12(sp)
  807670:	df000215 	stw	fp,8(sp)
  807674:	df000204 	addi	fp,sp,8
  807678:	e13fff15 	stw	r4,-4(fp)
  int y;

  lcd_write_command(sp, LCD_CMD_CLEAR);
  80767c:	01400044 	movi	r5,1
  807680:	e13fff17 	ldw	r4,-4(fp)
  807684:	08074d80 	call	8074d8 <lcd_write_command>

  sp->x = 0;
  807688:	e0bfff17 	ldw	r2,-4(fp)
  80768c:	10000845 	stb	zero,33(r2)
  sp->y = 0;
  807690:	e0bfff17 	ldw	r2,-4(fp)
  807694:	10000885 	stb	zero,34(r2)
  sp->address = 0;
  807698:	e0bfff17 	ldw	r2,-4(fp)
  80769c:	100008c5 	stb	zero,35(r2)

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  8076a0:	e03ffe15 	stw	zero,-8(fp)
  8076a4:	00001b06 	br	807714 <lcd_clear_screen+0xac>
  {
    memset(sp->line[y].data, ' ', sizeof(sp->line[0].data));
  8076a8:	e0bffe17 	ldw	r2,-8(fp)
  8076ac:	108018e4 	muli	r2,r2,99
  8076b0:	10801004 	addi	r2,r2,64
  8076b4:	e0ffff17 	ldw	r3,-4(fp)
  8076b8:	1885883a 	add	r2,r3,r2
  8076bc:	01801444 	movi	r6,81
  8076c0:	01400804 	movi	r5,32
  8076c4:	1009883a 	mov	r4,r2
  8076c8:	0809e900 	call	809e90 <memset>
    memset(sp->line[y].visible, ' ', sizeof(sp->line[0].visible));
  8076cc:	e0bffe17 	ldw	r2,-8(fp)
  8076d0:	108018e4 	muli	r2,r2,99
  8076d4:	10800c04 	addi	r2,r2,48
  8076d8:	e0ffff17 	ldw	r3,-4(fp)
  8076dc:	1885883a 	add	r2,r3,r2
  8076e0:	01800404 	movi	r6,16
  8076e4:	01400804 	movi	r5,32
  8076e8:	1009883a 	mov	r4,r2
  8076ec:	0809e900 	call	809e90 <memset>
    sp->line[y].width = 0;
  8076f0:	e0ffff17 	ldw	r3,-4(fp)
  8076f4:	e0bffe17 	ldw	r2,-8(fp)
  8076f8:	108018e4 	muli	r2,r2,99
  8076fc:	1885883a 	add	r2,r3,r2
  807700:	10802444 	addi	r2,r2,145
  807704:	10000005 	stb	zero,0(r2)

  sp->x = 0;
  sp->y = 0;
  sp->address = 0;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  807708:	e0bffe17 	ldw	r2,-8(fp)
  80770c:	10800044 	addi	r2,r2,1
  807710:	e0bffe15 	stw	r2,-8(fp)
  807714:	e0bffe17 	ldw	r2,-8(fp)
  807718:	10800090 	cmplti	r2,r2,2
  80771c:	103fe21e 	bne	r2,zero,8076a8 <__alt_mem_onchip_mem+0xff7ff6a8>
  {
    memset(sp->line[y].data, ' ', sizeof(sp->line[0].data));
    memset(sp->line[y].visible, ' ', sizeof(sp->line[0].visible));
    sp->line[y].width = 0;
  }
}
  807720:	0001883a 	nop
  807724:	e037883a 	mov	sp,fp
  807728:	dfc00117 	ldw	ra,4(sp)
  80772c:	df000017 	ldw	fp,0(sp)
  807730:	dec00204 	addi	sp,sp,8
  807734:	f800283a 	ret

00807738 <lcd_repaint_screen>:

/* --------------------------------------------------------------------- */

static void lcd_repaint_screen(altera_avalon_lcd_16207_state* sp)
{
  807738:	defff704 	addi	sp,sp,-36
  80773c:	dfc00815 	stw	ra,32(sp)
  807740:	df000715 	stw	fp,28(sp)
  807744:	df000704 	addi	fp,sp,28
  807748:	e13fff15 	stw	r4,-4(fp)
  /* scrollpos controls how much the lines have scrolled round.  The speed
   * each line scrolls at is controlled by its speed variable - while
   * scrolline lines will wrap at the position set by width
   */

  int scrollpos = sp->scrollpos;
  80774c:	e0bfff17 	ldw	r2,-4(fp)
  807750:	10800943 	ldbu	r2,37(r2)
  807754:	10803fcc 	andi	r2,r2,255
  807758:	e0bffc15 	stw	r2,-16(fp)

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  80775c:	e03ff915 	stw	zero,-28(fp)
  807760:	00006706 	br	807900 <lcd_repaint_screen+0x1c8>
  {
    int width  = sp->line[y].width;
  807764:	e0ffff17 	ldw	r3,-4(fp)
  807768:	e0bff917 	ldw	r2,-28(fp)
  80776c:	108018e4 	muli	r2,r2,99
  807770:	1885883a 	add	r2,r3,r2
  807774:	10802444 	addi	r2,r2,145
  807778:	10800003 	ldbu	r2,0(r2)
  80777c:	10803fcc 	andi	r2,r2,255
  807780:	1080201c 	xori	r2,r2,128
  807784:	10bfe004 	addi	r2,r2,-128
  807788:	e0bffd15 	stw	r2,-12(fp)
    int offset = (scrollpos * sp->line[y].speed) >> 8;
  80778c:	e0ffff17 	ldw	r3,-4(fp)
  807790:	e0bff917 	ldw	r2,-28(fp)
  807794:	108018e4 	muli	r2,r2,99
  807798:	1885883a 	add	r2,r3,r2
  80779c:	10802484 	addi	r2,r2,146
  8077a0:	10800003 	ldbu	r2,0(r2)
  8077a4:	10c03fcc 	andi	r3,r2,255
  8077a8:	e0bffc17 	ldw	r2,-16(fp)
  8077ac:	1885383a 	mul	r2,r3,r2
  8077b0:	1005d23a 	srai	r2,r2,8
  8077b4:	e0bffb15 	stw	r2,-20(fp)
    if (offset >= width)
  8077b8:	e0fffb17 	ldw	r3,-20(fp)
  8077bc:	e0bffd17 	ldw	r2,-12(fp)
  8077c0:	18800116 	blt	r3,r2,8077c8 <lcd_repaint_screen+0x90>
      offset = 0;
  8077c4:	e03ffb15 	stw	zero,-20(fp)

    for (x = 0 ; x < ALT_LCD_WIDTH ; x++)
  8077c8:	e03ffa15 	stw	zero,-24(fp)
  8077cc:	00004606 	br	8078e8 <lcd_repaint_screen+0x1b0>
    {
      char c = sp->line[y].data[(x + offset) % width];
  8077d0:	e0fffa17 	ldw	r3,-24(fp)
  8077d4:	e0bffb17 	ldw	r2,-20(fp)
  8077d8:	1885883a 	add	r2,r3,r2
  8077dc:	e17ffd17 	ldw	r5,-12(fp)
  8077e0:	1009883a 	mov	r4,r2
  8077e4:	080a36c0 	call	80a36c <__modsi3>
  8077e8:	1009883a 	mov	r4,r2
  8077ec:	e0ffff17 	ldw	r3,-4(fp)
  8077f0:	e0bff917 	ldw	r2,-28(fp)
  8077f4:	108018e4 	muli	r2,r2,99
  8077f8:	1885883a 	add	r2,r3,r2
  8077fc:	1105883a 	add	r2,r2,r4
  807800:	10801004 	addi	r2,r2,64
  807804:	10800003 	ldbu	r2,0(r2)
  807808:	e0bffe05 	stb	r2,-8(fp)

      /* Writing data takes 40us, so don't do it unless required */
      if (sp->line[y].visible[x] != c)
  80780c:	e0ffff17 	ldw	r3,-4(fp)
  807810:	e0bff917 	ldw	r2,-28(fp)
  807814:	108018e4 	muli	r2,r2,99
  807818:	1887883a 	add	r3,r3,r2
  80781c:	e0bffa17 	ldw	r2,-24(fp)
  807820:	1885883a 	add	r2,r3,r2
  807824:	10800c04 	addi	r2,r2,48
  807828:	10800003 	ldbu	r2,0(r2)
  80782c:	10c03fcc 	andi	r3,r2,255
  807830:	18c0201c 	xori	r3,r3,128
  807834:	18ffe004 	addi	r3,r3,-128
  807838:	e0bffe07 	ldb	r2,-8(fp)
  80783c:	18802726 	beq	r3,r2,8078dc <lcd_repaint_screen+0x1a4>
      {
        unsigned char address = x + colstart[y];
  807840:	e0fff917 	ldw	r3,-28(fp)
  807844:	d0a00204 	addi	r2,gp,-32760
  807848:	1885883a 	add	r2,r3,r2
  80784c:	10800003 	ldbu	r2,0(r2)
  807850:	1007883a 	mov	r3,r2
  807854:	e0bffa17 	ldw	r2,-24(fp)
  807858:	1885883a 	add	r2,r3,r2
  80785c:	e0bffe45 	stb	r2,-7(fp)

        if (address != sp->address)
  807860:	e0fffe43 	ldbu	r3,-7(fp)
  807864:	e0bfff17 	ldw	r2,-4(fp)
  807868:	108008c3 	ldbu	r2,35(r2)
  80786c:	10803fcc 	andi	r2,r2,255
  807870:	1080201c 	xori	r2,r2,128
  807874:	10bfe004 	addi	r2,r2,-128
  807878:	18800a26 	beq	r3,r2,8078a4 <lcd_repaint_screen+0x16c>
        {
          lcd_write_command(sp, LCD_CMD_WRITE_DATA | address);
  80787c:	e0fffe43 	ldbu	r3,-7(fp)
  807880:	00bfe004 	movi	r2,-128
  807884:	1884b03a 	or	r2,r3,r2
  807888:	10803fcc 	andi	r2,r2,255
  80788c:	100b883a 	mov	r5,r2
  807890:	e13fff17 	ldw	r4,-4(fp)
  807894:	08074d80 	call	8074d8 <lcd_write_command>
          sp->address = address;
  807898:	e0fffe43 	ldbu	r3,-7(fp)
  80789c:	e0bfff17 	ldw	r2,-4(fp)
  8078a0:	10c008c5 	stb	r3,35(r2)
        }

        lcd_write_data(sp, c);
  8078a4:	e0bffe03 	ldbu	r2,-8(fp)
  8078a8:	10803fcc 	andi	r2,r2,255
  8078ac:	100b883a 	mov	r5,r2
  8078b0:	e13fff17 	ldw	r4,-4(fp)
  8078b4:	08075900 	call	807590 <lcd_write_data>
        sp->line[y].visible[x] = c;
  8078b8:	e0ffff17 	ldw	r3,-4(fp)
  8078bc:	e0bff917 	ldw	r2,-28(fp)
  8078c0:	108018e4 	muli	r2,r2,99
  8078c4:	1887883a 	add	r3,r3,r2
  8078c8:	e0bffa17 	ldw	r2,-24(fp)
  8078cc:	1885883a 	add	r2,r3,r2
  8078d0:	10800c04 	addi	r2,r2,48
  8078d4:	e0fffe03 	ldbu	r3,-8(fp)
  8078d8:	10c00005 	stb	r3,0(r2)
    int width  = sp->line[y].width;
    int offset = (scrollpos * sp->line[y].speed) >> 8;
    if (offset >= width)
      offset = 0;

    for (x = 0 ; x < ALT_LCD_WIDTH ; x++)
  8078dc:	e0bffa17 	ldw	r2,-24(fp)
  8078e0:	10800044 	addi	r2,r2,1
  8078e4:	e0bffa15 	stw	r2,-24(fp)
  8078e8:	e0bffa17 	ldw	r2,-24(fp)
  8078ec:	10800410 	cmplti	r2,r2,16
  8078f0:	103fb71e 	bne	r2,zero,8077d0 <__alt_mem_onchip_mem+0xff7ff7d0>
   * scrolline lines will wrap at the position set by width
   */

  int scrollpos = sp->scrollpos;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  8078f4:	e0bff917 	ldw	r2,-28(fp)
  8078f8:	10800044 	addi	r2,r2,1
  8078fc:	e0bff915 	stw	r2,-28(fp)
  807900:	e0bff917 	ldw	r2,-28(fp)
  807904:	10800090 	cmplti	r2,r2,2
  807908:	103f961e 	bne	r2,zero,807764 <__alt_mem_onchip_mem+0xff7ff764>
        lcd_write_data(sp, c);
        sp->line[y].visible[x] = c;
      }
    }
  }
}
  80790c:	0001883a 	nop
  807910:	e037883a 	mov	sp,fp
  807914:	dfc00117 	ldw	ra,4(sp)
  807918:	df000017 	ldw	fp,0(sp)
  80791c:	dec00204 	addi	sp,sp,8
  807920:	f800283a 	ret

00807924 <lcd_scroll_up>:

/* --------------------------------------------------------------------- */

static void lcd_scroll_up(altera_avalon_lcd_16207_state* sp)
{
  807924:	defffc04 	addi	sp,sp,-16
  807928:	dfc00315 	stw	ra,12(sp)
  80792c:	df000215 	stw	fp,8(sp)
  807930:	df000204 	addi	fp,sp,8
  807934:	e13fff15 	stw	r4,-4(fp)
  int y;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  807938:	e03ffe15 	stw	zero,-8(fp)
  80793c:	00001d06 	br	8079b4 <lcd_scroll_up+0x90>
  {
    if (y < ALT_LCD_HEIGHT-1)
  807940:	e0bffe17 	ldw	r2,-8(fp)
  807944:	00800f16 	blt	zero,r2,807984 <lcd_scroll_up+0x60>
      memcpy(sp->line[y].data, sp->line[y+1].data, ALT_LCD_VIRTUAL_WIDTH);
  807948:	e0bffe17 	ldw	r2,-8(fp)
  80794c:	108018e4 	muli	r2,r2,99
  807950:	10801004 	addi	r2,r2,64
  807954:	e0ffff17 	ldw	r3,-4(fp)
  807958:	1889883a 	add	r4,r3,r2
  80795c:	e0bffe17 	ldw	r2,-8(fp)
  807960:	10800044 	addi	r2,r2,1
  807964:	108018e4 	muli	r2,r2,99
  807968:	10801004 	addi	r2,r2,64
  80796c:	e0ffff17 	ldw	r3,-4(fp)
  807970:	1885883a 	add	r2,r3,r2
  807974:	01801404 	movi	r6,80
  807978:	100b883a 	mov	r5,r2
  80797c:	0809d480 	call	809d48 <memcpy>
  807980:	00000906 	br	8079a8 <lcd_scroll_up+0x84>
    else
      memset(sp->line[y].data, ' ', ALT_LCD_VIRTUAL_WIDTH);
  807984:	e0bffe17 	ldw	r2,-8(fp)
  807988:	108018e4 	muli	r2,r2,99
  80798c:	10801004 	addi	r2,r2,64
  807990:	e0ffff17 	ldw	r3,-4(fp)
  807994:	1885883a 	add	r2,r3,r2
  807998:	01801404 	movi	r6,80
  80799c:	01400804 	movi	r5,32
  8079a0:	1009883a 	mov	r4,r2
  8079a4:	0809e900 	call	809e90 <memset>

static void lcd_scroll_up(altera_avalon_lcd_16207_state* sp)
{
  int y;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  8079a8:	e0bffe17 	ldw	r2,-8(fp)
  8079ac:	10800044 	addi	r2,r2,1
  8079b0:	e0bffe15 	stw	r2,-8(fp)
  8079b4:	e0bffe17 	ldw	r2,-8(fp)
  8079b8:	10800090 	cmplti	r2,r2,2
  8079bc:	103fe01e 	bne	r2,zero,807940 <__alt_mem_onchip_mem+0xff7ff940>
      memcpy(sp->line[y].data, sp->line[y+1].data, ALT_LCD_VIRTUAL_WIDTH);
    else
      memset(sp->line[y].data, ' ', ALT_LCD_VIRTUAL_WIDTH);
  }

  sp->y--;
  8079c0:	e0bfff17 	ldw	r2,-4(fp)
  8079c4:	10800883 	ldbu	r2,34(r2)
  8079c8:	10bfffc4 	addi	r2,r2,-1
  8079cc:	1007883a 	mov	r3,r2
  8079d0:	e0bfff17 	ldw	r2,-4(fp)
  8079d4:	10c00885 	stb	r3,34(r2)
}
  8079d8:	0001883a 	nop
  8079dc:	e037883a 	mov	sp,fp
  8079e0:	dfc00117 	ldw	ra,4(sp)
  8079e4:	df000017 	ldw	fp,0(sp)
  8079e8:	dec00204 	addi	sp,sp,8
  8079ec:	f800283a 	ret

008079f0 <lcd_handle_escape>:

/* --------------------------------------------------------------------- */

static void lcd_handle_escape(altera_avalon_lcd_16207_state* sp, char c)
{
  8079f0:	defff904 	addi	sp,sp,-28
  8079f4:	dfc00615 	stw	ra,24(sp)
  8079f8:	df000515 	stw	fp,20(sp)
  8079fc:	df000504 	addi	fp,sp,20
  807a00:	e13ffe15 	stw	r4,-8(fp)
  807a04:	2805883a 	mov	r2,r5
  807a08:	e0bfff05 	stb	r2,-4(fp)
  int parm1 = 0, parm2 = 0;
  807a0c:	e03ffb15 	stw	zero,-20(fp)
  807a10:	e03ffc15 	stw	zero,-16(fp)

  if (sp->escape[0] == '[')
  807a14:	e0bffe17 	ldw	r2,-8(fp)
  807a18:	10800a03 	ldbu	r2,40(r2)
  807a1c:	10803fcc 	andi	r2,r2,255
  807a20:	1080201c 	xori	r2,r2,128
  807a24:	10bfe004 	addi	r2,r2,-128
  807a28:	108016d8 	cmpnei	r2,r2,91
  807a2c:	1000411e 	bne	r2,zero,807b34 <lcd_handle_escape+0x144>
  {
    char * ptr = sp->escape+1;
  807a30:	e0bffe17 	ldw	r2,-8(fp)
  807a34:	10800a04 	addi	r2,r2,40
  807a38:	10800044 	addi	r2,r2,1
  807a3c:	e0bffd15 	stw	r2,-12(fp)
    while (isdigit(*ptr))
  807a40:	00000c06 	br	807a74 <lcd_handle_escape+0x84>
      parm1 = (parm1 * 10) + (*ptr++ - '0');
  807a44:	e0bffb17 	ldw	r2,-20(fp)
  807a48:	10c002a4 	muli	r3,r2,10
  807a4c:	e0bffd17 	ldw	r2,-12(fp)
  807a50:	11000044 	addi	r4,r2,1
  807a54:	e13ffd15 	stw	r4,-12(fp)
  807a58:	10800003 	ldbu	r2,0(r2)
  807a5c:	10803fcc 	andi	r2,r2,255
  807a60:	1080201c 	xori	r2,r2,128
  807a64:	10bfe004 	addi	r2,r2,-128
  807a68:	10bff404 	addi	r2,r2,-48
  807a6c:	1885883a 	add	r2,r3,r2
  807a70:	e0bffb15 	stw	r2,-20(fp)
  int parm1 = 0, parm2 = 0;

  if (sp->escape[0] == '[')
  {
    char * ptr = sp->escape+1;
    while (isdigit(*ptr))
  807a74:	d0e00a17 	ldw	r3,-32728(gp)
  807a78:	e0bffd17 	ldw	r2,-12(fp)
  807a7c:	10800003 	ldbu	r2,0(r2)
  807a80:	10803fcc 	andi	r2,r2,255
  807a84:	1080201c 	xori	r2,r2,128
  807a88:	10bfe004 	addi	r2,r2,-128
  807a8c:	10800044 	addi	r2,r2,1
  807a90:	1885883a 	add	r2,r3,r2
  807a94:	10800003 	ldbu	r2,0(r2)
  807a98:	10803fcc 	andi	r2,r2,255
  807a9c:	1080010c 	andi	r2,r2,4
  807aa0:	103fe81e 	bne	r2,zero,807a44 <__alt_mem_onchip_mem+0xff7ffa44>
      parm1 = (parm1 * 10) + (*ptr++ - '0');

    if (*ptr == ';')
  807aa4:	e0bffd17 	ldw	r2,-12(fp)
  807aa8:	10800003 	ldbu	r2,0(r2)
  807aac:	10803fcc 	andi	r2,r2,255
  807ab0:	1080201c 	xori	r2,r2,128
  807ab4:	10bfe004 	addi	r2,r2,-128
  807ab8:	10800ed8 	cmpnei	r2,r2,59
  807abc:	10001f1e 	bne	r2,zero,807b3c <lcd_handle_escape+0x14c>
    {
      ptr++;
  807ac0:	e0bffd17 	ldw	r2,-12(fp)
  807ac4:	10800044 	addi	r2,r2,1
  807ac8:	e0bffd15 	stw	r2,-12(fp)
      while (isdigit(*ptr))
  807acc:	00000c06 	br	807b00 <lcd_handle_escape+0x110>
        parm2 = (parm2 * 10) + (*ptr++ - '0');
  807ad0:	e0bffc17 	ldw	r2,-16(fp)
  807ad4:	10c002a4 	muli	r3,r2,10
  807ad8:	e0bffd17 	ldw	r2,-12(fp)
  807adc:	11000044 	addi	r4,r2,1
  807ae0:	e13ffd15 	stw	r4,-12(fp)
  807ae4:	10800003 	ldbu	r2,0(r2)
  807ae8:	10803fcc 	andi	r2,r2,255
  807aec:	1080201c 	xori	r2,r2,128
  807af0:	10bfe004 	addi	r2,r2,-128
  807af4:	10bff404 	addi	r2,r2,-48
  807af8:	1885883a 	add	r2,r3,r2
  807afc:	e0bffc15 	stw	r2,-16(fp)
      parm1 = (parm1 * 10) + (*ptr++ - '0');

    if (*ptr == ';')
    {
      ptr++;
      while (isdigit(*ptr))
  807b00:	d0e00a17 	ldw	r3,-32728(gp)
  807b04:	e0bffd17 	ldw	r2,-12(fp)
  807b08:	10800003 	ldbu	r2,0(r2)
  807b0c:	10803fcc 	andi	r2,r2,255
  807b10:	1080201c 	xori	r2,r2,128
  807b14:	10bfe004 	addi	r2,r2,-128
  807b18:	10800044 	addi	r2,r2,1
  807b1c:	1885883a 	add	r2,r3,r2
  807b20:	10800003 	ldbu	r2,0(r2)
  807b24:	10803fcc 	andi	r2,r2,255
  807b28:	1080010c 	andi	r2,r2,4
  807b2c:	103fe81e 	bne	r2,zero,807ad0 <__alt_mem_onchip_mem+0xff7ffad0>
  807b30:	00000206 	br	807b3c <lcd_handle_escape+0x14c>
        parm2 = (parm2 * 10) + (*ptr++ - '0');
    }
  }
  else
    parm1 = -1;
  807b34:	00bfffc4 	movi	r2,-1
  807b38:	e0bffb15 	stw	r2,-20(fp)

  switch (c)
  807b3c:	e0bfff07 	ldb	r2,-4(fp)
  807b40:	10c012a0 	cmpeqi	r3,r2,74
  807b44:	1800291e 	bne	r3,zero,807bec <lcd_handle_escape+0x1fc>
  807b48:	10c012c8 	cmpgei	r3,r2,75
  807b4c:	1800031e 	bne	r3,zero,807b5c <lcd_handle_escape+0x16c>
  807b50:	10801220 	cmpeqi	r2,r2,72
  807b54:	1000061e 	bne	r2,zero,807b70 <lcd_handle_escape+0x180>
      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
        memset(sp->line[sp->y].data + sp->x, ' ', ALT_LCD_VIRTUAL_WIDTH - sp->x);
    }
    break;
  }
}
  807b58:	00004a06 	br	807c84 <lcd_handle_escape+0x294>
    }
  }
  else
    parm1 = -1;

  switch (c)
  807b5c:	10c012e0 	cmpeqi	r3,r2,75
  807b60:	1800281e 	bne	r3,zero,807c04 <lcd_handle_escape+0x214>
  807b64:	108019a0 	cmpeqi	r2,r2,102
  807b68:	1000011e 	bne	r2,zero,807b70 <lcd_handle_escape+0x180>
      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
        memset(sp->line[sp->y].data + sp->x, ' ', ALT_LCD_VIRTUAL_WIDTH - sp->x);
    }
    break;
  }
}
  807b6c:	00004506 	br	807c84 <lcd_handle_escape+0x294>

  switch (c)
  {
  case 'H': /* ESC '[' <y> ';' <x> 'H'  : Move cursor to location */
  case 'f': /* Same as above */
    if (parm2 > 0)
  807b70:	e0bffc17 	ldw	r2,-16(fp)
  807b74:	0080050e 	bge	zero,r2,807b8c <lcd_handle_escape+0x19c>
      sp->x = parm2 - 1;
  807b78:	e0bffc17 	ldw	r2,-16(fp)
  807b7c:	10bfffc4 	addi	r2,r2,-1
  807b80:	1007883a 	mov	r3,r2
  807b84:	e0bffe17 	ldw	r2,-8(fp)
  807b88:	10c00845 	stb	r3,33(r2)
    if (parm1 > 0)
  807b8c:	e0bffb17 	ldw	r2,-20(fp)
  807b90:	0080370e 	bge	zero,r2,807c70 <lcd_handle_escape+0x280>
    {
      sp->y = parm1 - 1;
  807b94:	e0bffb17 	ldw	r2,-20(fp)
  807b98:	10bfffc4 	addi	r2,r2,-1
  807b9c:	1007883a 	mov	r3,r2
  807ba0:	e0bffe17 	ldw	r2,-8(fp)
  807ba4:	10c00885 	stb	r3,34(r2)
      if (sp->y > ALT_LCD_HEIGHT * 2)
  807ba8:	e0bffe17 	ldw	r2,-8(fp)
  807bac:	10800883 	ldbu	r2,34(r2)
  807bb0:	10803fcc 	andi	r2,r2,255
  807bb4:	10800170 	cmpltui	r2,r2,5
  807bb8:	1000061e 	bne	r2,zero,807bd4 <lcd_handle_escape+0x1e4>
        sp->y = ALT_LCD_HEIGHT * 2;
  807bbc:	e0bffe17 	ldw	r2,-8(fp)
  807bc0:	00c00104 	movi	r3,4
  807bc4:	10c00885 	stb	r3,34(r2)
      while (sp->y > ALT_LCD_HEIGHT)
  807bc8:	00000206 	br	807bd4 <lcd_handle_escape+0x1e4>
        lcd_scroll_up(sp);
  807bcc:	e13ffe17 	ldw	r4,-8(fp)
  807bd0:	08079240 	call	807924 <lcd_scroll_up>
    if (parm1 > 0)
    {
      sp->y = parm1 - 1;
      if (sp->y > ALT_LCD_HEIGHT * 2)
        sp->y = ALT_LCD_HEIGHT * 2;
      while (sp->y > ALT_LCD_HEIGHT)
  807bd4:	e0bffe17 	ldw	r2,-8(fp)
  807bd8:	10800883 	ldbu	r2,34(r2)
  807bdc:	10803fcc 	andi	r2,r2,255
  807be0:	108000e8 	cmpgeui	r2,r2,3
  807be4:	103ff91e 	bne	r2,zero,807bcc <__alt_mem_onchip_mem+0xff7ffbcc>
        lcd_scroll_up(sp);
    }
    break;
  807be8:	00002106 	br	807c70 <lcd_handle_escape+0x280>
    /*   ESC J      is clear to beginning of line    [unimplemented]
     *   ESC [ 0 J  is clear to bottom of screen     [unimplemented]
     *   ESC [ 1 J  is clear to beginning of screen  [unimplemented]
     *   ESC [ 2 J  is clear screen
     */
    if (parm1 == 2)
  807bec:	e0bffb17 	ldw	r2,-20(fp)
  807bf0:	10800098 	cmpnei	r2,r2,2
  807bf4:	1000201e 	bne	r2,zero,807c78 <lcd_handle_escape+0x288>
      lcd_clear_screen(sp);
  807bf8:	e13ffe17 	ldw	r4,-8(fp)
  807bfc:	08076680 	call	807668 <lcd_clear_screen>
    break;
  807c00:	00001d06 	br	807c78 <lcd_handle_escape+0x288>
    /*   ESC K      is clear to end of line
     *   ESC [ 0 K  is clear to end of line
     *   ESC [ 1 K  is clear to beginning of line    [unimplemented]
     *   ESC [ 2 K  is clear line                    [unimplemented]
     */
    if (parm1 < 1)
  807c04:	e0bffb17 	ldw	r2,-20(fp)
  807c08:	00801d16 	blt	zero,r2,807c80 <lcd_handle_escape+0x290>
    {
      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
  807c0c:	e0bffe17 	ldw	r2,-8(fp)
  807c10:	10800843 	ldbu	r2,33(r2)
  807c14:	10803fcc 	andi	r2,r2,255
  807c18:	10801428 	cmpgeui	r2,r2,80
  807c1c:	1000181e 	bne	r2,zero,807c80 <lcd_handle_escape+0x290>
        memset(sp->line[sp->y].data + sp->x, ' ', ALT_LCD_VIRTUAL_WIDTH - sp->x);
  807c20:	e0bffe17 	ldw	r2,-8(fp)
  807c24:	10800883 	ldbu	r2,34(r2)
  807c28:	10803fcc 	andi	r2,r2,255
  807c2c:	108018e4 	muli	r2,r2,99
  807c30:	10801004 	addi	r2,r2,64
  807c34:	e0fffe17 	ldw	r3,-8(fp)
  807c38:	1887883a 	add	r3,r3,r2
  807c3c:	e0bffe17 	ldw	r2,-8(fp)
  807c40:	10800843 	ldbu	r2,33(r2)
  807c44:	10803fcc 	andi	r2,r2,255
  807c48:	1889883a 	add	r4,r3,r2
  807c4c:	e0bffe17 	ldw	r2,-8(fp)
  807c50:	10800843 	ldbu	r2,33(r2)
  807c54:	10803fcc 	andi	r2,r2,255
  807c58:	00c01404 	movi	r3,80
  807c5c:	1885c83a 	sub	r2,r3,r2
  807c60:	100d883a 	mov	r6,r2
  807c64:	01400804 	movi	r5,32
  807c68:	0809e900 	call	809e90 <memset>
    }
    break;
  807c6c:	00000406 	br	807c80 <lcd_handle_escape+0x290>
      if (sp->y > ALT_LCD_HEIGHT * 2)
        sp->y = ALT_LCD_HEIGHT * 2;
      while (sp->y > ALT_LCD_HEIGHT)
        lcd_scroll_up(sp);
    }
    break;
  807c70:	0001883a 	nop
  807c74:	00000306 	br	807c84 <lcd_handle_escape+0x294>
     *   ESC [ 1 J  is clear to beginning of screen  [unimplemented]
     *   ESC [ 2 J  is clear screen
     */
    if (parm1 == 2)
      lcd_clear_screen(sp);
    break;
  807c78:	0001883a 	nop
  807c7c:	00000106 	br	807c84 <lcd_handle_escape+0x294>
    if (parm1 < 1)
    {
      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
        memset(sp->line[sp->y].data + sp->x, ' ', ALT_LCD_VIRTUAL_WIDTH - sp->x);
    }
    break;
  807c80:	0001883a 	nop
  }
}
  807c84:	0001883a 	nop
  807c88:	e037883a 	mov	sp,fp
  807c8c:	dfc00117 	ldw	ra,4(sp)
  807c90:	df000017 	ldw	fp,0(sp)
  807c94:	dec00204 	addi	sp,sp,8
  807c98:	f800283a 	ret

00807c9c <altera_avalon_lcd_16207_write>:

/* --------------------------------------------------------------------- */

int altera_avalon_lcd_16207_write(altera_avalon_lcd_16207_state* sp, 
  const char* ptr, int len, int flags)
{
  807c9c:	defff304 	addi	sp,sp,-52
  807ca0:	dfc00c15 	stw	ra,48(sp)
  807ca4:	df000b15 	stw	fp,44(sp)
  807ca8:	df000b04 	addi	fp,sp,44
  807cac:	e13ffc15 	stw	r4,-16(fp)
  807cb0:	e17ffd15 	stw	r5,-12(fp)
  807cb4:	e1bffe15 	stw	r6,-8(fp)
  807cb8:	e1ffff15 	stw	r7,-4(fp)
  const char* end = ptr + len;
  807cbc:	e0bffe17 	ldw	r2,-8(fp)
  807cc0:	e0fffd17 	ldw	r3,-12(fp)
  807cc4:	1885883a 	add	r2,r3,r2
  807cc8:	e0bff815 	stw	r2,-32(fp)

  ALT_SEM_PEND (sp->write_lock, 0);

  /* Tell the routine which is called off the timer interrupt that the
   * foreground routines are active so it must not repaint the display. */
  sp->active = 1;
  807ccc:	e0bffc17 	ldw	r2,-16(fp)
  807cd0:	00c00044 	movi	r3,1
  807cd4:	10c009c5 	stb	r3,39(r2)

  for ( ; ptr < end ; ptr++)
  807cd8:	00009906 	br	807f40 <altera_avalon_lcd_16207_write+0x2a4>
  {
    char c = *ptr;
  807cdc:	e0bffd17 	ldw	r2,-12(fp)
  807ce0:	10800003 	ldbu	r2,0(r2)
  807ce4:	e0bff905 	stb	r2,-28(fp)

    if (sp->esccount >= 0)
  807ce8:	e0bffc17 	ldw	r2,-16(fp)
  807cec:	10800903 	ldbu	r2,36(r2)
  807cf0:	10803fcc 	andi	r2,r2,255
  807cf4:	1080201c 	xori	r2,r2,128
  807cf8:	10bfe004 	addi	r2,r2,-128
  807cfc:	10003716 	blt	r2,zero,807ddc <altera_avalon_lcd_16207_write+0x140>
    {
      unsigned int esccount = sp->esccount;
  807d00:	e0bffc17 	ldw	r2,-16(fp)
  807d04:	10800903 	ldbu	r2,36(r2)
  807d08:	10803fcc 	andi	r2,r2,255
  807d0c:	1080201c 	xori	r2,r2,128
  807d10:	10bfe004 	addi	r2,r2,-128
  807d14:	e0bffa15 	stw	r2,-24(fp)

      /* Single character escape sequences can end with any character
       * Multi character escape sequences start with '[' and contain
       * digits and semicolons before terminating
       */
      if ((esccount == 0 && c != '[') ||
  807d18:	e0bffa17 	ldw	r2,-24(fp)
  807d1c:	1000031e 	bne	r2,zero,807d2c <altera_avalon_lcd_16207_write+0x90>
  807d20:	e0bff907 	ldb	r2,-28(fp)
  807d24:	108016d8 	cmpnei	r2,r2,91
  807d28:	10000d1e 	bne	r2,zero,807d60 <altera_avalon_lcd_16207_write+0xc4>
  807d2c:	e0bffa17 	ldw	r2,-24(fp)
  807d30:	10001826 	beq	r2,zero,807d94 <altera_avalon_lcd_16207_write+0xf8>
          (esccount > 0 && !isdigit(c) && c != ';'))
  807d34:	d0e00a17 	ldw	r3,-32728(gp)
  807d38:	e0bff907 	ldb	r2,-28(fp)
  807d3c:	10800044 	addi	r2,r2,1
  807d40:	1885883a 	add	r2,r3,r2
  807d44:	10800003 	ldbu	r2,0(r2)
  807d48:	10803fcc 	andi	r2,r2,255
  807d4c:	1080010c 	andi	r2,r2,4
  807d50:	1000101e 	bne	r2,zero,807d94 <altera_avalon_lcd_16207_write+0xf8>
  807d54:	e0bff907 	ldb	r2,-28(fp)
  807d58:	10800ee0 	cmpeqi	r2,r2,59
  807d5c:	10000d1e 	bne	r2,zero,807d94 <altera_avalon_lcd_16207_write+0xf8>
      {
        sp->escape[esccount] = 0;
  807d60:	e0fffc17 	ldw	r3,-16(fp)
  807d64:	e0bffa17 	ldw	r2,-24(fp)
  807d68:	1885883a 	add	r2,r3,r2
  807d6c:	10800a04 	addi	r2,r2,40
  807d70:	10000005 	stb	zero,0(r2)

        lcd_handle_escape(sp, c);
  807d74:	e0bff907 	ldb	r2,-28(fp)
  807d78:	100b883a 	mov	r5,r2
  807d7c:	e13ffc17 	ldw	r4,-16(fp)
  807d80:	08079f00 	call	8079f0 <lcd_handle_escape>

        sp->esccount = -1;
  807d84:	e0bffc17 	ldw	r2,-16(fp)
  807d88:	00ffffc4 	movi	r3,-1
  807d8c:	10c00905 	stb	r3,36(r2)
  807d90:	00006806 	br	807f34 <altera_avalon_lcd_16207_write+0x298>
      }
      else if (sp->esccount < sizeof(sp->escape)-1)
  807d94:	e0bffc17 	ldw	r2,-16(fp)
  807d98:	10800903 	ldbu	r2,36(r2)
  807d9c:	10803fcc 	andi	r2,r2,255
  807da0:	108001e8 	cmpgeui	r2,r2,7
  807da4:	1000631e 	bne	r2,zero,807f34 <altera_avalon_lcd_16207_write+0x298>
      {
        sp->escape[esccount] = c;
  807da8:	e0fffc17 	ldw	r3,-16(fp)
  807dac:	e0bffa17 	ldw	r2,-24(fp)
  807db0:	1885883a 	add	r2,r3,r2
  807db4:	10800a04 	addi	r2,r2,40
  807db8:	e0fff903 	ldbu	r3,-28(fp)
  807dbc:	10c00005 	stb	r3,0(r2)
        sp->esccount++;
  807dc0:	e0bffc17 	ldw	r2,-16(fp)
  807dc4:	10800903 	ldbu	r2,36(r2)
  807dc8:	10800044 	addi	r2,r2,1
  807dcc:	1007883a 	mov	r3,r2
  807dd0:	e0bffc17 	ldw	r2,-16(fp)
  807dd4:	10c00905 	stb	r3,36(r2)
  807dd8:	00005606 	br	807f34 <altera_avalon_lcd_16207_write+0x298>
      }
    }
    else if (c == 27) /* ESC */
  807ddc:	e0bff907 	ldb	r2,-28(fp)
  807de0:	108006d8 	cmpnei	r2,r2,27
  807de4:	1000031e 	bne	r2,zero,807df4 <altera_avalon_lcd_16207_write+0x158>
    {
      sp->esccount = 0;
  807de8:	e0bffc17 	ldw	r2,-16(fp)
  807dec:	10000905 	stb	zero,36(r2)
  807df0:	00005006 	br	807f34 <altera_avalon_lcd_16207_write+0x298>
    }
    else if (c == '\r')
  807df4:	e0bff907 	ldb	r2,-28(fp)
  807df8:	10800358 	cmpnei	r2,r2,13
  807dfc:	1000031e 	bne	r2,zero,807e0c <altera_avalon_lcd_16207_write+0x170>
    {
      sp->x = 0;
  807e00:	e0bffc17 	ldw	r2,-16(fp)
  807e04:	10000845 	stb	zero,33(r2)
  807e08:	00004a06 	br	807f34 <altera_avalon_lcd_16207_write+0x298>
    }
    else if (c == '\n')
  807e0c:	e0bff907 	ldb	r2,-28(fp)
  807e10:	10800298 	cmpnei	r2,r2,10
  807e14:	1000101e 	bne	r2,zero,807e58 <altera_avalon_lcd_16207_write+0x1bc>
    {
      sp->x = 0;
  807e18:	e0bffc17 	ldw	r2,-16(fp)
  807e1c:	10000845 	stb	zero,33(r2)
      sp->y++;
  807e20:	e0bffc17 	ldw	r2,-16(fp)
  807e24:	10800883 	ldbu	r2,34(r2)
  807e28:	10800044 	addi	r2,r2,1
  807e2c:	1007883a 	mov	r3,r2
  807e30:	e0bffc17 	ldw	r2,-16(fp)
  807e34:	10c00885 	stb	r3,34(r2)

      /* Let the cursor sit at X=0, Y=HEIGHT without scrolling so the user
       * can print two lines of data without losing one.
       */
      if (sp->y > ALT_LCD_HEIGHT)
  807e38:	e0bffc17 	ldw	r2,-16(fp)
  807e3c:	10800883 	ldbu	r2,34(r2)
  807e40:	10803fcc 	andi	r2,r2,255
  807e44:	108000f0 	cmpltui	r2,r2,3
  807e48:	10003a1e 	bne	r2,zero,807f34 <altera_avalon_lcd_16207_write+0x298>
        lcd_scroll_up(sp);
  807e4c:	e13ffc17 	ldw	r4,-16(fp)
  807e50:	08079240 	call	807924 <lcd_scroll_up>
  807e54:	00003706 	br	807f34 <altera_avalon_lcd_16207_write+0x298>
    }
    else if (c == '\b')
  807e58:	e0bff907 	ldb	r2,-28(fp)
  807e5c:	10800218 	cmpnei	r2,r2,8
  807e60:	10000b1e 	bne	r2,zero,807e90 <altera_avalon_lcd_16207_write+0x1f4>
    {
      if (sp->x > 0)
  807e64:	e0bffc17 	ldw	r2,-16(fp)
  807e68:	10800843 	ldbu	r2,33(r2)
  807e6c:	10803fcc 	andi	r2,r2,255
  807e70:	10003026 	beq	r2,zero,807f34 <altera_avalon_lcd_16207_write+0x298>
        sp->x--;
  807e74:	e0bffc17 	ldw	r2,-16(fp)
  807e78:	10800843 	ldbu	r2,33(r2)
  807e7c:	10bfffc4 	addi	r2,r2,-1
  807e80:	1007883a 	mov	r3,r2
  807e84:	e0bffc17 	ldw	r2,-16(fp)
  807e88:	10c00845 	stb	r3,33(r2)
  807e8c:	00002906 	br	807f34 <altera_avalon_lcd_16207_write+0x298>
    }
    else if (isprint(c))
  807e90:	d0e00a17 	ldw	r3,-32728(gp)
  807e94:	e0bff907 	ldb	r2,-28(fp)
  807e98:	10800044 	addi	r2,r2,1
  807e9c:	1885883a 	add	r2,r3,r2
  807ea0:	10800003 	ldbu	r2,0(r2)
  807ea4:	10803fcc 	andi	r2,r2,255
  807ea8:	1080201c 	xori	r2,r2,128
  807eac:	10bfe004 	addi	r2,r2,-128
  807eb0:	108025cc 	andi	r2,r2,151
  807eb4:	10001f26 	beq	r2,zero,807f34 <altera_avalon_lcd_16207_write+0x298>
    {
      /* If we didn't scroll on the last linefeed then we might need to do
       * it now. */
      if (sp->y >= ALT_LCD_HEIGHT)
  807eb8:	e0bffc17 	ldw	r2,-16(fp)
  807ebc:	10800883 	ldbu	r2,34(r2)
  807ec0:	10803fcc 	andi	r2,r2,255
  807ec4:	108000b0 	cmpltui	r2,r2,2
  807ec8:	1000021e 	bne	r2,zero,807ed4 <altera_avalon_lcd_16207_write+0x238>
        lcd_scroll_up(sp);
  807ecc:	e13ffc17 	ldw	r4,-16(fp)
  807ed0:	08079240 	call	807924 <lcd_scroll_up>

      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
  807ed4:	e0bffc17 	ldw	r2,-16(fp)
  807ed8:	10800843 	ldbu	r2,33(r2)
  807edc:	10803fcc 	andi	r2,r2,255
  807ee0:	10801428 	cmpgeui	r2,r2,80
  807ee4:	10000d1e 	bne	r2,zero,807f1c <altera_avalon_lcd_16207_write+0x280>
        sp->line[sp->y].data[sp->x] = c;
  807ee8:	e0bffc17 	ldw	r2,-16(fp)
  807eec:	10800883 	ldbu	r2,34(r2)
  807ef0:	10c03fcc 	andi	r3,r2,255
  807ef4:	e0bffc17 	ldw	r2,-16(fp)
  807ef8:	10800843 	ldbu	r2,33(r2)
  807efc:	10803fcc 	andi	r2,r2,255
  807f00:	e13ffc17 	ldw	r4,-16(fp)
  807f04:	18c018e4 	muli	r3,r3,99
  807f08:	20c7883a 	add	r3,r4,r3
  807f0c:	1885883a 	add	r2,r3,r2
  807f10:	10801004 	addi	r2,r2,64
  807f14:	e0fff903 	ldbu	r3,-28(fp)
  807f18:	10c00005 	stb	r3,0(r2)

      sp->x++;
  807f1c:	e0bffc17 	ldw	r2,-16(fp)
  807f20:	10800843 	ldbu	r2,33(r2)
  807f24:	10800044 	addi	r2,r2,1
  807f28:	1007883a 	mov	r3,r2
  807f2c:	e0bffc17 	ldw	r2,-16(fp)
  807f30:	10c00845 	stb	r3,33(r2)

  /* Tell the routine which is called off the timer interrupt that the
   * foreground routines are active so it must not repaint the display. */
  sp->active = 1;

  for ( ; ptr < end ; ptr++)
  807f34:	e0bffd17 	ldw	r2,-12(fp)
  807f38:	10800044 	addi	r2,r2,1
  807f3c:	e0bffd15 	stw	r2,-12(fp)
  807f40:	e0fffd17 	ldw	r3,-12(fp)
  807f44:	e0bff817 	ldw	r2,-32(fp)
  807f48:	18bf6436 	bltu	r3,r2,807cdc <__alt_mem_onchip_mem+0xff7ffcdc>
      sp->x++;
    }
  }

  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
  807f4c:	00800404 	movi	r2,16
  807f50:	e0bff615 	stw	r2,-40(fp)
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  807f54:	e03ff515 	stw	zero,-44(fp)
  807f58:	00003706 	br	808038 <altera_avalon_lcd_16207_write+0x39c>
  {
    int width;
    for (width = ALT_LCD_VIRTUAL_WIDTH ; width > 0 ; width--)
  807f5c:	00801404 	movi	r2,80
  807f60:	e0bff715 	stw	r2,-36(fp)
  807f64:	00001106 	br	807fac <altera_avalon_lcd_16207_write+0x310>
      if (sp->line[y].data[width-1] != ' ')
  807f68:	e0bff717 	ldw	r2,-36(fp)
  807f6c:	10bfffc4 	addi	r2,r2,-1
  807f70:	e13ffc17 	ldw	r4,-16(fp)
  807f74:	e0fff517 	ldw	r3,-44(fp)
  807f78:	18c018e4 	muli	r3,r3,99
  807f7c:	20c7883a 	add	r3,r4,r3
  807f80:	1885883a 	add	r2,r3,r2
  807f84:	10801004 	addi	r2,r2,64
  807f88:	10800003 	ldbu	r2,0(r2)
  807f8c:	10803fcc 	andi	r2,r2,255
  807f90:	1080201c 	xori	r2,r2,128
  807f94:	10bfe004 	addi	r2,r2,-128
  807f98:	10800820 	cmpeqi	r2,r2,32
  807f9c:	10000626 	beq	r2,zero,807fb8 <altera_avalon_lcd_16207_write+0x31c>
  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  {
    int width;
    for (width = ALT_LCD_VIRTUAL_WIDTH ; width > 0 ; width--)
  807fa0:	e0bff717 	ldw	r2,-36(fp)
  807fa4:	10bfffc4 	addi	r2,r2,-1
  807fa8:	e0bff715 	stw	r2,-36(fp)
  807fac:	e0bff717 	ldw	r2,-36(fp)
  807fb0:	00bfed16 	blt	zero,r2,807f68 <__alt_mem_onchip_mem+0xff7fff68>
  807fb4:	00000106 	br	807fbc <altera_avalon_lcd_16207_write+0x320>
      if (sp->line[y].data[width-1] != ' ')
        break;
  807fb8:	0001883a 	nop

    /* The minimum width is the size of the LCD panel.  If the real width
     * is long enough to require scrolling then add an extra space so the
     * end of the message doesn't run into the beginning of it.
     */
    if (width <= ALT_LCD_WIDTH)
  807fbc:	e0bff717 	ldw	r2,-36(fp)
  807fc0:	10800448 	cmpgei	r2,r2,17
  807fc4:	1000031e 	bne	r2,zero,807fd4 <altera_avalon_lcd_16207_write+0x338>
      width = ALT_LCD_WIDTH;
  807fc8:	00800404 	movi	r2,16
  807fcc:	e0bff715 	stw	r2,-36(fp)
  807fd0:	00000306 	br	807fe0 <altera_avalon_lcd_16207_write+0x344>
    else
      width++;
  807fd4:	e0bff717 	ldw	r2,-36(fp)
  807fd8:	10800044 	addi	r2,r2,1
  807fdc:	e0bff715 	stw	r2,-36(fp)

    sp->line[y].width = width;
  807fe0:	e0bff717 	ldw	r2,-36(fp)
  807fe4:	1009883a 	mov	r4,r2
  807fe8:	e0fffc17 	ldw	r3,-16(fp)
  807fec:	e0bff517 	ldw	r2,-44(fp)
  807ff0:	108018e4 	muli	r2,r2,99
  807ff4:	1885883a 	add	r2,r3,r2
  807ff8:	10802444 	addi	r2,r2,145
  807ffc:	11000005 	stb	r4,0(r2)
    if (widthmax < width)
  808000:	e0fff617 	ldw	r3,-40(fp)
  808004:	e0bff717 	ldw	r2,-36(fp)
  808008:	1880020e 	bge	r3,r2,808014 <altera_avalon_lcd_16207_write+0x378>
      widthmax = width;
  80800c:	e0bff717 	ldw	r2,-36(fp)
  808010:	e0bff615 	stw	r2,-40(fp)
    sp->line[y].speed = 0; /* By default lines don't scroll */
  808014:	e0fffc17 	ldw	r3,-16(fp)
  808018:	e0bff517 	ldw	r2,-44(fp)
  80801c:	108018e4 	muli	r2,r2,99
  808020:	1885883a 	add	r2,r3,r2
  808024:	10802484 	addi	r2,r2,146
  808028:	10000005 	stb	zero,0(r2)
    }
  }

  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  80802c:	e0bff517 	ldw	r2,-44(fp)
  808030:	10800044 	addi	r2,r2,1
  808034:	e0bff515 	stw	r2,-44(fp)
  808038:	e0bff517 	ldw	r2,-44(fp)
  80803c:	10800090 	cmplti	r2,r2,2
  808040:	103fc61e 	bne	r2,zero,807f5c <__alt_mem_onchip_mem+0xff7fff5c>
    if (widthmax < width)
      widthmax = width;
    sp->line[y].speed = 0; /* By default lines don't scroll */
  }

  if (widthmax <= ALT_LCD_WIDTH)
  808044:	e0bff617 	ldw	r2,-40(fp)
  808048:	10800448 	cmpgei	r2,r2,17
  80804c:	1000031e 	bne	r2,zero,80805c <altera_avalon_lcd_16207_write+0x3c0>
    sp->scrollmax = 0;
  808050:	e0bffc17 	ldw	r2,-16(fp)
  808054:	10000985 	stb	zero,38(r2)
  808058:	00002e06 	br	808114 <altera_avalon_lcd_16207_write+0x478>
  else
  {
    widthmax *= 2;
  80805c:	e0bff617 	ldw	r2,-40(fp)
  808060:	1085883a 	add	r2,r2,r2
  808064:	e0bff615 	stw	r2,-40(fp)
    sp->scrollmax = widthmax;
  808068:	e0bff617 	ldw	r2,-40(fp)
  80806c:	1007883a 	mov	r3,r2
  808070:	e0bffc17 	ldw	r2,-16(fp)
  808074:	10c00985 	stb	r3,38(r2)

    /* Now calculate how fast each of the other lines should go */
    for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  808078:	e03ff515 	stw	zero,-44(fp)
  80807c:	00002206 	br	808108 <altera_avalon_lcd_16207_write+0x46c>
      if (sp->line[y].width > ALT_LCD_WIDTH)
  808080:	e0fffc17 	ldw	r3,-16(fp)
  808084:	e0bff517 	ldw	r2,-44(fp)
  808088:	108018e4 	muli	r2,r2,99
  80808c:	1885883a 	add	r2,r3,r2
  808090:	10802444 	addi	r2,r2,145
  808094:	10800003 	ldbu	r2,0(r2)
  808098:	10803fcc 	andi	r2,r2,255
  80809c:	1080201c 	xori	r2,r2,128
  8080a0:	10bfe004 	addi	r2,r2,-128
  8080a4:	10800450 	cmplti	r2,r2,17
  8080a8:	1000141e 	bne	r2,zero,8080fc <altera_avalon_lcd_16207_write+0x460>
         */
#if 1
        /* This option makes all the lines scroll round at different speeds
         * which are chosen so that all the scrolls finish at the same time.
         */
        sp->line[y].speed = 256 * sp->line[y].width / widthmax;
  8080ac:	e0fffc17 	ldw	r3,-16(fp)
  8080b0:	e0bff517 	ldw	r2,-44(fp)
  8080b4:	108018e4 	muli	r2,r2,99
  8080b8:	1885883a 	add	r2,r3,r2
  8080bc:	10802444 	addi	r2,r2,145
  8080c0:	10800003 	ldbu	r2,0(r2)
  8080c4:	10803fcc 	andi	r2,r2,255
  8080c8:	1080201c 	xori	r2,r2,128
  8080cc:	10bfe004 	addi	r2,r2,-128
  8080d0:	1004923a 	slli	r2,r2,8
  8080d4:	e17ff617 	ldw	r5,-40(fp)
  8080d8:	1009883a 	mov	r4,r2
  8080dc:	080a2e80 	call	80a2e8 <__divsi3>
  8080e0:	1009883a 	mov	r4,r2
  8080e4:	e0fffc17 	ldw	r3,-16(fp)
  8080e8:	e0bff517 	ldw	r2,-44(fp)
  8080ec:	108018e4 	muli	r2,r2,99
  8080f0:	1885883a 	add	r2,r3,r2
  8080f4:	10802484 	addi	r2,r2,146
  8080f8:	11000005 	stb	r4,0(r2)
  {
    widthmax *= 2;
    sp->scrollmax = widthmax;

    /* Now calculate how fast each of the other lines should go */
    for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  8080fc:	e0bff517 	ldw	r2,-44(fp)
  808100:	10800044 	addi	r2,r2,1
  808104:	e0bff515 	stw	r2,-44(fp)
  808108:	e0bff517 	ldw	r2,-44(fp)
  80810c:	10800090 	cmplti	r2,r2,2
  808110:	103fdb1e 	bne	r2,zero,808080 <__alt_mem_onchip_mem+0xff800080>
   * (because active was set when the timer interrupt occurred).  If there
   * has been a missed repaint then paint again.  And again.  etc.
   */
  for ( ; ; )
  {
    int old_scrollpos = sp->scrollpos;
  808114:	e0bffc17 	ldw	r2,-16(fp)
  808118:	10800943 	ldbu	r2,37(r2)
  80811c:	10803fcc 	andi	r2,r2,255
  808120:	e0bffb15 	stw	r2,-20(fp)

    lcd_repaint_screen(sp);
  808124:	e13ffc17 	ldw	r4,-16(fp)
  808128:	08077380 	call	807738 <lcd_repaint_screen>

    /* Let the timer routines repaint the display again */
    sp->active = 0;
  80812c:	e0bffc17 	ldw	r2,-16(fp)
  808130:	100009c5 	stb	zero,39(r2)

    /* Have the timer routines tried to scroll while we were painting?
     * If not then we can exit */
    if (sp->scrollpos == old_scrollpos)
  808134:	e0bffc17 	ldw	r2,-16(fp)
  808138:	10800943 	ldbu	r2,37(r2)
  80813c:	10c03fcc 	andi	r3,r2,255
  808140:	e0bffb17 	ldw	r2,-20(fp)
  808144:	18800426 	beq	r3,r2,808158 <altera_avalon_lcd_16207_write+0x4bc>
      break;

    /* We need to repaint again since the display scrolled while we were
     * painting last time */
    sp->active = 1;
  808148:	e0bffc17 	ldw	r2,-16(fp)
  80814c:	00c00044 	movi	r3,1
  808150:	10c009c5 	stb	r3,39(r2)
  }
  808154:	003fef06 	br	808114 <__alt_mem_onchip_mem+0xff800114>
    sp->active = 0;

    /* Have the timer routines tried to scroll while we were painting?
     * If not then we can exit */
    if (sp->scrollpos == old_scrollpos)
      break;
  808158:	0001883a 	nop
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->write_lock);

  return len;
  80815c:	e0bffe17 	ldw	r2,-8(fp)
}
  808160:	e037883a 	mov	sp,fp
  808164:	dfc00117 	ldw	ra,4(sp)
  808168:	df000017 	ldw	fp,0(sp)
  80816c:	dec00204 	addi	sp,sp,8
  808170:	f800283a 	ret

00808174 <alt_lcd_16207_timeout>:
/*
 * Timeout routine is called every second
 */

static alt_u32 alt_lcd_16207_timeout(void* context) 
{
  808174:	defffc04 	addi	sp,sp,-16
  808178:	dfc00315 	stw	ra,12(sp)
  80817c:	df000215 	stw	fp,8(sp)
  808180:	df000204 	addi	fp,sp,8
  808184:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_lcd_16207_state* sp = (altera_avalon_lcd_16207_state*)context;
  808188:	e0bfff17 	ldw	r2,-4(fp)
  80818c:	e0bffe15 	stw	r2,-8(fp)

  /* Update the scrolling position */
  if (sp->scrollpos + 1 >= sp->scrollmax)
  808190:	e0bffe17 	ldw	r2,-8(fp)
  808194:	10800943 	ldbu	r2,37(r2)
  808198:	10803fcc 	andi	r2,r2,255
  80819c:	10c00044 	addi	r3,r2,1
  8081a0:	e0bffe17 	ldw	r2,-8(fp)
  8081a4:	10800983 	ldbu	r2,38(r2)
  8081a8:	10803fcc 	andi	r2,r2,255
  8081ac:	18800316 	blt	r3,r2,8081bc <alt_lcd_16207_timeout+0x48>
    sp->scrollpos = 0;
  8081b0:	e0bffe17 	ldw	r2,-8(fp)
  8081b4:	10000945 	stb	zero,37(r2)
  8081b8:	00000606 	br	8081d4 <alt_lcd_16207_timeout+0x60>
  else
    sp->scrollpos = sp->scrollpos + 1;
  8081bc:	e0bffe17 	ldw	r2,-8(fp)
  8081c0:	10800943 	ldbu	r2,37(r2)
  8081c4:	10800044 	addi	r2,r2,1
  8081c8:	1007883a 	mov	r3,r2
  8081cc:	e0bffe17 	ldw	r2,-8(fp)
  8081d0:	10c00945 	stb	r3,37(r2)

  /* Repaint the panel unless the foreground will do it again soon */
  if (sp->scrollmax > 0 && !sp->active)
  8081d4:	e0bffe17 	ldw	r2,-8(fp)
  8081d8:	10800983 	ldbu	r2,38(r2)
  8081dc:	10803fcc 	andi	r2,r2,255
  8081e0:	10000826 	beq	r2,zero,808204 <alt_lcd_16207_timeout+0x90>
  8081e4:	e0bffe17 	ldw	r2,-8(fp)
  8081e8:	108009c3 	ldbu	r2,39(r2)
  8081ec:	10803fcc 	andi	r2,r2,255
  8081f0:	1080201c 	xori	r2,r2,128
  8081f4:	10bfe004 	addi	r2,r2,-128
  8081f8:	1000021e 	bne	r2,zero,808204 <alt_lcd_16207_timeout+0x90>
    lcd_repaint_screen(sp);
  8081fc:	e13ffe17 	ldw	r4,-8(fp)
  808200:	08077380 	call	807738 <lcd_repaint_screen>

  return sp->period;
  808204:	e0bffe17 	ldw	r2,-8(fp)
  808208:	10800717 	ldw	r2,28(r2)
}
  80820c:	e037883a 	mov	sp,fp
  808210:	dfc00117 	ldw	ra,4(sp)
  808214:	df000017 	ldw	fp,0(sp)
  808218:	dec00204 	addi	sp,sp,8
  80821c:	f800283a 	ret

00808220 <altera_avalon_lcd_16207_init>:

/*
 * Called at boot time to initialise the LCD driver
 */
void altera_avalon_lcd_16207_init(altera_avalon_lcd_16207_state* sp)
{
  808220:	defffc04 	addi	sp,sp,-16
  808224:	dfc00315 	stw	ra,12(sp)
  808228:	df000215 	stw	fp,8(sp)
  80822c:	df000204 	addi	fp,sp,8
  808230:	e13fff15 	stw	r4,-4(fp)
  unsigned int base = sp->base;
  808234:	e0bfff17 	ldw	r2,-4(fp)
  808238:	10800017 	ldw	r2,0(r2)
  80823c:	e0bffe15 	stw	r2,-8(fp)

  /* Mark the device as functional */
  sp->broken = 0;
  808240:	e0bfff17 	ldw	r2,-4(fp)
  808244:	10000805 	stb	zero,32(r2)
   * the BUSY bit in the status register doesn't work until the display
   * has been reset three times.
   */

  /* Wait for 15 ms then reset */
  usleep(15000);
  808248:	010ea604 	movi	r4,15000
  80824c:	080976c0 	call	80976c <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
  808250:	e0bffe17 	ldw	r2,-8(fp)
  808254:	00c00c04 	movi	r3,48
  808258:	10c00035 	stwio	r3,0(r2)

  /* Wait for another 4.1ms and reset again */
  usleep(4100);  
  80825c:	01040104 	movi	r4,4100
  808260:	080976c0 	call	80976c <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
  808264:	e0bffe17 	ldw	r2,-8(fp)
  808268:	00c00c04 	movi	r3,48
  80826c:	10c00035 	stwio	r3,0(r2)

  /* Wait a further 1 ms and reset a third time */
  usleep(1000);
  808270:	0100fa04 	movi	r4,1000
  808274:	080976c0 	call	80976c <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
  808278:	e0bffe17 	ldw	r2,-8(fp)
  80827c:	00c00c04 	movi	r3,48
  808280:	10c00035 	stwio	r3,0(r2)

  /* Setup interface parameters: 8 bit bus, 2 rows, 5x7 font */
  lcd_write_command(sp, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT | LCD_CMD_TWO_LINE);
  808284:	01400e04 	movi	r5,56
  808288:	e13fff17 	ldw	r4,-4(fp)
  80828c:	08074d80 	call	8074d8 <lcd_write_command>
  
  /* Turn display off */
  lcd_write_command(sp, LCD_CMD_ONOFF);
  808290:	01400204 	movi	r5,8
  808294:	e13fff17 	ldw	r4,-4(fp)
  808298:	08074d80 	call	8074d8 <lcd_write_command>

  /* Clear display */
  lcd_clear_screen(sp);
  80829c:	e13fff17 	ldw	r4,-4(fp)
  8082a0:	08076680 	call	807668 <lcd_clear_screen>
  
  /* Set mode: increment after writing, don't shift display */
  lcd_write_command(sp, LCD_CMD_MODES | LCD_CMD_MODE_INC);
  8082a4:	01400184 	movi	r5,6
  8082a8:	e13fff17 	ldw	r4,-4(fp)
  8082ac:	08074d80 	call	8074d8 <lcd_write_command>

  /* Turn display on */
  lcd_write_command(sp, LCD_CMD_ONOFF | LCD_CMD_ENABLE_DISP);
  8082b0:	01400304 	movi	r5,12
  8082b4:	e13fff17 	ldw	r4,-4(fp)
  8082b8:	08074d80 	call	8074d8 <lcd_write_command>

  sp->esccount = -1;
  8082bc:	e0bfff17 	ldw	r2,-4(fp)
  8082c0:	00ffffc4 	movi	r3,-1
  8082c4:	10c00905 	stb	r3,36(r2)
  memset(sp->escape, 0, sizeof(sp->escape));
  8082c8:	e0bfff17 	ldw	r2,-4(fp)
  8082cc:	10800a04 	addi	r2,r2,40
  8082d0:	01800204 	movi	r6,8
  8082d4:	000b883a 	mov	r5,zero
  8082d8:	1009883a 	mov	r4,r2
  8082dc:	0809e900 	call	809e90 <memset>

  sp->scrollpos = 0;
  8082e0:	e0bfff17 	ldw	r2,-4(fp)
  8082e4:	10000945 	stb	zero,37(r2)
  sp->scrollmax = 0;
  8082e8:	e0bfff17 	ldw	r2,-4(fp)
  8082ec:	10000985 	stb	zero,38(r2)
  sp->active = 0;
  8082f0:	e0bfff17 	ldw	r2,-4(fp)
  8082f4:	100009c5 	stb	zero,39(r2)
  8082f8:	d0a62217 	ldw	r2,-26488(gp)

  sp->period = alt_ticks_per_second() / 10; /* Call every 100ms */
  8082fc:	01400284 	movi	r5,10
  808300:	1009883a 	mov	r4,r2
  808304:	080a3e00 	call	80a3e0 <__udivsi3>
  808308:	1007883a 	mov	r3,r2
  80830c:	e0bfff17 	ldw	r2,-4(fp)
  808310:	10c00715 	stw	r3,28(r2)

  alt_alarm_start(&sp->alarm, sp->period, &alt_lcd_16207_timeout, sp);
  808314:	e0bfff17 	ldw	r2,-4(fp)
  808318:	10c00104 	addi	r3,r2,4
  80831c:	e0bfff17 	ldw	r2,-4(fp)
  808320:	10800717 	ldw	r2,28(r2)
  808324:	e1ffff17 	ldw	r7,-4(fp)
  808328:	01802074 	movhi	r6,129
  80832c:	31a05d04 	addi	r6,r6,-32396
  808330:	100b883a 	mov	r5,r2
  808334:	1809883a 	mov	r4,r3
  808338:	08065340 	call	806534 <alt_alarm_start>
}
  80833c:	0001883a 	nop
  808340:	e037883a 	mov	sp,fp
  808344:	dfc00117 	ldw	ra,4(sp)
  808348:	df000017 	ldw	fp,0(sp)
  80834c:	dec00204 	addi	sp,sp,8
  808350:	f800283a 	ret

00808354 <altera_avalon_lcd_16207_write_fd>:
extern int altera_avalon_lcd_16207_write(altera_avalon_lcd_16207_state* sp,
  const char* ptr, int count, int flags);

int 
altera_avalon_lcd_16207_write_fd(alt_fd* fd, const char* buffer, int space)
{
  808354:	defffa04 	addi	sp,sp,-24
  808358:	dfc00515 	stw	ra,20(sp)
  80835c:	df000415 	stw	fp,16(sp)
  808360:	df000404 	addi	fp,sp,16
  808364:	e13ffd15 	stw	r4,-12(fp)
  808368:	e17ffe15 	stw	r5,-8(fp)
  80836c:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_lcd_16207_dev* dev = (altera_avalon_lcd_16207_dev*) fd->dev; 
  808370:	e0bffd17 	ldw	r2,-12(fp)
  808374:	10800017 	ldw	r2,0(r2)
  808378:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_lcd_16207_write(&dev->state, buffer, space,
  80837c:	e0bffc17 	ldw	r2,-16(fp)
  808380:	10c00a04 	addi	r3,r2,40
  808384:	e0bffd17 	ldw	r2,-12(fp)
  808388:	10800217 	ldw	r2,8(r2)
  80838c:	100f883a 	mov	r7,r2
  808390:	e1bfff17 	ldw	r6,-4(fp)
  808394:	e17ffe17 	ldw	r5,-8(fp)
  808398:	1809883a 	mov	r4,r3
  80839c:	0807c9c0 	call	807c9c <altera_avalon_lcd_16207_write>
      fd->fd_flags);
}
  8083a0:	e037883a 	mov	sp,fp
  8083a4:	dfc00117 	ldw	ra,4(sp)
  8083a8:	df000017 	ldw	fp,0(sp)
  8083ac:	dec00204 	addi	sp,sp,8
  8083b0:	f800283a 	ret

008083b4 <alt_avalon_timer_sc_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_timer_sc_irq (void* base)
#else
static void alt_avalon_timer_sc_irq (void* base, alt_u32 id)
#endif
{
  8083b4:	defffa04 	addi	sp,sp,-24
  8083b8:	dfc00515 	stw	ra,20(sp)
  8083bc:	df000415 	stw	fp,16(sp)
  8083c0:	df000404 	addi	fp,sp,16
  8083c4:	e13fff15 	stw	r4,-4(fp)
  alt_irq_context cpu_sr;
  
  /* clear the interrupt */
  IOWR_ALTERA_AVALON_TIMER_STATUS (base, 0);
  8083c8:	0007883a 	mov	r3,zero
  8083cc:	e0bfff17 	ldw	r2,-4(fp)
  8083d0:	10c00035 	stwio	r3,0(r2)
  /* 
   * Dummy read to ensure IRQ is negated before the ISR returns.
   * The control register is read because reading the status
   * register has side-effects per the register map documentation.
   */
  IORD_ALTERA_AVALON_TIMER_CONTROL (base);
  8083d4:	e0bfff17 	ldw	r2,-4(fp)
  8083d8:	10800104 	addi	r2,r2,4
  8083dc:	10800037 	ldwio	r2,0(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  8083e0:	0005303a 	rdctl	r2,status
  8083e4:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  8083e8:	e0fffd17 	ldw	r3,-12(fp)
  8083ec:	00bfff84 	movi	r2,-2
  8083f0:	1884703a 	and	r2,r3,r2
  8083f4:	1001703a 	wrctl	status,r2
  
  return context;
  8083f8:	e0bffd17 	ldw	r2,-12(fp)

  /* 
   * Notify the system of a clock tick. disable interrupts 
   * during this time to safely support ISR preemption
   */
  cpu_sr = alt_irq_disable_all();
  8083fc:	e0bffc15 	stw	r2,-16(fp)
  alt_tick ();
  808400:	08068640 	call	806864 <alt_tick>
  808404:	e0bffc17 	ldw	r2,-16(fp)
  808408:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  80840c:	e0bffe17 	ldw	r2,-8(fp)
  808410:	1001703a 	wrctl	status,r2
  alt_irq_enable_all(cpu_sr);
}
  808414:	0001883a 	nop
  808418:	e037883a 	mov	sp,fp
  80841c:	dfc00117 	ldw	ra,4(sp)
  808420:	df000017 	ldw	fp,0(sp)
  808424:	dec00204 	addi	sp,sp,8
  808428:	f800283a 	ret

0080842c <alt_avalon_timer_sc_init>:
 * auto-generated alt_sys_init() function.
 */

void alt_avalon_timer_sc_init (void* base, alt_u32 irq_controller_id, 
                                alt_u32 irq, alt_u32 freq)
{
  80842c:	defff804 	addi	sp,sp,-32
  808430:	dfc00715 	stw	ra,28(sp)
  808434:	df000615 	stw	fp,24(sp)
  808438:	df000604 	addi	fp,sp,24
  80843c:	e13ffc15 	stw	r4,-16(fp)
  808440:	e17ffd15 	stw	r5,-12(fp)
  808444:	e1bffe15 	stw	r6,-8(fp)
  808448:	e1ffff15 	stw	r7,-4(fp)
  80844c:	e0bfff17 	ldw	r2,-4(fp)
  808450:	e0bffb15 	stw	r2,-20(fp)
 * in order to initialise the value of the clock frequency.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_sysclk_init (alt_u32 nticks)
{
  if (! _alt_tick_rate)
  808454:	d0a62217 	ldw	r2,-26488(gp)
  808458:	1000021e 	bne	r2,zero,808464 <alt_avalon_timer_sc_init+0x38>
  {
    _alt_tick_rate = nticks;
  80845c:	e0bffb17 	ldw	r2,-20(fp)
  808460:	d0a62215 	stw	r2,-26488(gp)
  
  alt_sysclk_init (freq);
  
  /* set to free running mode */
  
  IOWR_ALTERA_AVALON_TIMER_CONTROL (base, 
  808464:	e0bffc17 	ldw	r2,-16(fp)
  808468:	10800104 	addi	r2,r2,4
  80846c:	00c001c4 	movi	r3,7
  808470:	10c00035 	stwio	r3,0(r2)
            ALTERA_AVALON_TIMER_CONTROL_CONT_MSK |
            ALTERA_AVALON_TIMER_CONTROL_START_MSK);

  /* register the interrupt handler, and enable the interrupt */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, alt_avalon_timer_sc_irq, 
  808474:	d8000015 	stw	zero,0(sp)
  808478:	e1fffc17 	ldw	r7,-16(fp)
  80847c:	01802074 	movhi	r6,129
  808480:	31a0ed04 	addi	r6,r6,-31820
  808484:	e17ffe17 	ldw	r5,-8(fp)
  808488:	e13ffd17 	ldw	r4,-12(fp)
  80848c:	08090d40 	call	8090d4 <alt_ic_isr_register>
                      base, NULL);
#else
  alt_irq_register (irq, base, alt_avalon_timer_sc_irq);
#endif  
}
  808490:	0001883a 	nop
  808494:	e037883a 	mov	sp,fp
  808498:	dfc00117 	ldw	ra,4(sp)
  80849c:	df000017 	ldw	fp,0(sp)
  8084a0:	dec00204 	addi	sp,sp,8
  8084a4:	f800283a 	ret

008084a8 <altera_avalon_uart_read_fd>:
 *
 */

int 
altera_avalon_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
  8084a8:	defffa04 	addi	sp,sp,-24
  8084ac:	dfc00515 	stw	ra,20(sp)
  8084b0:	df000415 	stw	fp,16(sp)
  8084b4:	df000404 	addi	fp,sp,16
  8084b8:	e13ffd15 	stw	r4,-12(fp)
  8084bc:	e17ffe15 	stw	r5,-8(fp)
  8084c0:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
  8084c4:	e0bffd17 	ldw	r2,-12(fp)
  8084c8:	10800017 	ldw	r2,0(r2)
  8084cc:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_read(&dev->state, buffer, space,
  8084d0:	e0bffc17 	ldw	r2,-16(fp)
  8084d4:	10c00a04 	addi	r3,r2,40
  8084d8:	e0bffd17 	ldw	r2,-12(fp)
  8084dc:	10800217 	ldw	r2,8(r2)
  8084e0:	100f883a 	mov	r7,r2
  8084e4:	e1bfff17 	ldw	r6,-4(fp)
  8084e8:	e17ffe17 	ldw	r5,-8(fp)
  8084ec:	1809883a 	mov	r4,r3
  8084f0:	08089bc0 	call	8089bc <altera_avalon_uart_read>
      fd->fd_flags);
}
  8084f4:	e037883a 	mov	sp,fp
  8084f8:	dfc00117 	ldw	ra,4(sp)
  8084fc:	df000017 	ldw	fp,0(sp)
  808500:	dec00204 	addi	sp,sp,8
  808504:	f800283a 	ret

00808508 <altera_avalon_uart_write_fd>:

int 
altera_avalon_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
  808508:	defffa04 	addi	sp,sp,-24
  80850c:	dfc00515 	stw	ra,20(sp)
  808510:	df000415 	stw	fp,16(sp)
  808514:	df000404 	addi	fp,sp,16
  808518:	e13ffd15 	stw	r4,-12(fp)
  80851c:	e17ffe15 	stw	r5,-8(fp)
  808520:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
  808524:	e0bffd17 	ldw	r2,-12(fp)
  808528:	10800017 	ldw	r2,0(r2)
  80852c:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_write(&dev->state, buffer, space,
  808530:	e0bffc17 	ldw	r2,-16(fp)
  808534:	10c00a04 	addi	r3,r2,40
  808538:	e0bffd17 	ldw	r2,-12(fp)
  80853c:	10800217 	ldw	r2,8(r2)
  808540:	100f883a 	mov	r7,r2
  808544:	e1bfff17 	ldw	r6,-4(fp)
  808548:	e17ffe17 	ldw	r5,-8(fp)
  80854c:	1809883a 	mov	r4,r3
  808550:	0808bd40 	call	808bd4 <altera_avalon_uart_write>
      fd->fd_flags);
}
  808554:	e037883a 	mov	sp,fp
  808558:	dfc00117 	ldw	ra,4(sp)
  80855c:	df000017 	ldw	fp,0(sp)
  808560:	dec00204 	addi	sp,sp,8
  808564:	f800283a 	ret

00808568 <altera_avalon_uart_close_fd>:

#endif /* ALTERA_AVALON_UART_USE_IOCTL */

int 
altera_avalon_uart_close_fd(alt_fd* fd)
{
  808568:	defffc04 	addi	sp,sp,-16
  80856c:	dfc00315 	stw	ra,12(sp)
  808570:	df000215 	stw	fp,8(sp)
  808574:	df000204 	addi	fp,sp,8
  808578:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
  80857c:	e0bfff17 	ldw	r2,-4(fp)
  808580:	10800017 	ldw	r2,0(r2)
  808584:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_uart_close(&dev->state, fd->fd_flags);
  808588:	e0bffe17 	ldw	r2,-8(fp)
  80858c:	10c00a04 	addi	r3,r2,40
  808590:	e0bfff17 	ldw	r2,-4(fp)
  808594:	10800217 	ldw	r2,8(r2)
  808598:	100b883a 	mov	r5,r2
  80859c:	1809883a 	mov	r4,r3
  8085a0:	080892c0 	call	80892c <altera_avalon_uart_close>
}
  8085a4:	e037883a 	mov	sp,fp
  8085a8:	dfc00117 	ldw	ra,4(sp)
  8085ac:	df000017 	ldw	fp,0(sp)
  8085b0:	dec00204 	addi	sp,sp,8
  8085b4:	f800283a 	ret

008085b8 <altera_avalon_uart_init>:
  alt_u32 status);

void 
altera_avalon_uart_init(altera_avalon_uart_state* sp, 
  alt_u32 irq_controller_id,  alt_u32 irq)
{
  8085b8:	defff804 	addi	sp,sp,-32
  8085bc:	dfc00715 	stw	ra,28(sp)
  8085c0:	df000615 	stw	fp,24(sp)
  8085c4:	df000604 	addi	fp,sp,24
  8085c8:	e13ffd15 	stw	r4,-12(fp)
  8085cc:	e17ffe15 	stw	r5,-8(fp)
  8085d0:	e1bfff15 	stw	r6,-4(fp)
  void* base = sp->base;
  8085d4:	e0bffd17 	ldw	r2,-12(fp)
  8085d8:	10800017 	ldw	r2,0(r2)
  8085dc:	e0bffb15 	stw	r2,-20(fp)
 * HAL.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_no_error (void)
{
  return 0;
  8085e0:	0005883a 	mov	r2,zero
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
  8085e4:	1000041e 	bne	r2,zero,8085f8 <altera_avalon_uart_init+0x40>
  8085e8:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
  8085ec:	1000021e 	bne	r2,zero,8085f8 <altera_avalon_uart_init+0x40>
  8085f0:	0005883a 	mov	r2,zero
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
  8085f4:	10000226 	beq	r2,zero,808600 <altera_avalon_uart_init+0x48>
  8085f8:	00800044 	movi	r2,1
  8085fc:	00000106 	br	808604 <altera_avalon_uart_init+0x4c>
  808600:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
  808604:	e0bffc15 	stw	r2,-16(fp)
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
          ALT_SEM_CREATE (&sp->write_lock, 1);

  if (!error)
  808608:	e0bffc17 	ldw	r2,-16(fp)
  80860c:	10000f1e 	bne	r2,zero,80864c <altera_avalon_uart_init+0x94>
  {
    /* enable interrupts at the device */
    sp->ctrl = ALTERA_AVALON_UART_CONTROL_RTS_MSK  |
  808610:	e0bffd17 	ldw	r2,-12(fp)
  808614:	00c32004 	movi	r3,3200
  808618:	10c00115 	stw	r3,4(r2)
                ALTERA_AVALON_UART_CONTROL_RRDY_MSK |
                ALTERA_AVALON_UART_CONTROL_DCTS_MSK;

    IOWR_ALTERA_AVALON_UART_CONTROL(base, sp->ctrl); 
  80861c:	e0bffb17 	ldw	r2,-20(fp)
  808620:	10800304 	addi	r2,r2,12
  808624:	e0fffd17 	ldw	r3,-12(fp)
  808628:	18c00117 	ldw	r3,4(r3)
  80862c:	10c00035 	stwio	r3,0(r2)
  
    /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
    alt_ic_isr_register(irq_controller_id, irq, altera_avalon_uart_irq, sp, 
  808630:	d8000015 	stw	zero,0(sp)
  808634:	e1fffd17 	ldw	r7,-12(fp)
  808638:	01802074 	movhi	r6,129
  80863c:	31a19904 	addi	r6,r6,-31132
  808640:	e17fff17 	ldw	r5,-4(fp)
  808644:	e13ffe17 	ldw	r4,-8(fp)
  808648:	08090d40 	call	8090d4 <alt_ic_isr_register>
      0x0);
#else
    alt_irq_register (irq, sp, altera_avalon_uart_irq);
#endif  
  }
}
  80864c:	0001883a 	nop
  808650:	e037883a 	mov	sp,fp
  808654:	dfc00117 	ldw	ra,4(sp)
  808658:	df000017 	ldw	fp,0(sp)
  80865c:	dec00204 	addi	sp,sp,8
  808660:	f800283a 	ret

00808664 <altera_avalon_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_uart_irq(void* context)
#else
static void altera_avalon_uart_irq(void* context, alt_u32 id)
#endif
{
  808664:	defffa04 	addi	sp,sp,-24
  808668:	dfc00515 	stw	ra,20(sp)
  80866c:	df000415 	stw	fp,16(sp)
  808670:	df000404 	addi	fp,sp,16
  808674:	e13fff15 	stw	r4,-4(fp)
  alt_u32 status;

  altera_avalon_uart_state* sp = (altera_avalon_uart_state*) context;
  808678:	e0bfff17 	ldw	r2,-4(fp)
  80867c:	e0bffc15 	stw	r2,-16(fp)
  void* base               = sp->base;
  808680:	e0bffc17 	ldw	r2,-16(fp)
  808684:	10800017 	ldw	r2,0(r2)
  808688:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Read the status register in order to determine the cause of the
   * interrupt.
   */

  status = IORD_ALTERA_AVALON_UART_STATUS(base);
  80868c:	e0bffd17 	ldw	r2,-12(fp)
  808690:	10800204 	addi	r2,r2,8
  808694:	10800037 	ldwio	r2,0(r2)
  808698:	e0bffe15 	stw	r2,-8(fp)

  /* Clear any error flags set at the device */
  IOWR_ALTERA_AVALON_UART_STATUS(base, 0);
  80869c:	e0bffd17 	ldw	r2,-12(fp)
  8086a0:	10800204 	addi	r2,r2,8
  8086a4:	0007883a 	mov	r3,zero
  8086a8:	10c00035 	stwio	r3,0(r2)

  /* Dummy read to ensure IRQ is negated before ISR returns */
  IORD_ALTERA_AVALON_UART_STATUS(base);
  8086ac:	e0bffd17 	ldw	r2,-12(fp)
  8086b0:	10800204 	addi	r2,r2,8
  8086b4:	10800037 	ldwio	r2,0(r2)
  
  /* process a read irq */
  if (status & ALTERA_AVALON_UART_STATUS_RRDY_MSK)
  8086b8:	e0bffe17 	ldw	r2,-8(fp)
  8086bc:	1080200c 	andi	r2,r2,128
  8086c0:	10000326 	beq	r2,zero,8086d0 <altera_avalon_uart_irq+0x6c>
  {
    altera_avalon_uart_rxirq(sp, status);
  8086c4:	e17ffe17 	ldw	r5,-8(fp)
  8086c8:	e13ffc17 	ldw	r4,-16(fp)
  8086cc:	08087000 	call	808700 <altera_avalon_uart_rxirq>
  }

  /* process a write irq */
  if (status & (ALTERA_AVALON_UART_STATUS_TRDY_MSK | 
  8086d0:	e0bffe17 	ldw	r2,-8(fp)
  8086d4:	1081100c 	andi	r2,r2,1088
  8086d8:	10000326 	beq	r2,zero,8086e8 <altera_avalon_uart_irq+0x84>
                  ALTERA_AVALON_UART_STATUS_DCTS_MSK))
  {
    altera_avalon_uart_txirq(sp, status);
  8086dc:	e17ffe17 	ldw	r5,-8(fp)
  8086e0:	e13ffc17 	ldw	r4,-16(fp)
  8086e4:	08087e40 	call	8087e4 <altera_avalon_uart_txirq>
  }
  

}
  8086e8:	0001883a 	nop
  8086ec:	e037883a 	mov	sp,fp
  8086f0:	dfc00117 	ldw	ra,4(sp)
  8086f4:	df000017 	ldw	fp,0(sp)
  8086f8:	dec00204 	addi	sp,sp,8
  8086fc:	f800283a 	ret

00808700 <altera_avalon_uart_rxirq>:
 * the receive circular buffer, and sets the apropriate flags to indicate 
 * that there is data ready to be processed.
 */
static void 
altera_avalon_uart_rxirq(altera_avalon_uart_state* sp, alt_u32 status)
{
  808700:	defffc04 	addi	sp,sp,-16
  808704:	df000315 	stw	fp,12(sp)
  808708:	df000304 	addi	fp,sp,12
  80870c:	e13ffe15 	stw	r4,-8(fp)
  808710:	e17fff15 	stw	r5,-4(fp)
  alt_u32 next;
  
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
  808714:	e0bfff17 	ldw	r2,-4(fp)
  808718:	108000cc 	andi	r2,r2,3
  80871c:	10002c1e 	bne	r2,zero,8087d0 <altera_avalon_uart_rxirq+0xd0>
   * In a multi-threaded environment, set the read event flag to indicate
   * that there is data ready. This is only done if the circular buffer was
   * previously empty.
   */

  if (sp->rx_end == sp->rx_start)
  808720:	e0bffe17 	ldw	r2,-8(fp)
  808724:	10800317 	ldw	r2,12(r2)
  808728:	e0bffe17 	ldw	r2,-8(fp)
  80872c:	10800217 	ldw	r2,8(r2)
    ALT_FLAG_POST (sp->events, ALT_UART_READ_RDY, OS_FLAG_SET);
  }

  /* Determine which slot to use next in the circular buffer */

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
  808730:	e0bffe17 	ldw	r2,-8(fp)
  808734:	10800317 	ldw	r2,12(r2)
  808738:	10800044 	addi	r2,r2,1
  80873c:	10800fcc 	andi	r2,r2,63
  808740:	e0bffd15 	stw	r2,-12(fp)

  /* Transfer data from the device to the circular buffer */

  sp->rx_buf[sp->rx_end] = IORD_ALTERA_AVALON_UART_RXDATA(sp->base);
  808744:	e0bffe17 	ldw	r2,-8(fp)
  808748:	10800317 	ldw	r2,12(r2)
  80874c:	e0fffe17 	ldw	r3,-8(fp)
  808750:	18c00017 	ldw	r3,0(r3)
  808754:	18c00037 	ldwio	r3,0(r3)
  808758:	1809883a 	mov	r4,r3
  80875c:	e0fffe17 	ldw	r3,-8(fp)
  808760:	1885883a 	add	r2,r3,r2
  808764:	10800704 	addi	r2,r2,28
  808768:	11000005 	stb	r4,0(r2)

  sp->rx_end = next;
  80876c:	e0bffe17 	ldw	r2,-8(fp)
  808770:	e0fffd17 	ldw	r3,-12(fp)
  808774:	10c00315 	stw	r3,12(r2)

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
  808778:	e0bffe17 	ldw	r2,-8(fp)
  80877c:	10800317 	ldw	r2,12(r2)
  808780:	10800044 	addi	r2,r2,1
  808784:	10800fcc 	andi	r2,r2,63
  808788:	e0bffd15 	stw	r2,-12(fp)
  /*
   * If the cicular buffer was full, disable interrupts. Interrupts will be
   * re-enabled when data is removed from the buffer.
   */

  if (next == sp->rx_start)
  80878c:	e0bffe17 	ldw	r2,-8(fp)
  808790:	10c00217 	ldw	r3,8(r2)
  808794:	e0bffd17 	ldw	r2,-12(fp)
  808798:	18800e1e 	bne	r3,r2,8087d4 <altera_avalon_uart_rxirq+0xd4>
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
  80879c:	e0bffe17 	ldw	r2,-8(fp)
  8087a0:	10c00117 	ldw	r3,4(r2)
  8087a4:	00bfdfc4 	movi	r2,-129
  8087a8:	1886703a 	and	r3,r3,r2
  8087ac:	e0bffe17 	ldw	r2,-8(fp)
  8087b0:	10c00115 	stw	r3,4(r2)
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
  8087b4:	e0bffe17 	ldw	r2,-8(fp)
  8087b8:	10800017 	ldw	r2,0(r2)
  8087bc:	10800304 	addi	r2,r2,12
  8087c0:	e0fffe17 	ldw	r3,-8(fp)
  8087c4:	18c00117 	ldw	r3,4(r3)
  8087c8:	10c00035 	stwio	r3,0(r2)
  8087cc:	00000106 	br	8087d4 <altera_avalon_uart_rxirq+0xd4>
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
                  ALTERA_AVALON_UART_STATUS_FE_MSK))
  {
    return;
  8087d0:	0001883a 	nop
  if (next == sp->rx_start)
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
  }   
}
  8087d4:	e037883a 	mov	sp,fp
  8087d8:	df000017 	ldw	fp,0(sp)
  8087dc:	dec00104 	addi	sp,sp,4
  8087e0:	f800283a 	ret

008087e4 <altera_avalon_uart_txirq>:
 * buffer to the device, and sets the apropriate flags to indicate that 
 * there is data ready to be processed.
 */
static void 
altera_avalon_uart_txirq(altera_avalon_uart_state* sp, alt_u32 status)
{
  8087e4:	defffb04 	addi	sp,sp,-20
  8087e8:	df000415 	stw	fp,16(sp)
  8087ec:	df000404 	addi	fp,sp,16
  8087f0:	e13ffc15 	stw	r4,-16(fp)
  8087f4:	e17ffd15 	stw	r5,-12(fp)
  /* Transfer data if there is some ready to be transfered */

  if (sp->tx_start != sp->tx_end)
  8087f8:	e0bffc17 	ldw	r2,-16(fp)
  8087fc:	10c00417 	ldw	r3,16(r2)
  808800:	e0bffc17 	ldw	r2,-16(fp)
  808804:	10800517 	ldw	r2,20(r2)
  808808:	18803226 	beq	r3,r2,8088d4 <altera_avalon_uart_txirq+0xf0>
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
  80880c:	e0bffc17 	ldw	r2,-16(fp)
  808810:	10800617 	ldw	r2,24(r2)
  808814:	1080008c 	andi	r2,r2,2
  808818:	10000326 	beq	r2,zero,808828 <altera_avalon_uart_txirq+0x44>
      (status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
  80881c:	e0bffd17 	ldw	r2,-12(fp)
  808820:	1082000c 	andi	r2,r2,2048
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
  808824:	10001d26 	beq	r2,zero,80889c <altera_avalon_uart_txirq+0xb8>
       * In a multi-threaded environment, set the write event flag to indicate
       * that there is space in the circular buffer. This is only done if the
       * buffer was previously empty.
       */

      if (sp->tx_start == ((sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK))
  808828:	e0bffc17 	ldw	r2,-16(fp)
  80882c:	10800417 	ldw	r2,16(r2)
  808830:	e0bffc17 	ldw	r2,-16(fp)
  808834:	10800517 	ldw	r2,20(r2)
                       OS_FLAG_SET);
      }

      /* Write the data to the device */

      IOWR_ALTERA_AVALON_UART_TXDATA(sp->base, sp->tx_buf[sp->tx_start]);
  808838:	e0bffc17 	ldw	r2,-16(fp)
  80883c:	10800017 	ldw	r2,0(r2)
  808840:	10800104 	addi	r2,r2,4
  808844:	e0fffc17 	ldw	r3,-16(fp)
  808848:	18c00417 	ldw	r3,16(r3)
  80884c:	e13ffc17 	ldw	r4,-16(fp)
  808850:	20c7883a 	add	r3,r4,r3
  808854:	18c01704 	addi	r3,r3,92
  808858:	18c00003 	ldbu	r3,0(r3)
  80885c:	18c03fcc 	andi	r3,r3,255
  808860:	10c00035 	stwio	r3,0(r2)

      sp->tx_start = (++sp->tx_start) & ALT_AVALON_UART_BUF_MSK;
  808864:	e0bffc17 	ldw	r2,-16(fp)
  808868:	10800417 	ldw	r2,16(r2)
  80886c:	10800044 	addi	r2,r2,1
  808870:	e0fffc17 	ldw	r3,-16(fp)
  808874:	18800415 	stw	r2,16(r3)
  808878:	10c00fcc 	andi	r3,r2,63
  80887c:	e0bffc17 	ldw	r2,-16(fp)
  808880:	10c00415 	stw	r3,16(r2)
      /*
       * In case the tranmit interrupt had previously been disabled by 
       * detecting a low value on CTS, it is reenabled here.
       */ 

      sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
  808884:	e0bffc17 	ldw	r2,-16(fp)
  808888:	10800117 	ldw	r2,4(r2)
  80888c:	10c01014 	ori	r3,r2,64
  808890:	e0bffc17 	ldw	r2,-16(fp)
  808894:	10c00115 	stw	r3,4(r2)
  808898:	00000e06 	br	8088d4 <altera_avalon_uart_txirq+0xf0>
       * the last write to the status register. To avoid this resulting in
       * deadlock, it's necessary to re-check the status register here
       * before throttling.
       */
 
      status = IORD_ALTERA_AVALON_UART_STATUS(sp->base); 
  80889c:	e0bffc17 	ldw	r2,-16(fp)
  8088a0:	10800017 	ldw	r2,0(r2)
  8088a4:	10800204 	addi	r2,r2,8
  8088a8:	10800037 	ldwio	r2,0(r2)
  8088ac:	e0bffd15 	stw	r2,-12(fp)

      if (!(status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
  8088b0:	e0bffd17 	ldw	r2,-12(fp)
  8088b4:	1082000c 	andi	r2,r2,2048
  8088b8:	1000061e 	bne	r2,zero,8088d4 <altera_avalon_uart_txirq+0xf0>
      {
        sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
  8088bc:	e0bffc17 	ldw	r2,-16(fp)
  8088c0:	10c00117 	ldw	r3,4(r2)
  8088c4:	00bfefc4 	movi	r2,-65
  8088c8:	1886703a 	and	r3,r3,r2
  8088cc:	e0bffc17 	ldw	r2,-16(fp)
  8088d0:	10c00115 	stw	r3,4(r2)
  /*
   * If the circular buffer is empty, disable the interrupt. This will be
   * re-enabled when new data is placed in the buffer.
   */

  if (sp->tx_start == sp->tx_end)
  8088d4:	e0bffc17 	ldw	r2,-16(fp)
  8088d8:	10c00417 	ldw	r3,16(r2)
  8088dc:	e0bffc17 	ldw	r2,-16(fp)
  8088e0:	10800517 	ldw	r2,20(r2)
  8088e4:	1880061e 	bne	r3,r2,808900 <altera_avalon_uart_txirq+0x11c>
  {
    sp->ctrl &= ~(ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
  8088e8:	e0bffc17 	ldw	r2,-16(fp)
  8088ec:	10c00117 	ldw	r3,4(r2)
  8088f0:	00beefc4 	movi	r2,-1089
  8088f4:	1886703a 	and	r3,r3,r2
  8088f8:	e0bffc17 	ldw	r2,-16(fp)
  8088fc:	10c00115 	stw	r3,4(r2)
                    ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
  }

  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
  808900:	e0bffc17 	ldw	r2,-16(fp)
  808904:	10800017 	ldw	r2,0(r2)
  808908:	10800304 	addi	r2,r2,12
  80890c:	e0fffc17 	ldw	r3,-16(fp)
  808910:	18c00117 	ldw	r3,4(r3)
  808914:	10c00035 	stwio	r3,0(r2)
}
  808918:	0001883a 	nop
  80891c:	e037883a 	mov	sp,fp
  808920:	df000017 	ldw	fp,0(sp)
  808924:	dec00104 	addi	sp,sp,4
  808928:	f800283a 	ret

0080892c <altera_avalon_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
  80892c:	defffd04 	addi	sp,sp,-12
  808930:	df000215 	stw	fp,8(sp)
  808934:	df000204 	addi	fp,sp,8
  808938:	e13ffe15 	stw	r4,-8(fp)
  80893c:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
  808940:	00000506 	br	808958 <altera_avalon_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
  808944:	e0bfff17 	ldw	r2,-4(fp)
  808948:	1090000c 	andi	r2,r2,16384
  80894c:	10000226 	beq	r2,zero,808958 <altera_avalon_uart_close+0x2c>
      return -EWOULDBLOCK; 
  808950:	00bffd44 	movi	r2,-11
  808954:	00000606 	br	808970 <altera_avalon_uart_close+0x44>
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
  808958:	e0bffe17 	ldw	r2,-8(fp)
  80895c:	10c00417 	ldw	r3,16(r2)
  808960:	e0bffe17 	ldw	r2,-8(fp)
  808964:	10800517 	ldw	r2,20(r2)
  808968:	18bff61e 	bne	r3,r2,808944 <__alt_mem_onchip_mem+0xff800944>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
  80896c:	0005883a 	mov	r2,zero
}
  808970:	e037883a 	mov	sp,fp
  808974:	df000017 	ldw	fp,0(sp)
  808978:	dec00104 	addi	sp,sp,4
  80897c:	f800283a 	ret

00808980 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  808980:	defffe04 	addi	sp,sp,-8
  808984:	dfc00115 	stw	ra,4(sp)
  808988:	df000015 	stw	fp,0(sp)
  80898c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
  808990:	d0a00817 	ldw	r2,-32736(gp)
  808994:	10000326 	beq	r2,zero,8089a4 <alt_get_errno+0x24>
  808998:	d0a00817 	ldw	r2,-32736(gp)
  80899c:	103ee83a 	callr	r2
  8089a0:	00000106 	br	8089a8 <alt_get_errno+0x28>
  8089a4:	d0a62604 	addi	r2,gp,-26472
}
  8089a8:	e037883a 	mov	sp,fp
  8089ac:	dfc00117 	ldw	ra,4(sp)
  8089b0:	df000017 	ldw	fp,0(sp)
  8089b4:	dec00204 	addi	sp,sp,8
  8089b8:	f800283a 	ret

008089bc <altera_avalon_uart_read>:
 */

int 
altera_avalon_uart_read(altera_avalon_uart_state* sp, char* ptr, int len,
  int flags)
{
  8089bc:	defff204 	addi	sp,sp,-56
  8089c0:	dfc00d15 	stw	ra,52(sp)
  8089c4:	df000c15 	stw	fp,48(sp)
  8089c8:	df000c04 	addi	fp,sp,48
  8089cc:	e13ffc15 	stw	r4,-16(fp)
  8089d0:	e17ffd15 	stw	r5,-12(fp)
  8089d4:	e1bffe15 	stw	r6,-8(fp)
  8089d8:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             block;
  alt_u8          read_would_block = 0;
  8089dc:	e03ff405 	stb	zero,-48(fp)
  int             count = 0;
  8089e0:	e03ff515 	stw	zero,-44(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  block = !(flags & O_NONBLOCK);
  8089e4:	e0bfff17 	ldw	r2,-4(fp)
  8089e8:	1090000c 	andi	r2,r2,16384
  8089ec:	1005003a 	cmpeq	r2,r2,zero
  8089f0:	10803fcc 	andi	r2,r2,255
  8089f4:	e0bff615 	stw	r2,-40(fp)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
  8089f8:	00001306 	br	808a48 <altera_avalon_uart_read+0x8c>
    {
      count++;
  8089fc:	e0bff517 	ldw	r2,-44(fp)
  808a00:	10800044 	addi	r2,r2,1
  808a04:	e0bff515 	stw	r2,-44(fp)
      *ptr++ = sp->rx_buf[sp->rx_start];
  808a08:	e0bffd17 	ldw	r2,-12(fp)
  808a0c:	10c00044 	addi	r3,r2,1
  808a10:	e0fffd15 	stw	r3,-12(fp)
  808a14:	e0fffc17 	ldw	r3,-16(fp)
  808a18:	18c00217 	ldw	r3,8(r3)
  808a1c:	e13ffc17 	ldw	r4,-16(fp)
  808a20:	20c7883a 	add	r3,r4,r3
  808a24:	18c00704 	addi	r3,r3,28
  808a28:	18c00003 	ldbu	r3,0(r3)
  808a2c:	10c00005 	stb	r3,0(r2)
      
      sp->rx_start = (sp->rx_start+1) & ALT_AVALON_UART_BUF_MSK;
  808a30:	e0bffc17 	ldw	r2,-16(fp)
  808a34:	10800217 	ldw	r2,8(r2)
  808a38:	10800044 	addi	r2,r2,1
  808a3c:	10c00fcc 	andi	r3,r2,63
  808a40:	e0bffc17 	ldw	r2,-16(fp)
  808a44:	10c00215 	stw	r3,8(r2)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
  808a48:	e0fff517 	ldw	r3,-44(fp)
  808a4c:	e0bffe17 	ldw	r2,-8(fp)
  808a50:	1880050e 	bge	r3,r2,808a68 <altera_avalon_uart_read+0xac>
  808a54:	e0bffc17 	ldw	r2,-16(fp)
  808a58:	10c00217 	ldw	r3,8(r2)
  808a5c:	e0bffc17 	ldw	r2,-16(fp)
  808a60:	10800317 	ldw	r2,12(r2)
  808a64:	18bfe51e 	bne	r3,r2,8089fc <__alt_mem_onchip_mem+0xff8009fc>
    /*
     * If no data has been transferred, the circular buffer is empty, and
     * this is not a non-blocking access, block waiting for data to arrive.
     */

    if (!count && (sp->rx_start == sp->rx_end))
  808a68:	e0bff517 	ldw	r2,-44(fp)
  808a6c:	1000251e 	bne	r2,zero,808b04 <altera_avalon_uart_read+0x148>
  808a70:	e0bffc17 	ldw	r2,-16(fp)
  808a74:	10c00217 	ldw	r3,8(r2)
  808a78:	e0bffc17 	ldw	r2,-16(fp)
  808a7c:	10800317 	ldw	r2,12(r2)
  808a80:	1880201e 	bne	r3,r2,808b04 <altera_avalon_uart_read+0x148>
    {
      if (!block)
  808a84:	e0bff617 	ldw	r2,-40(fp)
  808a88:	1000071e 	bne	r2,zero,808aa8 <altera_avalon_uart_read+0xec>
      {
        /* Set errno to indicate the reason we're not returning any data */

        ALT_ERRNO = EWOULDBLOCK;
  808a8c:	08089800 	call	808980 <alt_get_errno>
  808a90:	1007883a 	mov	r3,r2
  808a94:	008002c4 	movi	r2,11
  808a98:	18800015 	stw	r2,0(r3)
        read_would_block = 1;
  808a9c:	00800044 	movi	r2,1
  808aa0:	e0bff405 	stb	r2,-48(fp)
        break;
  808aa4:	00001b06 	br	808b14 <altera_avalon_uart_read+0x158>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  808aa8:	0005303a 	rdctl	r2,status
  808aac:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  808ab0:	e0fff917 	ldw	r3,-28(fp)
  808ab4:	00bfff84 	movi	r2,-2
  808ab8:	1884703a 	and	r2,r3,r2
  808abc:	1001703a 	wrctl	status,r2
  
  return context;
  808ac0:	e0bff917 	ldw	r2,-28(fp)
      {
       /* Block waiting for some data to arrive */

       /* First, ensure read interrupts are enabled to avoid deadlock */

       context = alt_irq_disable_all ();
  808ac4:	e0bff815 	stw	r2,-32(fp)
       sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
  808ac8:	e0bffc17 	ldw	r2,-16(fp)
  808acc:	10800117 	ldw	r2,4(r2)
  808ad0:	10c02014 	ori	r3,r2,128
  808ad4:	e0bffc17 	ldw	r2,-16(fp)
  808ad8:	10c00115 	stw	r3,4(r2)
       IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
  808adc:	e0bffc17 	ldw	r2,-16(fp)
  808ae0:	10800017 	ldw	r2,0(r2)
  808ae4:	10800304 	addi	r2,r2,12
  808ae8:	e0fffc17 	ldw	r3,-16(fp)
  808aec:	18c00117 	ldw	r3,4(r3)
  808af0:	10c00035 	stwio	r3,0(r2)
  808af4:	e0bff817 	ldw	r2,-32(fp)
  808af8:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  808afc:	e0bffa17 	ldw	r2,-24(fp)
  808b00:	1001703a 	wrctl	status,r2
                      OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                      0);
      }
    }
  }
  while (!count && len);
  808b04:	e0bff517 	ldw	r2,-44(fp)
  808b08:	1000021e 	bne	r2,zero,808b14 <altera_avalon_uart_read+0x158>
  808b0c:	e0bffe17 	ldw	r2,-8(fp)
  808b10:	103fcd1e 	bne	r2,zero,808a48 <__alt_mem_onchip_mem+0xff800a48>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  808b14:	0005303a 	rdctl	r2,status
  808b18:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  808b1c:	e0fffb17 	ldw	r3,-20(fp)
  808b20:	00bfff84 	movi	r2,-2
  808b24:	1884703a 	and	r2,r3,r2
  808b28:	1001703a 	wrctl	status,r2
  
  return context;
  808b2c:	e0bffb17 	ldw	r2,-20(fp)
  /*
   * Ensure that interrupts are enabled, so that the circular buffer can
   * re-fill.
   */

  context = alt_irq_disable_all ();
  808b30:	e0bff815 	stw	r2,-32(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
  808b34:	e0bffc17 	ldw	r2,-16(fp)
  808b38:	10800117 	ldw	r2,4(r2)
  808b3c:	10c02014 	ori	r3,r2,128
  808b40:	e0bffc17 	ldw	r2,-16(fp)
  808b44:	10c00115 	stw	r3,4(r2)
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
  808b48:	e0bffc17 	ldw	r2,-16(fp)
  808b4c:	10800017 	ldw	r2,0(r2)
  808b50:	10800304 	addi	r2,r2,12
  808b54:	e0fffc17 	ldw	r3,-16(fp)
  808b58:	18c00117 	ldw	r3,4(r3)
  808b5c:	10c00035 	stwio	r3,0(r2)
  808b60:	e0bff817 	ldw	r2,-32(fp)
  808b64:	e0bff715 	stw	r2,-36(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  808b68:	e0bff717 	ldw	r2,-36(fp)
  808b6c:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* Return the number of bytes read */
  if(read_would_block) {
  808b70:	e0bff403 	ldbu	r2,-48(fp)
  808b74:	10000226 	beq	r2,zero,808b80 <altera_avalon_uart_read+0x1c4>
    return -EWOULDBLOCK;
  808b78:	00bffd44 	movi	r2,-11
  808b7c:	00000106 	br	808b84 <altera_avalon_uart_read+0x1c8>
  }
  else {
    return count;
  808b80:	e0bff517 	ldw	r2,-44(fp)
  }
}
  808b84:	e037883a 	mov	sp,fp
  808b88:	dfc00117 	ldw	ra,4(sp)
  808b8c:	df000017 	ldw	fp,0(sp)
  808b90:	dec00204 	addi	sp,sp,8
  808b94:	f800283a 	ret

00808b98 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  808b98:	defffe04 	addi	sp,sp,-8
  808b9c:	dfc00115 	stw	ra,4(sp)
  808ba0:	df000015 	stw	fp,0(sp)
  808ba4:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
  808ba8:	d0a00817 	ldw	r2,-32736(gp)
  808bac:	10000326 	beq	r2,zero,808bbc <alt_get_errno+0x24>
  808bb0:	d0a00817 	ldw	r2,-32736(gp)
  808bb4:	103ee83a 	callr	r2
  808bb8:	00000106 	br	808bc0 <alt_get_errno+0x28>
  808bbc:	d0a62604 	addi	r2,gp,-26472
}
  808bc0:	e037883a 	mov	sp,fp
  808bc4:	dfc00117 	ldw	ra,4(sp)
  808bc8:	df000017 	ldw	fp,0(sp)
  808bcc:	dec00204 	addi	sp,sp,8
  808bd0:	f800283a 	ret

00808bd4 <altera_avalon_uart_write>:
 */

int
altera_avalon_uart_write(altera_avalon_uart_state* sp, const char* ptr, int len,
  int flags)
{
  808bd4:	defff204 	addi	sp,sp,-56
  808bd8:	dfc00d15 	stw	ra,52(sp)
  808bdc:	df000c15 	stw	fp,48(sp)
  808be0:	df000c04 	addi	fp,sp,48
  808be4:	e13ffc15 	stw	r4,-16(fp)
  808be8:	e17ffd15 	stw	r5,-12(fp)
  808bec:	e1bffe15 	stw	r6,-8(fp)
  808bf0:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             no_block;
  alt_u32         next;
  int             count = len;
  808bf4:	e0bffe17 	ldw	r2,-8(fp)
  808bf8:	e0bff415 	stw	r2,-48(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  no_block = (flags & O_NONBLOCK);
  808bfc:	e0bfff17 	ldw	r2,-4(fp)
  808c00:	1090000c 	andi	r2,r2,16384
  808c04:	e0bff515 	stw	r2,-44(fp)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
  808c08:	00003c06 	br	808cfc <altera_avalon_uart_write+0x128>
  {
    /* Determine the next slot in the buffer to access */

    next = (sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK;
  808c0c:	e0bffc17 	ldw	r2,-16(fp)
  808c10:	10800517 	ldw	r2,20(r2)
  808c14:	10800044 	addi	r2,r2,1
  808c18:	10800fcc 	andi	r2,r2,63
  808c1c:	e0bff715 	stw	r2,-36(fp)

    /* block waiting for space if necessary */

    if (next == sp->tx_start)
  808c20:	e0bffc17 	ldw	r2,-16(fp)
  808c24:	10c00417 	ldw	r3,16(r2)
  808c28:	e0bff717 	ldw	r2,-36(fp)
  808c2c:	1880221e 	bne	r3,r2,808cb8 <altera_avalon_uart_write+0xe4>
    {
      if (no_block)
  808c30:	e0bff517 	ldw	r2,-44(fp)
  808c34:	10000526 	beq	r2,zero,808c4c <altera_avalon_uart_write+0x78>
      {
        /* Set errno to indicate why this function returned early */
 
        ALT_ERRNO = EWOULDBLOCK;
  808c38:	0808b980 	call	808b98 <alt_get_errno>
  808c3c:	1007883a 	mov	r3,r2
  808c40:	008002c4 	movi	r2,11
  808c44:	18800015 	stw	r2,0(r3)
        break;
  808c48:	00002e06 	br	808d04 <altera_avalon_uart_write+0x130>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  808c4c:	0005303a 	rdctl	r2,status
  808c50:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  808c54:	e0fff917 	ldw	r3,-28(fp)
  808c58:	00bfff84 	movi	r2,-2
  808c5c:	1884703a 	and	r2,r3,r2
  808c60:	1001703a 	wrctl	status,r2
  
  return context;
  808c64:	e0bff917 	ldw	r2,-28(fp)
      {
        /* Block waiting for space in the circular buffer */

        /* First, ensure transmit interrupts are enabled to avoid deadlock */

        context = alt_irq_disable_all ();
  808c68:	e0bff815 	stw	r2,-32(fp)
        sp->ctrl |= (ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
  808c6c:	e0bffc17 	ldw	r2,-16(fp)
  808c70:	10800117 	ldw	r2,4(r2)
  808c74:	10c11014 	ori	r3,r2,1088
  808c78:	e0bffc17 	ldw	r2,-16(fp)
  808c7c:	10c00115 	stw	r3,4(r2)
                        ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
        IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
  808c80:	e0bffc17 	ldw	r2,-16(fp)
  808c84:	10800017 	ldw	r2,0(r2)
  808c88:	10800304 	addi	r2,r2,12
  808c8c:	e0fffc17 	ldw	r3,-16(fp)
  808c90:	18c00117 	ldw	r3,4(r3)
  808c94:	10c00035 	stwio	r3,0(r2)
  808c98:	e0bff817 	ldw	r2,-32(fp)
  808c9c:	e0bff615 	stw	r2,-40(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  808ca0:	e0bff617 	ldw	r2,-40(fp)
  808ca4:	1001703a 	wrctl	status,r2
          ALT_FLAG_PEND (sp->events, 
                         ALT_UART_WRITE_RDY,
                         OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                         0);
        }
        while ((next == sp->tx_start));
  808ca8:	e0bffc17 	ldw	r2,-16(fp)
  808cac:	10c00417 	ldw	r3,16(r2)
  808cb0:	e0bff717 	ldw	r2,-36(fp)
  808cb4:	18bffc26 	beq	r3,r2,808ca8 <__alt_mem_onchip_mem+0xff800ca8>
      }
    }

    count--;
  808cb8:	e0bff417 	ldw	r2,-48(fp)
  808cbc:	10bfffc4 	addi	r2,r2,-1
  808cc0:	e0bff415 	stw	r2,-48(fp)

    /* Add the next character to the transmit buffer */

    sp->tx_buf[sp->tx_end] = *ptr++;
  808cc4:	e0bffc17 	ldw	r2,-16(fp)
  808cc8:	10c00517 	ldw	r3,20(r2)
  808ccc:	e0bffd17 	ldw	r2,-12(fp)
  808cd0:	11000044 	addi	r4,r2,1
  808cd4:	e13ffd15 	stw	r4,-12(fp)
  808cd8:	10800003 	ldbu	r2,0(r2)
  808cdc:	1009883a 	mov	r4,r2
  808ce0:	e0bffc17 	ldw	r2,-16(fp)
  808ce4:	10c5883a 	add	r2,r2,r3
  808ce8:	10801704 	addi	r2,r2,92
  808cec:	11000005 	stb	r4,0(r2)
    sp->tx_end = next;
  808cf0:	e0bffc17 	ldw	r2,-16(fp)
  808cf4:	e0fff717 	ldw	r3,-36(fp)
  808cf8:	10c00515 	stw	r3,20(r2)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
  808cfc:	e0bff417 	ldw	r2,-48(fp)
  808d00:	103fc21e 	bne	r2,zero,808c0c <__alt_mem_onchip_mem+0xff800c0c>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  808d04:	0005303a 	rdctl	r2,status
  808d08:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  808d0c:	e0fffb17 	ldw	r3,-20(fp)
  808d10:	00bfff84 	movi	r2,-2
  808d14:	1884703a 	and	r2,r3,r2
  808d18:	1001703a 	wrctl	status,r2
  
  return context;
  808d1c:	e0bffb17 	ldw	r2,-20(fp)
  /* 
   * Ensure that interrupts are enabled, so that the circular buffer can 
   * drain.
   */

  context = alt_irq_disable_all ();
  808d20:	e0bff815 	stw	r2,-32(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
  808d24:	e0bffc17 	ldw	r2,-16(fp)
  808d28:	10800117 	ldw	r2,4(r2)
  808d2c:	10c11014 	ori	r3,r2,1088
  808d30:	e0bffc17 	ldw	r2,-16(fp)
  808d34:	10c00115 	stw	r3,4(r2)
                 ALTERA_AVALON_UART_CONTROL_DCTS_MSK;
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
  808d38:	e0bffc17 	ldw	r2,-16(fp)
  808d3c:	10800017 	ldw	r2,0(r2)
  808d40:	10800304 	addi	r2,r2,12
  808d44:	e0fffc17 	ldw	r3,-16(fp)
  808d48:	18c00117 	ldw	r3,4(r3)
  808d4c:	10c00035 	stwio	r3,0(r2)
  808d50:	e0bff817 	ldw	r2,-32(fp)
  808d54:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  808d58:	e0bffa17 	ldw	r2,-24(fp)
  808d5c:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* return the number of bytes written */

  return (len - count);
  808d60:	e0fffe17 	ldw	r3,-8(fp)
  808d64:	e0bff417 	ldw	r2,-48(fp)
  808d68:	1885c83a 	sub	r2,r3,r2
}
  808d6c:	e037883a 	mov	sp,fp
  808d70:	dfc00117 	ldw	ra,4(sp)
  808d74:	df000017 	ldw	fp,0(sp)
  808d78:	dec00204 	addi	sp,sp,8
  808d7c:	f800283a 	ret

00808d80 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  808d80:	defffe04 	addi	sp,sp,-8
  808d84:	dfc00115 	stw	ra,4(sp)
  808d88:	df000015 	stw	fp,0(sp)
  808d8c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
  808d90:	d0a00817 	ldw	r2,-32736(gp)
  808d94:	10000326 	beq	r2,zero,808da4 <alt_get_errno+0x24>
  808d98:	d0a00817 	ldw	r2,-32736(gp)
  808d9c:	103ee83a 	callr	r2
  808da0:	00000106 	br	808da8 <alt_get_errno+0x28>
  808da4:	d0a62604 	addi	r2,gp,-26472
}
  808da8:	e037883a 	mov	sp,fp
  808dac:	dfc00117 	ldw	ra,4(sp)
  808db0:	df000017 	ldw	fp,0(sp)
  808db4:	dec00204 	addi	sp,sp,8
  808db8:	f800283a 	ret

00808dbc <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
  808dbc:	defffb04 	addi	sp,sp,-20
  808dc0:	dfc00415 	stw	ra,16(sp)
  808dc4:	df000315 	stw	fp,12(sp)
  808dc8:	df000304 	addi	fp,sp,12
  808dcc:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
  808dd0:	e0bfff17 	ldw	r2,-4(fp)
  808dd4:	10000616 	blt	r2,zero,808df0 <close+0x34>
  808dd8:	e0bfff17 	ldw	r2,-4(fp)
  808ddc:	10c00324 	muli	r3,r2,12
  808de0:	00802074 	movhi	r2,129
  808de4:	10aec104 	addi	r2,r2,-17660
  808de8:	1885883a 	add	r2,r3,r2
  808dec:	00000106 	br	808df4 <close+0x38>
  808df0:	0005883a 	mov	r2,zero
  808df4:	e0bffd15 	stw	r2,-12(fp)

  if (fd)
  808df8:	e0bffd17 	ldw	r2,-12(fp)
  808dfc:	10001926 	beq	r2,zero,808e64 <close+0xa8>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
  808e00:	e0bffd17 	ldw	r2,-12(fp)
  808e04:	10800017 	ldw	r2,0(r2)
  808e08:	10800417 	ldw	r2,16(r2)
  808e0c:	10000626 	beq	r2,zero,808e28 <close+0x6c>
  808e10:	e0bffd17 	ldw	r2,-12(fp)
  808e14:	10800017 	ldw	r2,0(r2)
  808e18:	10800417 	ldw	r2,16(r2)
  808e1c:	e13ffd17 	ldw	r4,-12(fp)
  808e20:	103ee83a 	callr	r2
  808e24:	00000106 	br	808e2c <close+0x70>
  808e28:	0005883a 	mov	r2,zero
  808e2c:	e0bffe15 	stw	r2,-8(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
  808e30:	e13fff17 	ldw	r4,-4(fp)
  808e34:	08097080 	call	809708 <alt_release_fd>
    if (rval < 0)
  808e38:	e0bffe17 	ldw	r2,-8(fp)
  808e3c:	1000070e 	bge	r2,zero,808e5c <close+0xa0>
    {
      ALT_ERRNO = -rval;
  808e40:	0808d800 	call	808d80 <alt_get_errno>
  808e44:	1007883a 	mov	r3,r2
  808e48:	e0bffe17 	ldw	r2,-8(fp)
  808e4c:	0085c83a 	sub	r2,zero,r2
  808e50:	18800015 	stw	r2,0(r3)
      return -1;
  808e54:	00bfffc4 	movi	r2,-1
  808e58:	00000706 	br	808e78 <close+0xbc>
    }
    return 0;
  808e5c:	0005883a 	mov	r2,zero
  808e60:	00000506 	br	808e78 <close+0xbc>
  }
  else
  {
    ALT_ERRNO = EBADFD;
  808e64:	0808d800 	call	808d80 <alt_get_errno>
  808e68:	1007883a 	mov	r3,r2
  808e6c:	00801444 	movi	r2,81
  808e70:	18800015 	stw	r2,0(r3)
    return -1;
  808e74:	00bfffc4 	movi	r2,-1
  }
}
  808e78:	e037883a 	mov	sp,fp
  808e7c:	dfc00117 	ldw	ra,4(sp)
  808e80:	df000017 	ldw	fp,0(sp)
  808e84:	dec00204 	addi	sp,sp,8
  808e88:	f800283a 	ret

00808e8c <alt_dcache_flush_all>:
/*
 * alt_dcache_flush_all() is called to flush the entire data cache.
 */

void alt_dcache_flush_all (void)
{
  808e8c:	defffe04 	addi	sp,sp,-8
  808e90:	df000115 	stw	fp,4(sp)
  808e94:	df000104 	addi	fp,sp,4
#if NIOS2_DCACHE_SIZE > 0
  char* i;
  
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
  808e98:	e03fff15 	stw	zero,-4(fp)
  808e9c:	00000506 	br	808eb4 <alt_dcache_flush_all+0x28>
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
  808ea0:	e0bfff17 	ldw	r2,-4(fp)
  808ea4:	1000003b 	flushd	0(r2)
void alt_dcache_flush_all (void)
{
#if NIOS2_DCACHE_SIZE > 0
  char* i;
  
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
  808ea8:	e0bfff17 	ldw	r2,-4(fp)
  808eac:	10800804 	addi	r2,r2,32
  808eb0:	e0bfff15 	stw	r2,-4(fp)
  808eb4:	e0bfff17 	ldw	r2,-4(fp)
  808eb8:	10820030 	cmpltui	r2,r2,2048
  808ebc:	103ff81e 	bne	r2,zero,808ea0 <__alt_mem_onchip_mem+0xff800ea0>
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
  }
#endif /* NIOS2_DCACHE_SIZE > 0 */
}
  808ec0:	0001883a 	nop
  808ec4:	e037883a 	mov	sp,fp
  808ec8:	df000017 	ldw	fp,0(sp)
  808ecc:	dec00104 	addi	sp,sp,4
  808ed0:	f800283a 	ret

00808ed4 <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
  808ed4:	defffc04 	addi	sp,sp,-16
  808ed8:	df000315 	stw	fp,12(sp)
  808edc:	df000304 	addi	fp,sp,12
  808ee0:	e13ffd15 	stw	r4,-12(fp)
  808ee4:	e17ffe15 	stw	r5,-8(fp)
  808ee8:	e1bfff15 	stw	r6,-4(fp)
  return len;
  808eec:	e0bfff17 	ldw	r2,-4(fp)
}
  808ef0:	e037883a 	mov	sp,fp
  808ef4:	df000017 	ldw	fp,0(sp)
  808ef8:	dec00104 	addi	sp,sp,4
  808efc:	f800283a 	ret

00808f00 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  808f00:	defffe04 	addi	sp,sp,-8
  808f04:	dfc00115 	stw	ra,4(sp)
  808f08:	df000015 	stw	fp,0(sp)
  808f0c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
  808f10:	d0a00817 	ldw	r2,-32736(gp)
  808f14:	10000326 	beq	r2,zero,808f24 <alt_get_errno+0x24>
  808f18:	d0a00817 	ldw	r2,-32736(gp)
  808f1c:	103ee83a 	callr	r2
  808f20:	00000106 	br	808f28 <alt_get_errno+0x28>
  808f24:	d0a62604 	addi	r2,gp,-26472
}
  808f28:	e037883a 	mov	sp,fp
  808f2c:	dfc00117 	ldw	ra,4(sp)
  808f30:	df000017 	ldw	fp,0(sp)
  808f34:	dec00204 	addi	sp,sp,8
  808f38:	f800283a 	ret

00808f3c <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
  808f3c:	defffa04 	addi	sp,sp,-24
  808f40:	dfc00515 	stw	ra,20(sp)
  808f44:	df000415 	stw	fp,16(sp)
  808f48:	df000404 	addi	fp,sp,16
  808f4c:	e13ffe15 	stw	r4,-8(fp)
  808f50:	e17fff15 	stw	r5,-4(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
  808f54:	e0bffe17 	ldw	r2,-8(fp)
  808f58:	10000326 	beq	r2,zero,808f68 <alt_dev_llist_insert+0x2c>
  808f5c:	e0bffe17 	ldw	r2,-8(fp)
  808f60:	10800217 	ldw	r2,8(r2)
  808f64:	1000061e 	bne	r2,zero,808f80 <alt_dev_llist_insert+0x44>
  {
    ALT_ERRNO = EINVAL;
  808f68:	0808f000 	call	808f00 <alt_get_errno>
  808f6c:	1007883a 	mov	r3,r2
  808f70:	00800584 	movi	r2,22
  808f74:	18800015 	stw	r2,0(r3)
    return -EINVAL;
  808f78:	00bffa84 	movi	r2,-22
  808f7c:	00001306 	br	808fcc <alt_dev_llist_insert+0x90>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
  808f80:	e0bffe17 	ldw	r2,-8(fp)
  808f84:	e0ffff17 	ldw	r3,-4(fp)
  808f88:	e0fffc15 	stw	r3,-16(fp)
  808f8c:	e0bffd15 	stw	r2,-12(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
  808f90:	e0bffd17 	ldw	r2,-12(fp)
  808f94:	e0fffc17 	ldw	r3,-16(fp)
  808f98:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
  808f9c:	e0bffc17 	ldw	r2,-16(fp)
  808fa0:	10c00017 	ldw	r3,0(r2)
  808fa4:	e0bffd17 	ldw	r2,-12(fp)
  808fa8:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
  808fac:	e0bffc17 	ldw	r2,-16(fp)
  808fb0:	10800017 	ldw	r2,0(r2)
  808fb4:	e0fffd17 	ldw	r3,-12(fp)
  808fb8:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
  808fbc:	e0bffc17 	ldw	r2,-16(fp)
  808fc0:	e0fffd17 	ldw	r3,-12(fp)
  808fc4:	10c00015 	stw	r3,0(r2)

  return 0;  
  808fc8:	0005883a 	mov	r2,zero
}
  808fcc:	e037883a 	mov	sp,fp
  808fd0:	dfc00117 	ldw	ra,4(sp)
  808fd4:	df000017 	ldw	fp,0(sp)
  808fd8:	dec00204 	addi	sp,sp,8
  808fdc:	f800283a 	ret

00808fe0 <_do_ctors>:
/*
 * Run the C++ static constructors.
 */

void _do_ctors(void)
{
  808fe0:	defffd04 	addi	sp,sp,-12
  808fe4:	dfc00215 	stw	ra,8(sp)
  808fe8:	df000115 	stw	fp,4(sp)
  808fec:	df000104 	addi	fp,sp,4
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
  808ff0:	00802074 	movhi	r2,129
  808ff4:	10a93304 	addi	r2,r2,-23348
  808ff8:	e0bfff15 	stw	r2,-4(fp)
  808ffc:	00000606 	br	809018 <_do_ctors+0x38>
        (*ctor) (); 
  809000:	e0bfff17 	ldw	r2,-4(fp)
  809004:	10800017 	ldw	r2,0(r2)
  809008:	103ee83a 	callr	r2

void _do_ctors(void)
{
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
  80900c:	e0bfff17 	ldw	r2,-4(fp)
  809010:	10bfff04 	addi	r2,r2,-4
  809014:	e0bfff15 	stw	r2,-4(fp)
  809018:	e0ffff17 	ldw	r3,-4(fp)
  80901c:	00802074 	movhi	r2,129
  809020:	10a93404 	addi	r2,r2,-23344
  809024:	18bff62e 	bgeu	r3,r2,809000 <__alt_mem_onchip_mem+0xff801000>
        (*ctor) (); 
}
  809028:	0001883a 	nop
  80902c:	e037883a 	mov	sp,fp
  809030:	dfc00117 	ldw	ra,4(sp)
  809034:	df000017 	ldw	fp,0(sp)
  809038:	dec00204 	addi	sp,sp,8
  80903c:	f800283a 	ret

00809040 <_do_dtors>:
/*
 * Run the C++ static destructors.
 */

void _do_dtors(void)
{
  809040:	defffd04 	addi	sp,sp,-12
  809044:	dfc00215 	stw	ra,8(sp)
  809048:	df000115 	stw	fp,4(sp)
  80904c:	df000104 	addi	fp,sp,4
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
  809050:	00802074 	movhi	r2,129
  809054:	10a93304 	addi	r2,r2,-23348
  809058:	e0bfff15 	stw	r2,-4(fp)
  80905c:	00000606 	br	809078 <_do_dtors+0x38>
        (*dtor) (); 
  809060:	e0bfff17 	ldw	r2,-4(fp)
  809064:	10800017 	ldw	r2,0(r2)
  809068:	103ee83a 	callr	r2

void _do_dtors(void)
{
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
  80906c:	e0bfff17 	ldw	r2,-4(fp)
  809070:	10bfff04 	addi	r2,r2,-4
  809074:	e0bfff15 	stw	r2,-4(fp)
  809078:	e0ffff17 	ldw	r3,-4(fp)
  80907c:	00802074 	movhi	r2,129
  809080:	10a93404 	addi	r2,r2,-23344
  809084:	18bff62e 	bgeu	r3,r2,809060 <__alt_mem_onchip_mem+0xff801060>
        (*dtor) (); 
}
  809088:	0001883a 	nop
  80908c:	e037883a 	mov	sp,fp
  809090:	dfc00117 	ldw	ra,4(sp)
  809094:	df000017 	ldw	fp,0(sp)
  809098:	dec00204 	addi	sp,sp,8
  80909c:	f800283a 	ret

008090a0 <alt_icache_flush_all>:
/*
 * alt_icache_flush_all() is called to flush the entire instruction cache.
 */

void alt_icache_flush_all (void)
{
  8090a0:	defffe04 	addi	sp,sp,-8
  8090a4:	dfc00115 	stw	ra,4(sp)
  8090a8:	df000015 	stw	fp,0(sp)
  8090ac:	d839883a 	mov	fp,sp
#if NIOS2_ICACHE_SIZE > 0
  alt_icache_flush (0, NIOS2_ICACHE_SIZE);
  8090b0:	01440004 	movi	r5,4096
  8090b4:	0009883a 	mov	r4,zero
  8090b8:	0809b540 	call	809b54 <alt_icache_flush>
#endif
}
  8090bc:	0001883a 	nop
  8090c0:	e037883a 	mov	sp,fp
  8090c4:	dfc00117 	ldw	ra,4(sp)
  8090c8:	df000017 	ldw	fp,0(sp)
  8090cc:	dec00204 	addi	sp,sp,8
  8090d0:	f800283a 	ret

008090d4 <alt_ic_isr_register>:
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
  8090d4:	defff904 	addi	sp,sp,-28
  8090d8:	dfc00615 	stw	ra,24(sp)
  8090dc:	df000515 	stw	fp,20(sp)
  8090e0:	df000504 	addi	fp,sp,20
  8090e4:	e13ffc15 	stw	r4,-16(fp)
  8090e8:	e17ffd15 	stw	r5,-12(fp)
  8090ec:	e1bffe15 	stw	r6,-8(fp)
  8090f0:	e1ffff15 	stw	r7,-4(fp)
    return alt_iic_isr_register(ic_id, irq, isr, isr_context, flags);
  8090f4:	e0800217 	ldw	r2,8(fp)
  8090f8:	d8800015 	stw	r2,0(sp)
  8090fc:	e1ffff17 	ldw	r7,-4(fp)
  809100:	e1bffe17 	ldw	r6,-8(fp)
  809104:	e17ffd17 	ldw	r5,-12(fp)
  809108:	e13ffc17 	ldw	r4,-16(fp)
  80910c:	08092840 	call	809284 <alt_iic_isr_register>
}  
  809110:	e037883a 	mov	sp,fp
  809114:	dfc00117 	ldw	ra,4(sp)
  809118:	df000017 	ldw	fp,0(sp)
  80911c:	dec00204 	addi	sp,sp,8
  809120:	f800283a 	ret

00809124 <alt_ic_irq_enable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_enable (alt_u32 ic_id, alt_u32 irq)
{
  809124:	defff904 	addi	sp,sp,-28
  809128:	df000615 	stw	fp,24(sp)
  80912c:	df000604 	addi	fp,sp,24
  809130:	e13ffe15 	stw	r4,-8(fp)
  809134:	e17fff15 	stw	r5,-4(fp)
  809138:	e0bfff17 	ldw	r2,-4(fp)
  80913c:	e0bffa15 	stw	r2,-24(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  809140:	0005303a 	rdctl	r2,status
  809144:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  809148:	e0fffb17 	ldw	r3,-20(fp)
  80914c:	00bfff84 	movi	r2,-2
  809150:	1884703a 	and	r2,r3,r2
  809154:	1001703a 	wrctl	status,r2
  
  return context;
  809158:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
  80915c:	e0bffc15 	stw	r2,-16(fp)

  alt_irq_active |= (1 << id);
  809160:	00c00044 	movi	r3,1
  809164:	e0bffa17 	ldw	r2,-24(fp)
  809168:	1884983a 	sll	r2,r3,r2
  80916c:	1007883a 	mov	r3,r2
  809170:	d0a62417 	ldw	r2,-26480(gp)
  809174:	1884b03a 	or	r2,r3,r2
  809178:	d0a62415 	stw	r2,-26480(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
  80917c:	d0a62417 	ldw	r2,-26480(gp)
  809180:	100170fa 	wrctl	ienable,r2
  809184:	e0bffc17 	ldw	r2,-16(fp)
  809188:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  80918c:	e0bffd17 	ldw	r2,-12(fp)
  809190:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
  809194:	0005883a 	mov	r2,zero
    return alt_irq_enable(irq);
  809198:	0001883a 	nop
}
  80919c:	e037883a 	mov	sp,fp
  8091a0:	df000017 	ldw	fp,0(sp)
  8091a4:	dec00104 	addi	sp,sp,4
  8091a8:	f800283a 	ret

008091ac <alt_ic_irq_disable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_disable(alt_u32 ic_id, alt_u32 irq)
{
  8091ac:	defff904 	addi	sp,sp,-28
  8091b0:	df000615 	stw	fp,24(sp)
  8091b4:	df000604 	addi	fp,sp,24
  8091b8:	e13ffe15 	stw	r4,-8(fp)
  8091bc:	e17fff15 	stw	r5,-4(fp)
  8091c0:	e0bfff17 	ldw	r2,-4(fp)
  8091c4:	e0bffa15 	stw	r2,-24(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  8091c8:	0005303a 	rdctl	r2,status
  8091cc:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  8091d0:	e0fffb17 	ldw	r3,-20(fp)
  8091d4:	00bfff84 	movi	r2,-2
  8091d8:	1884703a 	and	r2,r3,r2
  8091dc:	1001703a 	wrctl	status,r2
  
  return context;
  8091e0:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
  8091e4:	e0bffc15 	stw	r2,-16(fp)

  alt_irq_active &= ~(1 << id);
  8091e8:	00c00044 	movi	r3,1
  8091ec:	e0bffa17 	ldw	r2,-24(fp)
  8091f0:	1884983a 	sll	r2,r3,r2
  8091f4:	0084303a 	nor	r2,zero,r2
  8091f8:	1007883a 	mov	r3,r2
  8091fc:	d0a62417 	ldw	r2,-26480(gp)
  809200:	1884703a 	and	r2,r3,r2
  809204:	d0a62415 	stw	r2,-26480(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
  809208:	d0a62417 	ldw	r2,-26480(gp)
  80920c:	100170fa 	wrctl	ienable,r2
  809210:	e0bffc17 	ldw	r2,-16(fp)
  809214:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  809218:	e0bffd17 	ldw	r2,-12(fp)
  80921c:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
  809220:	0005883a 	mov	r2,zero
    return alt_irq_disable(irq);
  809224:	0001883a 	nop
}
  809228:	e037883a 	mov	sp,fp
  80922c:	df000017 	ldw	fp,0(sp)
  809230:	dec00104 	addi	sp,sp,4
  809234:	f800283a 	ret

00809238 <alt_ic_irq_enabled>:
  * @param irq              IRQ number
  * @return                 Zero if corresponding interrupt is disabled and
  *                         non-zero otherwise.
  */
alt_u32 alt_ic_irq_enabled(alt_u32 ic_id, alt_u32 irq)
{
  809238:	defffc04 	addi	sp,sp,-16
  80923c:	df000315 	stw	fp,12(sp)
  809240:	df000304 	addi	fp,sp,12
  809244:	e13ffe15 	stw	r4,-8(fp)
  809248:	e17fff15 	stw	r5,-4(fp)
    alt_u32 irq_enabled;

    NIOS2_READ_IENABLE(irq_enabled);
  80924c:	000530fa 	rdctl	r2,ienable
  809250:	e0bffd15 	stw	r2,-12(fp)

    return (irq_enabled & (1 << irq)) ? 1: 0;
  809254:	00c00044 	movi	r3,1
  809258:	e0bfff17 	ldw	r2,-4(fp)
  80925c:	1884983a 	sll	r2,r3,r2
  809260:	1007883a 	mov	r3,r2
  809264:	e0bffd17 	ldw	r2,-12(fp)
  809268:	1884703a 	and	r2,r3,r2
  80926c:	1004c03a 	cmpne	r2,r2,zero
  809270:	10803fcc 	andi	r2,r2,255
}
  809274:	e037883a 	mov	sp,fp
  809278:	df000017 	ldw	fp,0(sp)
  80927c:	dec00104 	addi	sp,sp,4
  809280:	f800283a 	ret

00809284 <alt_iic_isr_register>:
  * @param flags            
  * @return                 0 if successful, else error (-1)
  */
int alt_iic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
  809284:	defff504 	addi	sp,sp,-44
  809288:	dfc00a15 	stw	ra,40(sp)
  80928c:	df000915 	stw	fp,36(sp)
  809290:	df000904 	addi	fp,sp,36
  809294:	e13ffc15 	stw	r4,-16(fp)
  809298:	e17ffd15 	stw	r5,-12(fp)
  80929c:	e1bffe15 	stw	r6,-8(fp)
  8092a0:	e1ffff15 	stw	r7,-4(fp)
  int rc = -EINVAL;  
  8092a4:	00bffa84 	movi	r2,-22
  8092a8:	e0bff715 	stw	r2,-36(fp)
  int id = irq;             /* IRQ interpreted as the interrupt ID. */
  8092ac:	e0bffd17 	ldw	r2,-12(fp)
  8092b0:	e0bff815 	stw	r2,-32(fp)
  alt_irq_context status;

  if (id < ALT_NIRQ)
  8092b4:	e0bff817 	ldw	r2,-32(fp)
  8092b8:	10800808 	cmpgei	r2,r2,32
  8092bc:	1000271e 	bne	r2,zero,80935c <alt_iic_isr_register+0xd8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  8092c0:	0005303a 	rdctl	r2,status
  8092c4:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  8092c8:	e0fffb17 	ldw	r3,-20(fp)
  8092cc:	00bfff84 	movi	r2,-2
  8092d0:	1884703a 	and	r2,r3,r2
  8092d4:	1001703a 	wrctl	status,r2
  
  return context;
  8092d8:	e0bffb17 	ldw	r2,-20(fp)
     * interrupts are disabled while the handler tables are updated to ensure
     * that an interrupt doesn't occur while the tables are in an inconsistant
     * state.
     */

    status = alt_irq_disable_all();
  8092dc:	e0bffa15 	stw	r2,-24(fp)

    alt_irq[id].handler = isr;
  8092e0:	00802074 	movhi	r2,129
  8092e4:	10b65104 	addi	r2,r2,-9916
  8092e8:	e0fff817 	ldw	r3,-32(fp)
  8092ec:	180690fa 	slli	r3,r3,3
  8092f0:	10c5883a 	add	r2,r2,r3
  8092f4:	e0fffe17 	ldw	r3,-8(fp)
  8092f8:	10c00015 	stw	r3,0(r2)
    alt_irq[id].context = isr_context;
  8092fc:	00802074 	movhi	r2,129
  809300:	10b65104 	addi	r2,r2,-9916
  809304:	e0fff817 	ldw	r3,-32(fp)
  809308:	180690fa 	slli	r3,r3,3
  80930c:	10c5883a 	add	r2,r2,r3
  809310:	10800104 	addi	r2,r2,4
  809314:	e0ffff17 	ldw	r3,-4(fp)
  809318:	10c00015 	stw	r3,0(r2)

    rc = (isr) ? alt_ic_irq_enable(ic_id, id) : alt_ic_irq_disable(ic_id, id);
  80931c:	e0bffe17 	ldw	r2,-8(fp)
  809320:	10000526 	beq	r2,zero,809338 <alt_iic_isr_register+0xb4>
  809324:	e0bff817 	ldw	r2,-32(fp)
  809328:	100b883a 	mov	r5,r2
  80932c:	e13ffc17 	ldw	r4,-16(fp)
  809330:	08091240 	call	809124 <alt_ic_irq_enable>
  809334:	00000406 	br	809348 <alt_iic_isr_register+0xc4>
  809338:	e0bff817 	ldw	r2,-32(fp)
  80933c:	100b883a 	mov	r5,r2
  809340:	e13ffc17 	ldw	r4,-16(fp)
  809344:	08091ac0 	call	8091ac <alt_ic_irq_disable>
  809348:	e0bff715 	stw	r2,-36(fp)
  80934c:	e0bffa17 	ldw	r2,-24(fp)
  809350:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  809354:	e0bff917 	ldw	r2,-28(fp)
  809358:	1001703a 	wrctl	status,r2

    alt_irq_enable_all(status);
  }

  return rc; 
  80935c:	e0bff717 	ldw	r2,-36(fp)
}
  809360:	e037883a 	mov	sp,fp
  809364:	dfc00117 	ldw	ra,4(sp)
  809368:	df000017 	ldw	fp,0(sp)
  80936c:	dec00204 	addi	sp,sp,8
  809370:	f800283a 	ret

00809374 <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
  809374:	defff904 	addi	sp,sp,-28
  809378:	dfc00615 	stw	ra,24(sp)
  80937c:	df000515 	stw	fp,20(sp)
  809380:	df000504 	addi	fp,sp,20
  809384:	e13ffc15 	stw	r4,-16(fp)
  809388:	e17ffd15 	stw	r5,-12(fp)
  80938c:	e1bffe15 	stw	r6,-8(fp)
  809390:	e1ffff15 	stw	r7,-4(fp)
  int old;

  old = open (name, flags, mode);
  809394:	e1bfff17 	ldw	r6,-4(fp)
  809398:	e17ffe17 	ldw	r5,-8(fp)
  80939c:	e13ffd17 	ldw	r4,-12(fp)
  8093a0:	08095b40 	call	8095b4 <open>
  8093a4:	e0bffb15 	stw	r2,-20(fp)

  if (old >= 0)
  8093a8:	e0bffb17 	ldw	r2,-20(fp)
  8093ac:	10001c16 	blt	r2,zero,809420 <alt_open_fd+0xac>
  {
    fd->dev      = alt_fd_list[old].dev;
  8093b0:	00802074 	movhi	r2,129
  8093b4:	10aec104 	addi	r2,r2,-17660
  8093b8:	e0fffb17 	ldw	r3,-20(fp)
  8093bc:	18c00324 	muli	r3,r3,12
  8093c0:	10c5883a 	add	r2,r2,r3
  8093c4:	10c00017 	ldw	r3,0(r2)
  8093c8:	e0bffc17 	ldw	r2,-16(fp)
  8093cc:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
  8093d0:	00802074 	movhi	r2,129
  8093d4:	10aec104 	addi	r2,r2,-17660
  8093d8:	e0fffb17 	ldw	r3,-20(fp)
  8093dc:	18c00324 	muli	r3,r3,12
  8093e0:	10c5883a 	add	r2,r2,r3
  8093e4:	10800104 	addi	r2,r2,4
  8093e8:	10c00017 	ldw	r3,0(r2)
  8093ec:	e0bffc17 	ldw	r2,-16(fp)
  8093f0:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
  8093f4:	00802074 	movhi	r2,129
  8093f8:	10aec104 	addi	r2,r2,-17660
  8093fc:	e0fffb17 	ldw	r3,-20(fp)
  809400:	18c00324 	muli	r3,r3,12
  809404:	10c5883a 	add	r2,r2,r3
  809408:	10800204 	addi	r2,r2,8
  80940c:	10c00017 	ldw	r3,0(r2)
  809410:	e0bffc17 	ldw	r2,-16(fp)
  809414:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
  809418:	e13ffb17 	ldw	r4,-20(fp)
  80941c:	08097080 	call	809708 <alt_release_fd>
  }
} 
  809420:	0001883a 	nop
  809424:	e037883a 	mov	sp,fp
  809428:	dfc00117 	ldw	ra,4(sp)
  80942c:	df000017 	ldw	fp,0(sp)
  809430:	dec00204 	addi	sp,sp,8
  809434:	f800283a 	ret

00809438 <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
  809438:	defffb04 	addi	sp,sp,-20
  80943c:	dfc00415 	stw	ra,16(sp)
  809440:	df000315 	stw	fp,12(sp)
  809444:	df000304 	addi	fp,sp,12
  809448:	e13ffd15 	stw	r4,-12(fp)
  80944c:	e17ffe15 	stw	r5,-8(fp)
  809450:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
  809454:	01c07fc4 	movi	r7,511
  809458:	01800044 	movi	r6,1
  80945c:	e17ffd17 	ldw	r5,-12(fp)
  809460:	01002074 	movhi	r4,129
  809464:	212ec404 	addi	r4,r4,-17648
  809468:	08093740 	call	809374 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
  80946c:	01c07fc4 	movi	r7,511
  809470:	000d883a 	mov	r6,zero
  809474:	e17ffe17 	ldw	r5,-8(fp)
  809478:	01002074 	movhi	r4,129
  80947c:	212ec104 	addi	r4,r4,-17660
  809480:	08093740 	call	809374 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
  809484:	01c07fc4 	movi	r7,511
  809488:	01800044 	movi	r6,1
  80948c:	e17fff17 	ldw	r5,-4(fp)
  809490:	01002074 	movhi	r4,129
  809494:	212ec704 	addi	r4,r4,-17636
  809498:	08093740 	call	809374 <alt_open_fd>
}  
  80949c:	0001883a 	nop
  8094a0:	e037883a 	mov	sp,fp
  8094a4:	dfc00117 	ldw	ra,4(sp)
  8094a8:	df000017 	ldw	fp,0(sp)
  8094ac:	dec00204 	addi	sp,sp,8
  8094b0:	f800283a 	ret

008094b4 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  8094b4:	defffe04 	addi	sp,sp,-8
  8094b8:	dfc00115 	stw	ra,4(sp)
  8094bc:	df000015 	stw	fp,0(sp)
  8094c0:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
  8094c4:	d0a00817 	ldw	r2,-32736(gp)
  8094c8:	10000326 	beq	r2,zero,8094d8 <alt_get_errno+0x24>
  8094cc:	d0a00817 	ldw	r2,-32736(gp)
  8094d0:	103ee83a 	callr	r2
  8094d4:	00000106 	br	8094dc <alt_get_errno+0x28>
  8094d8:	d0a62604 	addi	r2,gp,-26472
}
  8094dc:	e037883a 	mov	sp,fp
  8094e0:	dfc00117 	ldw	ra,4(sp)
  8094e4:	df000017 	ldw	fp,0(sp)
  8094e8:	dec00204 	addi	sp,sp,8
  8094ec:	f800283a 	ret

008094f0 <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
  8094f0:	defffd04 	addi	sp,sp,-12
  8094f4:	df000215 	stw	fp,8(sp)
  8094f8:	df000204 	addi	fp,sp,8
  8094fc:	e13fff15 	stw	r4,-4(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
  809500:	e0bfff17 	ldw	r2,-4(fp)
  809504:	10800217 	ldw	r2,8(r2)
  809508:	10d00034 	orhi	r3,r2,16384
  80950c:	e0bfff17 	ldw	r2,-4(fp)
  809510:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  809514:	e03ffe15 	stw	zero,-8(fp)
  809518:	00001d06 	br	809590 <alt_file_locked+0xa0>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
  80951c:	00802074 	movhi	r2,129
  809520:	10aec104 	addi	r2,r2,-17660
  809524:	e0fffe17 	ldw	r3,-8(fp)
  809528:	18c00324 	muli	r3,r3,12
  80952c:	10c5883a 	add	r2,r2,r3
  809530:	10c00017 	ldw	r3,0(r2)
  809534:	e0bfff17 	ldw	r2,-4(fp)
  809538:	10800017 	ldw	r2,0(r2)
  80953c:	1880111e 	bne	r3,r2,809584 <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
  809540:	00802074 	movhi	r2,129
  809544:	10aec104 	addi	r2,r2,-17660
  809548:	e0fffe17 	ldw	r3,-8(fp)
  80954c:	18c00324 	muli	r3,r3,12
  809550:	10c5883a 	add	r2,r2,r3
  809554:	10800204 	addi	r2,r2,8
  809558:	10800017 	ldw	r2,0(r2)
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
  80955c:	1000090e 	bge	r2,zero,809584 <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
  809560:	e0bffe17 	ldw	r2,-8(fp)
  809564:	10c00324 	muli	r3,r2,12
  809568:	00802074 	movhi	r2,129
  80956c:	10aec104 	addi	r2,r2,-17660
  809570:	1887883a 	add	r3,r3,r2
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
  809574:	e0bfff17 	ldw	r2,-4(fp)
  809578:	18800226 	beq	r3,r2,809584 <alt_file_locked+0x94>
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
  80957c:	00bffcc4 	movi	r2,-13
  809580:	00000806 	br	8095a4 <alt_file_locked+0xb4>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  809584:	e0bffe17 	ldw	r2,-8(fp)
  809588:	10800044 	addi	r2,r2,1
  80958c:	e0bffe15 	stw	r2,-8(fp)
  809590:	d0a00717 	ldw	r2,-32740(gp)
  809594:	1007883a 	mov	r3,r2
  809598:	e0bffe17 	ldw	r2,-8(fp)
  80959c:	18bfdf2e 	bgeu	r3,r2,80951c <__alt_mem_onchip_mem+0xff80151c>
    }
  }
  
  /* The device is not locked */
 
  return 0;
  8095a0:	0005883a 	mov	r2,zero
}
  8095a4:	e037883a 	mov	sp,fp
  8095a8:	df000017 	ldw	fp,0(sp)
  8095ac:	dec00104 	addi	sp,sp,4
  8095b0:	f800283a 	ret

008095b4 <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
  8095b4:	defff604 	addi	sp,sp,-40
  8095b8:	dfc00915 	stw	ra,36(sp)
  8095bc:	df000815 	stw	fp,32(sp)
  8095c0:	df000804 	addi	fp,sp,32
  8095c4:	e13ffd15 	stw	r4,-12(fp)
  8095c8:	e17ffe15 	stw	r5,-8(fp)
  8095cc:	e1bfff15 	stw	r6,-4(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
  8095d0:	00bfffc4 	movi	r2,-1
  8095d4:	e0bff915 	stw	r2,-28(fp)
  int status = -ENODEV;
  8095d8:	00bffb44 	movi	r2,-19
  8095dc:	e0bffa15 	stw	r2,-24(fp)
  int isafs = 0;
  8095e0:	e03ffb15 	stw	zero,-20(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
  8095e4:	d1600504 	addi	r5,gp,-32748
  8095e8:	e13ffd17 	ldw	r4,-12(fp)
  8095ec:	08099180 	call	809918 <alt_find_dev>
  8095f0:	e0bff815 	stw	r2,-32(fp)
  8095f4:	e0bff817 	ldw	r2,-32(fp)
  8095f8:	1000051e 	bne	r2,zero,809610 <open+0x5c>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
  8095fc:	e13ffd17 	ldw	r4,-12(fp)
  809600:	08099a80 	call	8099a8 <alt_find_file>
  809604:	e0bff815 	stw	r2,-32(fp)
    isafs = 1;
  809608:	00800044 	movi	r2,1
  80960c:	e0bffb15 	stw	r2,-20(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
  809610:	e0bff817 	ldw	r2,-32(fp)
  809614:	10002926 	beq	r2,zero,8096bc <open+0x108>
  {
    if ((index = alt_get_fd (dev)) < 0)
  809618:	e13ff817 	ldw	r4,-32(fp)
  80961c:	0809ab00 	call	809ab0 <alt_get_fd>
  809620:	e0bff915 	stw	r2,-28(fp)
  809624:	e0bff917 	ldw	r2,-28(fp)
  809628:	1000030e 	bge	r2,zero,809638 <open+0x84>
    {
      status = index;
  80962c:	e0bff917 	ldw	r2,-28(fp)
  809630:	e0bffa15 	stw	r2,-24(fp)
  809634:	00002306 	br	8096c4 <open+0x110>
    }
    else
    {
      fd = &alt_fd_list[index];
  809638:	e0bff917 	ldw	r2,-28(fp)
  80963c:	10c00324 	muli	r3,r2,12
  809640:	00802074 	movhi	r2,129
  809644:	10aec104 	addi	r2,r2,-17660
  809648:	1885883a 	add	r2,r3,r2
  80964c:	e0bffc15 	stw	r2,-16(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
  809650:	e0fffe17 	ldw	r3,-8(fp)
  809654:	00900034 	movhi	r2,16384
  809658:	10bfffc4 	addi	r2,r2,-1
  80965c:	1886703a 	and	r3,r3,r2
  809660:	e0bffc17 	ldw	r2,-16(fp)
  809664:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
  809668:	e0bffb17 	ldw	r2,-20(fp)
  80966c:	1000051e 	bne	r2,zero,809684 <open+0xd0>
  809670:	e13ffc17 	ldw	r4,-16(fp)
  809674:	08094f00 	call	8094f0 <alt_file_locked>
  809678:	e0bffa15 	stw	r2,-24(fp)
  80967c:	e0bffa17 	ldw	r2,-24(fp)
  809680:	10001016 	blt	r2,zero,8096c4 <open+0x110>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
  809684:	e0bff817 	ldw	r2,-32(fp)
  809688:	10800317 	ldw	r2,12(r2)
  80968c:	10000826 	beq	r2,zero,8096b0 <open+0xfc>
  809690:	e0bff817 	ldw	r2,-32(fp)
  809694:	10800317 	ldw	r2,12(r2)
  809698:	e1ffff17 	ldw	r7,-4(fp)
  80969c:	e1bffe17 	ldw	r6,-8(fp)
  8096a0:	e17ffd17 	ldw	r5,-12(fp)
  8096a4:	e13ffc17 	ldw	r4,-16(fp)
  8096a8:	103ee83a 	callr	r2
  8096ac:	00000106 	br	8096b4 <open+0x100>
  8096b0:	0005883a 	mov	r2,zero
  8096b4:	e0bffa15 	stw	r2,-24(fp)
  8096b8:	00000206 	br	8096c4 <open+0x110>
      }
    }
  }
  else
  {
    status = -ENODEV;
  8096bc:	00bffb44 	movi	r2,-19
  8096c0:	e0bffa15 	stw	r2,-24(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
  8096c4:	e0bffa17 	ldw	r2,-24(fp)
  8096c8:	1000090e 	bge	r2,zero,8096f0 <open+0x13c>
  {
    alt_release_fd (index);  
  8096cc:	e13ff917 	ldw	r4,-28(fp)
  8096d0:	08097080 	call	809708 <alt_release_fd>
    ALT_ERRNO = -status;
  8096d4:	08094b40 	call	8094b4 <alt_get_errno>
  8096d8:	1007883a 	mov	r3,r2
  8096dc:	e0bffa17 	ldw	r2,-24(fp)
  8096e0:	0085c83a 	sub	r2,zero,r2
  8096e4:	18800015 	stw	r2,0(r3)
    return -1;
  8096e8:	00bfffc4 	movi	r2,-1
  8096ec:	00000106 	br	8096f4 <open+0x140>
  }
  
  /* return the reference upon success */

  return index;
  8096f0:	e0bff917 	ldw	r2,-28(fp)
}
  8096f4:	e037883a 	mov	sp,fp
  8096f8:	dfc00117 	ldw	ra,4(sp)
  8096fc:	df000017 	ldw	fp,0(sp)
  809700:	dec00204 	addi	sp,sp,8
  809704:	f800283a 	ret

00809708 <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
  809708:	defffe04 	addi	sp,sp,-8
  80970c:	df000115 	stw	fp,4(sp)
  809710:	df000104 	addi	fp,sp,4
  809714:	e13fff15 	stw	r4,-4(fp)
  if (fd > 2)
  809718:	e0bfff17 	ldw	r2,-4(fp)
  80971c:	108000d0 	cmplti	r2,r2,3
  809720:	10000d1e 	bne	r2,zero,809758 <alt_release_fd+0x50>
  {
    alt_fd_list[fd].fd_flags = 0;
  809724:	00802074 	movhi	r2,129
  809728:	10aec104 	addi	r2,r2,-17660
  80972c:	e0ffff17 	ldw	r3,-4(fp)
  809730:	18c00324 	muli	r3,r3,12
  809734:	10c5883a 	add	r2,r2,r3
  809738:	10800204 	addi	r2,r2,8
  80973c:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
  809740:	00802074 	movhi	r2,129
  809744:	10aec104 	addi	r2,r2,-17660
  809748:	e0ffff17 	ldw	r3,-4(fp)
  80974c:	18c00324 	muli	r3,r3,12
  809750:	10c5883a 	add	r2,r2,r3
  809754:	10000015 	stw	zero,0(r2)
  }
}
  809758:	0001883a 	nop
  80975c:	e037883a 	mov	sp,fp
  809760:	df000017 	ldw	fp,0(sp)
  809764:	dec00104 	addi	sp,sp,4
  809768:	f800283a 	ret

0080976c <usleep>:
#if defined (__GNUC__) && __GNUC__ >= 4
int ALT_USLEEP (useconds_t us)
#else
unsigned int ALT_USLEEP (unsigned int us)
#endif
{
  80976c:	defffd04 	addi	sp,sp,-12
  809770:	dfc00215 	stw	ra,8(sp)
  809774:	df000115 	stw	fp,4(sp)
  809778:	df000104 	addi	fp,sp,4
  80977c:	e13fff15 	stw	r4,-4(fp)
  return alt_busy_sleep(us);
  809780:	e13fff17 	ldw	r4,-4(fp)
  809784:	08097c00 	call	8097c0 <alt_busy_sleep>
}
  809788:	e037883a 	mov	sp,fp
  80978c:	dfc00117 	ldw	ra,4(sp)
  809790:	df000017 	ldw	fp,0(sp)
  809794:	dec00204 	addi	sp,sp,8
  809798:	f800283a 	ret

0080979c <altera_nios2_gen2_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_gen2_irq_init(void) 
{
  80979c:	deffff04 	addi	sp,sp,-4
  8097a0:	df000015 	stw	fp,0(sp)
  8097a4:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
  8097a8:	000170fa 	wrctl	ienable,zero
}
  8097ac:	0001883a 	nop
  8097b0:	e037883a 	mov	sp,fp
  8097b4:	df000017 	ldw	fp,0(sp)
  8097b8:	dec00104 	addi	sp,sp,4
  8097bc:	f800283a 	ret

008097c0 <alt_busy_sleep>:
#include "alt_types.h"

#include "priv/alt_busy_sleep.h"

unsigned int alt_busy_sleep (unsigned int us)
{
  8097c0:	defffa04 	addi	sp,sp,-24
  8097c4:	dfc00515 	stw	ra,20(sp)
  8097c8:	df000415 	stw	fp,16(sp)
  8097cc:	df000404 	addi	fp,sp,16
  8097d0:	e13fff15 	stw	r4,-4(fp)
  {
    cycles_per_loop = 9;
  }
  else  
  {
    cycles_per_loop = 3;
  8097d4:	008000c4 	movi	r2,3
  8097d8:	e0bffd15 	stw	r2,-12(fp)
  }
  

  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));
  8097dc:	e0fffd17 	ldw	r3,-12(fp)
  8097e0:	008003f4 	movhi	r2,15
  8097e4:	10909004 	addi	r2,r2,16960
  8097e8:	1885383a 	mul	r2,r3,r2
  8097ec:	100b883a 	mov	r5,r2
  8097f0:	0100bef4 	movhi	r4,763
  8097f4:	213c2004 	addi	r4,r4,-3968
  8097f8:	080a3e00 	call	80a3e0 <__udivsi3>
  {
    cycles_per_loop = 3;
  }
  

  big_loops = us / (INT_MAX/
  8097fc:	100b883a 	mov	r5,r2
  809800:	01200034 	movhi	r4,32768
  809804:	213fffc4 	addi	r4,r4,-1
  809808:	080a3e00 	call	80a3e0 <__udivsi3>
  80980c:	100b883a 	mov	r5,r2
  809810:	e13fff17 	ldw	r4,-4(fp)
  809814:	080a3e00 	call	80a3e0 <__udivsi3>
  809818:	e0bffe15 	stw	r2,-8(fp)
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  80981c:	e0bffe17 	ldw	r2,-8(fp)
  809820:	10002a26 	beq	r2,zero,8098cc <alt_busy_sleep+0x10c>
  {
    for(i=0;i<big_loops;i++)
  809824:	e03ffc15 	stw	zero,-16(fp)
  809828:	00001706 	br	809888 <alt_busy_sleep+0xc8>
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
  80982c:	00a00034 	movhi	r2,32768
  809830:	10bfffc4 	addi	r2,r2,-1
  809834:	10bfffc4 	addi	r2,r2,-1
  809838:	103ffe1e 	bne	r2,zero,809834 <__alt_mem_onchip_mem+0xff801834>
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
      (cycles_per_loop * 1000000)));
  80983c:	e0fffd17 	ldw	r3,-12(fp)
  809840:	008003f4 	movhi	r2,15
  809844:	10909004 	addi	r2,r2,16960
  809848:	1885383a 	mul	r2,r3,r2
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
  80984c:	100b883a 	mov	r5,r2
  809850:	0100bef4 	movhi	r4,763
  809854:	213c2004 	addi	r4,r4,-3968
  809858:	080a3e00 	call	80a3e0 <__udivsi3>
  80985c:	100b883a 	mov	r5,r2
  809860:	01200034 	movhi	r4,32768
  809864:	213fffc4 	addi	r4,r4,-1
  809868:	080a3e00 	call	80a3e0 <__udivsi3>
  80986c:	1007883a 	mov	r3,r2
  809870:	e0bfff17 	ldw	r2,-4(fp)
  809874:	10c5c83a 	sub	r2,r2,r3
  809878:	e0bfff15 	stw	r2,-4(fp)
  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  {
    for(i=0;i<big_loops;i++)
  80987c:	e0bffc17 	ldw	r2,-16(fp)
  809880:	10800044 	addi	r2,r2,1
  809884:	e0bffc15 	stw	r2,-16(fp)
  809888:	e0fffc17 	ldw	r3,-16(fp)
  80988c:	e0bffe17 	ldw	r2,-8(fp)
  809890:	18bfe616 	blt	r3,r2,80982c <__alt_mem_onchip_mem+0xff80182c>
      "\n\tbne %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  809894:	e0fffd17 	ldw	r3,-12(fp)
  809898:	008003f4 	movhi	r2,15
  80989c:	10909004 	addi	r2,r2,16960
  8098a0:	1885383a 	mul	r2,r3,r2
  8098a4:	100b883a 	mov	r5,r2
  8098a8:	0100bef4 	movhi	r4,763
  8098ac:	213c2004 	addi	r4,r4,-3968
  8098b0:	080a3e00 	call	80a3e0 <__udivsi3>
  8098b4:	1007883a 	mov	r3,r2
  8098b8:	e0bfff17 	ldw	r2,-4(fp)
  8098bc:	1885383a 	mul	r2,r3,r2
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
  8098c0:	10bfffc4 	addi	r2,r2,-1
  8098c4:	103ffe1e 	bne	r2,zero,8098c0 <__alt_mem_onchip_mem+0xff8018c0>
  8098c8:	00000d06 	br	809900 <alt_busy_sleep+0x140>
      "\n\tbgt %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  8098cc:	e0fffd17 	ldw	r3,-12(fp)
  8098d0:	008003f4 	movhi	r2,15
  8098d4:	10909004 	addi	r2,r2,16960
  8098d8:	1885383a 	mul	r2,r3,r2
  8098dc:	100b883a 	mov	r5,r2
  8098e0:	0100bef4 	movhi	r4,763
  8098e4:	213c2004 	addi	r4,r4,-3968
  8098e8:	080a3e00 	call	80a3e0 <__udivsi3>
  8098ec:	1007883a 	mov	r3,r2
  8098f0:	e0bfff17 	ldw	r2,-4(fp)
  8098f4:	1885383a 	mul	r2,r3,r2
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
  8098f8:	10bfffc4 	addi	r2,r2,-1
  8098fc:	00bffe16 	blt	zero,r2,8098f8 <__alt_mem_onchip_mem+0xff8018f8>
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  }
#endif /* #ifndef ALT_SIM_OPTIMIZE */
  return 0;
  809900:	0005883a 	mov	r2,zero
}
  809904:	e037883a 	mov	sp,fp
  809908:	dfc00117 	ldw	ra,4(sp)
  80990c:	df000017 	ldw	fp,0(sp)
  809910:	dec00204 	addi	sp,sp,8
  809914:	f800283a 	ret

00809918 <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
  809918:	defffa04 	addi	sp,sp,-24
  80991c:	dfc00515 	stw	ra,20(sp)
  809920:	df000415 	stw	fp,16(sp)
  809924:	df000404 	addi	fp,sp,16
  809928:	e13ffe15 	stw	r4,-8(fp)
  80992c:	e17fff15 	stw	r5,-4(fp)
  alt_dev* next = (alt_dev*) llist->next;
  809930:	e0bfff17 	ldw	r2,-4(fp)
  809934:	10800017 	ldw	r2,0(r2)
  809938:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
  80993c:	e13ffe17 	ldw	r4,-8(fp)
  809940:	0809fb80 	call	809fb8 <strlen>
  809944:	10800044 	addi	r2,r2,1
  809948:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
  80994c:	00000d06 	br	809984 <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
  809950:	e0bffc17 	ldw	r2,-16(fp)
  809954:	10800217 	ldw	r2,8(r2)
  809958:	e0fffd17 	ldw	r3,-12(fp)
  80995c:	180d883a 	mov	r6,r3
  809960:	e17ffe17 	ldw	r5,-8(fp)
  809964:	1009883a 	mov	r4,r2
  809968:	0809ccc0 	call	809ccc <memcmp>
  80996c:	1000021e 	bne	r2,zero,809978 <alt_find_dev+0x60>
    {
      /* match found */

      return next;
  809970:	e0bffc17 	ldw	r2,-16(fp)
  809974:	00000706 	br	809994 <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
  809978:	e0bffc17 	ldw	r2,-16(fp)
  80997c:	10800017 	ldw	r2,0(r2)
  809980:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
  809984:	e0fffc17 	ldw	r3,-16(fp)
  809988:	e0bfff17 	ldw	r2,-4(fp)
  80998c:	18bff01e 	bne	r3,r2,809950 <__alt_mem_onchip_mem+0xff801950>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
  809990:	0005883a 	mov	r2,zero
}
  809994:	e037883a 	mov	sp,fp
  809998:	dfc00117 	ldw	ra,4(sp)
  80999c:	df000017 	ldw	fp,0(sp)
  8099a0:	dec00204 	addi	sp,sp,8
  8099a4:	f800283a 	ret

008099a8 <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
  8099a8:	defffb04 	addi	sp,sp,-20
  8099ac:	dfc00415 	stw	ra,16(sp)
  8099b0:	df000315 	stw	fp,12(sp)
  8099b4:	df000304 	addi	fp,sp,12
  8099b8:	e13fff15 	stw	r4,-4(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
  8099bc:	d0a00317 	ldw	r2,-32756(gp)
  8099c0:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
  8099c4:	00003106 	br	809a8c <alt_find_file+0xe4>
  {
    len = strlen(next->name);
  8099c8:	e0bffd17 	ldw	r2,-12(fp)
  8099cc:	10800217 	ldw	r2,8(r2)
  8099d0:	1009883a 	mov	r4,r2
  8099d4:	0809fb80 	call	809fb8 <strlen>
  8099d8:	e0bffe15 	stw	r2,-8(fp)
    
    if (next->name[len-1] == '/')
  8099dc:	e0bffd17 	ldw	r2,-12(fp)
  8099e0:	10c00217 	ldw	r3,8(r2)
  8099e4:	e0bffe17 	ldw	r2,-8(fp)
  8099e8:	10bfffc4 	addi	r2,r2,-1
  8099ec:	1885883a 	add	r2,r3,r2
  8099f0:	10800003 	ldbu	r2,0(r2)
  8099f4:	10803fcc 	andi	r2,r2,255
  8099f8:	1080201c 	xori	r2,r2,128
  8099fc:	10bfe004 	addi	r2,r2,-128
  809a00:	10800bd8 	cmpnei	r2,r2,47
  809a04:	1000031e 	bne	r2,zero,809a14 <alt_find_file+0x6c>
    {
      len -= 1;
  809a08:	e0bffe17 	ldw	r2,-8(fp)
  809a0c:	10bfffc4 	addi	r2,r2,-1
  809a10:	e0bffe15 	stw	r2,-8(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
  809a14:	e0bffe17 	ldw	r2,-8(fp)
  809a18:	e0ffff17 	ldw	r3,-4(fp)
  809a1c:	1885883a 	add	r2,r3,r2
  809a20:	10800003 	ldbu	r2,0(r2)
  809a24:	10803fcc 	andi	r2,r2,255
  809a28:	1080201c 	xori	r2,r2,128
  809a2c:	10bfe004 	addi	r2,r2,-128
  809a30:	10800be0 	cmpeqi	r2,r2,47
  809a34:	1000081e 	bne	r2,zero,809a58 <alt_find_file+0xb0>
  809a38:	e0bffe17 	ldw	r2,-8(fp)
  809a3c:	e0ffff17 	ldw	r3,-4(fp)
  809a40:	1885883a 	add	r2,r3,r2
  809a44:	10800003 	ldbu	r2,0(r2)
  809a48:	10803fcc 	andi	r2,r2,255
  809a4c:	1080201c 	xori	r2,r2,128
  809a50:	10bfe004 	addi	r2,r2,-128
  809a54:	10000a1e 	bne	r2,zero,809a80 <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
  809a58:	e0bffd17 	ldw	r2,-12(fp)
  809a5c:	10800217 	ldw	r2,8(r2)
  809a60:	e0fffe17 	ldw	r3,-8(fp)
  809a64:	180d883a 	mov	r6,r3
  809a68:	e17fff17 	ldw	r5,-4(fp)
  809a6c:	1009883a 	mov	r4,r2
  809a70:	0809ccc0 	call	809ccc <memcmp>
    if (next->name[len-1] == '/')
    {
      len -= 1;
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
  809a74:	1000021e 	bne	r2,zero,809a80 <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
  809a78:	e0bffd17 	ldw	r2,-12(fp)
  809a7c:	00000706 	br	809a9c <alt_find_file+0xf4>
    }
    next = (alt_dev*) next->llist.next;
  809a80:	e0bffd17 	ldw	r2,-12(fp)
  809a84:	10800017 	ldw	r2,0(r2)
  809a88:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
  809a8c:	e0fffd17 	ldw	r3,-12(fp)
  809a90:	d0a00304 	addi	r2,gp,-32756
  809a94:	18bfcc1e 	bne	r3,r2,8099c8 <__alt_mem_onchip_mem+0xff8019c8>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
  809a98:	0005883a 	mov	r2,zero
}
  809a9c:	e037883a 	mov	sp,fp
  809aa0:	dfc00117 	ldw	ra,4(sp)
  809aa4:	df000017 	ldw	fp,0(sp)
  809aa8:	dec00204 	addi	sp,sp,8
  809aac:	f800283a 	ret

00809ab0 <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
  809ab0:	defffc04 	addi	sp,sp,-16
  809ab4:	df000315 	stw	fp,12(sp)
  809ab8:	df000304 	addi	fp,sp,12
  809abc:	e13fff15 	stw	r4,-4(fp)
  alt_32 i;
  int rc = -EMFILE;
  809ac0:	00bffa04 	movi	r2,-24
  809ac4:	e0bffe15 	stw	r2,-8(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
  809ac8:	e03ffd15 	stw	zero,-12(fp)
  809acc:	00001906 	br	809b34 <alt_get_fd+0x84>
  {
    if (!alt_fd_list[i].dev)
  809ad0:	00802074 	movhi	r2,129
  809ad4:	10aec104 	addi	r2,r2,-17660
  809ad8:	e0fffd17 	ldw	r3,-12(fp)
  809adc:	18c00324 	muli	r3,r3,12
  809ae0:	10c5883a 	add	r2,r2,r3
  809ae4:	10800017 	ldw	r2,0(r2)
  809ae8:	10000f1e 	bne	r2,zero,809b28 <alt_get_fd+0x78>
    {
      alt_fd_list[i].dev = dev;
  809aec:	00802074 	movhi	r2,129
  809af0:	10aec104 	addi	r2,r2,-17660
  809af4:	e0fffd17 	ldw	r3,-12(fp)
  809af8:	18c00324 	muli	r3,r3,12
  809afc:	10c5883a 	add	r2,r2,r3
  809b00:	e0ffff17 	ldw	r3,-4(fp)
  809b04:	10c00015 	stw	r3,0(r2)
      if (i > alt_max_fd)
  809b08:	d0e00717 	ldw	r3,-32740(gp)
  809b0c:	e0bffd17 	ldw	r2,-12(fp)
  809b10:	1880020e 	bge	r3,r2,809b1c <alt_get_fd+0x6c>
      {
        alt_max_fd = i;
  809b14:	e0bffd17 	ldw	r2,-12(fp)
  809b18:	d0a00715 	stw	r2,-32740(gp)
      }
      rc = i;
  809b1c:	e0bffd17 	ldw	r2,-12(fp)
  809b20:	e0bffe15 	stw	r2,-8(fp)
      goto alt_get_fd_exit;
  809b24:	00000606 	br	809b40 <alt_get_fd+0x90>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
  809b28:	e0bffd17 	ldw	r2,-12(fp)
  809b2c:	10800044 	addi	r2,r2,1
  809b30:	e0bffd15 	stw	r2,-12(fp)
  809b34:	e0bffd17 	ldw	r2,-12(fp)
  809b38:	10800810 	cmplti	r2,r2,32
  809b3c:	103fe41e 	bne	r2,zero,809ad0 <__alt_mem_onchip_mem+0xff801ad0>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
  809b40:	e0bffe17 	ldw	r2,-8(fp)
}
  809b44:	e037883a 	mov	sp,fp
  809b48:	df000017 	ldw	fp,0(sp)
  809b4c:	dec00104 	addi	sp,sp,4
  809b50:	f800283a 	ret

00809b54 <alt_icache_flush>:
 * alt_icache_flush() is called to flush the instruction cache for a memory
 * region of length "len" bytes, starting at address "start".
 */

void alt_icache_flush (void* start, alt_u32 len)
{
  809b54:	defffb04 	addi	sp,sp,-20
  809b58:	df000415 	stw	fp,16(sp)
  809b5c:	df000404 	addi	fp,sp,16
  809b60:	e13ffe15 	stw	r4,-8(fp)
  809b64:	e17fff15 	stw	r5,-4(fp)

  /*
   * This is the most we would ever need to flush.
   */
 
  if (len > NIOS2_ICACHE_SIZE)
  809b68:	e0bfff17 	ldw	r2,-4(fp)
  809b6c:	10840070 	cmpltui	r2,r2,4097
  809b70:	1000021e 	bne	r2,zero,809b7c <alt_icache_flush+0x28>
  {
    len = NIOS2_ICACHE_SIZE;
  809b74:	00840004 	movi	r2,4096
  809b78:	e0bfff15 	stw	r2,-4(fp)
  }

  end = ((char*) start) + len;
  809b7c:	e0fffe17 	ldw	r3,-8(fp)
  809b80:	e0bfff17 	ldw	r2,-4(fp)
  809b84:	1885883a 	add	r2,r3,r2
  809b88:	e0bffd15 	stw	r2,-12(fp)

  for (i = start; i < end; i+= NIOS2_ICACHE_LINE_SIZE)
  809b8c:	e0bffe17 	ldw	r2,-8(fp)
  809b90:	e0bffc15 	stw	r2,-16(fp)
  809b94:	00000506 	br	809bac <alt_icache_flush+0x58>
  { 
    __asm__ volatile ("flushi %0" :: "r" (i)); 
  809b98:	e0bffc17 	ldw	r2,-16(fp)
  809b9c:	1000603a 	flushi	r2
    len = NIOS2_ICACHE_SIZE;
  }

  end = ((char*) start) + len;

  for (i = start; i < end; i+= NIOS2_ICACHE_LINE_SIZE)
  809ba0:	e0bffc17 	ldw	r2,-16(fp)
  809ba4:	10800804 	addi	r2,r2,32
  809ba8:	e0bffc15 	stw	r2,-16(fp)
  809bac:	e0fffc17 	ldw	r3,-16(fp)
  809bb0:	e0bffd17 	ldw	r2,-12(fp)
  809bb4:	18bff836 	bltu	r3,r2,809b98 <__alt_mem_onchip_mem+0xff801b98>
   * For an unaligned flush request, we've got one more line left.
   * Note that this is dependent on NIOS2_ICACHE_LINE_SIZE to be a 
   * multiple of 2 (which it always is).
   */

  if (((alt_u32) start) & (NIOS2_ICACHE_LINE_SIZE - 1))
  809bb8:	e0bffe17 	ldw	r2,-8(fp)
  809bbc:	108007cc 	andi	r2,r2,31
  809bc0:	10000226 	beq	r2,zero,809bcc <alt_icache_flush+0x78>
  {
    __asm__ volatile ("flushi %0" :: "r" (i));
  809bc4:	e0bffc17 	ldw	r2,-16(fp)
  809bc8:	1000603a 	flushi	r2
  /* 
   * Having flushed the cache, flush any stale instructions in the 
   * pipeline 
   */

  __asm__ volatile ("flushp");
  809bcc:	0000203a 	flushp

#endif /* NIOS2_ICACHE_SIZE > 0 */
}
  809bd0:	0001883a 	nop
  809bd4:	e037883a 	mov	sp,fp
  809bd8:	df000017 	ldw	fp,0(sp)
  809bdc:	dec00104 	addi	sp,sp,4
  809be0:	f800283a 	ret

00809be4 <alt_exception_cause_generated_bad_addr>:
 * Return: 1: BADADDR (bad_addr argument to handler) is valid
 *         0: BADADDR is not valid
 */
int 
alt_exception_cause_generated_bad_addr(alt_exception_cause cause)
{
  809be4:	defffe04 	addi	sp,sp,-8
  809be8:	df000115 	stw	fp,4(sp)
  809bec:	df000104 	addi	fp,sp,4
  809bf0:	e13fff15 	stw	r4,-4(fp)
  switch (cause) {
  809bf4:	e0bfff17 	ldw	r2,-4(fp)
  809bf8:	10bffe84 	addi	r2,r2,-6
  809bfc:	10c00428 	cmpgeui	r3,r2,16
  809c00:	18001a1e 	bne	r3,zero,809c6c <alt_exception_cause_generated_bad_addr+0x88>
  809c04:	100690ba 	slli	r3,r2,2
  809c08:	00802074 	movhi	r2,129
  809c0c:	10a70704 	addi	r2,r2,-25572
  809c10:	1885883a 	add	r2,r3,r2
  809c14:	10800017 	ldw	r2,0(r2)
  809c18:	1000683a 	jmp	r2
  809c1c:	00809c5c 	xori	r2,zero,625
  809c20:	00809c5c 	xori	r2,zero,625
  809c24:	00809c6c 	andhi	r2,zero,625
  809c28:	00809c6c 	andhi	r2,zero,625
  809c2c:	00809c6c 	andhi	r2,zero,625
  809c30:	00809c5c 	xori	r2,zero,625
  809c34:	00809c64 	muli	r2,zero,625
  809c38:	00809c6c 	andhi	r2,zero,625
  809c3c:	00809c5c 	xori	r2,zero,625
  809c40:	00809c5c 	xori	r2,zero,625
  809c44:	00809c6c 	andhi	r2,zero,625
  809c48:	00809c5c 	xori	r2,zero,625
  809c4c:	00809c64 	muli	r2,zero,625
  809c50:	00809c6c 	andhi	r2,zero,625
  809c54:	00809c6c 	andhi	r2,zero,625
  809c58:	00809c5c 	xori	r2,zero,625
  case NIOS2_EXCEPTION_MISALIGNED_TARGET_PC:
  case NIOS2_EXCEPTION_TLB_READ_PERM_VIOLATION:
  case NIOS2_EXCEPTION_TLB_WRITE_PERM_VIOLATION:
  case NIOS2_EXCEPTION_MPU_DATA_REGION_VIOLATION:
  case NIOS2_EXCEPTION_ECC_DATA_ERR:
    return 1;
  809c5c:	00800044 	movi	r2,1
  809c60:	00000306 	br	809c70 <alt_exception_cause_generated_bad_addr+0x8c>

  case NIOS2_EXCEPTION_TLB_MISS:
  case NIOS2_EXCEPTION_ECC_TLB_ERR:
    return 0;
  809c64:	0005883a 	mov	r2,zero
  809c68:	00000106 	br	809c70 <alt_exception_cause_generated_bad_addr+0x8c>

  default:
    return 0;
  809c6c:	0005883a 	mov	r2,zero
  }
}
  809c70:	e037883a 	mov	sp,fp
  809c74:	df000017 	ldw	fp,0(sp)
  809c78:	dec00104 	addi	sp,sp,4
  809c7c:	f800283a 	ret

00809c80 <atexit>:
  809c80:	200b883a 	mov	r5,r4
  809c84:	000f883a 	mov	r7,zero
  809c88:	000d883a 	mov	r6,zero
  809c8c:	0009883a 	mov	r4,zero
  809c90:	080a0501 	jmpi	80a050 <__register_exitproc>

00809c94 <exit>:
  809c94:	defffe04 	addi	sp,sp,-8
  809c98:	000b883a 	mov	r5,zero
  809c9c:	dc000015 	stw	r16,0(sp)
  809ca0:	dfc00115 	stw	ra,4(sp)
  809ca4:	2021883a 	mov	r16,r4
  809ca8:	080a1680 	call	80a168 <__call_exitprocs>
  809cac:	00802074 	movhi	r2,129
  809cb0:	10b03504 	addi	r2,r2,-16172
  809cb4:	11000017 	ldw	r4,0(r2)
  809cb8:	20800f17 	ldw	r2,60(r4)
  809cbc:	10000126 	beq	r2,zero,809cc4 <exit+0x30>
  809cc0:	103ee83a 	callr	r2
  809cc4:	8009883a 	mov	r4,r16
  809cc8:	080a49c0 	call	80a49c <_exit>

00809ccc <memcmp>:
  809ccc:	01c000c4 	movi	r7,3
  809cd0:	3980192e 	bgeu	r7,r6,809d38 <memcmp+0x6c>
  809cd4:	2144b03a 	or	r2,r4,r5
  809cd8:	11c4703a 	and	r2,r2,r7
  809cdc:	10000f26 	beq	r2,zero,809d1c <memcmp+0x50>
  809ce0:	20800003 	ldbu	r2,0(r4)
  809ce4:	28c00003 	ldbu	r3,0(r5)
  809ce8:	10c0151e 	bne	r2,r3,809d40 <memcmp+0x74>
  809cec:	31bfff84 	addi	r6,r6,-2
  809cf0:	01ffffc4 	movi	r7,-1
  809cf4:	00000406 	br	809d08 <memcmp+0x3c>
  809cf8:	20800003 	ldbu	r2,0(r4)
  809cfc:	28c00003 	ldbu	r3,0(r5)
  809d00:	31bfffc4 	addi	r6,r6,-1
  809d04:	10c00e1e 	bne	r2,r3,809d40 <memcmp+0x74>
  809d08:	21000044 	addi	r4,r4,1
  809d0c:	29400044 	addi	r5,r5,1
  809d10:	31fff91e 	bne	r6,r7,809cf8 <__alt_mem_onchip_mem+0xff801cf8>
  809d14:	0005883a 	mov	r2,zero
  809d18:	f800283a 	ret
  809d1c:	20c00017 	ldw	r3,0(r4)
  809d20:	28800017 	ldw	r2,0(r5)
  809d24:	18bfee1e 	bne	r3,r2,809ce0 <__alt_mem_onchip_mem+0xff801ce0>
  809d28:	31bfff04 	addi	r6,r6,-4
  809d2c:	21000104 	addi	r4,r4,4
  809d30:	29400104 	addi	r5,r5,4
  809d34:	39bff936 	bltu	r7,r6,809d1c <__alt_mem_onchip_mem+0xff801d1c>
  809d38:	303fe91e 	bne	r6,zero,809ce0 <__alt_mem_onchip_mem+0xff801ce0>
  809d3c:	003ff506 	br	809d14 <__alt_mem_onchip_mem+0xff801d14>
  809d40:	10c5c83a 	sub	r2,r2,r3
  809d44:	f800283a 	ret

00809d48 <memcpy>:
  809d48:	defffd04 	addi	sp,sp,-12
  809d4c:	dfc00215 	stw	ra,8(sp)
  809d50:	dc400115 	stw	r17,4(sp)
  809d54:	dc000015 	stw	r16,0(sp)
  809d58:	00c003c4 	movi	r3,15
  809d5c:	2005883a 	mov	r2,r4
  809d60:	1980452e 	bgeu	r3,r6,809e78 <memcpy+0x130>
  809d64:	2906b03a 	or	r3,r5,r4
  809d68:	18c000cc 	andi	r3,r3,3
  809d6c:	1800441e 	bne	r3,zero,809e80 <memcpy+0x138>
  809d70:	347ffc04 	addi	r17,r6,-16
  809d74:	8822d13a 	srli	r17,r17,4
  809d78:	28c00104 	addi	r3,r5,4
  809d7c:	23400104 	addi	r13,r4,4
  809d80:	8820913a 	slli	r16,r17,4
  809d84:	2b000204 	addi	r12,r5,8
  809d88:	22c00204 	addi	r11,r4,8
  809d8c:	84000504 	addi	r16,r16,20
  809d90:	2a800304 	addi	r10,r5,12
  809d94:	22400304 	addi	r9,r4,12
  809d98:	2c21883a 	add	r16,r5,r16
  809d9c:	2811883a 	mov	r8,r5
  809da0:	200f883a 	mov	r7,r4
  809da4:	41000017 	ldw	r4,0(r8)
  809da8:	1fc00017 	ldw	ra,0(r3)
  809dac:	63c00017 	ldw	r15,0(r12)
  809db0:	39000015 	stw	r4,0(r7)
  809db4:	53800017 	ldw	r14,0(r10)
  809db8:	6fc00015 	stw	ra,0(r13)
  809dbc:	5bc00015 	stw	r15,0(r11)
  809dc0:	4b800015 	stw	r14,0(r9)
  809dc4:	18c00404 	addi	r3,r3,16
  809dc8:	39c00404 	addi	r7,r7,16
  809dcc:	42000404 	addi	r8,r8,16
  809dd0:	6b400404 	addi	r13,r13,16
  809dd4:	63000404 	addi	r12,r12,16
  809dd8:	5ac00404 	addi	r11,r11,16
  809ddc:	52800404 	addi	r10,r10,16
  809de0:	4a400404 	addi	r9,r9,16
  809de4:	1c3fef1e 	bne	r3,r16,809da4 <__alt_mem_onchip_mem+0xff801da4>
  809de8:	89c00044 	addi	r7,r17,1
  809dec:	380e913a 	slli	r7,r7,4
  809df0:	310003cc 	andi	r4,r6,15
  809df4:	02c000c4 	movi	r11,3
  809df8:	11c7883a 	add	r3,r2,r7
  809dfc:	29cb883a 	add	r5,r5,r7
  809e00:	5900212e 	bgeu	r11,r4,809e88 <memcpy+0x140>
  809e04:	1813883a 	mov	r9,r3
  809e08:	2811883a 	mov	r8,r5
  809e0c:	200f883a 	mov	r7,r4
  809e10:	42800017 	ldw	r10,0(r8)
  809e14:	4a400104 	addi	r9,r9,4
  809e18:	39ffff04 	addi	r7,r7,-4
  809e1c:	4abfff15 	stw	r10,-4(r9)
  809e20:	42000104 	addi	r8,r8,4
  809e24:	59fffa36 	bltu	r11,r7,809e10 <__alt_mem_onchip_mem+0xff801e10>
  809e28:	213fff04 	addi	r4,r4,-4
  809e2c:	2008d0ba 	srli	r4,r4,2
  809e30:	318000cc 	andi	r6,r6,3
  809e34:	21000044 	addi	r4,r4,1
  809e38:	2109883a 	add	r4,r4,r4
  809e3c:	2109883a 	add	r4,r4,r4
  809e40:	1907883a 	add	r3,r3,r4
  809e44:	290b883a 	add	r5,r5,r4
  809e48:	30000626 	beq	r6,zero,809e64 <memcpy+0x11c>
  809e4c:	198d883a 	add	r6,r3,r6
  809e50:	29c00003 	ldbu	r7,0(r5)
  809e54:	18c00044 	addi	r3,r3,1
  809e58:	29400044 	addi	r5,r5,1
  809e5c:	19ffffc5 	stb	r7,-1(r3)
  809e60:	19bffb1e 	bne	r3,r6,809e50 <__alt_mem_onchip_mem+0xff801e50>
  809e64:	dfc00217 	ldw	ra,8(sp)
  809e68:	dc400117 	ldw	r17,4(sp)
  809e6c:	dc000017 	ldw	r16,0(sp)
  809e70:	dec00304 	addi	sp,sp,12
  809e74:	f800283a 	ret
  809e78:	2007883a 	mov	r3,r4
  809e7c:	003ff206 	br	809e48 <__alt_mem_onchip_mem+0xff801e48>
  809e80:	2007883a 	mov	r3,r4
  809e84:	003ff106 	br	809e4c <__alt_mem_onchip_mem+0xff801e4c>
  809e88:	200d883a 	mov	r6,r4
  809e8c:	003fee06 	br	809e48 <__alt_mem_onchip_mem+0xff801e48>

00809e90 <memset>:
  809e90:	20c000cc 	andi	r3,r4,3
  809e94:	2005883a 	mov	r2,r4
  809e98:	18004426 	beq	r3,zero,809fac <memset+0x11c>
  809e9c:	31ffffc4 	addi	r7,r6,-1
  809ea0:	30004026 	beq	r6,zero,809fa4 <memset+0x114>
  809ea4:	2813883a 	mov	r9,r5
  809ea8:	200d883a 	mov	r6,r4
  809eac:	2007883a 	mov	r3,r4
  809eb0:	00000406 	br	809ec4 <memset+0x34>
  809eb4:	3a3fffc4 	addi	r8,r7,-1
  809eb8:	31800044 	addi	r6,r6,1
  809ebc:	38003926 	beq	r7,zero,809fa4 <memset+0x114>
  809ec0:	400f883a 	mov	r7,r8
  809ec4:	18c00044 	addi	r3,r3,1
  809ec8:	32400005 	stb	r9,0(r6)
  809ecc:	1a0000cc 	andi	r8,r3,3
  809ed0:	403ff81e 	bne	r8,zero,809eb4 <__alt_mem_onchip_mem+0xff801eb4>
  809ed4:	010000c4 	movi	r4,3
  809ed8:	21c02d2e 	bgeu	r4,r7,809f90 <memset+0x100>
  809edc:	29003fcc 	andi	r4,r5,255
  809ee0:	200c923a 	slli	r6,r4,8
  809ee4:	3108b03a 	or	r4,r6,r4
  809ee8:	200c943a 	slli	r6,r4,16
  809eec:	218cb03a 	or	r6,r4,r6
  809ef0:	010003c4 	movi	r4,15
  809ef4:	21c0182e 	bgeu	r4,r7,809f58 <memset+0xc8>
  809ef8:	3b3ffc04 	addi	r12,r7,-16
  809efc:	6018d13a 	srli	r12,r12,4
  809f00:	1a000104 	addi	r8,r3,4
  809f04:	1ac00204 	addi	r11,r3,8
  809f08:	6008913a 	slli	r4,r12,4
  809f0c:	1a800304 	addi	r10,r3,12
  809f10:	1813883a 	mov	r9,r3
  809f14:	21000504 	addi	r4,r4,20
  809f18:	1909883a 	add	r4,r3,r4
  809f1c:	49800015 	stw	r6,0(r9)
  809f20:	41800015 	stw	r6,0(r8)
  809f24:	59800015 	stw	r6,0(r11)
  809f28:	51800015 	stw	r6,0(r10)
  809f2c:	42000404 	addi	r8,r8,16
  809f30:	4a400404 	addi	r9,r9,16
  809f34:	5ac00404 	addi	r11,r11,16
  809f38:	52800404 	addi	r10,r10,16
  809f3c:	413ff71e 	bne	r8,r4,809f1c <__alt_mem_onchip_mem+0xff801f1c>
  809f40:	63000044 	addi	r12,r12,1
  809f44:	6018913a 	slli	r12,r12,4
  809f48:	39c003cc 	andi	r7,r7,15
  809f4c:	010000c4 	movi	r4,3
  809f50:	1b07883a 	add	r3,r3,r12
  809f54:	21c00e2e 	bgeu	r4,r7,809f90 <memset+0x100>
  809f58:	1813883a 	mov	r9,r3
  809f5c:	3811883a 	mov	r8,r7
  809f60:	010000c4 	movi	r4,3
  809f64:	49800015 	stw	r6,0(r9)
  809f68:	423fff04 	addi	r8,r8,-4
  809f6c:	4a400104 	addi	r9,r9,4
  809f70:	223ffc36 	bltu	r4,r8,809f64 <__alt_mem_onchip_mem+0xff801f64>
  809f74:	393fff04 	addi	r4,r7,-4
  809f78:	2008d0ba 	srli	r4,r4,2
  809f7c:	39c000cc 	andi	r7,r7,3
  809f80:	21000044 	addi	r4,r4,1
  809f84:	2109883a 	add	r4,r4,r4
  809f88:	2109883a 	add	r4,r4,r4
  809f8c:	1907883a 	add	r3,r3,r4
  809f90:	38000526 	beq	r7,zero,809fa8 <memset+0x118>
  809f94:	19cf883a 	add	r7,r3,r7
  809f98:	19400005 	stb	r5,0(r3)
  809f9c:	18c00044 	addi	r3,r3,1
  809fa0:	38fffd1e 	bne	r7,r3,809f98 <__alt_mem_onchip_mem+0xff801f98>
  809fa4:	f800283a 	ret
  809fa8:	f800283a 	ret
  809fac:	2007883a 	mov	r3,r4
  809fb0:	300f883a 	mov	r7,r6
  809fb4:	003fc706 	br	809ed4 <__alt_mem_onchip_mem+0xff801ed4>

00809fb8 <strlen>:
  809fb8:	208000cc 	andi	r2,r4,3
  809fbc:	10002026 	beq	r2,zero,80a040 <strlen+0x88>
  809fc0:	20800007 	ldb	r2,0(r4)
  809fc4:	10002026 	beq	r2,zero,80a048 <strlen+0x90>
  809fc8:	2005883a 	mov	r2,r4
  809fcc:	00000206 	br	809fd8 <strlen+0x20>
  809fd0:	10c00007 	ldb	r3,0(r2)
  809fd4:	18001826 	beq	r3,zero,80a038 <strlen+0x80>
  809fd8:	10800044 	addi	r2,r2,1
  809fdc:	10c000cc 	andi	r3,r2,3
  809fe0:	183ffb1e 	bne	r3,zero,809fd0 <__alt_mem_onchip_mem+0xff801fd0>
  809fe4:	10c00017 	ldw	r3,0(r2)
  809fe8:	01ffbff4 	movhi	r7,65279
  809fec:	39ffbfc4 	addi	r7,r7,-257
  809ff0:	00ca303a 	nor	r5,zero,r3
  809ff4:	01a02074 	movhi	r6,32897
  809ff8:	19c7883a 	add	r3,r3,r7
  809ffc:	31a02004 	addi	r6,r6,-32640
  80a000:	1946703a 	and	r3,r3,r5
  80a004:	1986703a 	and	r3,r3,r6
  80a008:	1800091e 	bne	r3,zero,80a030 <strlen+0x78>
  80a00c:	10800104 	addi	r2,r2,4
  80a010:	10c00017 	ldw	r3,0(r2)
  80a014:	19cb883a 	add	r5,r3,r7
  80a018:	00c6303a 	nor	r3,zero,r3
  80a01c:	28c6703a 	and	r3,r5,r3
  80a020:	1986703a 	and	r3,r3,r6
  80a024:	183ff926 	beq	r3,zero,80a00c <__alt_mem_onchip_mem+0xff80200c>
  80a028:	00000106 	br	80a030 <strlen+0x78>
  80a02c:	10800044 	addi	r2,r2,1
  80a030:	10c00007 	ldb	r3,0(r2)
  80a034:	183ffd1e 	bne	r3,zero,80a02c <__alt_mem_onchip_mem+0xff80202c>
  80a038:	1105c83a 	sub	r2,r2,r4
  80a03c:	f800283a 	ret
  80a040:	2005883a 	mov	r2,r4
  80a044:	003fe706 	br	809fe4 <__alt_mem_onchip_mem+0xff801fe4>
  80a048:	0005883a 	mov	r2,zero
  80a04c:	f800283a 	ret

0080a050 <__register_exitproc>:
  80a050:	defffa04 	addi	sp,sp,-24
  80a054:	dc000315 	stw	r16,12(sp)
  80a058:	04002074 	movhi	r16,129
  80a05c:	84303504 	addi	r16,r16,-16172
  80a060:	80c00017 	ldw	r3,0(r16)
  80a064:	dc400415 	stw	r17,16(sp)
  80a068:	dfc00515 	stw	ra,20(sp)
  80a06c:	18805217 	ldw	r2,328(r3)
  80a070:	2023883a 	mov	r17,r4
  80a074:	10003726 	beq	r2,zero,80a154 <__register_exitproc+0x104>
  80a078:	10c00117 	ldw	r3,4(r2)
  80a07c:	010007c4 	movi	r4,31
  80a080:	20c00e16 	blt	r4,r3,80a0bc <__register_exitproc+0x6c>
  80a084:	1a000044 	addi	r8,r3,1
  80a088:	8800221e 	bne	r17,zero,80a114 <__register_exitproc+0xc4>
  80a08c:	18c00084 	addi	r3,r3,2
  80a090:	18c7883a 	add	r3,r3,r3
  80a094:	18c7883a 	add	r3,r3,r3
  80a098:	12000115 	stw	r8,4(r2)
  80a09c:	10c7883a 	add	r3,r2,r3
  80a0a0:	19400015 	stw	r5,0(r3)
  80a0a4:	0005883a 	mov	r2,zero
  80a0a8:	dfc00517 	ldw	ra,20(sp)
  80a0ac:	dc400417 	ldw	r17,16(sp)
  80a0b0:	dc000317 	ldw	r16,12(sp)
  80a0b4:	dec00604 	addi	sp,sp,24
  80a0b8:	f800283a 	ret
  80a0bc:	00800034 	movhi	r2,0
  80a0c0:	10800004 	addi	r2,r2,0
  80a0c4:	10002626 	beq	r2,zero,80a160 <__register_exitproc+0x110>
  80a0c8:	01006404 	movi	r4,400
  80a0cc:	d9400015 	stw	r5,0(sp)
  80a0d0:	d9800115 	stw	r6,4(sp)
  80a0d4:	d9c00215 	stw	r7,8(sp)
  80a0d8:	00000000 	call	0 <__alt_mem_sdram-0x800000>
  80a0dc:	d9400017 	ldw	r5,0(sp)
  80a0e0:	d9800117 	ldw	r6,4(sp)
  80a0e4:	d9c00217 	ldw	r7,8(sp)
  80a0e8:	10001d26 	beq	r2,zero,80a160 <__register_exitproc+0x110>
  80a0ec:	81000017 	ldw	r4,0(r16)
  80a0f0:	10000115 	stw	zero,4(r2)
  80a0f4:	02000044 	movi	r8,1
  80a0f8:	22405217 	ldw	r9,328(r4)
  80a0fc:	0007883a 	mov	r3,zero
  80a100:	12400015 	stw	r9,0(r2)
  80a104:	20805215 	stw	r2,328(r4)
  80a108:	10006215 	stw	zero,392(r2)
  80a10c:	10006315 	stw	zero,396(r2)
  80a110:	883fde26 	beq	r17,zero,80a08c <__alt_mem_onchip_mem+0xff80208c>
  80a114:	18c9883a 	add	r4,r3,r3
  80a118:	2109883a 	add	r4,r4,r4
  80a11c:	1109883a 	add	r4,r2,r4
  80a120:	21802215 	stw	r6,136(r4)
  80a124:	01800044 	movi	r6,1
  80a128:	12406217 	ldw	r9,392(r2)
  80a12c:	30cc983a 	sll	r6,r6,r3
  80a130:	4992b03a 	or	r9,r9,r6
  80a134:	12406215 	stw	r9,392(r2)
  80a138:	21c04215 	stw	r7,264(r4)
  80a13c:	01000084 	movi	r4,2
  80a140:	893fd21e 	bne	r17,r4,80a08c <__alt_mem_onchip_mem+0xff80208c>
  80a144:	11006317 	ldw	r4,396(r2)
  80a148:	218cb03a 	or	r6,r4,r6
  80a14c:	11806315 	stw	r6,396(r2)
  80a150:	003fce06 	br	80a08c <__alt_mem_onchip_mem+0xff80208c>
  80a154:	18805304 	addi	r2,r3,332
  80a158:	18805215 	stw	r2,328(r3)
  80a15c:	003fc606 	br	80a078 <__alt_mem_onchip_mem+0xff802078>
  80a160:	00bfffc4 	movi	r2,-1
  80a164:	003fd006 	br	80a0a8 <__alt_mem_onchip_mem+0xff8020a8>

0080a168 <__call_exitprocs>:
  80a168:	defff504 	addi	sp,sp,-44
  80a16c:	df000915 	stw	fp,36(sp)
  80a170:	dd400615 	stw	r21,24(sp)
  80a174:	dc800315 	stw	r18,12(sp)
  80a178:	dfc00a15 	stw	ra,40(sp)
  80a17c:	ddc00815 	stw	r23,32(sp)
  80a180:	dd800715 	stw	r22,28(sp)
  80a184:	dd000515 	stw	r20,20(sp)
  80a188:	dcc00415 	stw	r19,16(sp)
  80a18c:	dc400215 	stw	r17,8(sp)
  80a190:	dc000115 	stw	r16,4(sp)
  80a194:	d9000015 	stw	r4,0(sp)
  80a198:	2839883a 	mov	fp,r5
  80a19c:	04800044 	movi	r18,1
  80a1a0:	057fffc4 	movi	r21,-1
  80a1a4:	00802074 	movhi	r2,129
  80a1a8:	10b03504 	addi	r2,r2,-16172
  80a1ac:	12000017 	ldw	r8,0(r2)
  80a1b0:	45005217 	ldw	r20,328(r8)
  80a1b4:	44c05204 	addi	r19,r8,328
  80a1b8:	a0001c26 	beq	r20,zero,80a22c <__call_exitprocs+0xc4>
  80a1bc:	a0800117 	ldw	r2,4(r20)
  80a1c0:	15ffffc4 	addi	r23,r2,-1
  80a1c4:	b8000d16 	blt	r23,zero,80a1fc <__call_exitprocs+0x94>
  80a1c8:	14000044 	addi	r16,r2,1
  80a1cc:	8421883a 	add	r16,r16,r16
  80a1d0:	8421883a 	add	r16,r16,r16
  80a1d4:	84402004 	addi	r17,r16,128
  80a1d8:	a463883a 	add	r17,r20,r17
  80a1dc:	a421883a 	add	r16,r20,r16
  80a1e0:	e0001e26 	beq	fp,zero,80a25c <__call_exitprocs+0xf4>
  80a1e4:	80804017 	ldw	r2,256(r16)
  80a1e8:	e0801c26 	beq	fp,r2,80a25c <__call_exitprocs+0xf4>
  80a1ec:	bdffffc4 	addi	r23,r23,-1
  80a1f0:	843fff04 	addi	r16,r16,-4
  80a1f4:	8c7fff04 	addi	r17,r17,-4
  80a1f8:	bd7ff91e 	bne	r23,r21,80a1e0 <__alt_mem_onchip_mem+0xff8021e0>
  80a1fc:	00800034 	movhi	r2,0
  80a200:	10800004 	addi	r2,r2,0
  80a204:	10000926 	beq	r2,zero,80a22c <__call_exitprocs+0xc4>
  80a208:	a0800117 	ldw	r2,4(r20)
  80a20c:	1000301e 	bne	r2,zero,80a2d0 <__call_exitprocs+0x168>
  80a210:	a0800017 	ldw	r2,0(r20)
  80a214:	10003226 	beq	r2,zero,80a2e0 <__call_exitprocs+0x178>
  80a218:	a009883a 	mov	r4,r20
  80a21c:	98800015 	stw	r2,0(r19)
  80a220:	00000000 	call	0 <__alt_mem_sdram-0x800000>
  80a224:	9d000017 	ldw	r20,0(r19)
  80a228:	a03fe41e 	bne	r20,zero,80a1bc <__alt_mem_onchip_mem+0xff8021bc>
  80a22c:	dfc00a17 	ldw	ra,40(sp)
  80a230:	df000917 	ldw	fp,36(sp)
  80a234:	ddc00817 	ldw	r23,32(sp)
  80a238:	dd800717 	ldw	r22,28(sp)
  80a23c:	dd400617 	ldw	r21,24(sp)
  80a240:	dd000517 	ldw	r20,20(sp)
  80a244:	dcc00417 	ldw	r19,16(sp)
  80a248:	dc800317 	ldw	r18,12(sp)
  80a24c:	dc400217 	ldw	r17,8(sp)
  80a250:	dc000117 	ldw	r16,4(sp)
  80a254:	dec00b04 	addi	sp,sp,44
  80a258:	f800283a 	ret
  80a25c:	a0800117 	ldw	r2,4(r20)
  80a260:	80c00017 	ldw	r3,0(r16)
  80a264:	10bfffc4 	addi	r2,r2,-1
  80a268:	15c01426 	beq	r2,r23,80a2bc <__call_exitprocs+0x154>
  80a26c:	80000015 	stw	zero,0(r16)
  80a270:	183fde26 	beq	r3,zero,80a1ec <__alt_mem_onchip_mem+0xff8021ec>
  80a274:	95c8983a 	sll	r4,r18,r23
  80a278:	a0806217 	ldw	r2,392(r20)
  80a27c:	a5800117 	ldw	r22,4(r20)
  80a280:	2084703a 	and	r2,r4,r2
  80a284:	10000b26 	beq	r2,zero,80a2b4 <__call_exitprocs+0x14c>
  80a288:	a0806317 	ldw	r2,396(r20)
  80a28c:	2088703a 	and	r4,r4,r2
  80a290:	20000c1e 	bne	r4,zero,80a2c4 <__call_exitprocs+0x15c>
  80a294:	89400017 	ldw	r5,0(r17)
  80a298:	d9000017 	ldw	r4,0(sp)
  80a29c:	183ee83a 	callr	r3
  80a2a0:	a0800117 	ldw	r2,4(r20)
  80a2a4:	15bfbf1e 	bne	r2,r22,80a1a4 <__alt_mem_onchip_mem+0xff8021a4>
  80a2a8:	98800017 	ldw	r2,0(r19)
  80a2ac:	153fcf26 	beq	r2,r20,80a1ec <__alt_mem_onchip_mem+0xff8021ec>
  80a2b0:	003fbc06 	br	80a1a4 <__alt_mem_onchip_mem+0xff8021a4>
  80a2b4:	183ee83a 	callr	r3
  80a2b8:	003ff906 	br	80a2a0 <__alt_mem_onchip_mem+0xff8022a0>
  80a2bc:	a5c00115 	stw	r23,4(r20)
  80a2c0:	003feb06 	br	80a270 <__alt_mem_onchip_mem+0xff802270>
  80a2c4:	89000017 	ldw	r4,0(r17)
  80a2c8:	183ee83a 	callr	r3
  80a2cc:	003ff406 	br	80a2a0 <__alt_mem_onchip_mem+0xff8022a0>
  80a2d0:	a0800017 	ldw	r2,0(r20)
  80a2d4:	a027883a 	mov	r19,r20
  80a2d8:	1029883a 	mov	r20,r2
  80a2dc:	003fb606 	br	80a1b8 <__alt_mem_onchip_mem+0xff8021b8>
  80a2e0:	0005883a 	mov	r2,zero
  80a2e4:	003ffb06 	br	80a2d4 <__alt_mem_onchip_mem+0xff8022d4>

0080a2e8 <__divsi3>:
  80a2e8:	20001b16 	blt	r4,zero,80a358 <__divsi3+0x70>
  80a2ec:	000f883a 	mov	r7,zero
  80a2f0:	28001616 	blt	r5,zero,80a34c <__divsi3+0x64>
  80a2f4:	200d883a 	mov	r6,r4
  80a2f8:	29001a2e 	bgeu	r5,r4,80a364 <__divsi3+0x7c>
  80a2fc:	00800804 	movi	r2,32
  80a300:	00c00044 	movi	r3,1
  80a304:	00000106 	br	80a30c <__divsi3+0x24>
  80a308:	10000d26 	beq	r2,zero,80a340 <__divsi3+0x58>
  80a30c:	294b883a 	add	r5,r5,r5
  80a310:	10bfffc4 	addi	r2,r2,-1
  80a314:	18c7883a 	add	r3,r3,r3
  80a318:	293ffb36 	bltu	r5,r4,80a308 <__alt_mem_onchip_mem+0xff802308>
  80a31c:	0005883a 	mov	r2,zero
  80a320:	18000726 	beq	r3,zero,80a340 <__divsi3+0x58>
  80a324:	0005883a 	mov	r2,zero
  80a328:	31400236 	bltu	r6,r5,80a334 <__divsi3+0x4c>
  80a32c:	314dc83a 	sub	r6,r6,r5
  80a330:	10c4b03a 	or	r2,r2,r3
  80a334:	1806d07a 	srli	r3,r3,1
  80a338:	280ad07a 	srli	r5,r5,1
  80a33c:	183ffa1e 	bne	r3,zero,80a328 <__alt_mem_onchip_mem+0xff802328>
  80a340:	38000126 	beq	r7,zero,80a348 <__divsi3+0x60>
  80a344:	0085c83a 	sub	r2,zero,r2
  80a348:	f800283a 	ret
  80a34c:	014bc83a 	sub	r5,zero,r5
  80a350:	39c0005c 	xori	r7,r7,1
  80a354:	003fe706 	br	80a2f4 <__alt_mem_onchip_mem+0xff8022f4>
  80a358:	0109c83a 	sub	r4,zero,r4
  80a35c:	01c00044 	movi	r7,1
  80a360:	003fe306 	br	80a2f0 <__alt_mem_onchip_mem+0xff8022f0>
  80a364:	00c00044 	movi	r3,1
  80a368:	003fee06 	br	80a324 <__alt_mem_onchip_mem+0xff802324>

0080a36c <__modsi3>:
  80a36c:	20001716 	blt	r4,zero,80a3cc <__modsi3+0x60>
  80a370:	000f883a 	mov	r7,zero
  80a374:	2005883a 	mov	r2,r4
  80a378:	28001216 	blt	r5,zero,80a3c4 <__modsi3+0x58>
  80a37c:	2900162e 	bgeu	r5,r4,80a3d8 <__modsi3+0x6c>
  80a380:	01800804 	movi	r6,32
  80a384:	00c00044 	movi	r3,1
  80a388:	00000106 	br	80a390 <__modsi3+0x24>
  80a38c:	30000a26 	beq	r6,zero,80a3b8 <__modsi3+0x4c>
  80a390:	294b883a 	add	r5,r5,r5
  80a394:	31bfffc4 	addi	r6,r6,-1
  80a398:	18c7883a 	add	r3,r3,r3
  80a39c:	293ffb36 	bltu	r5,r4,80a38c <__alt_mem_onchip_mem+0xff80238c>
  80a3a0:	18000526 	beq	r3,zero,80a3b8 <__modsi3+0x4c>
  80a3a4:	1806d07a 	srli	r3,r3,1
  80a3a8:	11400136 	bltu	r2,r5,80a3b0 <__modsi3+0x44>
  80a3ac:	1145c83a 	sub	r2,r2,r5
  80a3b0:	280ad07a 	srli	r5,r5,1
  80a3b4:	183ffb1e 	bne	r3,zero,80a3a4 <__alt_mem_onchip_mem+0xff8023a4>
  80a3b8:	38000126 	beq	r7,zero,80a3c0 <__modsi3+0x54>
  80a3bc:	0085c83a 	sub	r2,zero,r2
  80a3c0:	f800283a 	ret
  80a3c4:	014bc83a 	sub	r5,zero,r5
  80a3c8:	003fec06 	br	80a37c <__alt_mem_onchip_mem+0xff80237c>
  80a3cc:	0109c83a 	sub	r4,zero,r4
  80a3d0:	01c00044 	movi	r7,1
  80a3d4:	003fe706 	br	80a374 <__alt_mem_onchip_mem+0xff802374>
  80a3d8:	00c00044 	movi	r3,1
  80a3dc:	003ff106 	br	80a3a4 <__alt_mem_onchip_mem+0xff8023a4>

0080a3e0 <__udivsi3>:
  80a3e0:	200d883a 	mov	r6,r4
  80a3e4:	2900152e 	bgeu	r5,r4,80a43c <__udivsi3+0x5c>
  80a3e8:	28001416 	blt	r5,zero,80a43c <__udivsi3+0x5c>
  80a3ec:	00800804 	movi	r2,32
  80a3f0:	00c00044 	movi	r3,1
  80a3f4:	00000206 	br	80a400 <__udivsi3+0x20>
  80a3f8:	10000e26 	beq	r2,zero,80a434 <__udivsi3+0x54>
  80a3fc:	28000516 	blt	r5,zero,80a414 <__udivsi3+0x34>
  80a400:	294b883a 	add	r5,r5,r5
  80a404:	10bfffc4 	addi	r2,r2,-1
  80a408:	18c7883a 	add	r3,r3,r3
  80a40c:	293ffa36 	bltu	r5,r4,80a3f8 <__alt_mem_onchip_mem+0xff8023f8>
  80a410:	18000826 	beq	r3,zero,80a434 <__udivsi3+0x54>
  80a414:	0005883a 	mov	r2,zero
  80a418:	31400236 	bltu	r6,r5,80a424 <__udivsi3+0x44>
  80a41c:	314dc83a 	sub	r6,r6,r5
  80a420:	10c4b03a 	or	r2,r2,r3
  80a424:	1806d07a 	srli	r3,r3,1
  80a428:	280ad07a 	srli	r5,r5,1
  80a42c:	183ffa1e 	bne	r3,zero,80a418 <__alt_mem_onchip_mem+0xff802418>
  80a430:	f800283a 	ret
  80a434:	0005883a 	mov	r2,zero
  80a438:	f800283a 	ret
  80a43c:	00c00044 	movi	r3,1
  80a440:	003ff406 	br	80a414 <__alt_mem_onchip_mem+0xff802414>

0080a444 <__umodsi3>:
  80a444:	2005883a 	mov	r2,r4
  80a448:	2900122e 	bgeu	r5,r4,80a494 <__umodsi3+0x50>
  80a44c:	28001116 	blt	r5,zero,80a494 <__umodsi3+0x50>
  80a450:	01800804 	movi	r6,32
  80a454:	00c00044 	movi	r3,1
  80a458:	00000206 	br	80a464 <__umodsi3+0x20>
  80a45c:	30000c26 	beq	r6,zero,80a490 <__umodsi3+0x4c>
  80a460:	28000516 	blt	r5,zero,80a478 <__umodsi3+0x34>
  80a464:	294b883a 	add	r5,r5,r5
  80a468:	31bfffc4 	addi	r6,r6,-1
  80a46c:	18c7883a 	add	r3,r3,r3
  80a470:	293ffa36 	bltu	r5,r4,80a45c <__alt_mem_onchip_mem+0xff80245c>
  80a474:	18000626 	beq	r3,zero,80a490 <__umodsi3+0x4c>
  80a478:	1806d07a 	srli	r3,r3,1
  80a47c:	11400136 	bltu	r2,r5,80a484 <__umodsi3+0x40>
  80a480:	1145c83a 	sub	r2,r2,r5
  80a484:	280ad07a 	srli	r5,r5,1
  80a488:	183ffb1e 	bne	r3,zero,80a478 <__alt_mem_onchip_mem+0xff802478>
  80a48c:	f800283a 	ret
  80a490:	f800283a 	ret
  80a494:	00c00044 	movi	r3,1
  80a498:	003ff706 	br	80a478 <__alt_mem_onchip_mem+0xff802478>

0080a49c <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
  80a49c:	defffd04 	addi	sp,sp,-12
  80a4a0:	df000215 	stw	fp,8(sp)
  80a4a4:	df000204 	addi	fp,sp,8
  80a4a8:	e13fff15 	stw	r4,-4(fp)
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Entering _exit() function.\r\n");
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Exit code from main was %d.\r\n",exit_code);
  /* Stop all other threads */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_OS_STOP().\r\n");
  ALT_OS_STOP();
  80a4ac:	0001883a 	nop
  80a4b0:	e0bfff17 	ldw	r2,-4(fp)
  80a4b4:	e0bffe15 	stw	r2,-8(fp)
/*
 * Routine called on exit.
 */
static ALT_INLINE ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
  register int r2 asm ("r2") = exit_code;
  80a4b8:	e0bffe17 	ldw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "r"(r2), "r"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
  80a4bc:	10000226 	beq	r2,zero,80a4c8 <_exit+0x2c>
    ALT_SIM_FAIL();
  80a4c0:	002af070 	cmpltui	zero,zero,43969
  80a4c4:	00000106 	br	80a4cc <_exit+0x30>
  } else {
    ALT_SIM_PASS();
  80a4c8:	002af0b0 	cmpltui	zero,zero,43970
  ALT_SIM_HALT(exit_code);

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
  80a4cc:	003fff06 	br	80a4cc <__alt_mem_onchip_mem+0xff8024cc>
