

================================================================
== Vitis HLS Report for 'lteCellSearch'
================================================================
* Date:           Thu Jun  2 15:25:58 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu28dr-ffvg1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  16.30 ns|  11.899 ns|     4.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+--------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- Loop 1       |   288000|   288000|         1|          1|          1|  288000|       yes|
        |- copy_input   |    96000|    96000|         1|          1|          1|   96000|       yes|
        |- copy_output  |    96001|    96001|         3|          1|          1|   96000|       yes|
        +---------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 1
  * Pipeline-2: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 3
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 1, States = { 4 }
  Pipeline-2 : II = 1, D = 3, States = { 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 5 4 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 12 10 
10 --> 11 
11 --> 9 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_10"   --->   Operation 17 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_13, i32 0, i32 0, void @empty_12, i32 0, i32 96000, void @empty_4, void @empty_11, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %IN_R_V_data_V, i2 %IN_R_V_keep_V, i2 %IN_R_V_strb_V, i1 %IN_R_V_last_V, void @empty_7, i32 1, i32 1, void @empty, i32 0, i32 1024, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %IN_R_V_data_V"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %IN_R_V_keep_V"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %IN_R_V_strb_V"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %IN_R_V_last_V"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %IN_I_V_data_V, i2 %IN_I_V_keep_V, i2 %IN_I_V_strb_V, i1 %IN_I_V_last_V, void @empty_7, i32 1, i32 1, void @empty, i32 0, i32 1024, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %IN_I_V_data_V"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %IN_I_V_keep_V"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %IN_I_V_strb_V"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %IN_I_V_last_V"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %OUT_FFT_V_data_V, i8 %OUT_FFT_V_keep_V, i8 %OUT_FFT_V_strb_V, i1 %OUT_FFT_V_last_V, void @empty_7, i32 1, i32 1, void @empty, i32 0, i32 1024, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %OUT_FFT_V_data_V"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %OUT_FFT_V_keep_V"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %OUT_FFT_V_strb_V"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %OUT_FFT_V_last_V"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %pss_id_V_data_V, i4 %pss_id_V_keep_V, i4 %pss_id_V_strb_V, i1 %pss_id_V_last_V, void @empty_7, i32 1, i32 1, void @empty, i32 0, i32 1024, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %pss_id_V_data_V"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %pss_id_V_keep_V"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %pss_id_V_strb_V"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %pss_id_V_last_V"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OUT_PSS_ID"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_PSS_ID, void @empty_20, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_3, void @empty_14, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OUT_PEAK_INDEX"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_PEAK_INDEX, void @empty_20, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_3, void @empty_0, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %OUT_RSLT, void @empty_20, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_3, void @empty_16, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_18"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %OUT_RSLT, void @empty_15, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_18"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_20, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_3, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (1.00ns)   --->   "%OUT_RSLT_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %OUT_RSLT"   --->   Operation 47 'read' 'OUT_RSLT_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%pss_id_temp = alloca i64 1" [lte_cell_search.cpp:249]   --->   Operation 48 'alloca' 'pss_id_temp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%peak_id_temp = alloca i64 1" [lte_cell_search.cpp:249]   --->   Operation 49 'alloca' 'peak_id_temp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%pss_rslt_temp = alloca i64 1" [lte_cell_search.cpp:250]   --->   Operation 50 'alloca' 'pss_rslt_temp' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 288000> <RAM>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%IN_real_V = alloca i64 1" [lte_cell_search.cpp:251]   --->   Operation 51 'alloca' 'IN_real_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 23> <Depth = 96000> <RAM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%IN_imag_V = alloca i64 1" [lte_cell_search.cpp:251]   --->   Operation 52 'alloca' 'IN_imag_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 23> <Depth = 96000> <RAM>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%store_ln249 = store i2 0, i2 %pss_id_temp" [lte_cell_search.cpp:249]   --->   Operation 53 'store' 'store_ln249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%store_ln249 = store i17 0, i17 %peak_id_temp" [lte_cell_search.cpp:249]   --->   Operation 54 'store' 'store_ln249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.42ns)   --->   "%br_ln0 = br void %memset.loop.i.i"   --->   Operation 55 'br' 'br_ln0' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.31>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%empty = phi i19 0, void %codeRepl, i19 %empty_91, void %memset.loop.split.i.i"   --->   Operation 56 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.88ns)   --->   "%empty_91 = add i19 %empty, i19 1"   --->   Operation 57 'add' 'empty_91' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 58 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (1.08ns)   --->   "%exitcond894_i_i = icmp_eq  i19 %empty, i19 288000"   --->   Operation 59 'icmp' 'exitcond894_i_i' <Predicate = true> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%empty_92 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 288000, i64 288000, i64 288000"   --->   Operation 60 'speclooptripcount' 'empty_92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond894_i_i, void %memset.loop.split.i.i, void %_ZN8ap_fixedILi40ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit51.i.preheader"   --->   Operation 61 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%p_cast = zext i19 %empty"   --->   Operation 62 'zext' 'p_cast' <Predicate = (!exitcond894_i_i)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%pss_rslt_temp_addr = getelementptr i12 %pss_rslt_temp, i64 0, i64 %p_cast"   --->   Operation 63 'getelementptr' 'pss_rslt_temp_addr' <Predicate = (!exitcond894_i_i)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (1.23ns)   --->   "%store_ln0 = store i12 0, i19 %pss_rslt_temp_addr"   --->   Operation 64 'store' 'store_ln0' <Predicate = (!exitcond894_i_i)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 288000> <RAM>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.i.i"   --->   Operation 65 'br' 'br_ln0' <Predicate = (!exitcond894_i_i)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.42>
ST_3 : Operation 66 [1/1] (0.42ns)   --->   "%br_ln878 = br void %_ZN8ap_fixedILi40ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit51.i"   --->   Operation 66 'br' 'br_ln878' <Predicate = true> <Delay = 0.42>

State 4 <SV = 3> <Delay = 2.33>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%i_V = phi i17 %add_ln691, void %_ZN8ap_fixedILi40ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit51.i.split, i17 0, void %_ZN8ap_fixedILi40ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit51.i.preheader"   --->   Operation 67 'phi' 'i_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.86ns)   --->   "%add_ln691 = add i17 %i_V, i17 1"   --->   Operation 68 'add' 'add_ln691' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (1.09ns)   --->   "%icmp_ln878 = icmp_eq  i17 %i_V, i17 96000"   --->   Operation 69 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 1.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%empty_93 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 96000, i64 96000, i64 96000"   --->   Operation 70 'speclooptripcount' 'empty_93' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln11 = br i1 %icmp_ln878, void %_ZN8ap_fixedILi40ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit51.i.split, void %_Z10copy_inputRN3hls6streamINS_4axisI9ap_ufixedILi16ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELm0ELm0ELm0EEELi0EEES8_P8ap_fixedILi32ELi12ELS3_5ELS4_3ELi0EESB_.exit.preheader" [lte_cell_search.cpp:11]   --->   Operation 71 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln878 = zext i17 %i_V"   --->   Operation 72 'zext' 'zext_ln878' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12"   --->   Operation 73 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1"   --->   Operation 74 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%empty_94 = read i21 @_ssdm_op_Read.axis.volatile.i16P0A.i2P0A.i2P0A.i1P0A, i16 %IN_R_V_data_V, i2 %IN_R_V_keep_V, i2 %IN_R_V_strb_V, i1 %IN_R_V_last_V"   --->   Operation 75 'read' 'empty_94' <Predicate = (!icmp_ln878)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%t_r_in_data_V = extractvalue i21 %empty_94"   --->   Operation 76 'extractvalue' 't_r_in_data_V' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%empty_95 = read i21 @_ssdm_op_Read.axis.volatile.i16P0A.i2P0A.i2P0A.i1P0A, i16 %IN_I_V_data_V, i2 %IN_I_V_keep_V, i2 %IN_I_V_strb_V, i1 %IN_I_V_last_V"   --->   Operation 77 'read' 'empty_95' <Predicate = (!icmp_ln878)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%t_i_in_data_V = extractvalue i21 %empty_95"   --->   Operation 78 'extractvalue' 't_i_in_data_V' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %t_r_in_data_V, i7 0"   --->   Operation 79 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%IN_real_V_addr = getelementptr i23 %IN_real_V, i64 0, i64 %zext_ln878" [lte_cell_search.cpp:23]   --->   Operation 80 'getelementptr' 'IN_real_V_addr' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (1.23ns)   --->   "%store_ln23 = store i23 %shl_ln, i17 %IN_real_V_addr" [lte_cell_search.cpp:23]   --->   Operation 81 'store' 'store_ln23' <Predicate = (!icmp_ln878)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 23> <Depth = 96000> <RAM>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%shl_ln708_1 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %t_i_in_data_V, i7 0"   --->   Operation 82 'bitconcatenate' 'shl_ln708_1' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%IN_imag_V_addr = getelementptr i23 %IN_imag_V, i64 0, i64 %zext_ln878" [lte_cell_search.cpp:24]   --->   Operation 83 'getelementptr' 'IN_imag_V_addr' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (1.23ns)   --->   "%store_ln24 = store i23 %shl_ln708_1, i17 %IN_imag_V_addr" [lte_cell_search.cpp:24]   --->   Operation 84 'store' 'store_ln24' <Predicate = (!icmp_ln878)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 23> <Depth = 96000> <RAM>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN8ap_fixedILi40ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit51.i"   --->   Operation 85 'br' 'br_ln0' <Predicate = (!icmp_ln878)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 11.8>
ST_5 : Operation 86 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dataflow_parent_loop_proc, i23 %IN_real_V, i23 %IN_imag_V, i2 %pss_id_temp, i17 %peak_id_temp, i12 %pss_rslt_temp, i32 %sum_mag_V, i32 %mag_buff_V_0, i32 %mag_buff_V_1, i32 %IN_R_buff_V_0, i32 %IN_R_buff_V_1, i32 %IN_I_buff_V_0, i32 %IN_I_buff_V_1, i23 %td_pss_real_V_0, i22 %td_pss_imag_V_0, i22 %td_pss_real_V_1, i22 %td_pss_imag_V_1, i22 %td_pss_real_V_2, i22 %td_pss_imag_V_2, i20 %curr_max_V"   --->   Operation 86 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %OUT_RSLT_read, i32 2, i32 63" [lte_cell_search.cpp:200]   --->   Operation 87 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i62 %trunc_ln" [lte_cell_search.cpp:203]   --->   Operation 88 'sext' 'sext_ln203' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln203" [lte_cell_search.cpp:203]   --->   Operation 89 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (11.8ns)   --->   "%gmem_addr_1_wr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr, i32 96000" [lte_cell_search.cpp:203]   --->   Operation 90 'writereq' 'gmem_addr_1_wr_req' <Predicate = true> <Delay = 11.8> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 91 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dataflow_parent_loop_proc, i23 %IN_real_V, i23 %IN_imag_V, i2 %pss_id_temp, i17 %peak_id_temp, i12 %pss_rslt_temp, i32 %sum_mag_V, i32 %mag_buff_V_0, i32 %mag_buff_V_1, i32 %IN_R_buff_V_0, i32 %IN_R_buff_V_1, i32 %IN_I_buff_V_0, i32 %IN_I_buff_V_1, i23 %td_pss_real_V_0, i22 %td_pss_imag_V_0, i22 %td_pss_real_V_1, i22 %td_pss_imag_V_1, i22 %td_pss_real_V_2, i22 %td_pss_imag_V_2, i20 %curr_max_V"   --->   Operation 91 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 1.29>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%peak_id_temp_load = load i17 %peak_id_temp" [lte_cell_search.cpp:267]   --->   Operation 92 'load' 'peak_id_temp_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%pss_id_temp_load = load i2 %pss_id_temp" [lte_cell_search.cpp:267]   --->   Operation 93 'load' 'pss_id_temp_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [2/2] (1.29ns)   --->   "%call_ln267 = call void @write_buffer_fft, i23 %IN_real_V, i23 %IN_imag_V, i64 %OUT_FFT_V_data_V, i8 %OUT_FFT_V_keep_V, i8 %OUT_FFT_V_strb_V, i1 %OUT_FFT_V_last_V, i17 %peak_id_temp_load, i2 %pss_id_temp_load, i32 %pss_id_V_data_V, i4 %pss_id_V_keep_V, i4 %pss_id_V_strb_V, i1 %pss_id_V_last_V" [lte_cell_search.cpp:267]   --->   Operation 94 'call' 'call_ln267' <Predicate = true> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 9.46>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln267 = zext i17 %peak_id_temp_load" [lte_cell_search.cpp:267]   --->   Operation 95 'zext' 'zext_ln267' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln203_1 = zext i2 %pss_id_temp_load" [lte_cell_search.cpp:203]   --->   Operation 96 'zext' 'zext_ln203_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (2.45ns)   --->   "%mul_ln203 = mul i19 %zext_ln203_1, i19 96000" [lte_cell_search.cpp:203]   --->   Operation 97 'mul' 'mul_ln203' <Predicate = true> <Delay = 2.45> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln267_1 = zext i2 %pss_id_temp_load" [lte_cell_search.cpp:267]   --->   Operation 98 'zext' 'zext_ln267_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/2] (9.46ns)   --->   "%call_ln267 = call void @write_buffer_fft, i23 %IN_real_V, i23 %IN_imag_V, i64 %OUT_FFT_V_data_V, i8 %OUT_FFT_V_keep_V, i8 %OUT_FFT_V_strb_V, i1 %OUT_FFT_V_last_V, i17 %peak_id_temp_load, i2 %pss_id_temp_load, i32 %pss_id_V_data_V, i4 %pss_id_V_keep_V, i4 %pss_id_V_strb_V, i1 %pss_id_V_last_V" [lte_cell_search.cpp:267]   --->   Operation 99 'call' 'call_ln267' <Predicate = true> <Delay = 9.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 100 [1/1] (0.42ns)   --->   "%br_ln200 = br void" [lte_cell_search.cpp:200]   --->   Operation 100 'br' 'br_ln200' <Predicate = true> <Delay = 0.42>

State 9 <SV = 8> <Delay = 2.12>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%i_V_1 = phi i17 %add_ln691_1, void %.split1, i17 0, void %_Z10copy_inputRN3hls6streamINS_4axisI9ap_ufixedILi16ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELm0ELm0ELm0EEELi0EEES8_P8ap_fixedILi32ELi12ELS3_5ELS4_3ELi0EESB_.exit.preheader"   --->   Operation 101 'phi' 'i_V_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (0.86ns)   --->   "%add_ln691_1 = add i17 %i_V_1, i17 1"   --->   Operation 102 'add' 'add_ln691_1' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 103 [1/1] (1.09ns)   --->   "%icmp_ln878_1 = icmp_eq  i17 %i_V_1, i17 96000"   --->   Operation 103 'icmp' 'icmp_ln878_1' <Predicate = true> <Delay = 1.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%empty_96 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 96000, i64 96000, i64 96000"   --->   Operation 104 'speclooptripcount' 'empty_96' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln200 = br i1 %icmp_ln878_1, void %.split1, void %_Z11copy_outputPA96000_iiiPiS1_S1_.exit" [lte_cell_search.cpp:200]   --->   Operation 105 'br' 'br_ln200' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln203_2 = zext i17 %i_V_1" [lte_cell_search.cpp:203]   --->   Operation 106 'zext' 'zext_ln203_2' <Predicate = (!icmp_ln878_1)> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (0.88ns)   --->   "%add_ln203 = add i19 %mul_ln203, i19 %zext_ln203_2" [lte_cell_search.cpp:203]   --->   Operation 107 'add' 'add_ln203' <Predicate = (!icmp_ln878_1)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln203_3 = zext i19 %add_ln203" [lte_cell_search.cpp:203]   --->   Operation 108 'zext' 'zext_ln203_3' <Predicate = (!icmp_ln878_1)> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%pss_rslt_temp_addr_3 = getelementptr i12 %pss_rslt_temp, i64 0, i64 %zext_ln203_3" [lte_cell_search.cpp:203]   --->   Operation 109 'getelementptr' 'pss_rslt_temp_addr_3' <Predicate = (!icmp_ln878_1)> <Delay = 0.00>
ST_9 : Operation 110 [2/2] (1.23ns)   --->   "%pss_rslt_temp_load = load i19 %pss_rslt_temp_addr_3" [lte_cell_search.cpp:203]   --->   Operation 110 'load' 'pss_rslt_temp_load' <Predicate = (!icmp_ln878_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 288000> <RAM>

State 10 <SV = 9> <Delay = 1.23>
ST_10 : Operation 111 [1/2] (1.23ns)   --->   "%pss_rslt_temp_load = load i19 %pss_rslt_temp_addr_3" [lte_cell_search.cpp:203]   --->   Operation 111 'load' 'pss_rslt_temp_load' <Predicate = (!icmp_ln878_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 288000> <RAM>

State 11 <SV = 10> <Delay = 11.8>
ST_11 : Operation 112 [1/1] (0.00ns)   --->   "%specpipeline_ln200 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12" [lte_cell_search.cpp:200]   --->   Operation 112 'specpipeline' 'specpipeline_ln200' <Predicate = (!icmp_ln878_1)> <Delay = 0.00>
ST_11 : Operation 113 [1/1] (0.00ns)   --->   "%specloopname_ln200 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [lte_cell_search.cpp:200]   --->   Operation 113 'specloopname' 'specloopname_ln200' <Predicate = (!icmp_ln878_1)> <Delay = 0.00>
ST_11 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i12 %pss_rslt_temp_load" [lte_cell_search.cpp:203]   --->   Operation 114 'zext' 'zext_ln203' <Predicate = (!icmp_ln878_1)> <Delay = 0.00>
ST_11 : Operation 115 [1/1] (11.8ns)   --->   "%write_ln203 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr, i32 %zext_ln203, i4 15" [lte_cell_search.cpp:203]   --->   Operation 115 'write' 'write_ln203' <Predicate = (!icmp_ln878_1)> <Delay = 11.8> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 116 'br' 'br_ln0' <Predicate = (!icmp_ln878_1)> <Delay = 0.00>

State 12 <SV = 9> <Delay = 11.8>
ST_12 : Operation 117 [5/5] (11.8ns)   --->   "%gmem_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [lte_cell_search.cpp:203]   --->   Operation 117 'writeresp' 'gmem_addr_1_wr_resp' <Predicate = true> <Delay = 11.8> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 118 [1/1] (1.00ns)   --->   "%write_ln206 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %OUT_PSS_ID, i32 %zext_ln267_1" [lte_cell_search.cpp:206]   --->   Operation 118 'write' 'write_ln206' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_12 : Operation 119 [1/1] (1.00ns)   --->   "%write_ln207 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %OUT_PEAK_INDEX, i32 %zext_ln267" [lte_cell_search.cpp:207]   --->   Operation 119 'write' 'write_ln207' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

State 13 <SV = 10> <Delay = 11.8>
ST_13 : Operation 120 [4/5] (11.8ns)   --->   "%gmem_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [lte_cell_search.cpp:203]   --->   Operation 120 'writeresp' 'gmem_addr_1_wr_resp' <Predicate = true> <Delay = 11.8> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 11> <Delay = 11.8>
ST_14 : Operation 121 [3/5] (11.8ns)   --->   "%gmem_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [lte_cell_search.cpp:203]   --->   Operation 121 'writeresp' 'gmem_addr_1_wr_resp' <Predicate = true> <Delay = 11.8> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 12> <Delay = 11.8>
ST_15 : Operation 122 [2/5] (11.8ns)   --->   "%gmem_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [lte_cell_search.cpp:203]   --->   Operation 122 'writeresp' 'gmem_addr_1_wr_resp' <Predicate = true> <Delay = 11.8> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 13> <Delay = 11.8>
ST_16 : Operation 123 [1/5] (11.8ns)   --->   "%gmem_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [lte_cell_search.cpp:203]   --->   Operation 123 'writeresp' 'gmem_addr_1_wr_resp' <Predicate = true> <Delay = 11.8> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 124 [1/1] (0.00ns)   --->   "%ret_ln269 = ret" [lte_cell_search.cpp:269]   --->   Operation 124 'ret' 'ret_ln269' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 16.3ns, clock uncertainty: 4.4ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'OUT_RSLT' [73]  (1 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'phi' operation ('empty') with incoming values : ('empty_91') [83]  (0 ns)
	'getelementptr' operation ('pss_rslt_temp_addr') [91]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on array 'pss_rslt_temp', lte_cell_search.cpp:250 [92]  (1.24 ns)
	blocking operation 1.08 ns on control path)

 <State 3>: 0.427ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i.V') with incoming values : ('add_ln691') [97]  (0.427 ns)

 <State 4>: 2.33ns
The critical path consists of the following:
	'phi' operation ('i.V') with incoming values : ('add_ln691') [97]  (0 ns)
	'getelementptr' operation ('IN_real_V_addr', lte_cell_search.cpp:23) [111]  (0 ns)
	'store' operation ('store_ln23', lte_cell_search.cpp:23) of variable 'shl_ln' on array 'IN_real.V', lte_cell_search.cpp:251 [112]  (1.24 ns)
	blocking operation 1.1 ns on control path)

 <State 5>: 11.9ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr', lte_cell_search.cpp:203) [128]  (0 ns)
	bus request on port 'gmem' (lte_cell_search.cpp:203) [129]  (11.9 ns)

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 1.29ns
The critical path consists of the following:
	'load' operation ('peak_id_temp', lte_cell_search.cpp:267) on local variable 'peak_id_temp', lte_cell_search.cpp:249 [119]  (0 ns)
	'call' operation ('call_ln267', lte_cell_search.cpp:267) to 'write_buffer_fft' [125]  (1.29 ns)

 <State 8>: 9.47ns
The critical path consists of the following:
	'call' operation ('call_ln267', lte_cell_search.cpp:267) to 'write_buffer_fft' [125]  (9.47 ns)

 <State 9>: 2.12ns
The critical path consists of the following:
	'phi' operation ('i.V') with incoming values : ('add_ln691_1') [132]  (0 ns)
	'add' operation ('add_ln203', lte_cell_search.cpp:203) [139]  (0.884 ns)
	'getelementptr' operation ('pss_rslt_temp_addr_3', lte_cell_search.cpp:203) [141]  (0 ns)
	'load' operation ('pss_rslt_temp_load', lte_cell_search.cpp:203) on array 'pss_rslt_temp', lte_cell_search.cpp:250 [144]  (1.24 ns)

 <State 10>: 1.24ns
The critical path consists of the following:
	'load' operation ('pss_rslt_temp_load', lte_cell_search.cpp:203) on array 'pss_rslt_temp', lte_cell_search.cpp:250 [144]  (1.24 ns)

 <State 11>: 11.9ns
The critical path consists of the following:
	bus write on port 'gmem' (lte_cell_search.cpp:203) [146]  (11.9 ns)

 <State 12>: 11.9ns
The critical path consists of the following:
	bus response on port 'gmem' (lte_cell_search.cpp:203) [149]  (11.9 ns)

 <State 13>: 11.9ns
The critical path consists of the following:
	bus response on port 'gmem' (lte_cell_search.cpp:203) [149]  (11.9 ns)

 <State 14>: 11.9ns
The critical path consists of the following:
	bus response on port 'gmem' (lte_cell_search.cpp:203) [149]  (11.9 ns)

 <State 15>: 11.9ns
The critical path consists of the following:
	bus response on port 'gmem' (lte_cell_search.cpp:203) [149]  (11.9 ns)

 <State 16>: 11.9ns
The critical path consists of the following:
	bus response on port 'gmem' (lte_cell_search.cpp:203) [149]  (11.9 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
