[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of TPS3840PH18DBVR production of TEXAS INSTRUMENTS from the text:VDD (V)IDD (µA)\n1 2 3 4 5 6 7 8 9 1000.10.20.30.40.5\nIDDvDL49\nPL49\nPH49\nTPS3840DL49VDD\nGNDRESET MR\nCT9V\n1 µF\nDC/DCVinVout\nEN5V\nProduct\nFolder\nOrder\nNow\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, use insafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.TPS3840\nSNVSB03D –DECEMBER 2018 –REVISED JANUARY 2020\nTPS3840 NanoPower, HighInputVoltage Supervisor WithMRandProgrammable Delay\n11Features\n1•Wide operating voltage: 1.5Vto10V\n•Nano supply current: 300nA(Typ), 700nA(Max)\n•Fixed threshold voltage (VIT-)\n–Threshold from 1.6Vto4.9Vin0.1-V steps\n–High accuracy: 1%(Typ), 1.5% (Max)\n–Built-in hysteresis (VIT+)\n–1.6V<VIT-≤3.0V=100mV(Typical)\n–3.1V≤VIT-<4.9V=200mV(Typical)\n•Start-up delay (tSTRT):220µs(Typ), 350µs(Max)\n•Programmable reset time delay (tD):\n–50µs(nocapacitor) to6.2s(10-µF)\n•Active-low manual reset (MR)\n•Three output topologies:\n–TPS3840DL: open-drain, active-low (RESET),\nrequires pull-up resistor\n–TPS3840PL: push-pull, active-low (RESET)\n–TPS3840PH: push-pull, active-high (RESET)\n•Wide temperature range: –40°Cto+125 °C\n•Package: SOT23-5 (DBV)\n2Applications\n•Grid infrastructure: circuit breaker, smart meter,\nother monitoring andprotection equipment\n•Factory automation: field transmitter, PLC.\n•Building automation: firesafety, smoke detector,\nandHVAC\n•Electronic point ofsale\n•Portable, battery-powered systems3Description\nWide Vin allows monitoring 9Vrails orbatteries\nwithout external components and 24V rails with\nexternal resistors. Nano-Iq extends battery lifeforlow\npower applications and minimizes current\nconsumption when using external resistors. Fast\nstart-up delay allows thedetection ofavoltage fault\nbefore therest ofthesystem powers upproviding\nmaximum safety in hazardous start-up fault\nconditions. Low Power-on-Reset (VPOR)prevents\nfalse resets, premature enable orturn-on ofnext\ndevice, and proper transistor control during power-up\nandpower-down.\nReset output signal isasserted when thevoltage at\nVDDdrops below thenegative voltage threshold (VIT-)\norwhen manual reset (MR) ispulled toalowlogic\n(VMR_L).Reset signal iscleared when VDDriseabove\nVIT-plus hysteresis (VIT+)andmanual reset isfloating\norabove VMR_H and thereset time delay (tD)expires.\nReset time delay can beprogrammed byconnecting\nacapacitor between CTpinand ground. Forafast\nreset CTpincanbeleftfloating.\nAdditional features: Built-in glitch immunity protection\nforMR and VDD,built-in hysteresis, low open-drain\noutput leakage current (ILKG(OD) ).\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nTPS3840 SOT-23 (5)(DBV ) 2.90 mm×1.60 mm\n(1)Forpackage details, see themechanical drawing addendum\nattheendofthedata sheet.\nTypical Application Circuit TPS3840 Typical Supply Current\n2TPS3840\nSNVSB03D –DECEMBER 2018 –REVISED JANUARY 2020 www.ti.com\nProduct Folder Links: TPS3840Submit Documentation Feedback Copyright ©2018 –2020, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5Device Comparison ............................................... 3\n6PinConfiguration andFunctions ......................... 4\n7Specifications ......................................................... 5\n7.1 Absolute Maximum Ratings ...................................... 5\n7.2 ESD Ratings ............................................................ 5\n7.3 Recommended Operating Conditions ....................... 5\n7.4 Thermal Information .................................................. 5\n7.5 Electrical Characteristics ........................................... 6\n7.6 Timing Requirements ................................................ 7\n7.7 Typical Characteristics .............................................. 9\n8Detailed Description ............................................ 16\n8.1 Overview ................................................................. 16\n8.2 Functional Block Diagram ....................................... 168.3 Feature Description ................................................. 16\n8.4 Device Functional Modes ........................................ 19\n9Application andImplementation ........................ 20\n9.1 Application Information ............................................ 20\n9.2 Typical Application ................................................. 20\n10Power Supply Recommendations ..................... 28\n11Layout ................................................................... 28\n11.1 Layout Guidelines ................................................. 28\n11.2 Layout Example .................................................... 28\n12Device andDocumentation Support ................. 29\n12.1 Device Nomenclature ............................................ 29\n12.2 Support Resources ............................................... 30\n12.3 Trademarks ........................................................... 30\n12.4 Electrostatic Discharge Caution ............................ 30\n12.5 Glossary ................................................................ 30\n13Mechanical, Packaging, andOrderable\nInformation ........................................................... 30\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision C(August 2019) toRevision D Page\n•Deleted Device Comparison table .......................................................................................................................................... 3\n•Added Device Nomenclature figure ....................................................................................................................................... 3\n•Changed µFtoFarads tofixtheunits forthedelay equation .............................................................................................. 17\nChanges from Revision B(July 2019) toRevision C Page\n•Changed Device Comparison Table ...................................................................................................................................... 3\nChanges from Revision A(May 2019) toRevision B Page\n•Updated Device Comparison Table ....................................................................................................................................... 3\n•Updated Functional Block Diagram ..................................................................................................................................... 16\n•Changed equation 5and6................................................................................................................................................... 17\n•Updated Application Design #2............................................................................................................................................ 22\nChanges from Original (December 2018) toRevision A Page\n•Changed data sheet from Advanced Information toProduction Data .................................................................................... 1\nTPS3840 XX  XX  XXX\nOUTPUT TYPE \nDL: Open-Drain Active-Low\nPL: Push-Pull Active-Low\nPH: Push-Pull Active-High Threshold Voltage\n16: 1.6V\n17: 1.7V\n...\n49: 4.9V\nSee Table 3Threshold Voltage\nDBV: SOT-23\n3TPS3840\nwww.ti.com SNVSB03D –DECEMBER 2018 –REVISED JANUARY 2020\nProduct Folder Links: TPS3840Submit Documentation Feedback Copyright ©2018 –2020, Texas Instruments Incorporated5Device Comparison\nFigure 1shows thedevice nomenclature todetermine thedevice variant. Other voltages from Table 3attheend\nofdatasheet canbesample upon request, please contact TIsales representative fordetails.\nFigure 1.Device Nomenclature\n1 RESET\n2 VDD\n3 GND 4 MR5 CT\nNot to scale/ NC\n1 RESET\n2 VDD\n3 GND 4 MR5 CT\nNot to scale/ NC\n4TPS3840\nSNVSB03D –DECEMBER 2018 –REVISED JANUARY 2020 www.ti.com\nProduct Folder Links: TPS3840Submit Documentation Feedback Copyright ©2018 –2020, Texas Instruments Incorporated6PinConfiguration andFunctions\nDBV Package\n5-Pin SOT-23\nTPS3840PL, TPS3840DL TopViewDBV Package\n5-Pin SOT-23\nTPS3840PH TopView\nPinFunctions\nPIN\nI/O DESCRIPTION NAME TPS3840PL,\nTPS3840DLTPS3840PH\nRESET N/A 1 O Active-High Output Reset Signal: This pinisasserted tologic high when either\ntheMRpinispulled toalogic loworVDD voltage falls below thenegative\nvoltage threshold (VIT-).When both MRisfloating orabove VMR_H andVDD\nvoltage rises above VIT+,RESET remains asserted tologic high (asserted) for\nthereset time delay (tD)before releasing back tologic low.\nRESET 1 N/A O Active-Low Output Reset Signal: This pinisasserted tologic lowwhen either\ntheMRpinispulled toalogic lowortheVDD voltage falls below thenegative\nvoltage threshold (VIT-).When both MRisfloating orabove VMR_H andVDD\nvoltage rises above VIT+,RESET remains asserted tologic lowforthereset time\ndelay (tD)before releasing back tologic high.\nVDD 2 2 I Input Supply Voltage. TPS3840 monitors VDD voltage\nGND 3 3 _ Ground\nMR/NC 4 4 I Manual Reset .Pullthispintoalogic low(VMR_L)toassert areset signal atthe\nRESET/RESET pin.IftheMRpinisleftfloating orpulled toVMR_H ,theoutput\nreleases tothenominal state after thereset time delay (tD)expires. MRcanbe\nleftfloating when notinuse. NCstands for"NoConnection" orfloating.\nCT 5 5 - Capacitor Time Delay Pin.The CTpinoffers auser-programmable reset delay\ntime. Connect anexternal capacitor onthispintoadjust thereset time delay.\nWhen notinuse, leave pinfloating forthesmallest fixed reset time delay.\n5TPS3840\nwww.ti.com SNVSB03D –DECEMBER 2018 –REVISED JANUARY 2020\nProduct Folder Links: TPS3840Submit Documentation Feedback Copyright ©2018 –2020, Texas Instruments Incorporated(1) Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Condition .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) Ifthelogic signal driving MRisless than VDD,then additional current flows intoVDDandoutofMR. VMRshould notbehigher than VDD.\n(3) Asaresult ofthelowdissipated power inthisdevice, itisassumed thatTJ=TA.7Specifications\n7.1 Absolute Maximum Ratings\nover operating free-air temperature range, unless otherwise noted(1)\nMIN MAX UNIT\nVoltageVDD –0.3 12\nVRESET (TPS3840PL) –0.3 VDD+0.3\nRESET (TPS3840PH) –0.3 VDD+0.3\nRESET (TPS3840DL) –0.3 12\nMR(2)–0.3 12\nCT –0.3 5.5\nCurrent RESET pinandRESET pin ±70 mA\nTemperature(3)Operating junction temperature, TJ –40 150\n°C\nStorage, Tstg –65 150\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.7.2 ESD Ratings\nVALUE UNIT\nV(ESD) Electrostatic dischargeHuman body model (HBM), perANSI/ESDA/JEDEC JS-\n001(1) ±2000\nV\nCharged device model (CDM), perJEDEC specification\nJESD22-C101(2) ±750\n(1) Ifthelogic signal driving MRisless than VDD,then additional current flows intoVDDandoutofMR. VMRshould notbehigher than VDD.7.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)\nMIN NOM MAX UNIT\nVDD Input supply voltage 1.5 10 V\nVRESET ,VRESET RESET pinandRESET pinvoltage 0 10 V\nIRESET ,IRESET RESET pinandRESET pincurrent 0 ±5 mA\nTJ Junction temperature (free airtemperature) –40 125 °C\nVMR(1)Manual reset pinvoltage 0 VDD V\n(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport.7.4 Thermal Information\nTHERMAL METRIC(1)TPS3840\nUNIT DBV (SOT23-5)\n5PINS\nRθJA Junction-to-ambient thermal resistance 187.5 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 109.2 °C/W\nRθJB Junction-to-board thermal resistance 92.8 °C/W\nψJT Junction-to-top characterization parameter 35.4 °C/W\nψJB Junction-to-board characterization parameter 92.5 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance N/A °C/W\n6TPS3840\nSNVSB03D –DECEMBER 2018 –REVISED JANUARY 2020 www.ti.com\nProduct Folder Links: TPS3840Submit Documentation Feedback Copyright ©2018 –2020, Texas Instruments Incorporated(1) VIT-threshold voltage range from 1.6Vto4.9Vin100mVsteps, forreleased versions seeDevice Voltage Thresholds table.\n(2) VIT+=VHYS+VIT-\n(3) Ifthelogic signal driving MRisless than VDD, then additional current flows intoVDD andoutofMR\n(4) VPORistheminimum VDDvoltage level foracontrolled output state. VDDslew rate≤100mV/ µs7.5 Electrical Characteristics\nAt1.5V≤VDD≤10V,CT=MR=Open, RESET pull-up resistor (Rpull-up)=100kΩtoVDD, output reset load (CLOAD)=10pF\nandover theoperating free-air temperature range –40°Cto125°C,unless otherwise noted. Typical values areatTJ=25°C.\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nCOMMON PARAMETERS\nVDD Input supply voltage 1.5 10 V\nVIT- Negative-going input threshold accuracy(1)-40°Cto125°C –1.5 1 1.5 %\nVHYS Hysteresis onVIT-pin VIT-=3.1Vto4.9V 175 200 225 mV\nVHYS Hysteresis onVIT-pin VIT-=1.6Vto3.0V 75 100 125 mV\nIDD Supply current intoVDD pinVDD =1.5V<VDD<10V\nVDD >VIT+(2)\nTA=-40°Cto125°C300 700 nA\nVMR_L Manual reset logic lowinput(3)600 mV\nVMR_H Manual reset logic high input(3)0.7V DD V\nRMR Manual reset internal pull-up resistance 100 kΩ\nRCT CTpininternal resistance 350 500 650 kΩ\nTPS3840PL (Push-Pull Active-Low)\nVPOR Power onReset Voltage(4) VOL(max) =200mV\nIOUT(Sink) =200nA300 mV\nVOLLow level output voltage1.5V<VDD<5V\nVDD<VIT-\nIOUT(Sink) =2mA200 mV\nVOHHigh level output voltage1.5V<VDD<5V\nVDD>VIT+(2)\nIOUT(Source )=2mA0.8V DD V\n5V<VDD<10V\nVDD>VIT+(2)\nIOUT(Source) =5mA0.8V DD V\nTPS3840PH (Push-Pull Active-High)\nVPOR Power onReset Voltage(4)VOH,IOUT(Source) =500nA 950 mV\nVOLLow level output voltage1.5V<VDD<5V\nVDD>VIT+(2)\nIOUT(Sink) =2mA200 mV\n1.5V<VDD<5V\nVDD>VIT+(2)\nIOUT(Sink) =5mA200 mV\nVOHHigh level output voltage 1.5V<VDD<5V,VDD<VIT-,\nIOUT(Source) =2mA0.8V DD V\nTPS3840DL(Open-Drain)\nVPOR Power onReset Voltage(4) VOL(max) =0.2V\nIOUT (Sink) =5.6uA950 mV\nVOLLow level output voltage1.5V<VDD<5V\nVDD<VIT-\nIOUT(Sink) =2mA200 mV\nIlkg(OD) Open-Drain output leakage currentRESET pininHigh Impedance,\nVDD=VRESET =5.5V\nVIT+<VDD90 nA\ntD tP_HLVDD\nVPOR\nVOH\nVOLVIT+ \nVDD(MIN)VIT- \nRESETtSTRT + tD tP_HL tSTRT + tD \n7TPS3840\nwww.ti.com SNVSB03D –DECEMBER 2018 –REVISED JANUARY 2020\nProduct Folder Links: TPS3840Submit Documentation Feedback Copyright ©2018 –2020, Texas Instruments Incorporated(1) When VDD starts from less than thespecified minimum VDDandthen exceeds VIT+,reset isrelease after thestartup delay (tSTRT),a\ncapacitor atCTpinwilladdtDdelay totSTRT time\n(2) tP_HL measured from threhold trippoint (VIT-)toVOLforactive lowvariants andVOHforactive high variants.\n(3) TheMIN andMAX reset time delay with external capacitor depends onRCTandiscalculated using Equation 5andEquation 6in\nSection 8.3.2\n(4) Overdrive %=[(VDD/VIT-)-1]×100%7.6 Timing Requirements\nAt1.5V≤VDD≤10V,CT=MR=Open, RESET pull-up resistor (Rpull-up)=100kΩtoVDD, output reset load (CLOAD)=10pF\nandover theoperating free-air temperature range –40°Cto125°C,VDD slew rate <100mV /us,unless otherwise noted.\nTypical values areatTJ=25°C.\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\ntSTRT Startup Delay(1)CTpinopen 100 220 350 µs\ntP_HLPropagation detect delay forVDD falling\nbelow VIT-VDD=VIT+to(VIT-)-10%(2)15 30 µs\ntD Reset time delay(3)CTpin=open50 µs\nCTpin=10nF 6.2 ms\nCTpin=1µF 619 ms\ntGI_VIT- Glitch immunity VIT- 5%VIT-overdrive(4)10 µs\ntMR_PW MRpinpulse duration toinitiate reset 300 ns\ntMR_RES Propagation delay from MRlowtoreset VDD=4.5V,MR<VMR_L 700 ns\ntMR_tD Delay from release MRtodeasert resetVDD=4.5V,\nMR=VMR_L toVMR_HtD ms\n(1) tD(nocap)isincluded intSTRT time delay. IftDdelay isprogrammed byanexternal capacitor connected toCTpinthen\ntDprogrammed time willbeadded tothestartup time, VDD slew rate =100mV/µs.\n(2) Open-Drain timing diagram assumes pull-up resistor isconnected toRESET\n(3) RESET output isundefined when VDD is<VPOR\nFigure 4.Timing Diagram TPS3840DL (Open-Drain Active-Low)\ntD tP_HLVDD\nVPOR\nVOH\nVOLVIT+ \nVDD(MIN)VIT- \nRESETtSTRT + tD tP_HL tSTRT + tD \ntD tP_HLVDD\nVPOR\nVOH\nVOLVIT+ \nVDD(MIN)VIT- \nRESETtP_HL     t STRT + tD tSTRT + tD \n8TPS3840\nSNVSB03D –DECEMBER 2018 –REVISED JANUARY 2020 www.ti.com\nProduct Folder Links: TPS3840Submit Documentation Feedback Copyright ©2018 –2020, Texas Instruments Incorporated(4) tD(nocap)isincluded intSTRT time delay. IftDdelay isprogrammed byanexternal capacitor connected toCTpin,then\ntDprogrammed time willbeadded tothestartup time. VDD slew rate =100mV/µs.\n(5) RESET output isundefined when VDD <VPORandlimited toVOLforVDD slew rate =100mV/µs\nFigure 5.Timing Diagram TPS3840PL (Push-Pull Active-Low)\n(6) tD(nocap)isincluded intSTRT time delay. IftDdelay isprogrammed byanexternal capacitor connected toCTpin,then\ntDprogrammed time willbeadded tothetotal startup time. VDD slew rate =100mV/µs.\nFigure 6.Timing Diagram TPS3840PH (Push-Pull Active-High)\nTemperature (°C)VIT- Accuracy (%)\n-40 -20 0 20 40 60 80 100 120 140-0.6-0.5-0.4-0.3-0.2-0.100.10.20.30.40.50.6\nVIT_PL16\nPL28\nPL49\nTemperature (°C)VIT- Accuracy (%)\n-40 -20 0 20 40 60 80 100 120 140-0.6-0.5-0.4-0.3-0.2-0.100.10.20.30.40.50.6\nVIT_PH16\nPH30\nPH49\nVDD (V)IDD (µA)\n1 2 3 4 5 6 7 8 9 100.050.10.150.20.250.30.350.40.450.50.550.6\nIDDv25°C\n-40°C\n125°C\nTemperature (°C)VIT- Accuracy (%)\n-40 -20 0 20 40 60 80 100 120 140-0.6-0.5-0.4-0.3-0.2-0.100.10.20.30.40.50.6\nVIT_DL16\nDL29\nDL49\nVDD (V)IDD (µA)\n1 2 3 4 5 6 7 8 9 100.050.10.150.20.250.30.350.40.450.50.550.6\nIDDv25°C\n-40°C\n125°C\nVDD (V)IDD (µA)\n1 2 3 4 5 6 7 8 9 100.050.10.150.20.250.30.350.40.450.50.550.6\nIDDv25°C\n-40°C\n125°C\n9TPS3840\nwww.ti.com SNVSB03D –DECEMBER 2018 –REVISED JANUARY 2020\nProduct Folder Links: TPS3840Submit Documentation Feedback Copyright ©2018 –2020, Texas Instruments Incorporated7.7 Typical Characteristics\nTypical characteristics show thetypical performance oftheTPS3840 device. Test conditions areTJ=25°C,VDD=3.3V,Rpull-\nup=100kΩ,CLoad=50pF,unless otherwise noted.\nFigure 7.Supply Current vsSupply Voltage for\nTPS3840DL49Figure 8.Supply Current vsSupply Voltage for\nTPS3840PL49\nFigure 9.Supply Current vsSupply Voltage for\nTPS3840PH49Figure 10.Negative-going Input Threshold Accuracy over\nTemperature forTPS3840DLXX\nFigure 11.Negative-going Input Threshold Accuracy over\nTemperature forTPS3840PLXXFigure 12.Negative-going Input Threshold Accuracy over\nTemperature forTPS3840PHXX\nVDD (V)VRESET (V)\n0 1 2 3 4 5 6 7 8 9 10-1012345678910\nVRES25°C\n-40°C\n125°C\nVDD (V)VRESET (V)\n0 1 2 3 4 5 6 7 8 9 1000.511.522.533.544.555.5\nVRES25°C\n-40°C\n125°C\nVDD (V)VRESET (V)\n0 1 2 3 4 5 6 7 8 9 10-1012345678910\nVRES25°C\n-40°C\n125°C\nTemperature (°C)VHYS Accuracy (%)\n-40 -20 0 20 40 60 80 100 120 140-20-15-10-505101520\nVhysPH16\nPH30\nPH49\nTemperature (°C)VHYS Accuracy (%)\n-40 -20 0 20 40 60 80 100 120 140-20-15-10-505101520\nVhysDL16\nDL29\nDL49\nTemperature (°C)VHYS Accuracy (%)\n-40 -20 0 20 40 60 80 100 120 140-20-15-10-505101520\nVhysPL16\nPL28\nPL49\n10TPS3840\nSNVSB03D –DECEMBER 2018 –REVISED JANUARY 2020 www.ti.com\nProduct Folder Links: TPS3840Submit Documentation Feedback Copyright ©2018 –2020, Texas Instruments IncorporatedTypical Characteristics (continued)\nTypical characteristics show thetypical performance oftheTPS3840 device. Test conditions areTJ=25°C,VDD=3.3V,Rpull-\nup=100kΩ,CLoad=50pF,unless otherwise noted.\nFigure 13.Input Threshold VIT-Hysteresis Accuracy for\nTPS3840DLXXFigure 14.Input Threshold VIT-Hysteresis Accuracy for\nTPS3840PLXX\nFigure 15.Input Threshold VIT-Hysteresis Accuracy for\nTPS3840PHXXFigure 16.Output Voltage vsInput Voltage forTPS3840DL49\nFigure 17.Output Voltage vsInput Voltage forTPS3840PL49 Figure 18.Output Voltage vsInput Voltage for\nTPS3840PH49\nIRESET  (mA)VOL (V)\n0 0.5 1 1.5 2 2.5 3 3.5 4 4.5 501020304050607080\nVOL_25°C\n-40°C\n125°C\nVDD (V)VOL (V)\n55.5 66.5 77.5 88.5 99.5 10 10.50.0150.020.0250.030.0350.040.0450.050.0550.060.0650.070.0750.080.0850.09\nVOLv25°C\n-40°C\n125°C\nIRESET  (mA)VOL (V)\n0 0.5 1 1.5 2 2.5 3 3.5 4 4.5 5-20020406080100120140\nVOL_25°C\n-40°C\n125°C\nVDD (V)VOL (V)\n1.5 2 2.5 3 3.5 4 4.5 50.0150.020.0250.030.0350.040.0450.050.055\nVOLv25°C\n-40°C\n125°C\nIRESET  (mA)VOL (V)\n0 0.5 1 1.5 2 2.5 3 3.5 4 4.5 5020406080100120140\nVOL_25°C\n-40°C\n125°C\nVDD (V)VOL (V)\n1.5 2 2.5 3 3.5 4 4.5 50.0150.020.0250.030.0350.040.0450.050.055\nVOLv25°C\n-40°C\n125°C\n11TPS3840\nwww.ti.com SNVSB03D –DECEMBER 2018 –REVISED JANUARY 2020\nProduct Folder Links: TPS3840Submit Documentation Feedback Copyright ©2018 –2020, Texas Instruments IncorporatedTypical Characteristics (continued)\nTypical characteristics show thetypical performance oftheTPS3840 device. Test conditions areTJ=25°C,VDD=3.3V,Rpull-\nup=100kΩ,CLoad=50pF,unless otherwise noted.\nFigure 19.Low Level Output Voltage vsIRESET for\nTPS3840DL49Figure 20.Low Level Output Voltage vsVDDfor\nTPS3840DL49\nFigure 21.Low Level Output Voltage vsIRESET for\nTPS3840PL49Figure 22.Low Level Output Voltage vsVDD for\nTPS3840PL49\nFigure 23.Low Level Output Voltage vsIRESET for\nTPS3840PH49Figure 24.Low Level Output Voltage vsVDD for\nTPS3840PH49\nTemperature (°C)V_MR_L (V)\n-40 -20 0 20 40 60 80 100 120 1400.50.7511.251.51.7522.252.52.75\nMR_LDL16\nDL29\nDL49\nTemperature (°C)V_MR_L (V)\n-40 -20 0 20 40 60 80 100 120 1400.50.7511.251.51.7522.252.52.75\nMR_LPL16\nPL28\nPL49\nIRESET  (mA)VOH (V)\n0 0.5 1 1.5 2 2.5 3 3.5 4 4.5 51.251.31.351.41.451.51.551.6\nVOH_25°C\n-40°C\n125°C\nVDD (V)VOH (V)\n1.5 2 2.5 3 3.5 4 4.5 511.522.533.544.55\nVOHv25°C\n-40°C\n125°C\nIRESET  (mA)VOH (V)\n0 0.5 1 1.5 2 2.5 3 3.5 4 4.5 59.759.7759.89.8259.859.8759.99.9259.959.97510\nVOH_25°C\n-40°C\n125°C\nVDD (V)VOH (V)\n1.5 2 2.5 3 3.5 4 4.5 511.522.533.544.55\nVOHv25°C\n-40°C\n125°C\n12TPS3840\nSNVSB03D –DECEMBER 2018 –REVISED JANUARY 2020 www.ti.com\nProduct Folder Links: TPS3840Submit Documentation Feedback Copyright ©2018 –2020, Texas Instruments IncorporatedTypical Characteristics (continued)\nTypical characteristics show thetypical performance oftheTPS3840 device. Test conditions areTJ=25°C,VDD=3.3V,Rpull-\nup=100kΩ,CLoad=50pF,unless otherwise noted.\nFigure 25.High Level Output Voltage vsIRESET for\nTPS3840PL49Figure 26.High Level Output Voltage over Temperature for\nTPS3840PL49\nFigure 27.High Level Output Voltage vsIRESET for\nTPS3840PH49Figure 28.High Level Output Voltage over Temperature for\nTPS3840PH49\nFigure 29.Manual Reset Logic Low Voltage Threshold over\nTemperature forTPS3840DLXXFigure 30.Manual Reset Logic Low Voltage Threshold over\nTemperature forTPS3840PLXX\nOverdrive (%)Glitch Immunity (µs)\n5 10 15 20 25 30 35 40 45 501213141516171819202122\nGlit25°C\n-40°C\n125°C\nTemperature (°C)R_CT (kohm)\n-40 -20 0 20 40 60 80 100 120 140458460462464466468470472474476478\nRCTvDL49\nPL49\nPH49\nTemperature (°C)V_MR_H (V)\n-40 -20 0 20 40 60 80 100 120 1400.7511.251.51.7522.252.52.75\nMR_HPL16\nPL28\nPL49\nTemperature (°C)V_MR_H (V)\n-40 -20 0 20 40 60 80 100 120 1400.7511.251.51.7522.252.52.75\nMR_HPH16\nPH30\nPH49\nTemperature (°C)V_MR_L (V)\n-40 -20 0 20 40 60 80 100 120 1400.50.7511.251.51.7522.252.52.75\nMR_LPH16\nPH230\nPH49\nTemperature (°C)V_MR_H (V)\n-40 -20 0 20 40 60 80 100 120 1400.7511.251.51.7522.252.52.75\nMR_HDL16\nDL29\nDL49\n13TPS3840\nwww.ti.com SNVSB03D –DECEMBER 2018 –REVISED JANUARY 2020\nProduct Folder Links: TPS3840Submit Documentation Feedback Copyright ©2018 –2020, Texas Instruments IncorporatedTypical Characteristics (continued)\nTypical characteristics show thetypical performance oftheTPS3840 device. Test conditions areTJ=25°C,VDD=3.3V,Rpull-\nup=100kΩ,CLoad=50pF,unless otherwise noted.\nFigure 31.Manual Reset Logic Low Voltage Threshold over\nTemperature forTPS3840PHXXFigure 32.Manual Reset Logic High Voltage Threshold over\nTemperature forTPS3840DLXX\nFigure 33.Manual Reset Logic High Voltage Threshold over\nTemperature forTPS3840PLXXFigure 34.Manual Reset Logic High Voltage Threshold over\nTemperature forTPS3840PHXX\nFigure 35.Glitch Immunity onVIT-vsOverdrive (Data Taken\nwith TPS3840PL28)Figure 36.CTPinInternal Resistance over Temperature\nCapacitor Value (µF)tD with Capacitor (s)\n1 2 3 4 5 6789 100.511.522.533.544.55\nDela25°C\n-40°C\n125°C\nTemperature (°C)t_P_HL (µs)\n-40 -20 0 20 40 60 80 100 120 14014.751515.2515.515.751616.2516.516.751717.25\nTPHLDL49\nPL49\nPH49\nCapacitor (µF)t_D (ms)\n0.01 0.02 0.05 0.1 0.20.30.5 1 234567100500100015002000250030003500400045005000\nDela25°C\n-40°C\n125°C\nCapacitor Value (µF)tD with Capacitor (ms)\n0.01 0.02 0.03 0.050.07 0.1 0.2 0.3 0.50.7 10100200300400500600\nDela25°C\n-40°C\n125°C\nTemperature (°C)t_STRT (µs)\n-40 -20 0 20 40 60 80 100 120 140170175180185190195200205210215\nStarDL49\nPL49\nPH49\nTemperature (°C)t_D no Capacitor (µs)\n-40 -20 0 20 40 60 80 100 120 1403691215\nDelaDL49\nPL49\nPH49\n14TPS3840\nSNVSB03D –DECEMBER 2018 –REVISED JANUARY 2020 www.ti.com\nProduct Folder Links: TPS3840Submit Documentation Feedback Copyright ©2018 –2020, Texas Instruments IncorporatedTypical Characteristics (continued)\nTypical characteristics show thetypical performance oftheTPS3840 device. Test conditions areTJ=25°C,VDD=3.3V,Rpull-\nup=100kΩ,CLoad=50pF,unless otherwise noted.\nFigure 37.Startup Delay over Temperature Figure 38.Reset Time Delay with NoCapacitor over\nTemperature\nFigure 39.Reset Time Delay vsCapacitor Value (Data Taken\nwith TPS3840PL16)Figure 40.Reset Time Delay vsSmall Capacitor Values\n(Data Taken with TPS3840PL16)\nFigure 41.Reset Time Delay vsLarge Capacitor Values\n(Data Taken with TPS3840PL16)Figure 42.Propagation Detect Time Delay forVDD Falling\nBelow VIT-(High-to-Low) over Temperature\nTemperature (°C)T_MR_RES (ns)\n-40 -20 0 20 40 60 80 100 120 140415420425430435440445450455460465\nMR_rDL49\nPL49\nPH49\nTemperature (°C)t_MR_ tD (µs)\n-40 -20 0 20 40 60 80 100 120 1403.13.153.23.253.33.353.43.453.53.55\nMRdeDL49\nPL49\nPH49\n15TPS3840\nwww.ti.com SNVSB03D –DECEMBER 2018 –REVISED JANUARY 2020\nProduct Folder Links: TPS3840Submit Documentation Feedback Copyright ©2018 –2020, Texas Instruments IncorporatedTypical Characteristics (continued)\nTypical characteristics show thetypical performance oftheTPS3840 device. Test conditions areTJ=25°C,VDD=3.3V,Rpull-\nup=100kΩ,CLoad=50pF,unless otherwise noted.\nFigure 43.Propagation Time Delay from MRAsserted to\nReset over TemperatureFigure 44.Propagation Time Delay from MRRelease to\nDeasserted Reset over Temperature\nVREFVDDRESET \n(PPH)\nRESET \n(PPL, DL)VDD\nCT / NCMR / NCRMR\nCopyright © 2019, Texas Instruments IncorporatedRCT\nVoltage \nDividerVDDVDD\nGNDPush-pull variants\n+\n±\n16TPS3840\nSNVSB03D –DECEMBER 2018 –REVISED JANUARY 2020 www.ti.com\nProduct Folder Links: TPS3840Submit Documentation Feedback Copyright ©2018 –2020, Texas Instruments Incorporated8Detailed Description\n8.1 Overview\nThe TPS3840 isafamily ofwide VDD andnano-quiescent current voltage detectors with fixed threshold voltage.\nTPS3840 features include programable reset time delay using external capacitor, active-low manual reset, 1%\ntypical monitor threshold accuracy with hysteresis andglitch immunity.\nFixed negative threshold voltages (VIT-)canbefactory setfrom 1.6Vto4.9V(see theDevice Comparison for\navailable options). TPS3840 isavailable inSOT-23 5pinindustry standard package.\n8.2 Functional Block Diagram\n8.3 Feature Description\n8.3.1 Input Voltage (VDD)\nVDD pinismonitored bytheinternal comparator toindicate when VDD falls below thefixed threshold voltage.\nVDD also functions asthesupply fortheinternal bandgap, internal regulator, state machine, buffers and other\ncontrol logic blocks. Good design practice involve placing a0.1uFto1uFbypass capacitor atVDD input for\nnoisy applications toensure enough charge isavailable forthedevice topower upcorrectly.\nOverdrive\nPulse \nDurationVDD\nVIT-VIT+ \nVDDHystersis Width \nVIT+ VIT-RESETRESET\nVDDHystersis Width \nVIT+ VIT-\n17TPS3840\nwww.ti.com SNVSB03D –DECEMBER 2018 –REVISED JANUARY 2020\nProduct Folder Links: TPS3840Submit Documentation Feedback Copyright ©2018 –2020, Texas Instruments IncorporatedFeature Description (continued)\n8.3.1.1 VDD Hysteresis\nThe internal comparator hasbuilt-in hysteresis toavoid erroneous output reset release. Ifthevoltage attheVDD\npinfalls below VIT-theoutput reset isasserted. When thevoltage attheVDD pingoes above VIT-plus hysteresis\n(VHYS)theoutput reset isdeasserted after tDdelay.\nFigure 45.Hysteresis Diagram\n8.3.1.2 VDD Transient Immunity\nThe TPS3840 isimmune toquick voltage transients orexcursion onVDD. Sensitivity totransients depends on\nboth pulse duration andoverdrive. Overdrive isdefined byhow much VDD deviates from thespecified threshold.\nThreshold overdrive iscalculated asapercent ofthethreshold inquestion, asshown inEquation 1.\nOverdrive =|(VDD/VIT-–1)×100% | (1)\nFigure 46.Overdrive vsPulse Duration\n8.3.2 User-Programmable Reset Time Delay\nThe reset time delay canbesettoaminimum value of50µsbyleaving theCTpinfloating, oramaximum value\nofapproximately 6.2seconds byconnecting 10µFdelay capacitor. The reset time delay (tD)canbeprogrammed\nbyconnecting acapacitor nolarger than 10µFbetween CTpinandGND.\nThe relationship between external capacitor (CCT_EXT )inFarads atCTpinand thetime delay (tD)inseconds is\ngiven byEquation 2.\ntD=-ln(0.29) xRCTxCCT_EXT +tD(nocap) (2)\nEquation 2issimplified toEquation 3byplugging RCTandtD(no cap)given inElectrical Characteristics section:\ntD=618937 xCCT_EXT +50µs (3)\nEquation 4solves forexternal capacitor value (CCT_EXT )inunits ofFarads where tDisinunits ofseconds\nCCT_EXT =(tD-50µs)÷618937 (4)\nThe reset delay varies according tothree variables: theexternal capacitor variance (CCT),CTpininternal\nresistance (RCT)provided intheElectrical Characteristics table, and aconstant. The minimum and maximum\nvariance duetotheconstant isshown inEquation 5andEquation 6.\ntD(minimum) =-ln(0.36) xRCT(min)xCCT(min)+tD(nocap, min) (5)\ntD(maximum) =-ln(0.26) xRCT(max)xCCT(max)+tD(nocap, max) (6)\nVIT+\ntP_HLVHYS\ntDVIT+\nVHYS\nVIT-\ntMR_tD\nVMR_LtMR_RES\ntMR_PWReset not asserted \nPulse width less than  tMR_PWRESET\nMRVDD\nVMR_HVIT-\n18TPS3840\nSNVSB03D –DECEMBER 2018 –REVISED JANUARY 2020 www.ti.com\nProduct Folder Links: TPS3840Submit Documentation Feedback Copyright ©2018 –2020, Texas Instruments IncorporatedFeature Description (continued)\nThe recommended maximum delay capacitor fortheTPS3840 islimited to10µFasthisensures there isenough\ntime forthecapacitor tofully discharge when thereset condition occurs. When avoltage fault occurs, the\npreviously charged upcapacitor discharges, and ifthemonitored voltage returns from thefault condition before\nthedelay capacitor discharges completely, thedelay capacitor willbegin charging from avoltage above zero\nvolts and thereset delay willbeshorter than expected. Larger delay capacitors can beused solong asthe\ncapacitor hasenough time tofully discharge during theduration ofthevoltage fault.\n8.3.3 Manual Reset (MR) Input\nThe manual reset (MR) input allows aprocessor GPIO orother logic circuits toinitiate areset. Alogic lowonMR\nwith pulse duration longer than tMR_RES willcauses reset output toassert. After MRreturns toalogic high (VMR_H)\nandVDD isabove VIT+,reset isdeasserted after theuser programmed reset time delay (tD)expires.\nIfMRisnotcontrolled externally, then MRcanbeleftdisconnected. Ifthelogic signal controlling MRisless than\nVDD, then additional current flows from VDD intoMRinternally. Forminimum current consumption, drive MRto\neither VDD orGND. VMRshould notbehigher than VDD voltage.\nFigure 47.Timing Diagram MRandRESET (TPS3840DL)\n8.3.4 Output Logic\n8.3.4.1 RESET Output, Active-Low\nRESET (Active-Low) applies toTPS3840D L(Open-Drain) and TPS3840P L(Push-Pull) hence the"L"inthe\ndevice name. RESET remains high (deasserted) aslong asVDD isabove thenegative threshold (VIT-)and the\nMRpinisfloating orabove VMR_H.IfVDD falls below thenegative threshold (VIT-)orifMRisdriven low, then\nRESET isasserted.\nWhen MRisagain logic high orfloating and VDD riseabove VIT+,thedelay circuit willhold RESET lowforthe\nspecified reset time delay (tD).When thereset time delay haselapsed, theRESET pingoes back tologic high\nvoltage (VOH).\nThe TPS3840DL (Open-Drain) version, denoted with "D"inthedevice name, requires apull-up resistor tohold\nRESET pinhigh. Connect thepull-up resistor tothedesired pull-up voltage source andRESET canbepulled up\ntoany voltage upto10Vindependent oftheVDD voltage. Toensure proper voltage levels, give some\nconsideration when choosing thepull-up resistor values. The pull-up resistor value determines theactual VOL,the\noutput capacitive loading, andtheoutput leakage current (ILKG(OD) ).\nThe Push-Pull variants (TPS3840 PLandTPS3840 PH),denoted with "P"inthedevice name, does notrequire a\npull-up resistor\n19TPS3840\nwww.ti.com SNVSB03D –DECEMBER 2018 –REVISED JANUARY 2020\nProduct Folder Links: TPS3840Submit Documentation Feedback Copyright ©2018 –2020, Texas Instruments IncorporatedFeature Description (continued)\n(1) When VDDfalls below VDD(MIN) ,undervoltage-lockout (UVLO) takes effect andoutput reset isheld asserted until VDDfalls below VPOR.8.3.4.2 RESET Output, Active-High\nRESET (active-high), denoted with nobarabove thepinlabel, applies only toTPS3840PH push-pull active-high\nversion. RESET remains low(deasserted) aslong asVDD isabove thethreshold (VIT-)and themanual reset\nsignal (MR) islogic high orfloating. IfVDD falls below thenegative threshold (VIT-)orifMRisdriven low, then\nRESET isasserted driving theRESET pintohigh voltage (VOH).\nWhen MRisagain logic high andVDD isabove VIT+thedelay circuit willhold RESET high forthespecified reset\ntime delay (tD).When thereset time delay haselapsed, theRESET pingoes back tolowvoltage (VOL)\n8.4 Device Functional Modes\nTable 1summarizes thevarious functional modes ofthedevice. Logic high isrepresented by"H"andlogic lowis\nrepresented by"L".\nTable 1.Truth Table\nVDD MR RESET RESET\nVDD <VPOR Ignored Undefined Undefined\nVPOR<VDD<VIT-(1)Ignored H L\nVDD≥VIT- L H L\nVDD≥VIT- H L H\nVDD≥VIT- Floating L H\n8.4.1 Normal Operation (VDD>VDD(min) )\nWhen VDD isgreater than VDD(min) ,thereset signal isdetermined bythevoltage ontheVDD pinwith respect to\nthetrippoint (VIT-)andthelogic state ofMR.\n•MRhigh: thereset signal corresponds toVDD with respect tothethreshold voltage.\n•MRlow: inthismode, thereset isasserted regardless ofthethreshold voltage.\n8.4.2 VDD Between VPOR andVDD(min)\nWhen thevoltage onVDD isless than theVDD(min) voltage, and greater than thepower-on-reset voltage (VPOR),\nthereset signal isasserted.\n8.4.3 Below Power-On-Reset (VDD<VPOR)\nWhen thevoltage onVDD islower than VPOR,thedevice does nothave enough bias voltage tointernally pullthe\nasserted output loworhigh andreset voltage level isundefined.\nTPS3840PL30MRVDD\nGND CTRESET\nTPS3840DL16VDD\nGNDRESET MR\nCTMicrocontrollerVCORE3.3V\nRESETVDDLDO\nEN1.8 V\n0.047µFVI/O\nNC1 µF 1 µF\n10N\x9f\x03\n20TPS3840\nSNVSB03D –DECEMBER 2018 –REVISED JANUARY 2020 www.ti.com\nProduct Folder Links: TPS3840Submit Documentation Feedback Copyright ©2018 –2020, Texas Instruments Incorporated9Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n9.1 Application Information\nThe following sections describe indetail how toproperly usethisdevice, depending ontherequirements ofthe\nfinal application.\n9.2 Typical Application\n9.2.1 Design 1:Dual RailMonitoring with Power-Up Sequencing\nAtypical application fortheTPS3840 isvoltage railmonitoring andpower-up sequencing asshown inFigure 48.\nThe TPS3840 can beused tomonitor any railabove 1.6V.Inthisdesign application, twoTPS3840 devices\nmonitor twoseparate voltage rails andsequences therails upon power-up. The TPS3840PL30 isused tomonitor\nthe3.3-V main power railandtheTPS3840DL16 isused tomonitor the1.8-V railprovided bytheLDO forother\nsystem peripherals. The RESET output oftheTPS3840PL30 isconnected totheENABLE input oftheLDO. A\nreset event isinitiated oneither voltage supervisor when theVDD voltage isless than VIT-orwhen MRisdriven\nlowbyanexternal source.\nFigure 48.TPS3840 Voltage RailMonitor andPower-Up Sequencer Design Block Diagram\nVDD\nRESET\n (LDO Enable)\nV       (LDO)OUT30ms delay from VDD (3.3V) to LDO Enable set by 0.047µF on CT of TPS3840PL30\nNegligible delay from LDO Enable to 1.8V V OUT\n21TPS3840\nwww.ti.com SNVSB03D –DECEMBER 2018 –REVISED JANUARY 2020\nProduct Folder Links: TPS3840Submit Documentation Feedback Copyright ©2018 –2020, Texas Instruments IncorporatedTypical Application (continued)\n9.2.1.1 Design Requirements\nThis design requires voltage supervision ontwoseparate rails: 3.3-V and 1.8-V rails. The voltage railneeds to\nsequence upon power upwith the3.3-V railcoming upfirstfollowed bythe1.8-V railatleast 25msafter.\nPARAMETER DESIGN REQUIREMENT DESIGN RESULT\nTwo Rail Voltage Supervision Monitor 3.3-V and1.8-V railsTwo TPS3840 devices provide voltage monitoring\nwith 1%accuracy with device options available in\n0.1Vvariations\nVoltage Rail SequencingPower upthe3.3-V railfirstfollowed by1.8-V rail\n25msafterThe CTcapacitor onTPS38240PL28 issetto\n0.047 µFforareset time delay of29mstypical\nOutput logic voltage 3.3-V Open-Drain 3.3-V Open-Drain\nMaximum device current\nconsumption1µA Each TPS3840 requires 350nAtypical\n9.2.1.2 Detailed Design Procedure\nThe primary constraint forthisapplication ischoosing thecorrect device tomonitor thesupply voltage ofthe\nmicroprocessor. The TPS3840 can monitor any voltage between 1.6Vand 10Vand isavailable in0.1V\nincrements. Depending onhow faraway from thenominal voltage railtheuser wants thevoltage supervisor to\ntrigger determines thecorrect voltage supervisor variant tochoose. Inthisexample, thefirst TPS3840 triggers\nwhen the3.3-V railfalls to3.0V.The second TPS3840 triggers areset when the1.8-V railfalls to1.6V.The\nsecondary constraint forthis application isthereset time delay that must beatleast 25mstoallow the\nmicroprocessor, andallother devices using the3.3-V rail,enough time tostartup correctly before the1.8-V railis\nenabled viatheLDO. Because aminimum time isrequired, theuser must account forcapacitor tolerance. For\napplications with ambient temperatures ranging from –40°Cto+125 °C,CCTcan becalculated using RCTand\nsolving forCCTinEquation 2.Solving Equation 2for25msgives aminimum capacitor value of0.04 µFwhich is\nrounded uptoastandard value 0.047 µFtoaccount forcapacitor tolerance.\nA1-µFdecoupling capacitor isconnected totheVDD pinasagood analog design practice. The pull-up resistor\nisonly required fortheOpen-Drain device variants andiscalculated tomaintain theRESET current within the±5\nmAlimit found intheRecommended Operating Conditions :RPull-up =VPull-up ÷5mA. Forthisdesign, astandard\n10-kΩpull-up resistor isselected tominimize current draw when RESET isasserted. Keep inmind thelower the\npull-up resistor, thehigher VOL.The MRpincanbeconnected toanexternal signal ifdesired orleftfloating ifnot\nused duetotheinternal pull-up resistor toVDD.\n9.2.1.3 Application Curves\nFigure 49.Startup Sequence Highlighting theDelay Between 3.3V and1.8V Rails\nTPS3840DL30VDD\nGNDRESET MR\nCTBattery Charger2.8V\nGNDTMP303\nOUT HYST\nHYSTSET0\nSET1SOHVS\n10µF100k\r\nNCOFF\nON\nTPS3840DL30VDD\nGNDRESET MR\nCTMicrocontrollerVCORE3.3V\nGNDTMP303\nOUT HYST\nHYSTSET0\nSET1SOHVS\nFAULT\n10µF10\x9f\x03\n22TPS3840\nSNVSB03D –DECEMBER 2018 –REVISED JANUARY 2020 www.ti.com\nProduct Folder Links: TPS3840Submit Documentation Feedback Copyright ©2018 –2020, Texas Instruments Incorporated9.2.2 Design 2:Battery Voltage andTemperature Monitor\nAtypical application fortheTPS3840 isbattery voltage and temperature monitoring. The TPS3840 isoffered in\nactive-low oractive-high output topologies and can operate above orbelow thevoltage threshold meaning the\ndevice can beused asanundervoltage monitor asshown inFigure 50orovervoltage monitor asshown in\nFigure 51.The TPS3840 can beused tomonitor any railabove 1.6V.Inthis design application, one\nTPS3840DL30 monitors the3.3-V battery voltage railandtriggers anactive-low reset fault condition ifthebattery\nvoltage falls below the3-V threshold. For overvoltage monitoring, another TPS3840DL30 monitors a2.8-V\nbattery and triggers alogic high atthe3-V threshold plus 100 mVhysteresis soat3.1V.Both applications\nmonitor thebattery temperature using TMP303, apush-pull, active-high temperature switch. Atemperature fault\nistriggered ifthebattery temperature falls outside ofadefined window temperature range setbytheTMP303\nvariant chosen.\nFigure 50.Low Battery Voltage andWindow Temperature Monitoring Solution\nFigure 51.Overvoltage andWindow Temperature Monitoring Solution\n9.2.2.1 Design Requirements\nThis design requires voltage and temperature supervision onabattery voltage railand therequirements may\ndiffer depending onifundervoltage orovervoltage monitoring isrequired. Forthisdesign, both requirements are\nconsidered toshow theflexibility oftheTPS3840 device. The firstapplication example shown inFigure 50uses\nTPS3840DL30, anopen-drain active-low voltage supervisor tomonitoring undervoltage andTMP303, apush-pull\nactive-high window temperature switch tomonitor under andover temperature. Fortheundervoltage application,\ntheTPS3840DL30 isoperating intheinactive logic high region soanovervoltage fault occurs when thebattery\nvoltage falls below VIT-=3.0Vorwhen thebattery temperature isoutside therange from 0°Cto60°C.The\nsecond application example uses TPS3840DL30 operating intheactive-low region tomonitor overvoltage and\nTMP303 tomonitor under and over temperature. Fortheovervoltage requirement, thefault occurs when the\nbattery voltage rises above 3.1Vorwhen thebattery temperature isoutside therange from 0°Cto60°C.\n23TPS3840\nwww.ti.com SNVSB03D –DECEMBER 2018 –REVISED JANUARY 2020\nProduct Folder Links: TPS3840Submit Documentation Feedback Copyright ©2018 –2020, Texas Instruments IncorporatedPARAMETER DESIGN REQUIREMENT DESIGN RESULT\nBattery Voltage SupervisionMonitor 3.3-V battery forundervoltage condition TPS3840 provides voltage monitoring with 1%\naccuracy with device options available in0.1V\nvariations. TPS3840DL30 triggers areset when\nVDD falls below 3V.TPS3840PH30 triggers a\nreset when VDD rises above 3Vplus hysteresis\nsetting theovervoltage threshold to3.1V.Monitor 2.8-V battery forovervoltage condition\nBattery Temperature SupervisionMonitor battery temperature between 0°Cand60°C\nwith 1°Cresolution forundervoltage designTMP303A monitors temperature within 0°Cto60°C\nwith 1°Cresolution. Note thisisapush-pull, active-\nhigh output device.\nOutput TopologyUndervoltage: Active-Low, Open-Drain TPS3840 isoffered inActive-Low Open-drain,\nActive-Low Push-Pull, andActive-High Push-Pull\ntopologiesOvervoltage: Active-High, Push-Pull\nMaximum device current\nconsumption10µATPS3840 requires 350nA(typical) andTMP303\nrequires 3.5µA(typical)\nDelay when returning from fault\nconditionDelay ofatleast 6seconds when returning from\nthefault toprevent operation infault conditionsCCT=10µFsets 6.18 second delay\n9.2.2.2 Detailed Design Procedure\nThe primary constraint forthisapplication ischoosing thecorrect device tomonitor thebattery supply voltage.\nThe TPS3840 canmonitor anyvoltage between 1.6Vand10Vandisavailable in0.1Vincrements. Depending\nonhow faraway from thenominal voltage railtheuser wants thevoltage supervisor totrigger determines the\ncorrect voltage supervisor variant tochoose. Inthisdesign example, theTPS3840DL30 ischosen forboth the\nundervoltage and overvoltage monitoring. Forundervoltage monitoring, theundervoltage fault occurs when the\n3.3-V railfalls to3Vand fortheovervoltage monitoring, theovervoltage fault occurs when the2.8-V railrises\nabove the3-V threshold (VIT-)plus 100mV hysteresis (VHYS).It\'simportant tonote that intheundervoltage\napplication, theTPS3840 RESET output islogic high during normal conditions whereas intheovervoltage\napplication, theTPS3840 RESET output islogic lowduring normal conditions which isthereason asingle device\ncan beused foreither type ofmonitoring depending onthelogic required attheoutput. The opposite RESET\noutput logic isoffered inthepush-pull, active-high device TPS3840PH noted with theRESET output. The\nsecondary constraint forthisapplication isthebattery temperature monitoring accomplished bytheTMP303A.\nTypical Lithium Ionbattery discharge temperature range is0°Cto60°Cwhich isaccomplished bythe\'A\'variant\nofTMP303A. The TMP303A triggers afault totheMRpinoftheTPS3840 ordirectly tothebattery charger\nwhenever thetemperature isoutside ofthetemperature range. The TMP303A offers 1°Cresolution tomeet the\nhigh resolution requirement. Because theundervoltage monitor design uses TMP303A, apush-pull active-high\noutput device, anadditional inverter isrequired before theMRpinbecause during normal operation, theTMP303\noutput islowbuttheMRpinmust belogic high during normal operation. Ifusing twoTPS3840 devices forboth\nundervoltage and overvoltage monitoring onthesame battery, only one single temperature monitoring device is\nrequired. The last constraint istheRESET/RESET time delay setbyCCT.For applications with ambient\ntemperatures ranging from –40°Cto+125 °C,CCTcanbecalculated using RCTandsolving forCCTinEquation 2.\nBychoosing astandard 10% capacitor value of10µFensures theRESET/RESET time delay willbeatleast 6\nseconds. Note: active-low devices use theoutput label RESET and active-high devices use theoutput label\nRESET.\nA0.1-µFdecoupling capacitor isconnected totheVDD pinasagood analog design practice. The pull-up\nresistor isonly required fortheOpen-Drain device variants and iscalculated tomaintain theRESET current\nwithin the±5mAlimit found intheRecommended Operating Conditions :RPull-up =VPull-up ÷5mA. Forthisdesign,\na1-MΩpull-up resistor isselected tominimize current draw when RESET isasserted andtoprevent thebattery\nfrom unnecessary discharge. Keep inmind thelowering thepull-up resistor, increases VOLandIOUT.The MRpin\nisused forasecond fault condition provided bythetemperature switch.\nTPS3840DL49VDD\nGNDRESET MR\nCTMicrocontrollerVCORE\nRESET3.3V\n0.33µFNC10N\x9f\x0310.5N\x9f\x03\n125N\x9f\x0312V\n24TPS3840\nSNVSB03D –DECEMBER 2018 –REVISED JANUARY 2020 www.ti.com\nProduct Folder Links: TPS3840Submit Documentation Feedback Copyright ©2018 –2020, Texas Instruments Incorporated9.2.3 Design 3:Fast Start Undervoltage Supervisor with Level-shifted Input\nAtypical application fortheTPS3840 isafaststartup undervoltage supervisor thatoperates with aninput power\nsupply higher than therecommended maximum of10Vthrough theuse ofaresistor divider attheinput as\nshown inFigure 52.The TPS3840 canbeused tomonitor anyrailabove 1.6Vandonly requires maximum 350\nµsupon startup before thedevice canbegin monitoring avoltage. Inthisdesign application, aTPS3840 monitors\na12-V railand triggers areset fault condition ifthevoltage railvoltage drops below 10Vusing aTPS3840\ndevice with VIT-of4.9V.This design also accounts forawide input range inthecase the12-V railrises higher,\ntheresistor divider issetsothatthevoltage attheVDD pinnever exceeds 10V.The resistor values must notbe\nsolarge thattheexternal resistor divider affects theaccuracy oroperation ofthedevice. TPS3840 isavailable in\nboth active-low and active-high topologies providing theflexibility tomonitor undervoltage orovervoltage with\neither output logic. This design uses the active-low, open-drain TPS3840DL49 variant sothat when the\nundervoltage condition occurs, that iswhen thevoltage atVDD pinfalls below thevoltage threshold setbythe\nexternal resistor divider, theoutput transitions tologic-low and canbeused toflaganundervoltage condition or\nused toconnect totheENABLE ofthenext device toshut itoffasalogic lowonanENABLE pintypically\ndisables thedevice. Inthisdesign, theoutput oftheTPS3840 simply connects toaMCU toflaganundervoltage\ncondition.\nFigure 52.Fast Start Undervoltage Supervisor with Level-shifted Input\n9.2.3.1 Design Requirements\nThis design requires voltage supervision ona12-V power supply voltage railwith possibility ofthe12-V railrising\nupashigh as18V.The undervoltage fault occurs when thepower supply voltage drops below 10V.\nPARAMETER DESIGN REQUIREMENT DESIGN RESULT\nPower Rail Voltage SupervisionMonitor 12-V power supply forundervoltage\ncondition, trigger aundervoltage fault at10V.TPS3840 provides voltage monitoring with 1%\naccuracy with device options available in0.1V\nvariations. The TPS3840 monitors voltages above\n1.6V.\nMaximum Input Power Operate with power supply input upto18V.The TPS3840 limits VDD to10Vbutcanmonitor\nvoltages higher than themaximum VDD voltage\nwith theuseofanexternal resistor divider.\nOutput logic voltage 3.3-V Open-Drain 3.3-V Open-Drain\nMaximum device current\nconsumption35µAwhen power supply isat18VmaximumTPS3840 requires 350nA(typical) andtheexternal\nresistor divider willalso consume current. There is\natradeoff between current consumption and\nvoltage monitor accuracy butgenerally setthe\nresistor divider toconsume 100times current into\nVDD.\nVoltage Monitor AccuracyTypical voltage monitor accuracy of2.5%. This\nallows thevoltage threshold torange between\n11.75 Vand10.25 V.The TPS3840 has1%typical voltage monitor\naccuracy. Bydecreasing theratio ofresistor\nvalues, theresistor divider willconsume more\ncurrent buttheaccuracy willincrease. The resistor\ntolerance also needs tobeaccounted for.\nDelay when returning from fault\nconditionRESET delay ofatleast 200mswhen returning\nfrom aundervoltage fault.CCT=0.33 µFsets 204msdelay\n25TPS3840\nwww.ti.com SNVSB03D –DECEMBER 2018 –REVISED JANUARY 2020\nProduct Folder Links: TPS3840Submit Documentation Feedback Copyright ©2018 –2020, Texas Instruments Incorporated9.2.3.2 Detailed Design Procedure\nThe primary constraint forthisapplication ismonitoring a12-V railwhile preventing theVDD pinonTPS3840\nfrom exceeding therecommended maximum of10V.This isaccomplished bysizing theresistor divider sothat\nwhen the12-V raildrops to10V,theVDD pinforTPS3840 willbeat4.9Vwhich istheVIT-threshold for\ntriggering aundervoltage condition forTPS3840DL49 asshown inEquation 7.\nVrail_trigger =VIT-x(Rtop+Rbottom )÷Rbottom (7)\nwhere Vrail_trigger isthetrigger voltage oftherailbeing monitored, VIT-isthefalling threshold ontheVDD pinof\nTPS3840, and Rtopand Rbottom arethetopand bottom resistors oftheexternal resistor divider. Besure tosize\ntheresistor values such that thecurrent through theexternal resistor divider ismuch greater than IDD to\npreserve voltage monitoring accuracy. VIT-isfixed perdevice variant andis4.9VforTPS3840DL49. Substituting\ninthevalues from Figure 52,theundervoltage trigger threshold fortherailissetto10.045 V.\nSince theundervoltage trigger of10Vontherailcorresponds to4.9Vundervoltage threshold trigger ofthe\nTPS3840 device, there isplenty ofroom fortherailtoriseupwhile maintaining less than 10VontheVDD pinof\ntheTPS3840. Equation 8shows themaximum railvoltage thatstillmeets the10Vmaximum attheVDD pinfor\nTPS3840.\nVrail_max =10x(10,500 +10,000) ÷10,000 =20.5 V (8)\nThis means themonitored voltage railcangoashigh as20.5 Vandstillnotviolate therecommended maximum\nfortheVDD pinonTPS3840. This isuseful when monitoring avoltage railthat has awide range that may go\nmuch higher than thenominal railvoltage such asinthiscase with thespecification that the12-V railcangoas\nhigh as18V.Notice that theresistor values chosen areless than 100kΩtopreserve theaccuracy setbythe\ninternal resistor divider. Good design practice recommends using a0.1-µFcapacitor ontheVDD pinand this\ncapacitance may need toincrease when using anexternal resistor divider.\nTPS3840PL30VDD\nGNDRESET MR\nCTNC5V+\n±3.3V\nVbatSystem \nOutput\nNC\n26TPS3840\nSNVSB03D –DECEMBER 2018 –REVISED JANUARY 2020 www.ti.com\nProduct Folder Links: TPS3840Submit Documentation Feedback Copyright ©2018 –2020, Texas Instruments Incorporated9.2.4 Design 4:Voltage Monitor with Back-up Battery Switchover\nAtypical application fortheTPS3840 istomonitor avoltage railandswitch thepower toaback-up battery ifthe\nmain supply isinundervoltage condition. Because systems that utilize aback-up battery tend torequire low\nquiescent current, TPS3840 serves astheperfect solution asthis device only requires 350 nAtypically. The\nTPS3840 monitors themain power railviatheVDD pinand when themain power railfalls, theRESET output\nasserts causing aswitch toclose ontheback-up battery rail. The diodes provide anORing logic function to\nprevent reverse leakage and toallow either railtoconnect totheoutput depending onthestatus ofthemain\nvoltage rail.\nFigure 53.Voltage Monitor with Back-up Battery Switchover Solution\n9.2.4.1 Design Requirements\nThis design requires voltage supervision ona5-Vmain supply voltage railandwhen themain railfails, switch to\naback-up battery supply toprevent complete power loss inthesystem. The System Output must remain above\n1.8Veven when themain supply completely fails. The design requires less than 500 nAoftotal current\nconsumption andmust prevent battery leakage when thebattery isnotbeing used. When thesystem isusing the\nback-up battery andthemain supply voltage railcomes back up,thesystem must switch back tothemain power\nsupply inless than 100µstosave battery power.\nPARAMETER DESIGN REQUIREMENT DESIGN RESULT\nMain Supply Voltage SupervisionMonitor 5-Vmain supply forundervoltage\ncondition. When main supply drops below 3V,\nswitch toback-up battery.TPS3840 provides voltage monitoring with 1%\naccuracy with device options available in0.1V\nvariations. This design uses TPS3840PL30 toset\ntheundervoltage trigger at3V.\nBatck-up Battery SwitchoverWhen undervoltage occurs onthemain supply\nvoltage rail,switch totheback-up batter.When undervoltage occurs onthemain supply rail,\nthePMOS switch closes allowing theback-up\nbattery toconnect tothesystem output. The diodes\nprevent reverse leakage andallow either power\nsupply toconnect tothesystem output.\nMain Power Supply toBack-up\nBattery Switch Response TimeNomore than 50µstoswitch totheback-up\nbattery when themain power supply falls to\nundervoltage condition.TPS3840 provides apropagation delay forVDD\nfalling below theundervoltage threshold (tP_HL)of\n50µsmaximum tomeet therequirement.\nBack-up Battery toMain Power\nSupply Switch Back Response\nTimeLess than 100µswhen switching from back-up\nbattery back tomain power supply when\nundervoltage condition isremoved.Byleaving MRdisconnected, theRESET delay is\nsettoamaximum of50µstomeet the\nrequirement.\nDevice Current Consumption 500nA TPS3840 requires 350nA(typical)\nSystem Output VoltageSystem Output must remain above 1.8Vinall\ncasesWhen themain 5-Vrailisconnected, theSystem\nOutput willbetherailvoltage minus adiode\nvoltage drop soatleast 3V-0.7V~2.3V.When\nthevoltage raildrops below 3V,theback-up\nbattery switches intothesystem andtheSystem\nOutput becomes thebattery voltage minus adiode\nvoltage drop so3.3V-0.7V~2.6V.The\nthreshold atwhich thebattery switches intothe\nsystem directly depends ontheTPS3840 variant\nchosen.\nVDD\nRESETReset Delay (t D)= 654 ms\nVDD\nRESETReset Delay (t D) = 22 µs\nVDD\nRESETReset Delay (t D) = 5.8 ms\n27TPS3840\nwww.ti.com SNVSB03D –DECEMBER 2018 –REVISED JANUARY 2020\nProduct Folder Links: TPS3840Submit Documentation Feedback Copyright ©2018 –2020, Texas Instruments Incorporated9.2.4.2 Detailed Design Procedure\nThe primary constraints forthisapplication arechoosing thecorrect device variant forthemonitored voltage and\ndeciding thepreferred solution toswitch theback-up battery inand outofthesystem. Forthis design, the\nTPS3840PL30 provides anactive-low, push-pull output topology that turns onthePFET when the5-V rail\nmonitored byVDD drops to3.0V.The diodes logically ORthepower supply with theback-up battery and\nprevents reverse current leakage. Using this solution, the System Output remains above 1.8 Vinall\ncircumstances unless both the5-Vrailandback-up battery fail.The System Output voltage willfollow the5-Vrail\nminus adiode drop until the5-Vraildrops to3Vthen theback-up battery switches intothesystem providing 3.3\nVminus adiode drop totheSystem Output. When the5-V railcomes back above 3.1Vaccounting for\nhysteresis, thePFET turns offtodisconnect theback-up battery from thesystem. Since thisdesign disconnects\nthebattery when notbeing used, thissolution maximizes battery life.\n9.2.5 Application Curve: TPS3840EVM\nThese application curves aretaken with theTPS3840EVM .Please seetheTPS3840EVM User Guide formore\ninformation.\nFigure 54.TPS3840EVM RESET Time Delay (tD)\nwith NoCapacitorFigure 55.TPS3840EVM RESET Time Delay (tD)\nwith 0.01- µFCapacitor\nFigure 56.TPS3840EVM RESET Time Delay (tD)with 1-µFCapacitor\nGND CIN\nGNDVDD\nVias used to connect pins for application-specific connectionsCCT  Rpull-upRESET CT\nMR\nVDDPull-up resistor required for Open-Drain \n(TPS3840DLXX) only\n28TPS3840\nSNVSB03D –DECEMBER 2018 –REVISED JANUARY 2020 www.ti.com\nProduct Folder Links: TPS3840Submit Documentation Feedback Copyright ©2018 –2020, Texas Instruments Incorporated10Power Supply Recommendations\nThese devices aredesigned tooperate from aninput supply with avoltage range between 1.5Vand 10V.TI\nrecommends aninput supply capacitor between theVDD pinand GND pin. This device has a12-V absolute\nmaximum rating ontheVDD pin.Ifthevoltage supply providing power toVDD issusceptible toanylarge voltage\ntransient thatcanexceed 12V,additional precautions must betaken.\n11Layout\n11.1 Layout Guidelines\nMake sure that theconnection totheVDD pinislowimpedance. Good analog design practice recommends\nplacing aminimum 0.1-µFceramic capacitor asnear aspossible totheVDD pin.Ifacapacitor isnotconnected\ntotheCTpin,then minimize parasitic capacitance onthispinsotheresttime delay isnotadversely affected.\n•Make sure that theconnection totheVDD pinislowimpedance. Good analog design practice istoplace a\n>0.1-µFceramic capacitor asnear aspossible totheVDD pin.\n•IfaCCTcapacitor isused, place these components asclose aspossible totheCTpin. IftheCTpinisleft\nunconnected, make sure tominimize theamount ofparasitic capacitance onthepinto<5pF.\n•Place thepull-up resistors onRESET pinasclose tothepinaspossible.\n•ForVDDslew rate >100mV/ µs,increase input capacitor andpull-up resistor forODvariants.\n11.2 Layout Example\nThe layout example inshows how theTPS3840 islaidoutonaprinted circuit board (PCB) with auser-defined\ndelay.\nFigure 57.TPS3840 Recommended Layout\n29TPS3840\nwww.ti.com SNVSB03D –DECEMBER 2018 –REVISED JANUARY 2020\nProduct Folder Links: TPS3840Submit Documentation Feedback Copyright ©2018 –2020, Texas Instruments Incorporated12Device andDocumentation Support\n12.1 Device Nomenclature\nTable 2shows how todecode thefunction ofthedevice based onitspart number\nTable 2.Device Naming Convention\nDESCRIPTION NOMENCLATURE VALUE\nPart number TPS3840 TPS3840\nVariant code (Output Topology) DL Open-Drain, Active-Low\nPH Push-Pull, Active-High\nPL Push-Pull, Active-Low\nDetect Voltage Option ##(two characters) Example: 16stands for1.6Vthreshold\nPackage DBV SOT23-5\nReel R Large Reel\nTable 3shows thepossible variants oftheTPS3840. Contact Texas Instruments fordetails and availability of\nother options shown; minimum order quantities apply.\nTable 3.Device Threshold\nPRODUCTVOLTAGE\nTHRESHOLD\n(VIT-)HYSTERESIS\n(VHYST)\nOPEN-DRAIN, ACTIVE-LOW PUSH-PULL, ACTIVE-LOW PUSH-PULL, ACTIVE-HIGH TYP (V) TYP (V)\nTPS3840DL16 TPS3840PL16 TPS3840PH16 1.6 0.100\nTPS3840DL17 TPS3840PL17 TPS3840PH17 1.7 0.100\nTPS3840DL18 TPS3840PL18 TPS3840PH18 1.8 0.100\nTPS3840DL19 TPS3840PL19 TPS3840PH19 1.9 0.100\nTPS3840DL20 TPS3840PL20 TPS3840PH20 2.0 0.100\nTPS3840DL21 TPS3840PL21 TPS3840PH21 2.1 0.100\nTPS3840DL22 TPS3840PL22 TPS3840PH22 2.2 0.100\nTPS3840DL23 TPS3840PL23 TPS3840PH23 2.3 0.100\nTPS3840DL24 TPS3840PL24 TPS3840PH24 2.4 0.100\nTPS3840DL25 TPS3840PL25 TPS3840PH25 2.5 0.100\nTPS3840DL26 TPS3840PL26 TPS3840PH26 2.6 0.100\nTPS3840DL27 TPS3840PL27 TPS3840PH27 2.7 0.100\nTPS3840DL28 TPS3840PL28 TPS3840PH28 2.8 0.100\nTPS3840DL29 TPS3840PL29 TPS3840PH29 2.9 0.100\nTPS3840DL30 TPS3840PL30 TPS3840PH30 3.0 0.100\nTPS3840DL31 TPS3840PL31 TPS3840PH31 3.1 0.100\nTPS3840DL32 TPS3840PL32 TPS3840PH32 3.2 0.200\nTPS3840DL33 TPS3840PL33 TPS3840PH33 3.3 0.200\nTPS3840DL34 TPS3840PL34 TPS3840PH34 3.4 0.200\nTPS3840DL35 TPS3840PL35 TPS3840PH35 3.5 0.200\nTPS3840DL36 TPS3840PL36 TPS3840PH36 3.6 0.200\nTPS3840DL37 TPS3840PL37 TPS3840PH37 3.7 0.200\nTPS3840DL38 TPS3840PL38 TPS3840PH38 3.8 0.200\nTPS3840DL39 TPS3840PL39 TPS3840PH39 3.9 0.200\nTPS3840DL40 TPS3840PL40 TPS3840PH40 4.0 0.200\nTPS3840DL41 TPS3840PL41 TPS3840PH41 4.1 0.200\nTPS3840DL42 TPS3840PL42 TPS3840PH42 4.2 0.200\nTPS3840DL43 TPS3840PL43 TPS3840PH43 4.3 0.200\n30TPS3840\nSNVSB03D –DECEMBER 2018 –REVISED JANUARY 2020 www.ti.com\nProduct Folder Links: TPS3840Submit Documentation Feedback Copyright ©2018 –2020, Texas Instruments IncorporatedTable 3.Device Threshold (continued)\nPRODUCTVOLTAGE\nTHRESHOLD\n(VIT-)HYSTERESIS\n(VHYST)\nOPEN-DRAIN, ACTIVE-LOW PUSH-PULL, ACTIVE-LOW PUSH-PULL, ACTIVE-HIGH TYP (V) TYP (V)\nTPS3840DL44 TPS3840PL44 TPS3840PH44 4.4 0.200\nTPS3840DL45 TPS3840PL45 TPS3840PH45 4.5 0.200\nTPS3840DL46 TPS3840PL46 TPS3840PH46 4.6 0.200\nTPS3840DL47 TPS3840PL47 TPS3840PH47 4.7 0.200\nTPS3840DL48 TPS3840PL48 TPS3840PH48 4.8 0.200\nTPS3840DL49 TPS3840PL49 TPS3840PH49 4.9 0.200\n12.2 Support Resources\nTIE2E™support forums areanengineer\'s go-to source forfast, verified answers and design help —straight\nfrom theexperts. Search existing answers oraskyour own question togetthequick design help youneed.\nLinked content isprovided "ASIS"bytherespective contributors. They donotconstitute TIspecifications anddo\nnotnecessarily reflect TI\'sviews; seeTI\'sTerms ofUse.\n12.3 Trademarks\nE2E isatrademark ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n12.4 Electrostatic Discharge Caution\nThis integrated circuit can bedamaged byESD. Texas Instruments recommends that allintegrated circuits behandled with\nappropriate precautions. Failure toobserve proper handling andinstallation procedures cancause damage.\nESD damage canrange from subtle performance degradation tocomplete device failure. Precision integrated circuits may bemore\nsusceptible todamage because very small parametric changes could cause thedevice nottomeet itspublished specifications.\n12.5 Glossary\nSLYZ022 —TIGlossary .\nThis glossary lists andexplains terms, acronyms, anddefinitions.\n13Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 16-Apr-2023\nPACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTPS3840DL16DBVR ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 125 DL16Samples\nTPS3840DL17DBVR ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 125 DL17Samples\nTPS3840DL18DBVR ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 125 DL18Samples\nTPS3840DL19DBVR ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 125 DL19Samples\nTPS3840DL20DBVR ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 125 DL20Samples\nTPS3840DL22DBVR ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 125 DL22Samples\nTPS3840DL24DBVR ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 125 DL24Samples\nTPS3840DL25DBVR ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 125 DL25Samples\nTPS3840DL27DBVR ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 125 DL27Samples\nTPS3840DL28DBVR ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 125 DL28Samples\nTPS3840DL29DBVR ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 125 DL29Samples\nTPS3840DL30DBVR ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 125 DL30Samples\nTPS3840DL31DBVR ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 125 DL31Samples\nTPS3840DL35DBVR ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 125 DL35Samples\nTPS3840DL40DBVR ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 125 DL40Samples\nTPS3840DL42DBVR ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 125 DL42Samples\nTPS3840DL44DBVR ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 125 DL44Samples\nTPS3840DL45DBVR ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 125 DL45Samples\nTPS3840DL46DBVR ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 125 DL46Samples\nTPS3840DL49DBVR ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 125 DL49Samples\nAddendum-Page 1\nPACKAGE OPTION ADDENDUM\nwww.ti.com 16-Apr-2023\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTPS3840PH18DBVR ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 125 PH18Samples\nTPS3840PH19DBVR ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 125 PH19Samples\nTPS3840PH27DBVR ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 125 PH27Samples\nTPS3840PH30DBVR ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 125 PH30Samples\nTPS3840PH40DBVR ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 125 PH40Samples\nTPS3840PH45DBVR ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 125 PH45Samples\nTPS3840PH49DBVR ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 125 PH49Samples\nTPS3840PL16DBVR ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 125 PL16Samples\nTPS3840PL18DBVR ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 125 PL18Samples\nTPS3840PL20DBVR ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 125 PL20Samples\nTPS3840PL25DBVR ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 125 PL25Samples\nTPS3840PL26DBVR ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 125 PL26Samples\nTPS3840PL27DBVR ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 125 PL27Samples\nTPS3840PL28DBVR ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 125 PL28Samples\nTPS3840PL29DBVR ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 125 PL29Samples\nTPS3840PL30DBVR ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 125 PL30Samples\nTPS3840PL31DBVR ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 PL31Samples\nTPS3840PL33DBVR ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 PL33Samples\nTPS3840PL34DBVR ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 125 PL34Samples\nTPS3840PL40DBVR ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 PL40Samples\nTPS3840PL41DBVR ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 PL41Samples\nAddendum-Page 2\nPACKAGE OPTION ADDENDUM\nwww.ti.com 16-Apr-2023\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTPS3840PL42DBVR ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 125 PL42Samples\nTPS3840PL43DBVR ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 125 PL43Samples\nTPS3840PL45DBVR ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 125 PL45Samples\nTPS3840PL48DBVR ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 125 PL48Samples\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nAddendum-Page 3\nPACKAGE OPTION ADDENDUM\nwww.ti.com 16-Apr-2023\nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \n OTHER QUALIFIED VERSIONS OF TPS3840 :\n•Automotive : TPS3840-Q1\n NOTE: Qualified Version Definitions:\n•Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects\nAddendum-Page 4\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 22-Apr-2023\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTPS3840DL16DBVR SOT-23 DBV 53000 180.0 8.43.23.21.44.08.0 Q3\nTPS3840DL16DBVR SOT-23 DBV 53000 180.0 8.43.23.21.44.08.0 Q3\nTPS3840DL17DBVR SOT-23 DBV 53000 180.0 8.43.23.21.44.08.0 Q3\nTPS3840DL17DBVR SOT-23 DBV 53000 180.0 8.43.23.21.44.08.0 Q3\nTPS3840DL18DBVR SOT-23 DBV 53000 180.0 8.43.23.21.44.08.0 Q3\nTPS3840DL18DBVR SOT-23 DBV 53000 180.0 8.43.23.21.44.08.0 Q3\nTPS3840DL19DBVR SOT-23 DBV 53000 180.0 8.43.23.21.44.08.0 Q3\nTPS3840DL19DBVR SOT-23 DBV 53000 180.0 8.43.23.21.44.08.0 Q3\nTPS3840DL20DBVR SOT-23 DBV 53000 180.0 8.43.23.21.44.08.0 Q3\nTPS3840DL20DBVR SOT-23 DBV 53000 180.0 8.43.23.21.44.08.0 Q3\nTPS3840DL22DBVR SOT-23 DBV 53000 180.0 8.43.23.21.44.08.0 Q3\nTPS3840DL24DBVR SOT-23 DBV 53000 180.0 8.43.23.21.44.08.0 Q3\nTPS3840DL24DBVR SOT-23 DBV 53000 180.0 8.43.23.21.44.08.0 Q3\nTPS3840DL25DBVR SOT-23 DBV 53000 180.0 8.43.23.21.44.08.0 Q3\nTPS3840DL25DBVR SOT-23 DBV 53000 180.0 8.43.23.21.44.08.0 Q3\nTPS3840DL27DBVR SOT-23 DBV 53000 180.0 8.43.23.21.44.08.0 Q3\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 22-Apr-2023\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTPS3840DL27DBVR SOT-23 DBV 53000 180.0 8.43.23.21.44.08.0 Q3\nTPS3840DL28DBVR SOT-23 DBV 53000 180.0 8.43.23.21.44.08.0 Q3\nTPS3840DL28DBVR SOT-23 DBV 53000 180.0 8.43.23.21.44.08.0 Q3\nTPS3840DL29DBVR SOT-23 DBV 53000 180.0 8.43.23.21.44.08.0 Q3\nTPS3840DL29DBVR SOT-23 DBV 53000 180.0 8.43.23.21.44.08.0 Q3\nTPS3840DL30DBVR SOT-23 DBV 53000 180.0 8.43.23.21.44.08.0 Q3\nTPS3840DL31DBVR SOT-23 DBV 53000 180.0 8.43.23.21.44.08.0 Q3\nTPS3840DL31DBVR SOT-23 DBV 53000 180.0 8.43.23.21.44.08.0 Q3\nTPS3840DL35DBVR SOT-23 DBV 53000 180.0 8.43.23.21.44.08.0 Q3\nTPS3840DL35DBVR SOT-23 DBV 53000 180.0 8.43.23.21.44.08.0 Q3\nTPS3840DL40DBVR SOT-23 DBV 53000 180.0 8.43.23.21.44.08.0 Q3\nTPS3840DL40DBVR SOT-23 DBV 53000 180.0 8.43.23.21.44.08.0 Q3\nTPS3840DL42DBVR SOT-23 DBV 53000 180.0 8.43.23.21.44.08.0 Q3\nTPS3840DL42DBVR SOT-23 DBV 53000 180.0 8.43.23.21.44.08.0 Q3\nTPS3840DL44DBVR SOT-23 DBV 53000 180.0 8.43.23.21.44.08.0 Q3\nTPS3840DL44DBVR SOT-23 DBV 53000 180.0 8.43.23.21.44.08.0 Q3\nTPS3840DL45DBVR SOT-23 DBV 53000 180.0 8.43.23.21.44.08.0 Q3\nTPS3840DL45DBVR SOT-23 DBV 53000 180.0 8.43.23.21.44.08.0 Q3\nTPS3840DL46DBVR SOT-23 DBV 53000 180.0 8.43.23.21.44.08.0 Q3\nTPS3840DL46DBVR SOT-23 DBV 53000 180.0 8.43.23.21.44.08.0 Q3\nTPS3840DL49DBVR SOT-23 DBV 53000 180.0 8.43.23.21.44.08.0 Q3\nTPS3840DL49DBVR SOT-23 DBV 53000 180.0 8.43.23.21.44.08.0 Q3\nTPS3840PH18DBVR SOT-23 DBV 53000 180.0 8.43.23.21.44.08.0 Q3\nTPS3840PH18DBVR SOT-23 DBV 53000 180.0 8.43.23.21.44.08.0 Q3\nTPS3840PH19DBVR SOT-23 DBV 53000 180.0 8.43.23.21.44.08.0 Q3\nTPS3840PH19DBVR SOT-23 DBV 53000 180.0 8.43.23.21.44.08.0 Q3\nTPS3840PH27DBVR SOT-23 DBV 53000 180.0 8.43.23.21.44.08.0 Q3\nTPS3840PH27DBVR SOT-23 DBV 53000 180.0 8.43.23.21.44.08.0 Q3\nTPS3840PH30DBVR SOT-23 DBV 53000 180.0 8.43.23.21.44.08.0 Q3\nTPS3840PH30DBVR SOT-23 DBV 53000 180.0 8.43.23.21.44.08.0 Q3\nTPS3840PH40DBVR SOT-23 DBV 53000 180.0 8.43.23.21.44.08.0 Q3\nTPS3840PH40DBVR SOT-23 DBV 53000 180.0 8.43.23.21.44.08.0 Q3\nTPS3840PH45DBVR SOT-23 DBV 53000 180.0 8.43.23.21.44.08.0 Q3\nTPS3840PH45DBVR SOT-23 DBV 53000 180.0 8.43.23.21.44.08.0 Q3\nTPS3840PH49DBVR SOT-23 DBV 53000 180.0 8.43.23.21.44.08.0 Q3\nTPS3840PH49DBVR SOT-23 DBV 53000 180.0 8.43.23.21.44.08.0 Q3\nTPS3840PL16DBVR SOT-23 DBV 53000 180.0 8.43.23.21.44.08.0 Q3\nTPS3840PL16DBVR SOT-23 DBV 53000 180.0 8.43.23.21.44.08.0 Q3\nTPS3840PL18DBVR SOT-23 DBV 53000 180.0 8.43.23.21.44.08.0 Q3\nTPS3840PL18DBVR SOT-23 DBV 53000 180.0 8.43.23.21.44.08.0 Q3\nTPS3840PL20DBVR SOT-23 DBV 53000 180.0 8.43.23.21.44.08.0 Q3\nPack Materials-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 22-Apr-2023\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTPS3840PL20DBVR SOT-23 DBV 53000 180.0 8.43.23.21.44.08.0 Q3\nTPS3840PL25DBVR SOT-23 DBV 53000 180.0 8.43.23.21.44.08.0 Q3\nTPS3840PL25DBVR SOT-23 DBV 53000 180.0 8.43.23.21.44.08.0 Q3\nTPS3840PL26DBVR SOT-23 DBV 53000 180.0 8.43.23.21.44.08.0 Q3\nTPS3840PL26DBVR SOT-23 DBV 53000 180.0 8.43.23.21.44.08.0 Q3\nTPS3840PL27DBVR SOT-23 DBV 53000 180.0 8.43.23.21.44.08.0 Q3\nTPS3840PL27DBVR SOT-23 DBV 53000 180.0 8.43.23.21.44.08.0 Q3\nTPS3840PL28DBVR SOT-23 DBV 53000 180.0 8.43.23.21.44.08.0 Q3\nTPS3840PL29DBVR SOT-23 DBV 53000 180.0 8.43.23.21.44.08.0 Q3\nTPS3840PL29DBVR SOT-23 DBV 53000 180.0 8.43.23.21.44.08.0 Q3\nTPS3840PL30DBVR SOT-23 DBV 53000 180.0 8.43.23.21.44.08.0 Q3\nTPS3840PL30DBVR SOT-23 DBV 53000 180.0 8.43.23.21.44.08.0 Q3\nTPS3840PL31DBVR SOT-23 DBV 53000 180.0 8.43.23.21.44.08.0 Q3\nTPS3840PL33DBVR SOT-23 DBV 53000 180.0 8.43.23.21.44.08.0 Q3\nTPS3840PL34DBVR SOT-23 DBV 53000 180.0 8.43.23.21.44.08.0 Q3\nTPS3840PL34DBVR SOT-23 DBV 53000 180.0 8.43.23.21.44.08.0 Q3\nTPS3840PL40DBVR SOT-23 DBV 53000 180.0 8.43.23.21.44.08.0 Q3\nTPS3840PL41DBVR SOT-23 DBV 53000 180.0 8.43.23.21.44.08.0 Q3\nTPS3840PL42DBVR SOT-23 DBV 53000 180.0 8.43.23.21.44.08.0 Q3\nTPS3840PL42DBVR SOT-23 DBV 53000 180.0 8.43.23.21.44.08.0 Q3\nTPS3840PL43DBVR SOT-23 DBV 53000 180.0 8.43.23.21.44.08.0 Q3\nTPS3840PL43DBVR SOT-23 DBV 53000 180.0 8.43.23.21.44.08.0 Q3\nTPS3840PL45DBVR SOT-23 DBV 53000 180.0 8.43.23.21.44.08.0 Q3\nTPS3840PL45DBVR SOT-23 DBV 53000 180.0 8.43.23.21.44.08.0 Q3\nTPS3840PL48DBVR SOT-23 DBV 53000 180.0 8.43.23.21.44.08.0 Q3\nTPS3840PL48DBVR SOT-23 DBV 53000 180.0 8.43.23.21.44.08.0 Q3\nPack Materials-Page 3\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 22-Apr-2023\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTPS3840DL16DBVR SOT-23 DBV 53000 210.0 185.0 35.0\nTPS3840DL16DBVR SOT-23 DBV 53000 210.0 185.0 35.0\nTPS3840DL17DBVR SOT-23 DBV 53000 210.0 185.0 35.0\nTPS3840DL17DBVR SOT-23 DBV 53000 210.0 185.0 35.0\nTPS3840DL18DBVR SOT-23 DBV 53000 210.0 185.0 35.0\nTPS3840DL18DBVR SOT-23 DBV 53000 210.0 185.0 35.0\nTPS3840DL19DBVR SOT-23 DBV 53000 210.0 185.0 35.0\nTPS3840DL19DBVR SOT-23 DBV 53000 210.0 185.0 35.0\nTPS3840DL20DBVR SOT-23 DBV 53000 210.0 185.0 35.0\nTPS3840DL20DBVR SOT-23 DBV 53000 210.0 185.0 35.0\nTPS3840DL22DBVR SOT-23 DBV 53000 210.0 185.0 35.0\nTPS3840DL24DBVR SOT-23 DBV 53000 210.0 185.0 35.0\nTPS3840DL24DBVR SOT-23 DBV 53000 210.0 185.0 35.0\nTPS3840DL25DBVR SOT-23 DBV 53000 210.0 185.0 35.0\nTPS3840DL25DBVR SOT-23 DBV 53000 210.0 185.0 35.0\nTPS3840DL27DBVR SOT-23 DBV 53000 210.0 185.0 35.0\nTPS3840DL27DBVR SOT-23 DBV 53000 210.0 185.0 35.0\nTPS3840DL28DBVR SOT-23 DBV 53000 210.0 185.0 35.0\nPack Materials-Page 4\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 22-Apr-2023\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTPS3840DL28DBVR SOT-23 DBV 53000 210.0 185.0 35.0\nTPS3840DL29DBVR SOT-23 DBV 53000 210.0 185.0 35.0\nTPS3840DL29DBVR SOT-23 DBV 53000 210.0 185.0 35.0\nTPS3840DL30DBVR SOT-23 DBV 53000 210.0 185.0 35.0\nTPS3840DL31DBVR SOT-23 DBV 53000 210.0 185.0 35.0\nTPS3840DL31DBVR SOT-23 DBV 53000 210.0 185.0 35.0\nTPS3840DL35DBVR SOT-23 DBV 53000 210.0 185.0 35.0\nTPS3840DL35DBVR SOT-23 DBV 53000 210.0 185.0 35.0\nTPS3840DL40DBVR SOT-23 DBV 53000 210.0 185.0 35.0\nTPS3840DL40DBVR SOT-23 DBV 53000 210.0 185.0 35.0\nTPS3840DL42DBVR SOT-23 DBV 53000 210.0 185.0 35.0\nTPS3840DL42DBVR SOT-23 DBV 53000 210.0 185.0 35.0\nTPS3840DL44DBVR SOT-23 DBV 53000 210.0 185.0 35.0\nTPS3840DL44DBVR SOT-23 DBV 53000 210.0 185.0 35.0\nTPS3840DL45DBVR SOT-23 DBV 53000 210.0 185.0 35.0\nTPS3840DL45DBVR SOT-23 DBV 53000 210.0 185.0 35.0\nTPS3840DL46DBVR SOT-23 DBV 53000 210.0 185.0 35.0\nTPS3840DL46DBVR SOT-23 DBV 53000 210.0 185.0 35.0\nTPS3840DL49DBVR SOT-23 DBV 53000 210.0 185.0 35.0\nTPS3840DL49DBVR SOT-23 DBV 53000 210.0 185.0 35.0\nTPS3840PH18DBVR SOT-23 DBV 53000 210.0 185.0 35.0\nTPS3840PH18DBVR SOT-23 DBV 53000 210.0 185.0 35.0\nTPS3840PH19DBVR SOT-23 DBV 53000 210.0 185.0 35.0\nTPS3840PH19DBVR SOT-23 DBV 53000 210.0 185.0 35.0\nTPS3840PH27DBVR SOT-23 DBV 53000 210.0 185.0 35.0\nTPS3840PH27DBVR SOT-23 DBV 53000 210.0 185.0 35.0\nTPS3840PH30DBVR SOT-23 DBV 53000 210.0 185.0 35.0\nTPS3840PH30DBVR SOT-23 DBV 53000 210.0 185.0 35.0\nTPS3840PH40DBVR SOT-23 DBV 53000 210.0 185.0 35.0\nTPS3840PH40DBVR SOT-23 DBV 53000 210.0 185.0 35.0\nTPS3840PH45DBVR SOT-23 DBV 53000 210.0 185.0 35.0\nTPS3840PH45DBVR SOT-23 DBV 53000 210.0 185.0 35.0\nTPS3840PH49DBVR SOT-23 DBV 53000 210.0 185.0 35.0\nTPS3840PH49DBVR SOT-23 DBV 53000 210.0 185.0 35.0\nTPS3840PL16DBVR SOT-23 DBV 53000 210.0 185.0 35.0\nTPS3840PL16DBVR SOT-23 DBV 53000 210.0 185.0 35.0\nTPS3840PL18DBVR SOT-23 DBV 53000 210.0 185.0 35.0\nTPS3840PL18DBVR SOT-23 DBV 53000 210.0 185.0 35.0\nTPS3840PL20DBVR SOT-23 DBV 53000 210.0 185.0 35.0\nTPS3840PL20DBVR SOT-23 DBV 53000 210.0 185.0 35.0\nTPS3840PL25DBVR SOT-23 DBV 53000 210.0 185.0 35.0\nTPS3840PL25DBVR SOT-23 DBV 53000 210.0 185.0 35.0\nTPS3840PL26DBVR SOT-23 DBV 53000 210.0 185.0 35.0\nPack Materials-Page 5\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 22-Apr-2023\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTPS3840PL26DBVR SOT-23 DBV 53000 210.0 185.0 35.0\nTPS3840PL27DBVR SOT-23 DBV 53000 210.0 185.0 35.0\nTPS3840PL27DBVR SOT-23 DBV 53000 210.0 185.0 35.0\nTPS3840PL28DBVR SOT-23 DBV 53000 210.0 185.0 35.0\nTPS3840PL29DBVR SOT-23 DBV 53000 210.0 185.0 35.0\nTPS3840PL29DBVR SOT-23 DBV 53000 210.0 185.0 35.0\nTPS3840PL30DBVR SOT-23 DBV 53000 210.0 185.0 35.0\nTPS3840PL30DBVR SOT-23 DBV 53000 210.0 185.0 35.0\nTPS3840PL31DBVR SOT-23 DBV 53000 210.0 185.0 35.0\nTPS3840PL33DBVR SOT-23 DBV 53000 210.0 185.0 35.0\nTPS3840PL34DBVR SOT-23 DBV 53000 210.0 185.0 35.0\nTPS3840PL34DBVR SOT-23 DBV 53000 210.0 185.0 35.0\nTPS3840PL40DBVR SOT-23 DBV 53000 210.0 185.0 35.0\nTPS3840PL41DBVR SOT-23 DBV 53000 210.0 185.0 35.0\nTPS3840PL42DBVR SOT-23 DBV 53000 210.0 185.0 35.0\nTPS3840PL42DBVR SOT-23 DBV 53000 210.0 185.0 35.0\nTPS3840PL43DBVR SOT-23 DBV 53000 210.0 185.0 35.0\nTPS3840PL43DBVR SOT-23 DBV 53000 210.0 185.0 35.0\nTPS3840PL45DBVR SOT-23 DBV 53000 210.0 185.0 35.0\nTPS3840PL45DBVR SOT-23 DBV 53000 210.0 185.0 35.0\nTPS3840PL48DBVR SOT-23 DBV 53000 210.0 185.0 35.0\nTPS3840PL48DBVR SOT-23 DBV 53000 210.0 185.0 35.0\nPack Materials-Page 6\nwww.ti.comPACKAGE OUTLINE\nC\n0.22\n0.08 TYP0.253.02.6\n2X 0.95\n1.91.450.90\n0.150.00 TYP5X 0.50.3\n0.60.3 TYP 8\n0 TYP1.9A\n3.052.75B1.751.45\n(1.1)SOT-23 - 1.45 mm max height DBV0005A\nSMALL OUTLINE TRANSISTOR\n4214839/F   06/2021\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M.2. This drawing is subject to change without notice.3. Refernce JEDEC MO-178.4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.25 mm per side.0.2 C A B1\n345\n2INDEX AREAPIN 1\nGAGE PLANE\nSEATING PLANE0.1 CSCALE  4.000\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MAX\nARROUND0.07 MINARROUND5X (1.1)\n5X (0.6)\n(2.6)(1.9)\n2X (0.95)\n(R0.05) TYP\n4214839/F   06/2021SOT-23 - 1.45 mm max height DBV0005A\nSMALL OUTLINE TRANSISTOR\nNOTES: (continued) 5. Publication IPC-7351 may have alternate designs. 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site. SYMM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:15XPKG\n1\n3 45\n2\nSOLDER MASKOPENINGMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED METALMETALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\n(PREFERRED)\nSOLDER MASK DETAILSEXPOSED METAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n(2.6)(1.9)\n2X(0.95)5X (1.1)\n5X (0.6)\n(R0.05) TYPSOT-23 - 1.45 mm max height DBV0005A\nSMALL OUTLINE TRANSISTOR\n4214839/F   06/2021\nNOTES: (continued)\n 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate     design recommendations. 8. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE:15XSYMMPKG\n1\n3 45\n2\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com  or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 3, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: TPS3840PH18DBVR

#### Key Specifications:
- **Voltage Ratings:**
  - Input Supply Voltage (VDD): 1.5V to 10V
  - Threshold Voltage (VIT-): 1.8V (specific to TPS3840PH18)
  
- **Current Ratings:**
  - Supply Current (IDD): 300nA (typical), 700nA (maximum)

- **Power Consumption:**
  - Low quiescent current of 300nA, making it suitable for battery-powered applications.

- **Operating Temperature Range:**
  - -40°C to +125°C

- **Package Type:**
  - SOT-23-5 (DBV)

- **Special Features:**
  - Programmable reset time delay (tD) from 50µs to 6.2s using an external capacitor.
  - Active-high reset output (RESET).
  - Built-in hysteresis for improved stability.
  - Glitch immunity on the manual reset (MR) and VDD pins.
  
- **Moisture Sensitive Level (MSL):**
  - MSL Level 1 per JEDEC J-STD-020E.

#### Description:
The TPS3840PH18DBVR is a high-input voltage supervisor designed for monitoring power supply voltages in various applications. It features a fixed threshold voltage of 1.8V, which allows it to detect when the supply voltage falls below this level. The device operates with a very low supply current, making it ideal for low-power and battery-operated systems. The reset output is active-high, meaning it will assert a high signal when the monitored voltage is above the threshold, providing a clear indication of system status.

#### Typical Applications:
- **Grid Infrastructure:** Used in circuit breakers, smart meters, and other monitoring and protection equipment.
- **Factory Automation:** Suitable for field transmitters and programmable logic controllers (PLCs).
- **Building Automation:** Applications include fire safety systems, smoke detectors, and HVAC systems.
- **Portable Battery-Powered Systems:** Extends battery life by minimizing power consumption during operation.

The TPS3840PH18DBVR is particularly useful in applications where voltage monitoring is critical for system reliability and safety, ensuring that devices operate within specified voltage ranges and preventing potential damage from undervoltage conditions.