// Seed: 1338628891
program module_0 #(
    parameter id_6 = 32'd83
);
  logic id_1 = id_1;
  parameter id_2 = 1;
  wire id_3, id_4, id_5;
  wire _id_6;
  wire [id_6  &&  (  -1  ) : 1] id_7, id_8;
  assign id_8 = id_1;
  assign id_1 = 1;
endprogram
module module_1 #(
    parameter id_13 = 32'd43,
    parameter id_30 = 32'd63,
    parameter id_6  = 32'd13
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6[id_30 : 1],
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    _id_13[id_6 : !-1'b0],
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    _id_30,
    id_31,
    id_32
);
  inout wire id_32;
  input wire id_31;
  inout wire _id_30;
  output wire id_29;
  output wire id_28;
  inout wire id_27;
  input wire id_26;
  input wire id_25;
  module_0 modCall_1 ();
  assign modCall_1.id_6 = 0;
  output reg id_24;
  output reg id_23;
  output wire id_22;
  output wire id_21;
  output wire id_20;
  input wire id_19;
  input wire id_18;
  output wire id_17;
  output wire id_16;
  output wire id_15;
  output wire id_14;
  inout logic [7:0] _id_13;
  input wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  input logic [7:0] _id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic id_33;
  ;
  logic id_34;
  ;
  always
    if (1) id_23 <= id_30;
    else id_24 <= -1;
  logic [7:0][1 : -1][id_13] id_35;
  ;
  always @(1 or id_32 - id_13) id_24 <= -1;
  genvar id_36;
  int id_37;
  ;
  assign id_17 = id_36;
  logic id_38;
  logic id_39 = id_38;
endmodule
