{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a16 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a16\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_3sc1.tdf" 519 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416115971 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a32 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a32\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_3sc1.tdf" 983 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416115971 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a48 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a48\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_3sc1.tdf" 1447 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416115971 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a17 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a17\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_3sc1.tdf" 548 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416115971 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a33 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a33\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_3sc1.tdf" 1012 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416115971 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a49 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a49\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_3sc1.tdf" 1476 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416115971 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a18 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a18\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_3sc1.tdf" 577 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416115971 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a34 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a34\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_3sc1.tdf" 1041 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416115971 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a50 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a50\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_3sc1.tdf" 1505 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416115971 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a19 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a19\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_3sc1.tdf" 606 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416115971 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a35 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a35\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_3sc1.tdf" 1070 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416115971 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a51 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a51\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_3sc1.tdf" 1534 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416115971 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a20 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a20\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_3sc1.tdf" 635 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416115971 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a36 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a36\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_3sc1.tdf" 1099 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416115971 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a52 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a52\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_3sc1.tdf" 1563 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416115971 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a21 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a21\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_3sc1.tdf" 664 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416115971 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a37 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a37\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_3sc1.tdf" 1128 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416115971 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a53 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a53\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_3sc1.tdf" 1592 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416115971 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a22 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a22\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_3sc1.tdf" 693 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416115971 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a38 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a38\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_3sc1.tdf" 1157 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416115971 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a54 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a54\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_3sc1.tdf" 1621 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416115971 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a23 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a23\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_3sc1.tdf" 722 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416115971 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a39 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a39\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_3sc1.tdf" 1186 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416115971 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a55 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a55\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_3sc1.tdf" 1650 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416115971 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a24 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a24\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_3sc1.tdf" 751 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416115971 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a40 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a40\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_3sc1.tdf" 1215 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416115971 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a56 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a56\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_3sc1.tdf" 1679 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416115971 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a25 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a25\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_3sc1.tdf" 780 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416115971 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a41 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a41\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_3sc1.tdf" 1244 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416115971 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a57 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a57\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_3sc1.tdf" 1708 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416115971 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a26 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a26\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_3sc1.tdf" 809 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416115971 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a42 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a42\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_3sc1.tdf" 1273 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416115971 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a58 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a58\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_3sc1.tdf" 1737 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416115971 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a27 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a27\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_3sc1.tdf" 838 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416115971 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a43 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a43\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_3sc1.tdf" 1302 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416115971 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a59 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a59\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_3sc1.tdf" 1766 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416115971 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a28 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a28\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_3sc1.tdf" 867 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416115971 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a44 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a44\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_3sc1.tdf" 1331 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416115971 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a60 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a60\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_3sc1.tdf" 1795 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416115971 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a29 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a29\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_3sc1.tdf" 896 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416115971 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a45 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a45\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_3sc1.tdf" 1360 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416115971 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a61 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a61\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_3sc1.tdf" 1824 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416115971 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a30 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a30\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_3sc1.tdf" 925 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416115971 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a46 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a46\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_3sc1.tdf" 1389 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416115971 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a62 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a62\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_3sc1.tdf" 1853 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416115971 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a31 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a31\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_3sc1.tdf" 954 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416115971 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a47 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a47\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_3sc1.tdf" 1418 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416115971 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a63 " "Synthesized away node \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|ram_block4a63\"" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_3sc1.tdf" 1882 2 0 } } { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_22k1.tdf" 38 2 0 } } { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_s011.tdf" 36 2 0 } } { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 41 2 0 } } { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_qf31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416115971 "|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a63"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 0 1440416115971 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 0 1440416115971 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Quartus II" 0 0 1440416116317 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[1\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[1\]\" and its non-tri-state driver." {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 0 1440416116322 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[3\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[3\]\" and its non-tri-state driver." {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 0 1440416116322 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[5\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[5\]\" and its non-tri-state driver." {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 0 1440416116322 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[24\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[24\]\" and its non-tri-state driver." {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 0 1440416116322 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[25\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[25\]\" and its non-tri-state driver." {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 0 1440416116322 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 0 1440416116322 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "Bidir \"GPIO_0\[0\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "Bidir \"GPIO_0\[2\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "Bidir \"GPIO_0\[4\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "Bidir \"GPIO_0\[6\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "Bidir \"GPIO_0\[7\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "Bidir \"GPIO_0\[8\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "Bidir \"GPIO_0\[9\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "Bidir \"GPIO_0\[10\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "Bidir \"GPIO_0\[11\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "Bidir \"GPIO_0\[12\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "Bidir \"GPIO_0\[13\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "Bidir \"GPIO_0\[14\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "Bidir \"GPIO_0\[15\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "Bidir \"GPIO_0\[16\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "Bidir \"GPIO_0\[17\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "Bidir \"GPIO_0\[18\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "Bidir \"GPIO_0\[19\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "Bidir \"GPIO_0\[20\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "Bidir \"GPIO_0\[21\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "Bidir \"GPIO_0\[22\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "Bidir \"GPIO_0\[23\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "Bidir \"GPIO_0\[24\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "Bidir \"GPIO_0\[25\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "Bidir \"GPIO_0\[26\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "Bidir \"GPIO_0\[27\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "Bidir \"GPIO_0\[28\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "Bidir \"GPIO_0\[29\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "Bidir \"GPIO_0\[30\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "Bidir \"GPIO_0\[31\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "Bidir \"GPIO_1\[0\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "Bidir \"GPIO_1\[1\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "Bidir \"GPIO_1\[2\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "Bidir \"GPIO_1\[3\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "Bidir \"GPIO_1\[4\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "Bidir \"GPIO_1\[5\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "Bidir \"GPIO_1\[6\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "Bidir \"GPIO_1\[7\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "Bidir \"GPIO_1\[8\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "Bidir \"GPIO_1\[9\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "Bidir \"GPIO_1\[10\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "Bidir \"GPIO_1\[11\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "Bidir \"GPIO_1\[12\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "Bidir \"GPIO_1\[13\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "Bidir \"GPIO_1\[14\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "Bidir \"GPIO_1\[15\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "Bidir \"GPIO_1\[16\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "Bidir \"GPIO_1\[17\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "Bidir \"GPIO_1\[18\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "Bidir \"GPIO_1\[19\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "Bidir \"GPIO_1\[20\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "Bidir \"GPIO_1\[21\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "Bidir \"GPIO_1\[22\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "Bidir \"GPIO_1\[23\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440416116323 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 0 1440416116323 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[1\]~synth " "Node \"GPIO_0\[1\]~synth\"" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416116372 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[3\]~synth " "Node \"GPIO_0\[3\]~synth\"" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416116372 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[5\]~synth " "Node \"GPIO_0\[5\]~synth\"" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416116372 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[24\]~synth " "Node \"GPIO_1\[24\]~synth\"" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416116372 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[25\]~synth " "Node \"GPIO_1\[25\]~synth\"" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440416116372 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 0 1440416116372 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[0\] GND " "Pin \"oLEDR\[0\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440416116373 "|main|oLEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[1\] GND " "Pin \"oLEDR\[1\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440416116373 "|main|oLEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[2\] GND " "Pin \"oLEDR\[2\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440416116373 "|main|oLEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[3\] GND " "Pin \"oLEDR\[3\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440416116373 "|main|oLEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[4\] GND " "Pin \"oLEDR\[4\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440416116373 "|main|oLEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[5\] GND " "Pin \"oLEDR\[5\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440416116373 "|main|oLEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[6\] GND " "Pin \"oLEDR\[6\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440416116373 "|main|oLEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[7\] GND " "Pin \"oLEDR\[7\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440416116373 "|main|oLEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[8\] GND " "Pin \"oLEDR\[8\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440416116373 "|main|oLEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[9\] GND " "Pin \"oLEDR\[9\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440416116373 "|main|oLEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[10\] GND " "Pin \"oLEDR\[10\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440416116373 "|main|oLEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[11\] GND " "Pin \"oLEDR\[11\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440416116373 "|main|oLEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[12\] GND " "Pin \"oLEDR\[12\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440416116373 "|main|oLEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[13\] GND " "Pin \"oLEDR\[13\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440416116373 "|main|oLEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[14\] GND " "Pin \"oLEDR\[14\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440416116373 "|main|oLEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[15\] GND " "Pin \"oLEDR\[15\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440416116373 "|main|oLEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[1\] GND " "Pin \"oLEDG\[1\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440416116373 "|main|oLEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[2\] GND " "Pin \"oLEDG\[2\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440416116373 "|main|oLEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[3\] GND " "Pin \"oLEDG\[3\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440416116373 "|main|oLEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[4\] GND " "Pin \"oLEDG\[4\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440416116373 "|main|oLEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[5\] GND " "Pin \"oLEDG\[5\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440416116373 "|main|oLEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[6\] GND " "Pin \"oLEDG\[6\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440416116373 "|main|oLEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[8\] GND " "Pin \"oLEDG\[8\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440416116373 "|main|oLEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX4_D\[1\] GND " "Pin \"oHEX4_D\[1\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440416116373 "|main|oHEX4_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX5_D\[0\] VCC " "Pin \"oHEX5_D\[0\]\" is stuck at VCC" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440416116373 "|main|oHEX5_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX5_D\[1\] VCC " "Pin \"oHEX5_D\[1\]\" is stuck at VCC" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440416116373 "|main|oHEX5_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX5_D\[2\] VCC " "Pin \"oHEX5_D\[2\]\" is stuck at VCC" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440416116373 "|main|oHEX5_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX5_D\[3\] VCC " "Pin \"oHEX5_D\[3\]\" is stuck at VCC" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440416116373 "|main|oHEX5_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX5_D\[4\] VCC " "Pin \"oHEX5_D\[4\]\" is stuck at VCC" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440416116373 "|main|oHEX5_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX5_D\[5\] VCC " "Pin \"oHEX5_D\[5\]\" is stuck at VCC" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440416116373 "|main|oHEX5_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX5_D\[6\] VCC " "Pin \"oHEX5_D\[6\]\" is stuck at VCC" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440416116373 "|main|oHEX5_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX7_D\[0\] VCC " "Pin \"oHEX7_D\[0\]\" is stuck at VCC" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440416116373 "|main|oHEX7_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX7_D\[1\] VCC " "Pin \"oHEX7_D\[1\]\" is stuck at VCC" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440416116373 "|main|oHEX7_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX7_D\[2\] VCC " "Pin \"oHEX7_D\[2\]\" is stuck at VCC" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440416116373 "|main|oHEX7_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX7_D\[3\] VCC " "Pin \"oHEX7_D\[3\]\" is stuck at VCC" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440416116373 "|main|oHEX7_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX7_D\[4\] VCC " "Pin \"oHEX7_D\[4\]\" is stuck at VCC" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440416116373 "|main|oHEX7_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX7_D\[5\] VCC " "Pin \"oHEX7_D\[5\]\" is stuck at VCC" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440416116373 "|main|oHEX7_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX7_D\[6\] VCC " "Pin \"oHEX7_D\[6\]\" is stuck at VCC" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440416116373 "|main|oHEX7_D[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 0 1440416116373 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "49 " "49 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 0 1440416116437 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "483 " "Implemented 483 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 0 1440416116446 ""} { "Info" "ICUT_CUT_TM_OPINS" "83 " "Implemented 83 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 0 1440416116446 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "128 " "Implemented 128 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 0 1440416116446 ""} { "Info" "ICUT_CUT_TM_LCELLS" "231 " "Implemented 231 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 0 1440416116446 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 0 1440416116446 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 0 1440416116446 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 0 1440416116446 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 155 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 155 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "461 " "Peak virtual memory: 461 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 0 1440416116504 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 24 21:35:16 2015 " "Processing ended: Mon Aug 24 21:35:16 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 0 1440416116504 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 0 1440416116504 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 0 1440416116504 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 0 1440416116504 ""}
