{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1512579424397 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1512579424402 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 06 17:57:04 2017 " "Processing started: Wed Dec 06 17:57:04 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1512579424402 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1512579424402 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LauflichtV2 -c LauflichtV2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off LauflichtV2 -c LauflichtV2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1512579424402 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1512579425409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lauflichtv2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lauflichtv2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LauflichtV2-laufen " "Found design unit 1: LauflichtV2-laufen" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512579425881 ""} { "Info" "ISGN_ENTITY_NAME" "1 LauflichtV2 " "Found entity 1: LauflichtV2" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512579425881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512579425881 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LauflichtV2 " "Elaborating entity \"LauflichtV2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1512579426042 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_ubernahme LauflichtV2.vhd(30) " "VHDL Process Statement warning at LauflichtV2.vhd(30): signal \"muster_ubernahme\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426043 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster LauflichtV2.vhd(31) " "VHDL Process Statement warning at LauflichtV2.vhd(31): signal \"muster\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426043 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LEDs_temp LauflichtV2.vhd(35) " "VHDL Process Statement warning at LauflichtV2.vhd(35): signal \"LEDs_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426043 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zustand LauflichtV2.vhd(36) " "VHDL Process Statement warning at LauflichtV2.vhd(36): signal \"zustand\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426048 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_temp LauflichtV2.vhd(37) " "VHDL Process Statement warning at LauflichtV2.vhd(37): signal \"count_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426048 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zustand LauflichtV2.vhd(43) " "VHDL Process Statement warning at LauflichtV2.vhd(43): signal \"zustand\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426048 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(46) " "VHDL Process Statement warning at LauflichtV2.vhd(46): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426048 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(47) " "VHDL Process Statement warning at LauflichtV2.vhd(47): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426048 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(48) " "VHDL Process Statement warning at LauflichtV2.vhd(48): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426048 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(49) " "VHDL Process Statement warning at LauflichtV2.vhd(49): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426048 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(50) " "VHDL Process Statement warning at LauflichtV2.vhd(50): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426053 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(51) " "VHDL Process Statement warning at LauflichtV2.vhd(51): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426053 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(52) " "VHDL Process Statement warning at LauflichtV2.vhd(52): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426053 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_temp LauflichtV2.vhd(54) " "VHDL Process Statement warning at LauflichtV2.vhd(54): signal \"count_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426053 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reverse LauflichtV2.vhd(56) " "VHDL Process Statement warning at LauflichtV2.vhd(56): signal \"reverse\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426053 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(65) " "VHDL Process Statement warning at LauflichtV2.vhd(65): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426053 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(66) " "VHDL Process Statement warning at LauflichtV2.vhd(66): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426053 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(67) " "VHDL Process Statement warning at LauflichtV2.vhd(67): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426058 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(68) " "VHDL Process Statement warning at LauflichtV2.vhd(68): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426058 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(69) " "VHDL Process Statement warning at LauflichtV2.vhd(69): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426058 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(70) " "VHDL Process Statement warning at LauflichtV2.vhd(70): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426058 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(71) " "VHDL Process Statement warning at LauflichtV2.vhd(71): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426058 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(72) " "VHDL Process Statement warning at LauflichtV2.vhd(72): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426058 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_temp LauflichtV2.vhd(74) " "VHDL Process Statement warning at LauflichtV2.vhd(74): signal \"count_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426058 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reverse LauflichtV2.vhd(76) " "VHDL Process Statement warning at LauflichtV2.vhd(76): signal \"reverse\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426063 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(84) " "VHDL Process Statement warning at LauflichtV2.vhd(84): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426063 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(85) " "VHDL Process Statement warning at LauflichtV2.vhd(85): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426063 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(86) " "VHDL Process Statement warning at LauflichtV2.vhd(86): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426063 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(87) " "VHDL Process Statement warning at LauflichtV2.vhd(87): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426063 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(88) " "VHDL Process Statement warning at LauflichtV2.vhd(88): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426063 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(89) " "VHDL Process Statement warning at LauflichtV2.vhd(89): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426063 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(90) " "VHDL Process Statement warning at LauflichtV2.vhd(90): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426068 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(91) " "VHDL Process Statement warning at LauflichtV2.vhd(91): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426068 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_temp LauflichtV2.vhd(93) " "VHDL Process Statement warning at LauflichtV2.vhd(93): signal \"count_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426068 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reverse LauflichtV2.vhd(95) " "VHDL Process Statement warning at LauflichtV2.vhd(95): signal \"reverse\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426068 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(103) " "VHDL Process Statement warning at LauflichtV2.vhd(103): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426068 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(104) " "VHDL Process Statement warning at LauflichtV2.vhd(104): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426068 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(105) " "VHDL Process Statement warning at LauflichtV2.vhd(105): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426068 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(106) " "VHDL Process Statement warning at LauflichtV2.vhd(106): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426073 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(107) " "VHDL Process Statement warning at LauflichtV2.vhd(107): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426073 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(108) " "VHDL Process Statement warning at LauflichtV2.vhd(108): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426073 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(109) " "VHDL Process Statement warning at LauflichtV2.vhd(109): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426073 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(110) " "VHDL Process Statement warning at LauflichtV2.vhd(110): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426073 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_temp LauflichtV2.vhd(112) " "VHDL Process Statement warning at LauflichtV2.vhd(112): signal \"count_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426073 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reverse LauflichtV2.vhd(114) " "VHDL Process Statement warning at LauflichtV2.vhd(114): signal \"reverse\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426073 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(122) " "VHDL Process Statement warning at LauflichtV2.vhd(122): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426078 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(123) " "VHDL Process Statement warning at LauflichtV2.vhd(123): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426078 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(124) " "VHDL Process Statement warning at LauflichtV2.vhd(124): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426078 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(125) " "VHDL Process Statement warning at LauflichtV2.vhd(125): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426078 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(126) " "VHDL Process Statement warning at LauflichtV2.vhd(126): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426078 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(127) " "VHDL Process Statement warning at LauflichtV2.vhd(127): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426078 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(128) " "VHDL Process Statement warning at LauflichtV2.vhd(128): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426078 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(129) " "VHDL Process Statement warning at LauflichtV2.vhd(129): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426086 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_temp LauflichtV2.vhd(131) " "VHDL Process Statement warning at LauflichtV2.vhd(131): signal \"count_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426086 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reverse LauflichtV2.vhd(133) " "VHDL Process Statement warning at LauflichtV2.vhd(133): signal \"reverse\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426086 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(141) " "VHDL Process Statement warning at LauflichtV2.vhd(141): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 141 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426086 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(142) " "VHDL Process Statement warning at LauflichtV2.vhd(142): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426086 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(143) " "VHDL Process Statement warning at LauflichtV2.vhd(143): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426086 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(144) " "VHDL Process Statement warning at LauflichtV2.vhd(144): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426086 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(145) " "VHDL Process Statement warning at LauflichtV2.vhd(145): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426091 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(146) " "VHDL Process Statement warning at LauflichtV2.vhd(146): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426091 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(147) " "VHDL Process Statement warning at LauflichtV2.vhd(147): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426091 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(148) " "VHDL Process Statement warning at LauflichtV2.vhd(148): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426091 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_temp LauflichtV2.vhd(150) " "VHDL Process Statement warning at LauflichtV2.vhd(150): signal \"count_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 150 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426091 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reverse LauflichtV2.vhd(152) " "VHDL Process Statement warning at LauflichtV2.vhd(152): signal \"reverse\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426091 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(160) " "VHDL Process Statement warning at LauflichtV2.vhd(160): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426091 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(161) " "VHDL Process Statement warning at LauflichtV2.vhd(161): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426095 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(162) " "VHDL Process Statement warning at LauflichtV2.vhd(162): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426096 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(163) " "VHDL Process Statement warning at LauflichtV2.vhd(163): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426096 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(164) " "VHDL Process Statement warning at LauflichtV2.vhd(164): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 164 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426096 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(165) " "VHDL Process Statement warning at LauflichtV2.vhd(165): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426096 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(166) " "VHDL Process Statement warning at LauflichtV2.vhd(166): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426096 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(167) " "VHDL Process Statement warning at LauflichtV2.vhd(167): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426096 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_temp LauflichtV2.vhd(169) " "VHDL Process Statement warning at LauflichtV2.vhd(169): signal \"count_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 169 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426102 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reverse LauflichtV2.vhd(171) " "VHDL Process Statement warning at LauflichtV2.vhd(171): signal \"reverse\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426102 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(179) " "VHDL Process Statement warning at LauflichtV2.vhd(179): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426102 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(180) " "VHDL Process Statement warning at LauflichtV2.vhd(180): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 180 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426103 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(181) " "VHDL Process Statement warning at LauflichtV2.vhd(181): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 181 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426103 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(182) " "VHDL Process Statement warning at LauflichtV2.vhd(182): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 182 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426103 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(183) " "VHDL Process Statement warning at LauflichtV2.vhd(183): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 183 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426103 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(184) " "VHDL Process Statement warning at LauflichtV2.vhd(184): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 184 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426108 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(185) " "VHDL Process Statement warning at LauflichtV2.vhd(185): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426108 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(186) " "VHDL Process Statement warning at LauflichtV2.vhd(186): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 186 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426108 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_temp LauflichtV2.vhd(188) " "VHDL Process Statement warning at LauflichtV2.vhd(188): signal \"count_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 188 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426108 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reverse LauflichtV2.vhd(190) " "VHDL Process Statement warning at LauflichtV2.vhd(190): signal \"reverse\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 190 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426108 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_temp LauflichtV2.vhd(203) " "VHDL Process Statement warning at LauflichtV2.vhd(203): signal \"count_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 203 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426109 "|LauflichtV2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "count_temp LauflichtV2.vhd(22) " "VHDL Process Statement warning at LauflichtV2.vhd(22): inferring latch(es) for signal or variable \"count_temp\", which holds its previous value in one or more paths through the process" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1512579426110 "|LauflichtV2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "muster_temp LauflichtV2.vhd(22) " "VHDL Process Statement warning at LauflichtV2.vhd(22): inferring latch(es) for signal or variable \"muster_temp\", which holds its previous value in one or more paths through the process" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1512579426115 "|LauflichtV2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "zustand LauflichtV2.vhd(22) " "VHDL Process Statement warning at LauflichtV2.vhd(22): inferring latch(es) for signal or variable \"zustand\", which holds its previous value in one or more paths through the process" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1512579426115 "|LauflichtV2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LEDs_temp LauflichtV2.vhd(22) " "VHDL Process Statement warning at LauflichtV2.vhd(22): inferring latch(es) for signal or variable \"LEDs_temp\", which holds its previous value in one or more paths through the process" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1512579426115 "|LauflichtV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDs_temp\[0\] LauflichtV2.vhd(22) " "Inferred latch for \"LEDs_temp\[0\]\" at LauflichtV2.vhd(22)" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512579426117 "|LauflichtV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDs_temp\[1\] LauflichtV2.vhd(22) " "Inferred latch for \"LEDs_temp\[1\]\" at LauflichtV2.vhd(22)" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512579426117 "|LauflichtV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDs_temp\[2\] LauflichtV2.vhd(22) " "Inferred latch for \"LEDs_temp\[2\]\" at LauflichtV2.vhd(22)" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512579426118 "|LauflichtV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDs_temp\[3\] LauflichtV2.vhd(22) " "Inferred latch for \"LEDs_temp\[3\]\" at LauflichtV2.vhd(22)" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512579426118 "|LauflichtV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDs_temp\[4\] LauflichtV2.vhd(22) " "Inferred latch for \"LEDs_temp\[4\]\" at LauflichtV2.vhd(22)" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512579426118 "|LauflichtV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDs_temp\[5\] LauflichtV2.vhd(22) " "Inferred latch for \"LEDs_temp\[5\]\" at LauflichtV2.vhd(22)" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512579426118 "|LauflichtV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDs_temp\[6\] LauflichtV2.vhd(22) " "Inferred latch for \"LEDs_temp\[6\]\" at LauflichtV2.vhd(22)" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512579426118 "|LauflichtV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDs_temp\[7\] LauflichtV2.vhd(22) " "Inferred latch for \"LEDs_temp\[7\]\" at LauflichtV2.vhd(22)" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512579426123 "|LauflichtV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zustand\[0\] LauflichtV2.vhd(22) " "Inferred latch for \"zustand\[0\]\" at LauflichtV2.vhd(22)" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512579426124 "|LauflichtV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zustand\[1\] LauflichtV2.vhd(22) " "Inferred latch for \"zustand\[1\]\" at LauflichtV2.vhd(22)" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512579426124 "|LauflichtV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zustand\[2\] LauflichtV2.vhd(22) " "Inferred latch for \"zustand\[2\]\" at LauflichtV2.vhd(22)" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512579426124 "|LauflichtV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muster_temp\[0\] LauflichtV2.vhd(22) " "Inferred latch for \"muster_temp\[0\]\" at LauflichtV2.vhd(22)" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512579426124 "|LauflichtV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muster_temp\[1\] LauflichtV2.vhd(22) " "Inferred latch for \"muster_temp\[1\]\" at LauflichtV2.vhd(22)" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512579426125 "|LauflichtV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muster_temp\[2\] LauflichtV2.vhd(22) " "Inferred latch for \"muster_temp\[2\]\" at LauflichtV2.vhd(22)" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512579426125 "|LauflichtV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muster_temp\[3\] LauflichtV2.vhd(22) " "Inferred latch for \"muster_temp\[3\]\" at LauflichtV2.vhd(22)" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512579426125 "|LauflichtV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muster_temp\[4\] LauflichtV2.vhd(22) " "Inferred latch for \"muster_temp\[4\]\" at LauflichtV2.vhd(22)" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512579426125 "|LauflichtV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muster_temp\[5\] LauflichtV2.vhd(22) " "Inferred latch for \"muster_temp\[5\]\" at LauflichtV2.vhd(22)" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512579426125 "|LauflichtV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muster_temp\[6\] LauflichtV2.vhd(22) " "Inferred latch for \"muster_temp\[6\]\" at LauflichtV2.vhd(22)" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512579426125 "|LauflichtV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muster_temp\[7\] LauflichtV2.vhd(22) " "Inferred latch for \"muster_temp\[7\]\" at LauflichtV2.vhd(22)" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512579426126 "|LauflichtV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_temp\[0\] LauflichtV2.vhd(22) " "Inferred latch for \"count_temp\[0\]\" at LauflichtV2.vhd(22)" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512579426131 "|LauflichtV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_temp\[1\] LauflichtV2.vhd(22) " "Inferred latch for \"count_temp\[1\]\" at LauflichtV2.vhd(22)" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512579426131 "|LauflichtV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_temp\[2\] LauflichtV2.vhd(22) " "Inferred latch for \"count_temp\[2\]\" at LauflichtV2.vhd(22)" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512579426131 "|LauflichtV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_temp\[3\] LauflichtV2.vhd(22) " "Inferred latch for \"count_temp\[3\]\" at LauflichtV2.vhd(22)" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512579426132 "|LauflichtV2"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LEDs_temp\[0\] " "Latch LEDs_temp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA zustand\[2\] " "Ports D and ENA on the latch are fed by the same signal zustand\[2\]" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1512579427637 ""}  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1512579427637 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1512579428784 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512579428784 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "122 " "Implemented 122 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "40 " "Implemented 40 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1512579429371 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1512579429371 ""} { "Info" "ICUT_CUT_TM_LCELLS" "70 " "Implemented 70 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1512579429371 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1512579429371 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 92 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 92 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "539 " "Peak virtual memory: 539 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1512579429754 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 06 17:57:09 2017 " "Processing ended: Wed Dec 06 17:57:09 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1512579429754 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1512579429754 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1512579429754 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1512579429754 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1512579431795 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1512579431796 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 06 17:57:11 2017 " "Processing started: Wed Dec 06 17:57:11 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1512579431796 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1512579431796 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off LauflichtV2 -c LauflichtV2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off LauflichtV2 -c LauflichtV2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1512579431796 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1512579431989 ""}
{ "Info" "0" "" "Project  = LauflichtV2" {  } {  } 0 0 "Project  = LauflichtV2" 0 0 "Fitter" 0 0 1512579431990 ""}
{ "Info" "0" "" "Revision = LauflichtV2" {  } {  } 0 0 "Revision = LauflichtV2" 0 0 "Fitter" 0 0 1512579431990 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1512579432186 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "LauflichtV2 EP2C70F672C6 " "Selected device EP2C70F672C6 for design \"LauflichtV2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1512579432302 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1512579432334 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1512579432334 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1512579432496 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F672C6 " "Device EP2C35F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1512579433464 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1512579433464 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1512579433464 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht2/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1512579433465 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht2/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1512579433465 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AE24 " "Pin ~LVDS195p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht2/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1512579433465 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1512579433465 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "52 52 " "No exact pin location assignment(s) for 52 pins of 52 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDs\[0\] " "Pin LEDs\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDs[0] } } } { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht2/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512579433595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDs\[1\] " "Pin LEDs\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDs[1] } } } { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDs[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht2/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512579433595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDs\[2\] " "Pin LEDs\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDs[2] } } } { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDs[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht2/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512579433595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDs\[3\] " "Pin LEDs\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDs[3] } } } { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDs[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht2/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512579433595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDs\[4\] " "Pin LEDs\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDs[4] } } } { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDs[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht2/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512579433595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDs\[5\] " "Pin LEDs\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDs[5] } } } { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDs[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht2/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512579433595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDs\[6\] " "Pin LEDs\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDs[6] } } } { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDs[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht2/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512579433595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDs\[7\] " "Pin LEDs\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDs[7] } } } { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDs[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht2/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512579433595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "count\[0\] " "Pin count\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { count[0] } } } { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { count[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht2/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512579433595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "count\[1\] " "Pin count\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { count[1] } } } { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { count[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht2/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512579433595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "count\[2\] " "Pin count\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { count[2] } } } { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { count[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht2/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512579433595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "count\[3\] " "Pin count\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { count[3] } } } { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { count[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht2/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512579433595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "start " "Pin start not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { start } } } { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { start } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht2/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512579433595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rythm\[0\] " "Pin rythm\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rythm[0] } } } { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rythm[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht2/" { { 0 { 0 ""} 0 7 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512579433595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rythm\[1\] " "Pin rythm\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rythm[1] } } } { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rythm[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht2/" { { 0 { 0 ""} 0 8 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512579433595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rythm\[2\] " "Pin rythm\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rythm[2] } } } { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rythm[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht2/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512579433595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rythm\[3\] " "Pin rythm\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rythm[3] } } } { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rythm[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht2/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512579433595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rythm\[4\] " "Pin rythm\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rythm[4] } } } { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rythm[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht2/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512579433595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rythm\[5\] " "Pin rythm\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rythm[5] } } } { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rythm[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht2/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512579433595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rythm\[6\] " "Pin rythm\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rythm[6] } } } { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rythm[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht2/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512579433595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rythm\[7\] " "Pin rythm\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rythm[7] } } } { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rythm[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht2/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512579433595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rythm\[8\] " "Pin rythm\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rythm[8] } } } { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rythm[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht2/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512579433595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rythm\[9\] " "Pin rythm\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rythm[9] } } } { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rythm[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht2/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512579433595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rythm\[10\] " "Pin rythm\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rythm[10] } } } { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rythm[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht2/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512579433595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rythm\[11\] " "Pin rythm\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rythm[11] } } } { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rythm[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht2/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512579433595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rythm\[12\] " "Pin rythm\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rythm[12] } } } { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rythm[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht2/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512579433595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rythm\[13\] " "Pin rythm\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rythm[13] } } } { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rythm[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht2/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512579433595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rythm\[14\] " "Pin rythm\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rythm[14] } } } { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rythm[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht2/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512579433595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rythm\[15\] " "Pin rythm\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rythm[15] } } } { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rythm[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht2/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512579433595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rythm\[16\] " "Pin rythm\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rythm[16] } } } { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rythm[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht2/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512579433595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rythm\[17\] " "Pin rythm\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rythm[17] } } } { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rythm[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht2/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512579433595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rythm\[18\] " "Pin rythm\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rythm[18] } } } { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rythm[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht2/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512579433595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rythm\[19\] " "Pin rythm\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rythm[19] } } } { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rythm[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht2/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512579433595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rythm\[20\] " "Pin rythm\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rythm[20] } } } { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rythm[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht2/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512579433595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rythm\[21\] " "Pin rythm\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rythm[21] } } } { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rythm[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht2/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512579433595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rythm\[22\] " "Pin rythm\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rythm[22] } } } { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rythm[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht2/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512579433595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rythm\[23\] " "Pin rythm\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rythm[23] } } } { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rythm[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht2/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512579433595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rythm\[24\] " "Pin rythm\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rythm[24] } } } { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rythm[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht2/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512579433595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rythm\[25\] " "Pin rythm\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rythm[25] } } } { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rythm[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht2/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512579433595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rythm\[26\] " "Pin rythm\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rythm[26] } } } { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rythm[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht2/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512579433595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rythm\[27\] " "Pin rythm\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rythm[27] } } } { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rythm[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht2/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512579433595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reset } } } { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht2/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512579433595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muster_ubernahme " "Pin muster_ubernahme not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { muster_ubernahme } } } { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muster_ubernahme } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht2/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512579433595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muster\[1\] " "Pin muster\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { muster[1] } } } { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muster[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht2/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512579433595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muster\[2\] " "Pin muster\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { muster[2] } } } { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muster[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht2/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512579433595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muster\[3\] " "Pin muster\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { muster[3] } } } { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muster[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht2/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512579433595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muster\[4\] " "Pin muster\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { muster[4] } } } { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muster[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht2/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512579433595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reverse " "Pin reverse not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reverse } } } { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reverse } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht2/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512579433595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muster\[5\] " "Pin muster\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { muster[5] } } } { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muster[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht2/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512579433595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muster\[6\] " "Pin muster\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { muster[6] } } } { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muster[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht2/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512579433595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muster\[7\] " "Pin muster\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { muster[7] } } } { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muster[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht2/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512579433595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muster\[0\] " "Pin muster\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { muster[0] } } } { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muster[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht2/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512579433595 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1512579433595 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "21 " "TimeQuest Timing Analyzer is analyzing 21 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1512579433783 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LauflichtV2.sdc " "Synopsys Design Constraints File file not found: 'LauflichtV2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1512579433783 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1512579433784 ""}
{ "Warning" "WSTA_SCC_LOOP" "5 " "Found combinational loop of 5 nodes" { { "Warning" "WSTA_SCC_NODE" "count_temp\[3\]~0\|combout " "Node \"count_temp\[3\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512579433785 ""} { "Warning" "WSTA_SCC_NODE" "count_temp\[0\]~1\|datad " "Node \"count_temp\[0\]~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512579433785 ""} { "Warning" "WSTA_SCC_NODE" "count_temp\[0\]~1\|combout " "Node \"count_temp\[0\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512579433785 ""} { "Warning" "WSTA_SCC_NODE" "count_temp\[3\]~0\|datab " "Node \"count_temp\[3\]~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512579433785 ""} { "Warning" "WSTA_SCC_NODE" "count_temp\[0\]~1\|datab " "Node \"count_temp\[0\]~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512579433785 ""}  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 22 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1512579433785 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "zustand\[0\]~0\|combout " "Node \"zustand\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512579433790 ""} { "Warning" "WSTA_SCC_NODE" "zustand\[0\]~0\|datab " "Node \"zustand\[0\]~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512579433790 ""}  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 22 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1512579433790 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: zustand\[0\]~0  from: datac  to: combout " "Cell: zustand\[0\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512579433791 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1512579433791 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1512579433792 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "muster_ubernahme (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node muster_ubernahme (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1512579433802 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LEDs_temp\[0\]~9 " "Destination node LEDs_temp\[0\]~9" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 22 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDs_temp[0]~9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht2/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1512579433802 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LEDs_temp\[7\]~11 " "Destination node LEDs_temp\[7\]~11" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 22 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDs_temp[7]~11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht2/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1512579433802 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LEDs_temp\[7\]~12 " "Destination node LEDs_temp\[7\]~12" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 22 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDs_temp[7]~12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht2/" { { 0 { 0 ""} 0 136 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1512579433802 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1512579433802 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { muster_ubernahme } } } { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muster_ubernahme } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht2/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1512579433802 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LEDs_temp\[7\]~11  " "Automatically promoted node LEDs_temp\[7\]~11 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1512579433808 ""}  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 22 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDs_temp[7]~11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht2/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1512579433808 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LEDs_temp\[7\]~12  " "Automatically promoted node LEDs_temp\[7\]~12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1512579433808 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "count_temp\[0\]~1 " "Destination node count_temp\[0\]~1" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 22 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { count_temp[0]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht2/" { { 0 { 0 ""} 0 138 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1512579433808 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1512579433808 ""}  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 22 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDs_temp[7]~12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht2/" { { 0 { 0 ""} 0 136 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1512579433808 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1512579433880 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1512579433880 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1512579433885 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1512579433886 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1512579433886 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1512579433886 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1512579433886 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1512579433886 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1512579433887 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1512579433887 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1512579433887 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "51 unused 3.3V 39 12 0 " "Number of I/O pins in group: 51 (unused VREF, 3.3V VCCIO, 39 input, 12 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1512579433889 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1512579433889 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1512579433889 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 58 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1512579433890 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 53 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  53 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1512579433890 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1512579433890 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 50 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  50 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1512579433890 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 62 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1512579433890 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 53 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  53 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1512579433890 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 50 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  50 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1512579433890 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 46 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1512579433890 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1512579433890 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1512579433890 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512579433914 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1512579435259 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512579435429 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1512579435437 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1512579437253 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512579437253 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1512579437306 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y13 X11_Y25 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y13 to location X11_Y25" {  } { { "loc" "" { Generic "E:/FPGA Praktikum/Lauflicht2/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y13 to location X11_Y25"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y13 to location X11_Y25"} 0 13 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1512579438731 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1512579438731 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512579439391 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1512579439392 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1512579439392 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.89 " "Total time spent on timing analysis during the Fitter is 0.89 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1512579439404 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1512579439406 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "12 " "Found 12 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDs\[0\] 0 " "Pin \"LEDs\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512579439408 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDs\[1\] 0 " "Pin \"LEDs\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512579439408 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDs\[2\] 0 " "Pin \"LEDs\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512579439408 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDs\[3\] 0 " "Pin \"LEDs\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512579439408 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDs\[4\] 0 " "Pin \"LEDs\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512579439408 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDs\[5\] 0 " "Pin \"LEDs\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512579439408 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDs\[6\] 0 " "Pin \"LEDs\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512579439408 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDs\[7\] 0 " "Pin \"LEDs\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512579439408 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "count\[0\] 0 " "Pin \"count\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512579439408 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "count\[1\] 0 " "Pin \"count\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512579439408 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "count\[2\] 0 " "Pin \"count\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512579439408 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "count\[3\] 0 " "Pin \"count\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512579439408 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1512579439408 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1512579439538 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1512579439551 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1512579439677 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512579440160 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1512579440283 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/FPGA Praktikum/Lauflicht2/output_files/LauflichtV2.fit.smsg " "Generated suppressed messages file E:/FPGA Praktikum/Lauflicht2/output_files/LauflichtV2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1512579440623 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1288 " "Peak virtual memory: 1288 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1512579442516 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 06 17:57:22 2017 " "Processing ended: Wed Dec 06 17:57:22 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1512579442516 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1512579442516 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1512579442516 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1512579442516 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1512579443855 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1512579443862 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 06 17:57:23 2017 " "Processing started: Wed Dec 06 17:57:23 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1512579443862 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1512579443862 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off LauflichtV2 -c LauflichtV2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off LauflichtV2 -c LauflichtV2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1512579443863 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1512579446197 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1512579446328 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "458 " "Peak virtual memory: 458 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1512579447937 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 06 17:57:27 2017 " "Processing ended: Wed Dec 06 17:57:27 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1512579447937 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1512579447937 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1512579447937 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1512579447937 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1512579448924 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1512579449607 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1512579449608 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 06 17:57:29 2017 " "Processing started: Wed Dec 06 17:57:29 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1512579449608 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1512579449608 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta LauflichtV2 -c LauflichtV2 " "Command: quartus_sta LauflichtV2 -c LauflichtV2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1512579449608 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1512579449813 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1512579450147 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1512579450198 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1512579450198 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "21 " "TimeQuest Timing Analyzer is analyzing 21 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1512579450305 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LauflichtV2.sdc " "Synopsys Design Constraints File file not found: 'LauflichtV2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1512579450507 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1512579450509 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name muster_ubernahme muster_ubernahme " "create_clock -period 1.000 -name muster_ubernahme muster_ubernahme" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1512579450510 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name rythm\[0\] rythm\[0\] " "create_clock -period 1.000 -name rythm\[0\] rythm\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1512579450510 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1512579450510 ""}
{ "Warning" "WSTA_SCC_LOOP" "5 " "Found combinational loop of 5 nodes" { { "Warning" "WSTA_SCC_NODE" "count_temp\[3\]~0\|combout " "Node \"count_temp\[3\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512579450512 ""} { "Warning" "WSTA_SCC_NODE" "count_temp\[0\]~1\|datab " "Node \"count_temp\[0\]~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512579450512 ""} { "Warning" "WSTA_SCC_NODE" "count_temp\[0\]~1\|combout " "Node \"count_temp\[0\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512579450512 ""} { "Warning" "WSTA_SCC_NODE" "count_temp\[3\]~0\|dataa " "Node \"count_temp\[3\]~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512579450512 ""} { "Warning" "WSTA_SCC_NODE" "count_temp\[0\]~1\|datac " "Node \"count_temp\[0\]~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512579450512 ""}  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 22 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1512579450512 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "zustand\[0\]~0\|combout " "Node \"zustand\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512579450518 ""} { "Warning" "WSTA_SCC_NODE" "zustand\[0\]~0\|dataa " "Node \"zustand\[0\]~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512579450518 ""}  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 22 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1512579450518 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: zustand\[0\]~0  from: datab  to: combout " "Cell: zustand\[0\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512579450519 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1512579450519 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1512579450522 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1512579450620 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1512579450678 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.345 " "Worst-case setup slack is -4.345" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512579450738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512579450738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.345       -30.177 muster_ubernahme  " "   -4.345       -30.177 muster_ubernahme " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512579450738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.961       -19.557 rythm\[0\]  " "   -2.961       -19.557 rythm\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512579450738 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512579450738 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.382 " "Worst-case hold slack is -2.382" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512579450800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512579450800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.382       -13.054 rythm\[0\]  " "   -2.382       -13.054 rythm\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512579450800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.498        -4.525 muster_ubernahme  " "   -1.498        -4.525 muster_ubernahme " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512579450800 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512579450800 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.211 " "Worst-case recovery slack is -3.211" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512579450857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512579450857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.211        -9.386 muster_ubernahme  " "   -3.211        -9.386 muster_ubernahme " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512579450857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.827        -5.234 rythm\[0\]  " "   -1.827        -5.234 rythm\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512579450857 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512579450857 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.392 " "Worst-case removal slack is -1.392" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512579450909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512579450909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.392        -5.552 rythm\[0\]  " "   -1.392        -5.552 rythm\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512579450909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.508        -1.518 muster_ubernahme  " "   -0.508        -1.518 muster_ubernahme " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512579450909 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512579450909 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512579450965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512579450965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -3.234 muster_ubernahme  " "   -1.380        -3.234 muster_ubernahme " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512579450965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -6.808 rythm\[0\]  " "   -1.222        -6.808 rythm\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512579450965 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512579450965 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1512579451769 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1512579451773 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: zustand\[0\]~0  from: datab  to: combout " "Cell: zustand\[0\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512579451806 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1512579451806 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1512579451808 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.553 " "Worst-case setup slack is -1.553" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512579451871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512579451871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.553        -9.011 muster_ubernahme  " "   -1.553        -9.011 muster_ubernahme " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512579451871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.875        -4.101 rythm\[0\]  " "   -0.875        -4.101 rythm\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512579451871 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512579451871 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.385 " "Worst-case hold slack is -1.385" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512579451935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512579451935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.385        -9.403 rythm\[0\]  " "   -1.385        -9.403 rythm\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512579451935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.046        -3.158 muster_ubernahme  " "   -1.046        -3.158 muster_ubernahme " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512579451935 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512579451935 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.058 " "Worst-case recovery slack is -1.058" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512579452003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512579452003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.058        -3.053 muster_ubernahme  " "   -1.058        -3.053 muster_ubernahme " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512579452003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.380        -1.019 rythm\[0\]  " "   -0.380        -1.019 rythm\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512579452003 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512579452003 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.950 " "Worst-case removal slack is -0.950" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512579452063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512579452063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.950        -3.327 rythm\[0\]  " "   -0.950        -3.327 rythm\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512579452063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.611        -1.827 muster_ubernahme  " "   -0.611        -1.827 muster_ubernahme " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512579452063 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512579452063 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512579452120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512579452120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -1.380 muster_ubernahme  " "   -1.380        -1.380 muster_ubernahme " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512579452120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -2.080 rythm\[0\]  " "   -1.222        -2.080 rythm\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512579452120 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512579452120 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1512579452965 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1512579453334 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1512579453336 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "470 " "Peak virtual memory: 470 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1512579454684 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 06 17:57:34 2017 " "Processing ended: Wed Dec 06 17:57:34 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1512579454684 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1512579454684 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1512579454684 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1512579454684 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1512579456444 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1512579456450 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 06 17:57:36 2017 " "Processing started: Wed Dec 06 17:57:36 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1512579456450 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1512579456450 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off LauflichtV2 -c LauflichtV2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off LauflichtV2 -c LauflichtV2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1512579456451 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LauflichtV2.vo E:/FPGA Praktikum/Lauflicht2/simulation/modelsim/ simulation " "Generated file LauflichtV2.vo in folder \"E:/FPGA Praktikum/Lauflicht2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1512579457167 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "426 " "Peak virtual memory: 426 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1512579457550 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 06 17:57:37 2017 " "Processing ended: Wed Dec 06 17:57:37 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1512579457550 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1512579457550 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1512579457550 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1512579457550 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 119 s " "Quartus II Full Compilation was successful. 0 errors, 119 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1512579458386 ""}
