INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab04/mac_tree/mac_tree.gen/sources_1/ip/c_addsub_3/sim/c_addsub_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'c_addsub_3'
