// Seed: 4273176081
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_1 = ~id_1 != 1 - id_1;
endmodule
module module_1;
  id_1 :
  assert property (@(posedge id_1) 1'h0)
  else $display(id_1 == id_1, 1);
  initial $display(1);
  wire id_2;
  wire id_3;
  always @(posedge 1 or posedge 1) begin
    id_1 = #id_4 1'b0;
  end
  wire id_5;
  wire id_6;
  wire id_7;
  module_0(
      id_3, id_7, id_3
  );
  uwire id_8 = 1;
  tri0  id_9 = 1;
endmodule
