{"version": 2, "width": 131, "height": 38, "timestamp": 1749244528, "env": {"SHELL": "/usr/bin/zsh", "TERM": "xterm-256color"}}
[0.470462, "o", "^[[A"]
[0.720791, "o", "\u001b[1m\u001b[7m#\u001b[27m\u001b[1m\u001b[0m                                                                                                                                  \r \r"]
[0.723315, "o", "\u001b]2;root@chunk-core-1:/mnt/e/Projects/sys1-sp25-master/src/project\u0007\u001b]1;..r/src/project\u0007"]
[0.731941, "o", "\u001b]7;file://chunk-core-1/mnt/e/Projects/sys1-sp25-master/src/project\u001b\\"]
[0.7851, "o", "\r\u001b[0m\u001b[27m\u001b[24m\u001b[J\u001b[01;32m➜  \u001b[36mproject\u001b[00m \u001b[K"]
[0.785875, "o", "\u001b[?1h\u001b=\u001b[?2004h"]
[0.78769, "o", "asciinema rec p6.cast"]
[0.798087, "o", "\u001b[21D\u001b[32ma\u001b[32ms\u001b[32mc\u001b[32mi\u001b[32mi\u001b[32mn\u001b[32me\u001b[32mm\u001b[32ma\u001b[39m\u001b[5C\u001b[4mp\u001b[4m6\u001b[4m.\u001b[4mc\u001b[4ma\u001b[4ms\u001b[4mt\u001b[24m"]
[1.893265, "o", "\u001b[21D\u001b[32mm\u001b[32ma\u001b[32mk\u001b[32me\u001b[32m \u001b[32mT\u001b[32mE\u001b[32mS\u001b[32mT\u001b[39mCASE=\u001b[4mb\u001b[4mt\u001b[4my\u001b[4mp\u001b[4me\u001b[24m\u001b[24m \u001b[24m \b\b"]
[1.904993, "o", "\u001b[16D\u001b[32me\u001b[39m\u001b[39m \u001b[39mT\u001b[39mE\u001b[39mS\u001b[39mT\u001b[5C\u001b[24mb\u001b[24mt\u001b[24my\u001b[24mp\u001b[24me"]
[3.806335, "o", "\b"]
[3.987047, "o", "\b"]
[4.14942, "o", "\b"]
[4.31173, "o", "\b"]
[5.094358, "o", "\btype \b\b\b\b\b"]
[6.037103, "o", "utype\b\b\b\b"]
[9.884861, "o", "\u001b[?1l\u001b>"]
[9.885356, "o", "\u001b[?2004l"]
[9.890784, "o", "\r\r\n"]
[9.891624, "o", "\u001b]2;make TESTCASE=utype\u0007\u001b]1;make\u0007"]
[10.141247, "o", "mkdir -p /mnt/e/Projects/sys1-sp25-master/src/project/build/verilate\r\n"]
[10.151885, "o", "verilator -Wno-STMTDLY --timescale 1ns/10ps --trace --cc --exe  --main --timing --Mdir /mnt/e/Projects/sys1-sp25-master/src/project/build/verilate --top-module Testbench -o Testbench -I/mnt/e/Projects/sys1-sp25-master/src/project/../../sys-project-main/include -I/mnt/e/Projects/sys1-sp25-master/src/project/include -CFLAGS \"-DVL_DEBUG -DTOP=Testbench -std=c++17 -iquote/mnt/e/Projects/sys1-sp25-master/src/project/../../sys-project-main/ip/include/riscv -iquote/mnt/e/Projects/sys1-sp25-master/src/project/../../sys-project-main/ip/include/cosim -iquote/mnt/e/Projects/sys1-sp25-master/src/project/../../sys-project-main/ip/include/fesvr\" -LDFLAGS \"-L/mnt/e/Projects/sys1-sp25-master/src/project/../../sys-project-main/ip/lib  -l:libcosim.a -l:libriscv.a -l:libdisasm.a -l:libsoftfloat.a -l:libfdt.a -l:libfesvr.a -ldl\" /mnt/e/Projects/sys1-sp25-master/src/project/../../sys-project-main/sim/cosim.v /mnt/e/Projects/sys1-sp25-master/src/project/../../sys-project-main/sim/dpi.cpp /mnt/e/Projects/sys1-sp25-master/src/project/../../sys-project-main/sim/testbench.sv /mnt/e/Projects/sys1-sp25-master/src/project/submit/ALU.sv /mnt/e/Projects/sys1-sp25-master/src/project/submit/Cmp.sv /mnt/e/Projects/sys1-sp25-master/src/project/submit/Controller.sv /mnt/e/Projects/sys1-sp25-master/src/project/submit/Core.sv /mnt/e/Projects/sys1-sp25-master/src/project/submit/DataPkg.sv /mnt/e/Projects/sys1-sp25-master/src/project/submit/DataTrunc.sv /mnt/e/Projects/sys1-sp25-master/src/project/submit/MaskGen.sv /mnt/e/Projects/sys1-sp25-master/src/project/submit/RegFile.sv /mnt/e/Projects/sys1-sp25-master/src/project/../../sys-project-main/general/Decoupled_ift.sv /mnt/e/Projects/sys1-sp25-master/src/project/../../sys-project-main/general/DRAM.sv /mnt/e/Projects/sys1-sp25-master/src/project/../../sys-project-main/general/Mem_ift.sv /mnt/e/Projects/sys1-sp25-master/src/project/../../sys-project-main/general/SCPU.sv +define+TOP_DIR=\\\"/mnt/e/Projects/sys1-sp25-master/src/project/build/verilate\\\" +define+VERILATE\r\n"]
[10.707132, "o", "- V e r i l a t i o n   R e p o r t: Verilator 5.033 devel rev v5.032-83-g70459b320\r\n- Verilator: Built from 0.000 MB sources in 0 modules, into 0.000 MB in 0 C++ files needing 0.000 MB\r\n- Verilator: Walltime 0.423 s (elab=0.000, cvt=0.000, bld=0.000); cpu 0.030 s on 1 threads; alloced 7.445 MB\r\n"]
[10.712737, "o", "make -C /mnt/e/Projects/sys1-sp25-master/src/project/build/verilate -f VTestbench.mk Testbench\r\n"]
[10.726287, "o", "make[1]: Entering directory '/mnt/e/Projects/sys1-sp25-master/src/project/build/verilate'\r\n"]
[11.362958, "o", "make[1]: 'Testbench' is up to date.\r\nmake[1]: Leaving directory '/mnt/e/Projects/sys1-sp25-master/src/project/build/verilate'\r\n"]
[11.364973, "o", "make -C /mnt/e/Projects/sys1-sp25-master/src/project/../../sys-project-main/testcode/testcase gen\r\n"]
[11.385369, "o", "make[1]: Entering directory '/mnt/e/Projects/sys1-sp25-master/sys-project-main/testcode/testcase'\r\nriscv64-linux-gnu-gcc -march=rv64i -mabi=lp64 -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles utype/utype.S -c -o utype/utype.o\r\n"]
[11.500805, "o", "riscv64-linux-gnu-ld -T link.ld utype/utype.o -o utype/utype.elf\r\n"]
[11.556934, "o", "riscv64-linux-gnu-objdump -Mno-aliases -D utype/utype.elf > utype/utype.asm\r\n"]
[11.588685, "o", "riscv64-linux-gnu-objcopy -O binary utype/utype.elf tmp.bin\r\n"]
[11.618934, "o", "od -v -An -tx8 tmp.bin > utype/utype.hex\r\n"]
[11.638913, "o", "rm tmp.bin utype/utype.o\r\n"]
[11.653834, "o", "make[1]: Leaving directory '/mnt/e/Projects/sys1-sp25-master/sys-project-main/testcode/testcase'\r\n"]
[11.656256, "o", "cp /mnt/e/Projects/sys1-sp25-master/src/project/../../sys-project-main/testcode/testcase/utype/*.elf /mnt/e/Projects/sys1-sp25-master/src/project/build/verilate/testcase.elf\r\n"]
[11.710717, "o", "cp /mnt/e/Projects/sys1-sp25-master/src/project/../../sys-project-main/testcode/testcase/utype/*.hex /mnt/e/Projects/sys1-sp25-master/src/project/build/verilate/testcase.hex\r\n"]
[11.760482, "o", "cd /mnt/e/Projects/sys1-sp25-master/src/project/build/verilate; ./Testbench\r\n"]
[11.993208, "o", "warning: tohost symbols not in ELF; can't communicate with target\r\n[*] `Commit & Judge' General Co-simulation Framework\r\n\t\tpowered by Spike 1.1.1-dev\r\n- core 1, isa: rv64i MSU vlen:128,elen:64\r\n- memory configuration: 0x0@0x2000\r\n- elf file list: testcase.elf\r\n- tohost address: 0x0\r\n- fuzz information: [Handler] 0 page (0x0 0x0)\r\n                    [Payload] 0 page (0x0 0x0)\r\n"]
[11.994021, "o", "initialize the simulation\r\ncore   0: >>>>  \r\ncore   0: 0x0000000000000000 (0x00100193) li      gp, 1\r\n"]
[12.006055, "o", "core   0: 3 0x0000000000000000 (0x00100193) x3  0x0000000000000001\r\ncore   0: 0x0000000000000004 (0x000000b7) lui     ra, 0x0\r\n"]
[12.023287, "o", "core   0: 3 0x0000000000000004 (0x000000b7) x1  0x0000000000000000\r\ncore   0: 0x0000000000000008 (0x00000393) li      t2, 0\r\ncore   0: 3 0x0000000000000008 ("]
[12.023854, "o", "0x00000393) x7  0x0000000000000000\r\ncore   0: 0x000000000000000c (0x08709863) bne     ra, t2, pc + 144\r\ncore   0: 3 0x000000000000000c ("]
[12.02424, "o", "0x08709863)\r\ncore   0: >>>>  test_2\r\ncore   0: 0x0000000000000010 (0x00200193) li      gp, 2\r\ncore   0: 3 0x0000000000000010 (0x00200193) x3  0x0000000000000002\r\ncore   0: 0x0000000000000014 (0xfffff0b7) lui     ra, 0xfffff\r\ncore   0: 3 0x0000000000000014 (0xfffff0b7) x1  0xfffffffffffff000\r\n"]
[12.024836, "o", "core   0: 0x0000000000000018 (0x4010d093) srai    ra, ra, 1\r\ncore   0: 3 0x0000000000000018 (0x4010d093) x1  0xfffffffffffff800\r\ncore   0: 0x000000000000001c (0x80000393) li      t2, -2048\r\ncore   0: 3 0x000000000000001c (0x80000393) x7  0xfffffffffffff800\r\n"]
[12.025407, "o", "core   0: 0x0000000000000020 (0x06709e63) bne     ra, t2, pc + 124\r\ncore   0: 3 0x0000000000000020 (0x06709e63)\r\ncore   0: >>>>  test_3\r\ncore   0: 0x0000000000000024 (0x00300193) li      gp, 3\r\ncore   0: 3 0x0000000000000024 (0x00300193) x3  0x0000000000000003\r\ncore   0: 0x0000000000000028 (0x7ffff0b7) lui     ra, 0x7ffff\r\ncore   0: 3 "]
[12.02592, "o", "0x0000000000000028 (0x7ffff0b7) x1  0x000000007ffff000\r\ncore   0: 0x000000000000002c (0x4140d093) srai    ra, ra, 20\r\ncore   0: "]
[12.026336, "o", "3 0x000000000000002c (0x4140d093) x1  0x00000000000007ff\r\ncore   0: 0x0000000000000030 (0x7ff00393) li      t2, 2047\r\ncore   0: 3 0x0000000000000030"]
[12.026751, "o", " (0x7ff00393) x7  0x00000000000007ff\r\ncore   0: 0x0000000000000034 (0x06709463) bne     ra, t2, pc + 104\r\ncore   0: 3 0x0000000000000034 ("]
[12.027337, "o", "0x06709463)\r\n"]
[12.028359, "o", "core   0: >>>>  test_4\r\ncore   0: 0x0000000000000038 (0x00400193) li      gp, 4\r\ncore   0: 3 0x0000000000000038 (0x00400193) x3  0x0000000000000004\r\n"]
[12.028874, "o", "core   0: 0x000000000000003c (0x800000b7) lui     ra, 0x80000\r\ncore   0: 3 0x000000000000003c (0x800000b7) x1  0xffffffff80000000\r\ncore   0: 0x0000000000000040 (0x4140d093) srai    ra, ra, 20\r\ncore   0: 3 0x0000000000000040 (0x4140d093) x1  0xfffffffffffff800\r\ncore   0: 0x0000000000000044 (0x80000393) li      t2, -2048\r\ncore   0: 3 0x0000000000000044 (0x80000393) x7  0xfffffffffffff800\r\n"]
[12.029569, "o", "core   0: 0x0000000000000048 (0x04709a63) bne     ra, t2, pc + 84\r\ncore   0: 3 0x0000000000000048 (0x04709a63)\r\ncore   0: >>>>  test_5\r\ncore   0: 0x000000000000004c (0x00500193) li      gp, 5\r\ncore   0: 3 0x000000000000004c (0x00500193) x3  0x0000000000000005\r\ncore   0: 0x0000000000000050 (0x80000037) lui     zero, 0x80000\r\ncore   0: 3 0x0000000000000050 (0x80000037)\r\ncore   0: 0x0000000000000054 (0x00000393) li      t2, 0\r\ncore   0: 3 "]
[12.02991, "o", "0x0000000000000054 (0x00000393) x7  0x0000000000000000\r\n"]
[12.030114, "o", "core   0: 0x0000000000000058 (0x04701263) bne     zero, t2, pc + 68\r\ncore   0: 3 0x0000000000000058 (0x04701263)\r\ncore   0: >>>>  test_6\r\ncore   0: 0x000000000000005c (0x00600193) li      gp, 6\r\ncore   0: 3 0x000000000000005c (0x00600193) x3  0x0000000000000006\r\ncore   0: 0x0000000000000060 (0x00000517) auipc   a0, 0x0\r\ncore   0: 3 0x0000000000000060 (0x00000517) x10 0x0000000000000060\r\ncore   0: 0x0000000000000064 (0x3f450513) addi    a0, a0, 1012\r\ncore   0: 3 0x0000000000000064 (0x3f450513) x10 0x0000000000000454\r\ncore   0: 0x0000000000000068 (0x004005ef) jal     a1, pc + 0x4\r\ncore   0: 3 0x0000000000000068 (0x004005ef) x11 0x000000000000006c\r\ncore   0: 0x000000000000006c (0x40b50533) sub     a0, a0, a1\r\ncore   0: 3 0x000000000000006c (0x40b50533) x10 0x00000000000003e8\r\n"]
[12.030973, "o", "core   0: 0x0000000000000070 (0x3e800393) li      t2, 1000\r\ncore   0: 3 0x0000000000000070 (0x3e800393)"]
[12.031549, "o", " x7  0x00000000000003e8\r\ncore   0: 0x0000000000000074 (0x02751463) bne     a0, t2, pc + 40\r\ncore   0: 3 0x0000000000000074 (0x02751463)\r\ncore   0: >>>>  test_7\r\ncore   0: 0x0000000000000078 (0x00700193) li      gp, 7\r\ncore   0: 3 0x0000000000000078 (0x00700193) x3  0x0000000000000007\r\ncore   0: 0x000000000000007c (0x00000013) nop\r\ncore   0: 3 0x000000000000007c (0x00000013)\r\ncore   0: 0x0000000000000080 (0x00000517) auipc   a0, 0x0\r\ncore   0: 3 0x0000000000000080 (0x00000517) x10 0x0000000000000080\r\ncore   0: 0x0000000000000084 (0xc2450513) addi    a0, a0, -988\r\ncore   0: 3 0x0000000000000084 (0xc2450513) x10 0xfffffffffffffca4\r\ncore   0: 0x0000000000000088 (0x004005ef) jal     a1, pc + 0x4\r\ncore   0: 3 0x0000000000000088"]
[12.032283, "o", " (0x004005ef) x11 0x000000000000008c\r\ncore   0: 0x000000000000008c (0x40b50533) sub     a0, a0, a1\r\ncore   0: 3 0x000000000000008c (0x40b50533) x10 0xfffffffffffffc18\r\ncore   0: 0x0000000000000090 (0xc1800393) li      t2, -1000\r\ncore   0: 3 0x0000000000000090 (0xc1800393) x7  0xfffffffffffffc18\r\n"]
[12.032786, "o", "core   0: 0x0000000000000094 (0x00751463) bne     a0, t2, pc + 8\r\ncore   0: 3 0x0000000000000094 (0x00751463)\r\ncore   0: 0x0000000000000098 (0x00301663) bne     zero, gp, pc + 12\r\ncore   0: 3 0x0000000000000098 (0x00301663)\r\n"]
[12.034563, "o", "core   0: >>>>  pass\r\ncore   0: 0x00000000000000a4 (0x00000093) li      ra, 0\r\ncore   0: 3 0x00000000000000a4 (0x00000093) x1  0x0000000000000000\r\ncore   0: 0x00000000000000a8 (0xc0001073) unimp\r\n"]
[12.078529, "o", "core   0: exception trap_illegal_instruction, epc 0x00000000000000a8\r\ncore   0:           tval 0x00000000c0001073\r\ncore   0: >>>>  \r\ncore   0: 0x0000000000000000 (0x00100193) li      gp, 1\r\ncore   0: 3 0x0000000000000000 (0x00100193) x3  0x0000000000000001\r\n\u001b[31m[error] PC SIM \u001b[33m0000000000000000\u001b[31m, DUT \u001b[36m00000000000000a8\u001b[0m\r\n\u001b[31m[error] INSN SIM \u001b[33m00100193\u001b[31m, DUT \u001b[36mc0001073\u001b[0m\r\nft0 = 0x0000000000000000 ft1 = 0x0000000000000000 ft2 = 0x0000000000000000 ft3 = 0x0000000000000000\r\nft4 = 0x0000000000000000 ft5 = 0x0000000000000000 ft6 = 0x0000000000000000 ft7 = 0x0000000000000000\r\nfs0 = 0x0000000000000000 fs1 = 0x0000000000000000 fa0 = 0x0000000000000000 fa1 = 0x0000000000000000\r\nfa2 = 0x0000000000000000 fa3 = 0x0000000000000000 fa4 = 0x0000000000000000 fa5 = 0x0000000000000000\r\nfa6 = 0x0000000000000000 fa7 = 0x0000000000000000 fs2 = 0x0000000000000000 fs3 = 0x0000000000000000\r\nfs4 = 0x0000000000000000 fs5 = 0x0000000000000000 fs6 = 0x0000000000000000 fs7 = 0x0000000000000000\r\nfs8 = 0x0000000000000000 fs9 = 0x0000000000000000 fs10 = 0x0000000000000000 fs11 = 0x0000000000000000\r\nft8 = 0x0000000000000000 ft9 = 0x0000000000000000 ft10 = 0x0000000000000000 ft11 = 0x0000000000000000\r\nx0 = 0x0000000000000000 ra = 0x0000000000000000 sp = 0x0000000000000000 gp = 0x0000000000000001\r\n"]
[12.079174, "o", "tp = 0x0000000000000000 t0 = 0x0000000000000000 t1 = 0x0000000000000000 t2 = 0xfffffffffffffc18\r\ns0 = 0x0000000000000000 s1 = 0x0000000000000000 a0 = 0xfffffffffffffc18 a1 = 0x000000000000008c\r\na2 = 0x0000000000000000 a3 = 0x0000000000000000 a4 = 0x0000000000000000 a5 = 0x0000000000000000\r\na6 = 0x0000000000000000 a7 = 0x0000000000000000 s2 = 0x0000000000000000 s3 = 0x0000000000000000\r\ns4 = 0x0000000000000000 s5 = 0x0000000000000000 s6 = 0x0000000000000000 s7 = 0x0000000000000000\r\ns8 = 0x0000000000000000 s9 = 0x0000000000000000 s10 = 0x0000000000000000 s11 = 0x0000000000000000\r\nt3 = 0x0000000000000000 t4 = 0x0000000000000000 t5 = 0x0000000000000000 t6 = 0x0000000000000000\r\n[CJ]           0 Commit Failed\r\n[CJ] something error\r\n- /mnt/e/Projects/sys1-sp25-master/src/project/../../sys-project-main/sim/testbench.sv:62: Verilog $finish\r\n- S i m u l a t i o n   R e p o r t: Verilator 5.033 devel\r\n- Verilator: $finish at 435ns; walltime 0.184 s; speed 15.620 us/s\r\n- Verilator: cpu 0.028 s on 1 threads; alloced 97 MB\r\n"]
[12.090218, "o", "\u001b[1m\u001b[7m#\u001b[27m\u001b[1m\u001b[0m                                                                                                                                  \r \r"]
[12.091803, "o", "\u001b]2;root@chunk-core-1:/mnt/e/Projects/sys1-sp25-master/src/project\u0007\u001b]1;..r/src/project\u0007"]
[12.099524, "o", "\u001b]7;file://chunk-core-1/mnt/e/Projects/sys1-sp25-master/src/project\u001b\\"]
[12.139675, "o", "\r\u001b[0m\u001b[27m\u001b[24m\u001b[J\u001b[01;32m➜  \u001b[36mproject\u001b[00m "]
[12.14066, "o", "\u001b[K\u001b[?1h\u001b="]
[12.141242, "o", "\u001b[?2004h"]
[13.621134, "o", "\u001b[?2004l\r\r\n"]
