<!DOCTYPE html>
<html class="nojs html css_verticalspacer" lang="en-US">
 <head>

  <meta http-equiv="Content-type" content="text/html;charset=UTF-8"/>
  <meta name="generator" content="2018.1.1.386"/>
  
  <script type="text/javascript">
   // Update the 'nojs'/'js' class on the html node
document.documentElement.className = document.documentElement.className.replace(/\bnojs\b/g, 'js');

// Check that all required assets are uploaded and up-to-date
if(typeof Muse == "undefined") window.Muse = {}; window.Muse.assets = {"required":["museutils.js", "museconfig.js", "jquery.musemenu.js", "jquery.musepolyfill.bgsize.js", "webpro.js", "musewpslideshow.js", "jquery.museoverlay.js", "touchswipe.js", "musewpdisclosure.js", "jquery.watch.js", "require.js", "csc632.css"], "outOfDate":[]};
</script>
  
  <title>csc632</title>
  <!-- CSS -->
  <link rel="stylesheet" type="text/css" href="css/site_global.css?crc=344266470"/>
  <link rel="stylesheet" type="text/css" href="css/csc632.css?crc=96994713" id="pagesheet"/>
  <!-- Other scripts -->
  <script type="text/javascript">
   var __adobewebfontsappname__ = "muse";
</script>
  <!-- JS includes -->
  <script src="https://webfonts.creativecloud.com/abel:n4:all.js" type="text/javascript"></script>
  <!--[if lt IE 9]>
  <script src="scripts/html5shiv.js?crc=4241844378" type="text/javascript"></script>
  <![endif]-->
   </head>
 <body>

  <div class="clearfix" id="page"><!-- column -->
   <div class="position_content" id="page_position_content">
    <div class="clearfix colelem" id="pmenuu5800"><!-- group -->
     <nav class="MenuBar clearfix grpelem" id="menuu5800"><!-- horizontal box -->
      <div class="MenuItemContainer clearfix grpelem" id="u5808"><!-- vertical box -->
       <a class="nonblock nontext MenuItem MenuItemWithSubMenu clearfix colelem" id="u5809" href="/index.html"><!-- horizontal box --><div class="MenuItemLabel NoWrap clearfix grpelem" id="u5810-4"><!-- content --><p>HOME</p></div></a>
      </div>
      <div class="MenuItemContainer clearfix grpelem" id="u5801"><!-- vertical box -->
       <a class="nonblock nontext MenuItem MenuItemWithSubMenu clearfix colelem" id="u5802" href="/csc688e.html#csc688e"><!-- horizontal box --><div class="MenuItemLabel NoWrap clearfix grpelem" id="u5803-4"><!-- content --><p>CSC 688E</p></div></a>
      </div>
      <div class="MenuItemContainer clearfix grpelem" id="u5815"><!-- vertical box -->
       <a class="nonblock nontext MenuItem MenuItemWithSubMenu clearfix colelem" id="u5816" href="/index.html#teaching"><!-- horizontal box --><div class="MenuItemLabel NoWrap clearfix grpelem" id="u5818-4"><!-- content --><p>Teaching</p></div></a>
      </div>
      <div class="MenuItemContainer clearfix grpelem" id="u5822"><!-- vertical box -->
       <a class="nonblock nontext MenuItem MenuItemWithSubMenu clearfix colelem" id="u5823" href="/haidar.html"><!-- horizontal box --><div class="MenuItemLabel NoWrap clearfix grpelem" id="u5824-4"><!-- content --><p>Research</p></div></a>
      </div>
      <div class="MenuItemContainer clearfix grpelem" id="u5829"><!-- vertical box -->
       <a class="nonblock nontext MenuItem MenuItemWithSubMenu clearfix colelem" id="u5830" href="/index.html#news"><!-- horizontal box --><div class="MenuItemLabel NoWrap clearfix grpelem" id="u5833-4"><!-- content --><p>News</p></div></a>
      </div>
     </nav>
     <a class="nonblock nontext grpelem" id="u5795" href="https://www.facebook.com/LebaneseAmericanUniversity/"><!-- simple frame --></a>
     <a class="nonblock nontext grpelem" id="u5897" href="https://twitter.com/harmanani"><!-- simple frame --></a>
     <a class="nonblock nontext grpelem" id="u5796" href="http://www.lau.edu.lb/news-events/news/rss.xml"><!-- simple frame --></a>
    </div>
    <div class="clearfix colelem" id="ppamphletu5881"><!-- group -->
     <div class="PamphletWidget clearfix grpelem" id="pamphletu5881"><!-- none box -->
      <div class="popup_anchor" id="u5888popup">
       <div class="ContainerGroup clearfix" id="u5888"><!-- stack box -->
        <div class="Container museBGSize grpelem" id="u5889"><!-- simple frame --></div>
        <div class="Container invi museBGSize grpelem" id="u5890"><!-- simple frame --></div>
        <div class="Container invi museBGSize grpelem" id="u5891"><!-- simple frame --></div>
       </div>
      </div>
      <div class="ThumbGroup clearfix grpelem" id="u5882"><!-- none box -->
       <div class="popup_anchor" id="u5885popup">
        <div class="Thumb popup_element" id="u5885"><!-- simple frame --></div>
       </div>
       <div class="popup_anchor" id="u5883popup">
        <div class="Thumb popup_element" id="u5883"><!-- simple frame --></div>
       </div>
       <div class="popup_anchor" id="u5884popup">
        <div class="Thumb popup_element" id="u5884"><!-- simple frame --></div>
       </div>
      </div>
     </div>
     <div class="museBGSize grpelem" id="u5797"><!-- simple frame --></div>
     <div class="clearfix grpelem" id="u5898"><!-- group -->
      <div class="Name clearfix grpelem" id="u5899-6"><!-- content -->
       <p id="u5899-2">CSC688E</p>
       <p id="u5899-4">Algorithms for Physical VLSI Design</p>
      </div>
     </div>
     <div class="rounded-corners clip_frame grpelem" id="u5798"><!-- image -->
      <img class="block" id="u5798_img" src="images/boat.jpg?crc=113555575" alt="" width="130" height="91"/>
     </div>
    </div>
    <a class="anchor_item colelem" id="csc688e"></a>
    <ul class="AccordionWidget clearfix colelem" id="accordionu5836"><!-- vertical box -->
     <li class="AccordionPanel clearfix colelem" id="u5853"><!-- vertical box --><div class="AccordionPanelTab clearfix colelem" id="u5854-4"><!-- content --><p>Course Description</p></div><div class="AccordionPanelContent disn clearfix colelem" id="u5855"><!-- group --><div class="clearfix grpelem" id="u5856-4"><!-- content --><p>Algorithms and methodologies for the synthesis, analysis, and verification of digital systems.&nbsp; Topics include: modeling languages (VHDL, Verilog, …) and hardware compilers. Silicon compilation. High-level synthesis, logic synthesis, and layout synthesis.&nbsp; Logic and circuit simulation.&nbsp; Placement and routing algorithms.&nbsp;&nbsp; Introduction to digital testing.&nbsp; A major part of this course includes the integration of CAD tools into complete design automation systems.</p></div></div></li>
     <li class="AccordionPanel clearfix colelem" id="u5845"><!-- vertical box --><div class="AccordionPanelTab clearfix colelem" id="u5846-4"><!-- content --><p>Course Learning Outcomes</p></div><div class="AccordionPanelContent disn clearfix colelem" id="u5847"><!-- group --><div class="clearfix grpelem" id="u5848-15"><!-- content --><p>tudents shall be able to demonstrate:</p><ol class="list0 nls-None" id="u5848-13"><li>An understanding of the VLSI CAD process and methodologies.</li><li>An understanding of what CAD tools available for digital design and where they are used.</li><li>An understanding of different design capture methods and the tools that support them</li><li>A knowledge of synthesis algorithms, and the underlying strengths and weaknesses of the tools</li><li>An understanding of algorithms for VLSI placement, routing, and floorplanning</li></ol></div></div></li>
     <li class="AccordionPanel clearfix colelem" id="u5873"><!-- vertical box --><div class="AccordionPanelTab clearfix colelem" id="u5874-4"><!-- content --><p>Instructor</p></div><div class="AccordionPanelContent disn clearfix colelem" id="u5875"><!-- group --><div class="clearfix grpelem" id="u5876-13"><!-- content --><p id="u5876-2">Professor Haidar M. Harmanani</p><p id="u5876-4">haidar@lau.edu.lb • http://vlsi.byblos.lau.edu.lb • http://harmanani.github.io</p><p id="u5876-5">&nbsp;</p><p id="u5876-7">Office Hours:</p><p id="u5876-9">Block A • Room 810</p><p id="u5876-11">Tuesday, Thursday • 3:00pm – 4:30pm • 8:00pm – 9:30pm or by appointment</p></div></div></li>
     <li class="AccordionPanel clearfix colelem" id="u5857"><!-- vertical box --><div class="AccordionPanelTab clearfix colelem" id="u5860-4"><!-- content --><p>Announcements</p></div><div class="AccordionPanelContent disn clearfix colelem" id="u5858"><!-- group --><div class="clearfix grpelem" id="u5859-14"><!-- content --><p id="u5859-2">August 28, 2016: Fall classes begin</p><p id="u5859-4">October 4, 2016:&nbsp; Last day for early withdrawal (WI)</p><p id="u5859-6">October 26, 2016: Deadline for Incomplete grades</p><p id="u5859-8">November 3, 2016: Midterm Examination</p><p id="u5859-10">November 9, 2016: Last day for withdrawal from courses (WP/WF)</p><p id="u5859-12">December 8, 2016: Fall classes end</p></div></div></li>
     <li class="AccordionPanel clearfix colelem" id="u5841"><!-- vertical box --><div class="AccordionPanelTab clearfix colelem" id="u5844-4"><!-- content --><p>Lectures</p></div><div class="AccordionPanelContent disn clearfix colelem" id="u5842"><!-- group --><div class="clearfix grpelem" id="u5843-67"><!-- content --><p><span><a class="nonblock" href="/classes/csc688e/Notes/Lecture01.pdf">Lecture 1:</a></span> Course Introduction and Design Methodologies</p><p><span><a class="nonblock" href="/classes/csc688e/Notes/Lecture02.pdf">Lecture 2:</a></span> Algorithmic Techniques for VLSI Design Automation</p><p><span><a class="nonblock" href="/classes/csc688e/Notes/Lecture03.pdf">Lecture 3:</a></span> General-purpose Methods for Combinatorial Optimization</p><p><span><a class="nonblock" href="/classes/csc688e/Notes/Lecture04.pdf">Lecture 4:</a></span> High-Level Synthesis (Scheduling)</p><p><span><a class="nonblock" href="/classes/csc688e/Notes/Lecture05.pdf">Lecture 5:</a></span> High-Level Synthesis (Allocation)</p><p><span><a class="nonblock" href="/classes/csc688e/Notes/Lecture06.pdf">Lecture 6:</a></span> Netlist and System Partitioning</p><p><span><a class="nonblock" href="/classes/csc688e/Notes/Lecture07.pdf">Lecture 7:</a></span> Chip Planning and Floorplanning</p><p><span><a class="nonblock" href="/classes/csc688e/Notes/Lecture08.pdf">Lecture 8:</a></span> Placement Additional Notes</p><p><span><a class="nonblock" href="/classes/csc688e/Notes/Lecture09.pdf">Lecture 9:</a></span> Routing</p><p><span><a class="nonblock" href="/classes/csc688e/Notes/Lecture10.pdf">Lecture 10:</a></span> Simulation</p><p><span><a class="nonblock" href="/classes/csc688e/Notes/Lecture11.pdf">Lecture 11:</a></span> Logic Synthesis</p><p><span><a class="nonblock" href="/classes/csc688e/Notes/Testing.pdf">Additional Notes:</a></span> VLSI Testing</p><p><span><a class="nonblock" href="/classes/csc688e/Notes/SOCNotes.pdf">Additional Notes:</a></span> SOC and NOC Design and Test</p></div></div></li>
     <li class="AccordionPanel clearfix colelem" id="u5865"><!-- vertical box --><div class="AccordionPanelTab clearfix colelem" id="u5866-4"><!-- content --><p>Assignments</p></div><div class="AccordionPanelContent disn clearfix colelem" id="u5867"><!-- group --><div class="clearfix grpelem" id="u5868-8"><!-- content --><p>Course Project I: A Mini High-Level Synthesis System</p><p>Sample Input Files: Sample Data Flow Graphs for testing the project</p><p>Final Report Template</p></div></div></li>
     <li class="AccordionPanel clearfix colelem" id="u5849"><!-- vertical box --><div class="AccordionPanelTab clearfix colelem" id="u5852-4"><!-- content --><p>Project</p></div><div class="AccordionPanelContent disn clearfix colelem" id="u5850"><!-- group --><div class="clearfix grpelem" id="u5851-18"><!-- content --><p>The objectives of the project are to initiate students into research by converting the theoretical description of one or more algorithms into a functioning implementation while making a minor contribution.&nbsp; The following should be handed over upon the termination of the project:</p><ul class="list0 nls-None" id="u5851-9"><li>A short report (5 to 10 pages) documenting the program. It consists of a description of the main data structures and procedures (using pseudo-code), a motivation of the choices made, an analysis of the time complexity, and a presentation of some results;</li><li>A listing of all the code written with sufficient comment to make the code easily understandable;</li><li>The program itself (delivered e.g. by email) such that it can be tested.</li></ul><p>&nbsp;</p><p>Please check the <span><a class="nonblock" href="http://www.sigda.org/programs/cadathlon/">CADathlon Contest</a></span> website for projects selection and references</p></div></div></li>
     <li class="AccordionPanel clearfix colelem" id="u5869"><!-- vertical box --><div class="AccordionPanelTab clearfix colelem" id="u5870-4"><!-- content --><p>Exams</p></div><div class="AccordionPanelContent disn clearfix colelem" id="u5871"><!-- group --><div class="clearfix grpelem" id="u5872-14"><!-- content --><p id="u5872-2">All students are expected to take exams during the scheduled time slots. With the permission of the instructor, you may be allowed to take an exam at an alternate time. However, you must request this rescheduling at least 2 weeks prior to the exam date. Exceptions will naturally be made for sudden problems such as serious illnesses/injury. Since the exam schedule is being published at the beginning of the semester, scheduling conflicts (e.g., job interviews, GREs, etc.) are not legitimate reasons to miss an exam.</p><p id="u5872-3">&nbsp;</p><p id="u5872-5">Midterm Exam</p><p id="u5872-7">The midterm exam is scheduled for November 3, 2016: Midterm Examination. The midterm exam will be a closed book exam. In principle, all topics discussed in class (whether on the lecture notes or not) and in the assigned readings are a legitimate source for exam questions.</p><p id="u5872-8">&nbsp;</p><p id="u5872-10">Final Exam</p><p id="u5872-12">The final will be comprehensive, with roughly 1/3 of the material devoted to material covered prior to the midterm.&nbsp; The exam will be on May 15, 2015 from 8:00 am - 11:00 am.</p></div></div></li>
     <li class="AccordionPanel clearfix colelem" id="u5877"><!-- vertical box --><div class="AccordionPanelTab clearfix colelem" id="u5880-4"><!-- content --><p>Grades</p></div><div class="AccordionPanelContent disn clearfix colelem" id="u5878"><!-- group --><div class="clearfix grpelem" id="u5879-8"><!-- content --><p>Midterm Grades</p><p>Final Grades</p><p>Course Grades</p></div></div></li>
     <li class="AccordionPanel clearfix colelem" id="u5837"><!-- vertical box --><div class="AccordionPanelTab clearfix colelem" id="u5838-4"><!-- content --><p>Resources</p></div><div class="AccordionPanelContent disn clearfix colelem" id="u5839"><!-- group --><div class="clearfix grpelem" id="u5840-8"><!-- content --><p id="u5840-2">Code</p><p id="u5840-6"><span><a class="nonblock" href="http://vlsicad.ucsd.edu/UCLAWeb/cheese/codes.html">&nbsp;Codes of Partitioning Algorithms</a></span></p></div></div></li>
     <li class="AccordionPanel clearfix colelem" id="u5861"><!-- vertical box --><div class="AccordionPanelTab clearfix colelem" id="u5862-4"><!-- content --><p>Readings</p></div><div class="AccordionPanelContent disn clearfix colelem" id="u5863"><!-- group --><div class="clearfix grpelem" id="u5864-150"><!-- content --><ol class="list0 nls-None" id="u5864-148"><li>High-Level Synthesis: <span><a class="nonblock" href="http://vlsi.byblos.lau.edu.lb/classes/csc688e/Readings/paper1.pdf">Tutorial 1</a></span>, <span><a class="nonblock" href="http://www.csc.byblos.lau.edu.lb/classes/csc688e/Readings/Tutorial.pdf">Tutorial 2</a></span>, <span><a class="nonblock" href="http://www.csc.byblos.lau.edu.lb/classes/csc688e/Readings/Tutorial.pdf">Tutorial 3</a></span>, <span><a class="nonblock" href="http://www.csc.byblos.lau.edu.lb/classes/csc688e/Readings/force-directed.pdf">Force-Directed Scheduling</a></span>, and <span><a class="nonblock" href="http://www.csc.byblos.lau.edu.lb/classes/csc688e/Readings/facet.pdf">Facet</a></span></li><li>&nbsp;R. Rajaraman and D. F. Wong, <span><a class="nonblock" href="http://users.ece.gatech.edu/limsk/book/papers/raja-wong.pdf">&quot;Optimal Clustering for Delay Minimization&quot;</a></span>, IEEE Trans. on Computer-Aided Design, 14(1), pp 1074-1085, 1992.</li><li>&nbsp;J. Cong and Y. Ding,<span><a class="nonblock" href="http://users.ece.gatech.edu/limsk/book/papers/flowmap.pdf"> &quot;FlowMap: An Optimal Technology Mapping Algorithm for Delay Optimization in Lookup-Table Based FPGA Designs&quot;</a></span>, IEEE Trans. on Computer-Aided Design, 13(1), pp 1-12, 1994.</li><li>&nbsp;G. Karypis, R. Aggarwal, V. Kumar, and S. Shekhar, <span><a class="nonblock" href="http://users.ece.gatech.edu/limsk/book/papers/hmetis.pdf">&quot;Multilevel Hypergraph Partitioning: Application in VLSI Domain&quot;</a></span>, IEEE Trans. on VLSI, 7(1), pp 69-79, 1999.</li><li>&nbsp;B. Kernighan and S. Lin, <span><a class="nonblock" href="http://users.ece.gatech.edu/limsk/book/papers/kl.pdf">&quot;An Efficient Heuristic Procedure for Partitioning of Electrical Circuits&quot;</a></span>, Bell System Technical Journal&quot;, pp 291-307, 1970.</li><li>&nbsp;C. M. Fiduccia and R. M. Mattheyses. <span><a class="nonblock" href="http://users.ece.gatech.edu/limsk/book/papers/fm.pdf">&quot;A linear-time heuristic for improving network partitions&quot;</a></span>, Proceedings of the Design Automation Conference, pp 174-181, 1982.</li><li>&nbsp;L. Hagen and A. B. Kahng, <span><a class="nonblock" href="http://users.ece.gatech.edu/limsk/book/papers/eig.pdf">&quot;New Spectral Methods for Ratio Cut Partitioning and Clustering&quot;</a></span>, IEEE Trans. on Computer-Aided Design, 11(9), pp 1074-1085, 1992.</li><li>&nbsp;H. Yang and D. F. Wong, <span><a class="nonblock" href="http://users.ece.gatech.edu/limsk/book/papers/fbb.pdf">&quot;Efficient Network Flow Based Min-cut Balanced Partitioning&quot;</a></span>, IEEE Trans. on Computer-Aided Design, 15(12), pp 1533-1540, 1996.</li><li>&nbsp;L. Stockmeyer, <span><a class="nonblock" href="http://users.ece.gatech.edu/limsk/book/papers/stock.pdf">&quot;Optimal Orientation of Cells in Slicing Floorplan Designs&quot;</a></span>, 57(2-3), Information and Control, pp 91-101, 1984.</li><li>&nbsp;D. F. Wong and C. L. Liu, <span><a class="nonblock" href="http://users.ece.gatech.edu/limsk/book/papers/polish.pdf">&quot;Floorplan design of VLSI circuits&quot;</a></span>, Algorithmica, 4(1), pp 263-291, 1989.</li><li>&nbsp;S. Sutanthavibul, E. Shragowitz, and J. Rosen, <span><a class="nonblock" href="http://users.ece.gatech.edu/limsk/book/papers/afloor.pdf">&quot;An analytical approach to floorplan design and optimization&quot;</a></span>, IEEE Trans. on Computer-Aided Design, 10(6), pp 761-769, 1991.</li><li>&nbsp;H. Murata, K. Fujiyoshi, S. Nakatake and Y. Kajitani, <span><a class="nonblock" href="http://users.ece.gatech.edu/limsk/book/papers/sequence-pair.pdf">&quot;VLSI module placement based on rectangle-packing by the sequence-pair&quot;</a></span>, IEEE Trans. on Computer-Aided Design, 15(12), pp 1518-1524, 1996.</li><li>&nbsp;M. Breuer, <span><a class="nonblock" href="http://users.ece.gatech.edu/limsk/book/papers/breuer.pdf">&quot;A Class of Min-cut Placement Algorithms&quot;</a></span>, Proceedings of the Design Automation Conference, pp 284-290, 1977.</li><li>&nbsp;A. Dunlop and B. Kernighan, <span><a class="nonblock" href="http://users.ece.gatech.edu/limsk/book/papers/term-prop.pdf">&quot;A Procedure For Placement Of Standard-cell VLSI Circuits&quot;</a></span>, IEEE Trans. on Computer-Aided Design, 4(1), pp 92-98, 1985.</li><li>&nbsp;J. Kleinhaus, G. Sigl, F. Johannes, K. Antreich, <span><a class="nonblock" href="http://users.ece.gatech.edu/limsk/book/papers/gordian.pdf">&quot;GORDIAN: VLSI Placement by Quadratic Programming and Slicing Optimization&quot;</a></span>, IEEE Trans. on Computer-Aided Design, 10(3), pp 356-365, 1991.</li><li>&nbsp;W. J. Sun and C. Sechen, <span><a class="nonblock" href="http://users.ece.gatech.edu/limsk/book/papers/timberwolf.pdf">&quot;Efficient and Effective Placement for Very Large Circuits&quot;</a></span>, IEEE Trans. on Computer-Aided Design, 14(3), pp 349-359, 1995.</li><li>&nbsp;J. M. Ho, G. Vijayan, and C. K. Wong, <span><a class="nonblock" href="http://users.ece.gatech.edu/limsk/book/papers/l-shape.pdf">&quot;New algorithms for the rectilinear Steiner tree problem&quot;</a></span>, 9(2), IEEE Trans. on Computer-Aided Design, pp 185-193, 1990.</li><li>&nbsp;A.B. Kahng and G. Robins, <span><a class="nonblock" href="http://users.ece.gatech.edu/limsk/book/papers/1-steiner.pdf">&quot;A new class of iterative Steiner tree heuristics with good performance&quot;</a></span>, IEEE Trans. on Computer-Aided Design, 11(7), pp 893-902, 1992.</li><li>&nbsp;M. Borah, R. Owens, and M. Irwin, <span><a class="nonblock" href="http://users.ece.gatech.edu/limsk/book/papers/borah.pdf">&quot;An Edge-based Heuristic for Steiner Routing&quot;</a></span>, IEEE Trans. on Computer-Aided Design, 13(12), pp 1563-1568, 1994.</li><li>&nbsp;J. Cong, A.B. Kahng, G. Robins, M. Sarrafzadeh, and C.K. Wong, <span><a class="nonblock" href="http://users.ece.gatech.edu/limsk/book/papers/brbc.pdf">&quot;Provably good performance-driven global routing&quot;</a></span>, IEEE Trans. on Computer-Aided Design, 11(6), pp 739-752, 1992.</li><li>&nbsp;J. Cong, K.-S. Leung, and D. Zhou, <span><a class="nonblock" href="http://users.ece.gatech.edu/limsk/book/papers/atree.pdf">&quot;Performance-Driven Interconnect Design Based on Distributed RC Delay Model&quot;</a></span>, UCLA CSD Tech Report #9200043, 1992.</li><li>&nbsp;K. Boese, A. B. Kahng, B. McCoy, and G. Robins, <span><a class="nonblock" href="http://users.ece.gatech.edu/limsk/book/papers/sert.pdf">&quot;Near-optimal critical sink routing tree constructions&quot;</a></span>, IEEE Trans. on Computer-Aided Design, 14(12), pp 1417-1436, 1995.</li></ol></div></div></li>
    </ul>
    <div class="verticalspacer" data-offset-top="1030" data-content-above-spacer="1031" data-content-below-spacer="1382"></div>
   </div>
  </div>
  <!-- Other scripts -->
  <script type="text/javascript">
   // Decide whether to suppress missing file error or not based on preference setting
var suppressMissingFileError = false
</script>
  <script type="text/javascript">
   window.Muse.assets.check=function(c){if(!window.Muse.assets.checked){window.Muse.assets.checked=!0;var b={},d=function(a,b){if(window.getComputedStyle){var c=window.getComputedStyle(a,null);return c&&c.getPropertyValue(b)||c&&c[b]||""}if(document.documentElement.currentStyle)return(c=a.currentStyle)&&c[b]||a.style&&a.style[b]||"";return""},a=function(a){if(a.match(/^rgb/))return a=a.replace(/\s+/g,"").match(/([\d\,]+)/gi)[0].split(","),(parseInt(a[0])<<16)+(parseInt(a[1])<<8)+parseInt(a[2]);if(a.match(/^\#/))return parseInt(a.substr(1),
16);return 0},f=function(f){for(var g=document.getElementsByTagName("link"),j=0;j<g.length;j++)if("text/css"==g[j].type){var l=(g[j].href||"").match(/\/?css\/([\w\-]+\.css)\?crc=(\d+)/);if(!l||!l[1]||!l[2])break;b[l[1]]=l[2]}g=document.createElement("div");g.className="version";g.style.cssText="display:none; width:1px; height:1px;";document.getElementsByTagName("body")[0].appendChild(g);for(j=0;j<Muse.assets.required.length;){var l=Muse.assets.required[j],k=l.match(/([\w\-\.]+)\.(\w+)$/),i=k&&k[1]?
k[1]:null,k=k&&k[2]?k[2]:null;switch(k.toLowerCase()){case "css":i=i.replace(/\W/gi,"_").replace(/^([^a-z])/gi,"_$1");g.className+=" "+i;i=a(d(g,"color"));k=a(d(g,"backgroundColor"));i!=0||k!=0?(Muse.assets.required.splice(j,1),"undefined"!=typeof b[l]&&(i!=b[l]>>>24||k!=(b[l]&16777215))&&Muse.assets.outOfDate.push(l)):j++;g.className="version";break;case "js":j++;break;default:throw Error("Unsupported file type: "+k);}}c?c().jquery!="1.8.3"&&Muse.assets.outOfDate.push("jquery-1.8.3.min.js"):Muse.assets.required.push("jquery-1.8.3.min.js");
g.parentNode.removeChild(g);if(Muse.assets.outOfDate.length||Muse.assets.required.length)g="Some files on the server may be missing or incorrect. Clear browser cache and try again. If the problem persists please contact website author.",f&&Muse.assets.outOfDate.length&&(g+="\nOut of date: "+Muse.assets.outOfDate.join(",")),f&&Muse.assets.required.length&&(g+="\nMissing: "+Muse.assets.required.join(",")),suppressMissingFileError?(g+="\nUse SuppressMissingFileError key in AppPrefs.xml to show missing file error pop up.",console.log(g)):alert(g)};location&&location.search&&location.search.match&&location.search.match(/muse_debug/gi)?
setTimeout(function(){f(!0)},5E3):f()}};
var muse_init=function(){require.config({baseUrl:""});require(["jquery","museutils","whatinput","jquery.musemenu","jquery.musepolyfill.bgsize","webpro","musewpslideshow","jquery.museoverlay","touchswipe","musewpdisclosure","jquery.watch"],function(c){var $ = c;$(document).ready(function(){try{
window.Muse.assets.check($);/* body */
Muse.Utils.transformMarkupToFixBrowserProblemsPreInit();/* body */
Muse.Utils.prepHyperlinks(true);/* body */
Muse.Utils.makeButtonsVisibleAfterSettingMinWidth();/* body */
Muse.Utils.initWidget('.MenuBar', ['#bp_infinity'], function(elem) { return $(elem).museMenu(); });/* unifiedNavBar */
Muse.Utils.initWidget('#pamphletu5881', ['#bp_infinity'], function(elem) { return new WebPro.Widget.ContentSlideShow(elem, {contentLayout_runtime:'stack',event:'click',deactivationEvent:'',autoPlay:true,displayInterval:4000,transitionStyle:'fading',transitionDuration:500,hideAllContentsFirst:false,triggersOnTop:true,shuffle:false,enableSwipe:true,resumeAutoplay:true,resumeAutoplayInterval:3000,playOnce:false,autoActivate_runtime:false,isResponsive:false}); });/* #pamphletu5881 */
Muse.Utils.initWidget('#accordionu5836', ['#bp_infinity'], function(elem) { return new WebPro.Widget.Accordion(elem, {canCloseAll:true,defaultIndex:-1}); });/* #accordionu5836 */
Muse.Utils.fullPage('#page');/* 100% height page */
Muse.Utils.showWidgetsWhenReady();/* body */
Muse.Utils.transformMarkupToFixBrowserProblems();/* body */
}catch(b){if(b&&"function"==typeof b.notify?b.notify():Muse.Assert.fail("Error calling selector function: "+b),false)throw b;}})})};

</script>
  <!-- RequireJS script -->
  <script src="scripts/require.js?crc=4177726516" type="text/javascript" async data-main="scripts/museconfig.js?crc=3936894949" onload="if (requirejs) requirejs.onError = function(requireType, requireModule) { if (requireType && requireType.toString && requireType.toString().indexOf && 0 <= requireType.toString().indexOf('#scripterror')) window.Muse.assets.check(); }" onerror="window.Muse.assets.check();"></script>
   </body>
</html>
