\hypertarget{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl}{}\section{sylva.\+code\+\_\+generation.\+hsdf\+\_\+to\+\_\+vhdl Namespace Reference}
\label{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl}\index{sylva.\+code\+\_\+generation.\+hsdf\+\_\+to\+\_\+vhdl@{sylva.\+code\+\_\+generation.\+hsdf\+\_\+to\+\_\+vhdl}}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
def \hyperlink{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_adfe6fda6b02f34c7fd4f2775ced8228f}{get\+\_\+signal\+\_\+name} (fimp, port)
\item 
def \hyperlink{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_a3672bd3c4fb6d5c86df2d4cd1f64e875}{create\+\_\+components} (one\+\_\+edge, components)
\item 
def \hyperlink{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_a7b3765f9d22f02a29cb6ecfb267ae7f0}{create\+\_\+signals} (one\+\_\+edge, src\+\_\+fimp\+\_\+exists, dest\+\_\+fimp\+\_\+exists, signals)
\item 
def \hyperlink{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_a5381a4c2d460f5f0490d0361e37917e9}{create\+\_\+connection} (one\+\_\+edge, connections)
\item 
def \hyperlink{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_a5976ee6a55f22e1fc1e9fc87bac3ea62}{connect\+\_\+one\+\_\+edge} (one\+\_\+edge, components, signals, connections)
\item 
def \hyperlink{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_a4a40923ef153cf1f1a9da0c742b2e542}{connect\+\_\+global\+\_\+inputs} (nodes, global\+\_\+inputs, exceptions=\{\})
\item 
def \hyperlink{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_a32b4f40eadeb985a68674b401be7a1dc}{create\+\_\+port\+\_\+connections} (port\+\_\+connections, connections, direction=\textquotesingle{}input\textquotesingle{})
\item 
def \hyperlink{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_a09020e1a1ea5a2d3e4b8cdd35f51a185}{create\+\_\+top\+\_\+connections} (input\+\_\+actor\+\_\+and\+\_\+ports, output\+\_\+actor\+\_\+and\+\_\+ports, connections)
\item 
def \hyperlink{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_a0725288caa57a5c518a1b9c2683291fa}{hsdf\+\_\+to\+\_\+vhdl}
\item 
def \hyperlink{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_a34788575516a0c7731b0e5abd4d42231}{create\+\_\+empty\+\_\+vhdl} (sdf\+\_\+actor, output\+\_\+file=None, libraries=\{\}, fimp\+\_\+count=1, additional\+\_\+input\+\_\+ports=\mbox{[}$\,$\mbox{]})
\end{DoxyCompactItemize}
\subsection*{Variables}
\begin{DoxyCompactItemize}
\item 
string \hyperlink{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_ae3bc1b6b45064dcd26934de897ca43ce}{\+\_\+\+\_\+author\+\_\+\+\_\+} = \textquotesingle{}Shuo Li $<$contact@shuol.\+li$>$\textquotesingle{}
\item 
string \hyperlink{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_a75916eaf9006c0cce223480e45896984}{\+\_\+\+\_\+version\+\_\+\+\_\+} = \textquotesingle{}2014-\/06-\/12-\/11\+:47\textquotesingle{}
\end{DoxyCompactItemize}


\subsection{Function Documentation}
\mbox{\Hypertarget{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_a4a40923ef153cf1f1a9da0c742b2e542}\label{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_a4a40923ef153cf1f1a9da0c742b2e542}} 
\index{sylva\+::code\+\_\+generation\+::hsdf\+\_\+to\+\_\+vhdl@{sylva\+::code\+\_\+generation\+::hsdf\+\_\+to\+\_\+vhdl}!connect\+\_\+global\+\_\+inputs@{connect\+\_\+global\+\_\+inputs}}
\index{connect\+\_\+global\+\_\+inputs@{connect\+\_\+global\+\_\+inputs}!sylva\+::code\+\_\+generation\+::hsdf\+\_\+to\+\_\+vhdl@{sylva\+::code\+\_\+generation\+::hsdf\+\_\+to\+\_\+vhdl}}
\subsubsection{\texorpdfstring{connect\+\_\+global\+\_\+inputs()}{connect\_global\_inputs()}}
{\footnotesize\ttfamily def sylva.\+code\+\_\+generation.\+hsdf\+\_\+to\+\_\+vhdl.\+connect\+\_\+global\+\_\+inputs (\begin{DoxyParamCaption}\item[{}]{nodes,  }\item[{}]{global\+\_\+inputs,  }\item[{}]{exceptions = {\ttfamily \{\}} }\end{DoxyParamCaption})}

\begin{DoxyVerb}Connect global input ports like clock or reset

  nodes
    array of sdf nodes

  global_inputs
    dict of strings
    [port name : port type]

  exceptions
    { fimp_index : [ port names ] }
\end{DoxyVerb}
 

Definition at line 200 of file hsdf\+\_\+to\+\_\+vhdl.\+py.



References sylva.\+code\+\_\+generation.\+hsdf\+\_\+to\+\_\+vhdl.\+create\+\_\+port\+\_\+connections(), and sylva.\+code\+\_\+generation.\+hsdf\+\_\+to\+\_\+vhdl.\+get\+\_\+signal\+\_\+name().


\begin{DoxyCode}
200 \textcolor{keyword}{def }\hyperlink{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_a4a40923ef153cf1f1a9da0c742b2e542}{connect\_global\_inputs}(nodes, global\_inputs, exceptions = \{\}) :
201   \textcolor{stringliteral}{'''Connect global input ports like clock or reset}
202 \textcolor{stringliteral}{}
203 \textcolor{stringliteral}{    nodes}
204 \textcolor{stringliteral}{      array of sdf nodes}
205 \textcolor{stringliteral}{}
206 \textcolor{stringliteral}{    global\_inputs}
207 \textcolor{stringliteral}{      dict of strings}
208 \textcolor{stringliteral}{      [port name : port type]}
209 \textcolor{stringliteral}{}
210 \textcolor{stringliteral}{    exceptions}
211 \textcolor{stringliteral}{      \{ fimp\_index : [ port names ] \}}
212 \textcolor{stringliteral}{  '''}
213 
214   \textcolor{keywordflow}{for} n \textcolor{keywordflow}{in} nodes :
215     \textcolor{keywordflow}{for} p \textcolor{keywordflow}{in} n.input\_ports :
216       connect = \textcolor{keyword}{False}
217 
218       \textcolor{keywordflow}{if} n.fimp.index \textcolor{keywordflow}{not} \textcolor{keywordflow}{in} exceptions.keys() :
219         connect = \textcolor{keyword}{True}
220       \textcolor{keywordflow}{else} :
221         \textcolor{keywordflow}{if} p.name \textcolor{keywordflow}{not} \textcolor{keywordflow}{in} exceptions[n.fimp.index] :
222           connect = \textcolor{keyword}{True}
223 
224       \textcolor{keywordflow}{if} (connect == \textcolor{keyword}{True}) \textcolor{keywordflow}{and} (p.name \textcolor{keywordflow}{in} global\_inputs) :
225           signal\_name = \hyperlink{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_adfe6fda6b02f34c7fd4f2775ced8228f}{get\_signal\_name}(n.fimp, p)
226           connections.append(\{\textcolor{stringliteral}{'dest'} : signal\_name, \textcolor{stringliteral}{'src'}: p.name\})
227 
\end{DoxyCode}
\mbox{\Hypertarget{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_a5976ee6a55f22e1fc1e9fc87bac3ea62}\label{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_a5976ee6a55f22e1fc1e9fc87bac3ea62}} 
\index{sylva\+::code\+\_\+generation\+::hsdf\+\_\+to\+\_\+vhdl@{sylva\+::code\+\_\+generation\+::hsdf\+\_\+to\+\_\+vhdl}!connect\+\_\+one\+\_\+edge@{connect\+\_\+one\+\_\+edge}}
\index{connect\+\_\+one\+\_\+edge@{connect\+\_\+one\+\_\+edge}!sylva\+::code\+\_\+generation\+::hsdf\+\_\+to\+\_\+vhdl@{sylva\+::code\+\_\+generation\+::hsdf\+\_\+to\+\_\+vhdl}}
\subsubsection{\texorpdfstring{connect\+\_\+one\+\_\+edge()}{connect\_one\_edge()}}
{\footnotesize\ttfamily def sylva.\+code\+\_\+generation.\+hsdf\+\_\+to\+\_\+vhdl.\+connect\+\_\+one\+\_\+edge (\begin{DoxyParamCaption}\item[{}]{one\+\_\+edge,  }\item[{}]{components,  }\item[{}]{signals,  }\item[{}]{connections }\end{DoxyParamCaption})}

\begin{DoxyVerb}Generate necessary parts for connecting one sdf edge

  one_edge
    sdf.edge

  current_components
    current used components
    dict of arrays
    outer keys are the entity names
    inner keys are fimp instances
    e.g. { 'fft_64' : [ fft_0, fft_1 ] }

  signals
    current used components
    dict of strings
    keys are signal names
    values are signal types
    e.g. { 'counter_output' : 'integer range 0 to 3' }

  connections
    array of dicts, keys = [ 'src', 'dest' ], all strings (signal names)
    e.g. [ { 'src': 'counter', 'dest' : 'fsm_state_input' } ]
\end{DoxyVerb}
 

Definition at line 167 of file hsdf\+\_\+to\+\_\+vhdl.\+py.



References sylva.\+code\+\_\+generation.\+hsdf\+\_\+to\+\_\+vhdl.\+create\+\_\+components().



Referenced by sylva.\+code\+\_\+generation.\+hsdf\+\_\+to\+\_\+vhdl.\+hsdf\+\_\+to\+\_\+vhdl().


\begin{DoxyCode}
167 \textcolor{keyword}{def }\hyperlink{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_a5976ee6a55f22e1fc1e9fc87bac3ea62}{connect\_one\_edge}(one\_edge, components, signals, connections) :
168 
169   \textcolor{stringliteral}{'''Generate necessary parts for connecting one sdf edge}
170 \textcolor{stringliteral}{}
171 \textcolor{stringliteral}{    one\_edge}
172 \textcolor{stringliteral}{      sdf.edge}
173 \textcolor{stringliteral}{}
174 \textcolor{stringliteral}{    current\_components}
175 \textcolor{stringliteral}{      current used components}
176 \textcolor{stringliteral}{      dict of arrays}
177 \textcolor{stringliteral}{      outer keys are the entity names}
178 \textcolor{stringliteral}{      inner keys are fimp instances}
179 \textcolor{stringliteral}{      e.g. \{ 'fft\_64' : [ fft\_0, fft\_1 ] \}}
180 \textcolor{stringliteral}{}
181 \textcolor{stringliteral}{    signals}
182 \textcolor{stringliteral}{      current used components}
183 \textcolor{stringliteral}{      dict of strings}
184 \textcolor{stringliteral}{      keys are signal names}
185 \textcolor{stringliteral}{      values are signal types}
186 \textcolor{stringliteral}{      e.g. \{ 'counter\_output' : 'integer range 0 to 3' \}}
187 \textcolor{stringliteral}{}
188 \textcolor{stringliteral}{    connections}
189 \textcolor{stringliteral}{      array of dicts, keys = [ 'src', 'dest' ], all strings (signal names)}
190 \textcolor{stringliteral}{      e.g. [ \{ 'src': 'counter', 'dest' : 'fsm\_state\_input' \} ]}
191 \textcolor{stringliteral}{  '''}
192 
193   src\_fimp\_exists, dest\_fimp\_exists = \hyperlink{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_a3672bd3c4fb6d5c86df2d4cd1f64e875}{create\_components}(
194     one\_edge, components )
195 
196   create\_signals (one\_edge, src\_fimp\_exists, dest\_fimp\_exists, signals)
197 
198   create\_connection (one\_edge, connections)
199 
\end{DoxyCode}
\mbox{\Hypertarget{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_a3672bd3c4fb6d5c86df2d4cd1f64e875}\label{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_a3672bd3c4fb6d5c86df2d4cd1f64e875}} 
\index{sylva\+::code\+\_\+generation\+::hsdf\+\_\+to\+\_\+vhdl@{sylva\+::code\+\_\+generation\+::hsdf\+\_\+to\+\_\+vhdl}!create\+\_\+components@{create\+\_\+components}}
\index{create\+\_\+components@{create\+\_\+components}!sylva\+::code\+\_\+generation\+::hsdf\+\_\+to\+\_\+vhdl@{sylva\+::code\+\_\+generation\+::hsdf\+\_\+to\+\_\+vhdl}}
\subsubsection{\texorpdfstring{create\+\_\+components()}{create\_components()}}
{\footnotesize\ttfamily def sylva.\+code\+\_\+generation.\+hsdf\+\_\+to\+\_\+vhdl.\+create\+\_\+components (\begin{DoxyParamCaption}\item[{}]{one\+\_\+edge,  }\item[{}]{components }\end{DoxyParamCaption})}

\begin{DoxyVerb}Create component declarations if necessary.

  components
    dict of arrays
    keys are the function names (entity names)
    values are the fimp instances used for the function
    e.g. {'fft' : [ fft_0, fft_1, fft_2 ]}
\end{DoxyVerb}
 

Definition at line 51 of file hsdf\+\_\+to\+\_\+vhdl.\+py.



Referenced by sylva.\+code\+\_\+generation.\+hsdf\+\_\+to\+\_\+vhdl.\+connect\+\_\+one\+\_\+edge().


\begin{DoxyCode}
51 \textcolor{keyword}{def }\hyperlink{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_a3672bd3c4fb6d5c86df2d4cd1f64e875}{create\_components} (one\_edge, components) :
52 
53   \textcolor{stringliteral}{'''Create component declarations if necessary.}
54 \textcolor{stringliteral}{}
55 \textcolor{stringliteral}{    components}
56 \textcolor{stringliteral}{      dict of arrays}
57 \textcolor{stringliteral}{      keys are the function names (entity names)}
58 \textcolor{stringliteral}{      values are the fimp instances used for the function}
59 \textcolor{stringliteral}{      e.g. \{'fft' : [ fft\_0, fft\_1, fft\_2 ]\}}
60 \textcolor{stringliteral}{  '''}
61 
62   src\_entity\_name = one\_edge.src\_actor.base\_actor.name
63   dest\_entity\_name = one\_edge.dest\_actor.base\_actor.name
64 
65   src\_fimp = one\_edge.src\_actor.fimp
66   dest\_fimp = one\_edge.dest\_actor.fimp
67 
68   src\_fimp\_exists = \textcolor{keyword}{False}
69   dest\_fimp\_exists = \textcolor{keyword}{False}
70 
71   \textcolor{keywordflow}{if} src\_entity\_name \textcolor{keywordflow}{not} \textcolor{keywordflow}{in} components.keys() :
72     components[src\_entity\_name] = [src\_fimp]
73   \textcolor{keywordflow}{else} :
74     \textcolor{keywordflow}{if} src\_fimp \textcolor{keywordflow}{not} \textcolor{keywordflow}{in} components[src\_entity\_name] :
75       components[src\_entity\_name].append(src\_fimp)
76     \textcolor{keywordflow}{else} :
77       src\_fimp\_exists = \textcolor{keyword}{True}
78 
79   \textcolor{keywordflow}{if} dest\_entity\_name \textcolor{keywordflow}{not} \textcolor{keywordflow}{in} components.keys() :
80     components[dest\_entity\_name] = [dest\_fimp]
81   \textcolor{keywordflow}{else} :
82     \textcolor{keywordflow}{if} dest\_fimp \textcolor{keywordflow}{not} \textcolor{keywordflow}{in} components[dest\_entity\_name] :
83       components[dest\_entity\_name].append(dest\_fimp)
84     \textcolor{keywordflow}{else} :
85       dest\_fimp\_exists = \textcolor{keyword}{True}
86 
87   \textcolor{keywordflow}{return} src\_fimp\_exists, dest\_fimp\_exists
88 
\end{DoxyCode}
\mbox{\Hypertarget{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_a5381a4c2d460f5f0490d0361e37917e9}\label{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_a5381a4c2d460f5f0490d0361e37917e9}} 
\index{sylva\+::code\+\_\+generation\+::hsdf\+\_\+to\+\_\+vhdl@{sylva\+::code\+\_\+generation\+::hsdf\+\_\+to\+\_\+vhdl}!create\+\_\+connection@{create\+\_\+connection}}
\index{create\+\_\+connection@{create\+\_\+connection}!sylva\+::code\+\_\+generation\+::hsdf\+\_\+to\+\_\+vhdl@{sylva\+::code\+\_\+generation\+::hsdf\+\_\+to\+\_\+vhdl}}
\subsubsection{\texorpdfstring{create\+\_\+connection()}{create\_connection()}}
{\footnotesize\ttfamily def sylva.\+code\+\_\+generation.\+hsdf\+\_\+to\+\_\+vhdl.\+create\+\_\+connection (\begin{DoxyParamCaption}\item[{}]{one\+\_\+edge,  }\item[{}]{connections }\end{DoxyParamCaption})}

\begin{DoxyVerb}Create signal connections for one edge
\end{DoxyVerb}
 

Definition at line 113 of file hsdf\+\_\+to\+\_\+vhdl.\+py.



References sylva.\+code\+\_\+generation.\+hsdf\+\_\+to\+\_\+vhdl.\+get\+\_\+signal\+\_\+name().


\begin{DoxyCode}
113 \textcolor{keyword}{def }\hyperlink{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_a5381a4c2d460f5f0490d0361e37917e9}{create\_connection} (one\_edge, connections) :
114 
115   \textcolor{stringliteral}{'''Create signal connections for one edge}
116 \textcolor{stringliteral}{  '''}
117 
118   \textcolor{comment}{# when size is different,}
119   \textcolor{comment}{# we need to split the source port or the destination port}
120 
121   \textcolor{comment}{# if the source port is wider: N to 1}
122   \textcolor{keyword}{def }n\_to\_one (src\_port, dest\_port, n, src\_signal\_name, dest\_signal\_name) :
123 
124     \textcolor{comment}{# destination is also std\_logic\_vector}
125     \textcolor{keywordflow}{if} dest\_port.type.name.lower().startswith(\textcolor{stringliteral}{'std\_logic\_vector'}) :
126       \textcolor{keywordflow}{return} [ \{ \textcolor{stringliteral}{'dest'} : dest\_signal\_name,
127                  \textcolor{stringliteral}{'src'}  : src\_signal\_name + \(\backslash\)
128                  \textcolor{stringliteral}{'( \{i\} * \{width\} - 1 downto 0)'}.format(i = i, width = dest\_port.type.size) \}
129                \textcolor{keywordflow}{for} i \textcolor{keywordflow}{in} xrange(n) ]
130     \textcolor{comment}{# destination is std\_logic}
131     \textcolor{keywordflow}{else} :
132       \textcolor{keywordflow}{return} [ \{ \textcolor{stringliteral}{'dest'} : dest\_signal\_name,
133                  \textcolor{stringliteral}{'src'}  : src\_signal\_name + \textcolor{stringliteral}{'(\{i\})'}.format(i = i) \}
134                \textcolor{keywordflow}{for} i \textcolor{keywordflow}{in} xrange(n) ]
135 
136   \textcolor{comment}{# if the destination port is wider: 1 to N}
137   \textcolor{keyword}{def }one\_to\_n (src\_port, dest\_port, n, src\_signal\_name, dest\_signal\_name) :
138 
139     \textcolor{comment}{# source is also std\_logic\_vector}
140     \textcolor{keywordflow}{if} src\_port.type.name.lower().startswith(\textcolor{stringliteral}{'std\_logic\_vector'}) :
141       \textcolor{keywordflow}{return} [ \{ \textcolor{stringliteral}{'dest'} : dest\_signal\_name + \(\backslash\)
142                  \textcolor{stringliteral}{'( \{i\} * \{width\} - 1 downto 0)'}.format(i = i, width = src\_port.type.size) ,
143                  \textcolor{stringliteral}{'src'}  : src\_signal\_name\}
144                \textcolor{keywordflow}{for} i \textcolor{keywordflow}{in} xrange(n) ]
145     \textcolor{comment}{# source is std\_logic}
146     \textcolor{keywordflow}{else} :
147       \textcolor{keywordflow}{return} [ \{ \textcolor{stringliteral}{'dest'} : dest\_signal\_name + \textcolor{stringliteral}{'(\{i\})'}.format(i = i),
148                  \textcolor{stringliteral}{'src'}  : src\_signal\_name \}
149                \textcolor{keywordflow}{for} i \textcolor{keywordflow}{in} xrange(n) ]
150 
151   src\_fimp = one\_edge.src\_actor.fimp
152   dest\_fimp = one\_edge.dest\_actor.fimp
153 
154   src\_port = one\_edge.src\_port
155   dest\_port = one\_edge.dest\_port
156 
157   src\_signal\_name = \hyperlink{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_adfe6fda6b02f34c7fd4f2775ced8228f}{get\_signal\_name}(src\_fimp, src\_port)
158   dest\_signal\_name = \hyperlink{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_adfe6fda6b02f34c7fd4f2775ced8228f}{get\_signal\_name}(dest\_fimp, dest\_port)
159 
160   \textcolor{keywordflow}{if} src\_port.type.size == dest\_port.type.size :
161     connections.append(\{\textcolor{stringliteral}{'dest'} : dest\_signal\_name, \textcolor{stringliteral}{'src'}: src\_signal\_name\})
162   \textcolor{keywordflow}{elif} src\_port.type.size > dest\_port.type.size :
163     connections += n\_to\_one(src\_port, dest\_port, int(src\_port.type.size/dest\_port.type.size), 
      src\_signal\_name, dest\_signal\_name)
164   \textcolor{keywordflow}{else} :
165     connections += one\_to\_n(src\_port, dest\_port, int(dest\_port.type.size/src\_port.type.size), 
      src\_signal\_name, dest\_signal\_name)
166 
\end{DoxyCode}
\mbox{\Hypertarget{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_a34788575516a0c7731b0e5abd4d42231}\label{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_a34788575516a0c7731b0e5abd4d42231}} 
\index{sylva\+::code\+\_\+generation\+::hsdf\+\_\+to\+\_\+vhdl@{sylva\+::code\+\_\+generation\+::hsdf\+\_\+to\+\_\+vhdl}!create\+\_\+empty\+\_\+vhdl@{create\+\_\+empty\+\_\+vhdl}}
\index{create\+\_\+empty\+\_\+vhdl@{create\+\_\+empty\+\_\+vhdl}!sylva\+::code\+\_\+generation\+::hsdf\+\_\+to\+\_\+vhdl@{sylva\+::code\+\_\+generation\+::hsdf\+\_\+to\+\_\+vhdl}}
\subsubsection{\texorpdfstring{create\+\_\+empty\+\_\+vhdl()}{create\_empty\_vhdl()}}
{\footnotesize\ttfamily def sylva.\+code\+\_\+generation.\+hsdf\+\_\+to\+\_\+vhdl.\+create\+\_\+empty\+\_\+vhdl (\begin{DoxyParamCaption}\item[{}]{sdf\+\_\+actor,  }\item[{}]{output\+\_\+file = {\ttfamily None},  }\item[{}]{libraries = {\ttfamily \{\}},  }\item[{}]{fimp\+\_\+count = {\ttfamily 1},  }\item[{}]{additional\+\_\+input\+\_\+ports = {\ttfamily \mbox{[}\mbox{]}} }\end{DoxyParamCaption})}



Definition at line 350 of file hsdf\+\_\+to\+\_\+vhdl.\+py.



Referenced by sylva.\+code\+\_\+generation.\+air.\+air\+\_\+to\+\_\+vhdl(), and sylva.\+code\+\_\+generation.\+hsdf\+\_\+to\+\_\+vhdl.\+hsdf\+\_\+to\+\_\+vhdl().


\begin{DoxyCode}
350   additional\_input\_ports = []) :
351 
352   \textcolor{keywordflow}{if} output\_file == \textcolor{keywordtype}{None} :
353     output\_file = sdf\_actor.name + \textcolor{stringliteral}{'.vhdl'}
354 
355   interface = vhdl\_generation.interface( entity\_name = sdf\_actor.name,
356     libraries = libraries,
357     input\_ports = dict([(p.name, p.type.name) \textcolor{keywordflow}{for} p \textcolor{keywordflow}{in} (sdf\_actor.input\_ports + additional\_input\_ports)]),
358     output\_ports = dict([(p.name, p.type.name) \textcolor{keywordflow}{for} p \textcolor{keywordflow}{in} sdf\_actor.output\_ports]) )
359 
360   architectures = [ vhdl\_generation.architecture( entity\_name = sdf\_actor.name,
361     architecture\_name = \textcolor{stringliteral}{'fimp\_\{0\}'}.format(i) )
362     \textcolor{keywordflow}{for} i \textcolor{keywordflow}{in} xrange(fimp\_count) ]
363 
364   \textcolor{keywordflow}{return} vhdl\_generation.vhdl\_file(interface, architectures, output\_file)
365 \end{DoxyCode}
\mbox{\Hypertarget{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_a32b4f40eadeb985a68674b401be7a1dc}\label{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_a32b4f40eadeb985a68674b401be7a1dc}} 
\index{sylva\+::code\+\_\+generation\+::hsdf\+\_\+to\+\_\+vhdl@{sylva\+::code\+\_\+generation\+::hsdf\+\_\+to\+\_\+vhdl}!create\+\_\+port\+\_\+connections@{create\+\_\+port\+\_\+connections}}
\index{create\+\_\+port\+\_\+connections@{create\+\_\+port\+\_\+connections}!sylva\+::code\+\_\+generation\+::hsdf\+\_\+to\+\_\+vhdl@{sylva\+::code\+\_\+generation\+::hsdf\+\_\+to\+\_\+vhdl}}
\subsubsection{\texorpdfstring{create\+\_\+port\+\_\+connections()}{create\_port\_connections()}}
{\footnotesize\ttfamily def sylva.\+code\+\_\+generation.\+hsdf\+\_\+to\+\_\+vhdl.\+create\+\_\+port\+\_\+connections (\begin{DoxyParamCaption}\item[{}]{port\+\_\+connections,  }\item[{}]{connections,  }\item[{}]{direction = {\ttfamily \textquotesingle{}input\textquotesingle{}} }\end{DoxyParamCaption})}

\begin{DoxyVerb}Create port to signal connections

  port_connections
    { 'data_in_re' : [ {'fimp' : fft_0, 'port' : data_in_re} ] }

  connections
    current established connections

  direction
    'input' or 'output'
\end{DoxyVerb}
 

Definition at line 229 of file hsdf\+\_\+to\+\_\+vhdl.\+py.



Referenced by sylva.\+code\+\_\+generation.\+hsdf\+\_\+to\+\_\+vhdl.\+connect\+\_\+global\+\_\+inputs().


\begin{DoxyCode}
229   direction = \textcolor{stringliteral}{'input'}) :
230 
231   \textcolor{stringliteral}{'''Create port to signal connections}
232 \textcolor{stringliteral}{}
233 \textcolor{stringliteral}{    port\_connections}
234 \textcolor{stringliteral}{      \{ 'data\_in\_re' : [ \{'fimp' : fft\_0, 'port' : data\_in\_re\} ] \}}
235 \textcolor{stringliteral}{}
236 \textcolor{stringliteral}{    connections}
237 \textcolor{stringliteral}{      current established connections}
238 \textcolor{stringliteral}{}
239 \textcolor{stringliteral}{    direction}
240 \textcolor{stringliteral}{      'input' or 'output'}
241 \textcolor{stringliteral}{  '''}
242 
243   \textcolor{keywordflow}{for} top\_port\_name, fimp\_ports \textcolor{keywordflow}{in} port\_connections :
244     \textcolor{keywordflow}{if} direction == \textcolor{stringliteral}{'input'} :
245       \textcolor{keywordflow}{for} fimp\_port \textcolor{keywordflow}{in} fimp\_ports :
246         fimp = fimp\_port[\textcolor{stringliteral}{'fimp'}]
247         port = fimp\_port[\textcolor{stringliteral}{'port'}]
248         dest\_signal\_name = \textcolor{stringliteral}{'%s\_%s\_%s'} \(\backslash\)
249           % (fimp.name, fimp.index, port.name)
250 
251         connections.append(\{\textcolor{stringliteral}{'dest'} : dest\_signal\_name, \textcolor{stringliteral}{'src'}: top\_port\_name\})
252 
253     \textcolor{keywordflow}{elif} direction == \textcolor{stringliteral}{'output'} :
254       \textcolor{keywordflow}{for} fimp\_port \textcolor{keywordflow}{in} fimp\_ports :
255         fimp = fimp\_port[\textcolor{stringliteral}{'fimp'}]
256         port = fimp\_port[\textcolor{stringliteral}{'port'}]
257         src\_signal\_name = \textcolor{stringliteral}{'%s\_%s\_%s'} \(\backslash\)
258           % (fimp.name, fimp.index, port.name)
259 
260         connections.append(\{\textcolor{stringliteral}{'dest'} : top\_port\_name, \textcolor{stringliteral}{'src'}: src\_signal\_name\})
261 
\end{DoxyCode}
\mbox{\Hypertarget{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_a7b3765f9d22f02a29cb6ecfb267ae7f0}\label{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_a7b3765f9d22f02a29cb6ecfb267ae7f0}} 
\index{sylva\+::code\+\_\+generation\+::hsdf\+\_\+to\+\_\+vhdl@{sylva\+::code\+\_\+generation\+::hsdf\+\_\+to\+\_\+vhdl}!create\+\_\+signals@{create\+\_\+signals}}
\index{create\+\_\+signals@{create\+\_\+signals}!sylva\+::code\+\_\+generation\+::hsdf\+\_\+to\+\_\+vhdl@{sylva\+::code\+\_\+generation\+::hsdf\+\_\+to\+\_\+vhdl}}
\subsubsection{\texorpdfstring{create\+\_\+signals()}{create\_signals()}}
{\footnotesize\ttfamily def sylva.\+code\+\_\+generation.\+hsdf\+\_\+to\+\_\+vhdl.\+create\+\_\+signals (\begin{DoxyParamCaption}\item[{}]{one\+\_\+edge,  }\item[{}]{src\+\_\+fimp\+\_\+exists,  }\item[{}]{dest\+\_\+fimp\+\_\+exists,  }\item[{}]{signals }\end{DoxyParamCaption})}

\begin{DoxyVerb}create signals

  signal name
    string
    <function name>_<fimp index>_<port name>
\end{DoxyVerb}
 

Definition at line 89 of file hsdf\+\_\+to\+\_\+vhdl.\+py.



References sylva.\+code\+\_\+generation.\+hsdf\+\_\+to\+\_\+vhdl.\+get\+\_\+signal\+\_\+name().


\begin{DoxyCode}
89 \textcolor{keyword}{def }\hyperlink{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_a7b3765f9d22f02a29cb6ecfb267ae7f0}{create\_signals} (one\_edge, src\_fimp\_exists, dest\_fimp\_exists, signals) :
90 
91   \textcolor{stringliteral}{'''create signals}
92 \textcolor{stringliteral}{}
93 \textcolor{stringliteral}{    signal name}
94 \textcolor{stringliteral}{      string}
95 \textcolor{stringliteral}{      <function name>\_<fimp index>\_<port name>}
96 \textcolor{stringliteral}{  '''}
97 
98   src\_fimp = one\_edge.src\_actor.fimp
99   dest\_fimp = one\_edge.dest\_actor.fimp
100 
101   \textcolor{keywordflow}{if} src\_fimp\_exists == \textcolor{keyword}{False} :
102     \textcolor{keywordflow}{for} p \textcolor{keywordflow}{in} src\_fimp.base\_actor.input\_ports \(\backslash\)
103            + src\_fimp.base\_actor.output\_ports :
104       signal\_name = \hyperlink{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_adfe6fda6b02f34c7fd4f2775ced8228f}{get\_signal\_name}(src\_fimp, p)
105       signals[signal\_name] = p.type.name
106 
107   \textcolor{keywordflow}{if} dest\_fimp\_exists == \textcolor{keyword}{False} :
108     \textcolor{keywordflow}{for} p \textcolor{keywordflow}{in} dest\_fimp.base\_actor.input\_ports \(\backslash\)
109            + dest\_fimp.base\_actor.output\_ports :
110       signal\_name = \hyperlink{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_adfe6fda6b02f34c7fd4f2775ced8228f}{get\_signal\_name}(dest\_fimp, p)
111       signals[signal\_name] = p.type.name
112 
\end{DoxyCode}
\mbox{\Hypertarget{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_a09020e1a1ea5a2d3e4b8cdd35f51a185}\label{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_a09020e1a1ea5a2d3e4b8cdd35f51a185}} 
\index{sylva\+::code\+\_\+generation\+::hsdf\+\_\+to\+\_\+vhdl@{sylva\+::code\+\_\+generation\+::hsdf\+\_\+to\+\_\+vhdl}!create\+\_\+top\+\_\+connections@{create\+\_\+top\+\_\+connections}}
\index{create\+\_\+top\+\_\+connections@{create\+\_\+top\+\_\+connections}!sylva\+::code\+\_\+generation\+::hsdf\+\_\+to\+\_\+vhdl@{sylva\+::code\+\_\+generation\+::hsdf\+\_\+to\+\_\+vhdl}}
\subsubsection{\texorpdfstring{create\+\_\+top\+\_\+connections()}{create\_top\_connections()}}
{\footnotesize\ttfamily def sylva.\+code\+\_\+generation.\+hsdf\+\_\+to\+\_\+vhdl.\+create\+\_\+top\+\_\+connections (\begin{DoxyParamCaption}\item[{}]{input\+\_\+actor\+\_\+and\+\_\+ports,  }\item[{}]{output\+\_\+actor\+\_\+and\+\_\+ports,  }\item[{}]{connections }\end{DoxyParamCaption})}

\begin{DoxyVerb}Create top level connections (e.g. clk or nrst) for the entire HSDF graph

  input_actor_and_ports
    e.g. [ ActorAndPort object ]

  output_actor_and_ports
    e.g. [ ActorAndPort object ]

  connections
    current established connections
\end{DoxyVerb}
 

Definition at line 262 of file hsdf\+\_\+to\+\_\+vhdl.\+py.



References sylva.\+code\+\_\+generation.\+hsdf\+\_\+to\+\_\+vhdl.\+hsdf\+\_\+to\+\_\+vhdl().


\begin{DoxyCode}
262 \textcolor{keyword}{def }\hyperlink{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_a09020e1a1ea5a2d3e4b8cdd35f51a185}{create\_top\_connections} (input\_actor\_and\_ports, output\_actor\_and\_ports, 
      connections) :
263 
264   \textcolor{stringliteral}{'''Create top level connections (e.g. clk or nrst) for the entire HSDF graph}
265 \textcolor{stringliteral}{}
266 \textcolor{stringliteral}{    input\_actor\_and\_ports}
267 \textcolor{stringliteral}{      e.g. [ ActorAndPort object ]}
268 \textcolor{stringliteral}{}
269 \textcolor{stringliteral}{    output\_actor\_and\_ports}
270 \textcolor{stringliteral}{      e.g. [ ActorAndPort object ]}
271 \textcolor{stringliteral}{}
272 \textcolor{stringliteral}{    connections}
273 \textcolor{stringliteral}{      current established connections}
274 \textcolor{stringliteral}{  '''}
275   \textcolor{keywordflow}{for} iap \textcolor{keywordflow}{in} input\_actor\_and\_ports :
276     \textcolor{comment}{# port name format: <function name>\_<fimp index>\_<port name>}
277     func\_name = iap.actor.base\_actor.name
278     fimp\_index = 0
279     port\_name = iap.port.name
280     signal\_name = \textcolor{stringliteral}{'%s\_%s\_%s'} % (func\_name, fimp\_index, port\_name)
281     connections.append(\{\textcolor{stringliteral}{'dest'} : signal\_name, \textcolor{stringliteral}{'src'}: port\_name\})
282 
283   \textcolor{keywordflow}{for} oap \textcolor{keywordflow}{in} output\_actor\_and\_ports :
284     \textcolor{comment}{# port name format: <function name>\_<fimp index>\_<port name>}
285     func\_name = oap.actor.base\_actor.name
286     fimp\_index = 0
287     port\_name = oap.port.name
288     signal\_name = \textcolor{stringliteral}{'%s\_%s\_%s'} % (func\_name, fimp\_index, port\_name)
289     connections.append(\{\textcolor{stringliteral}{'src'} : signal\_name, \textcolor{stringliteral}{'dest'}: port\_name\})
290 
\end{DoxyCode}
\mbox{\Hypertarget{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_adfe6fda6b02f34c7fd4f2775ced8228f}\label{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_adfe6fda6b02f34c7fd4f2775ced8228f}} 
\index{sylva\+::code\+\_\+generation\+::hsdf\+\_\+to\+\_\+vhdl@{sylva\+::code\+\_\+generation\+::hsdf\+\_\+to\+\_\+vhdl}!get\+\_\+signal\+\_\+name@{get\+\_\+signal\+\_\+name}}
\index{get\+\_\+signal\+\_\+name@{get\+\_\+signal\+\_\+name}!sylva\+::code\+\_\+generation\+::hsdf\+\_\+to\+\_\+vhdl@{sylva\+::code\+\_\+generation\+::hsdf\+\_\+to\+\_\+vhdl}}
\subsubsection{\texorpdfstring{get\+\_\+signal\+\_\+name()}{get\_signal\_name()}}
{\footnotesize\ttfamily def sylva.\+code\+\_\+generation.\+hsdf\+\_\+to\+\_\+vhdl.\+get\+\_\+signal\+\_\+name (\begin{DoxyParamCaption}\item[{}]{fimp,  }\item[{}]{port }\end{DoxyParamCaption})}



Definition at line 48 of file hsdf\+\_\+to\+\_\+vhdl.\+py.



Referenced by sylva.\+code\+\_\+generation.\+hsdf\+\_\+to\+\_\+vhdl.\+connect\+\_\+global\+\_\+inputs(), sylva.\+code\+\_\+generation.\+hsdf\+\_\+to\+\_\+vhdl.\+create\+\_\+connection(), and sylva.\+code\+\_\+generation.\+hsdf\+\_\+to\+\_\+vhdl.\+create\+\_\+signals().


\begin{DoxyCode}
48 \textcolor{keyword}{def }\hyperlink{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_adfe6fda6b02f34c7fd4f2775ced8228f}{get\_signal\_name}( fimp, port ) :
49   \textcolor{keywordflow}{return} \textcolor{stringliteral}{'%s\_%s\_%s'} % (fimp.base\_actor.name, fimp.global\_index, port.name)
50 
\end{DoxyCode}
\mbox{\Hypertarget{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_a0725288caa57a5c518a1b9c2683291fa}\label{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_a0725288caa57a5c518a1b9c2683291fa}} 
\index{sylva\+::code\+\_\+generation\+::hsdf\+\_\+to\+\_\+vhdl@{sylva\+::code\+\_\+generation\+::hsdf\+\_\+to\+\_\+vhdl}!hsdf\+\_\+to\+\_\+vhdl@{hsdf\+\_\+to\+\_\+vhdl}}
\index{hsdf\+\_\+to\+\_\+vhdl@{hsdf\+\_\+to\+\_\+vhdl}!sylva\+::code\+\_\+generation\+::hsdf\+\_\+to\+\_\+vhdl@{sylva\+::code\+\_\+generation\+::hsdf\+\_\+to\+\_\+vhdl}}
\subsubsection{\texorpdfstring{hsdf\+\_\+to\+\_\+vhdl()}{hsdf\_to\_vhdl()}}
{\footnotesize\ttfamily def sylva.\+code\+\_\+generation.\+hsdf\+\_\+to\+\_\+vhdl.\+hsdf\+\_\+to\+\_\+vhdl (\begin{DoxyParamCaption}\item[{}]{sdf\+\_\+actors,  }\item[{}]{sdf\+\_\+edges,  }\item[{}]{fimp\+\_\+lib,  }\item[{}]{output\+\_\+file = {\ttfamily \textquotesingle{}result\+\_\+vhdl.vhdl\textquotesingle{}},  }\item[{}]{entity\+\_\+name = {\ttfamily \textquotesingle{}top\textquotesingle{}},  }\item[{}]{global\+\_\+generics = {\ttfamily \{\}},  }\item[{}]{local\+\_\+generics = {\ttfamily \{\}},  }\item[{}]{input\+\_\+actor\+\_\+and\+\_\+ports = {\ttfamily \mbox{[}\mbox{]}},  }\item[{}]{output\+\_\+actor\+\_\+and\+\_\+ports = {\ttfamily \mbox{[}\mbox{]}},  }\item[{}]{default\+\_\+input\+\_\+ports = {\ttfamily \{\textquotesingle{}clk\textquotesingle{}\+:~\textquotesingle{}std\+\_\+logic\textquotesingle{}},  }\item[{}]{nrst }\end{DoxyParamCaption})}



Definition at line 298 of file hsdf\+\_\+to\+\_\+vhdl.\+py.



References sylva.\+code\+\_\+generation.\+hsdf\+\_\+to\+\_\+vhdl.\+connect\+\_\+one\+\_\+edge(), and sylva.\+code\+\_\+generation.\+hsdf\+\_\+to\+\_\+vhdl.\+create\+\_\+empty\+\_\+vhdl().



Referenced by sylva.\+code\+\_\+generation.\+air.\+abb\+\_\+to\+\_\+vhdl(), sylva.\+code\+\_\+generation.\+air.\+air\+\_\+to\+\_\+vhdl(), sylva.\+code\+\_\+generation.\+hsdf\+\_\+to\+\_\+vhdl.\+create\+\_\+top\+\_\+connections(), and sylva.\+misc.\+exec.\+S\+Y\+L\+V\+A.\+execute\+\_\+generate().


\begin{DoxyCode}
298   default\_input\_ports = \{\textcolor{stringliteral}{'clk'}: \textcolor{stringliteral}{'std\_logic'}, \textcolor{stringliteral}{'nrst'} : \textcolor{stringliteral}{'std\_logic'}\},
299   input\_connections = \{\},
300   output\_ports = \{\},
301   output\_connections = \{\},
302   global\_input\_connections = [],
303   global\_output\_connections = [],
304   used\_libraries = \{\},
305   custom\_header = \textcolor{stringliteral}{''},
306   license\_header = mit\_license.vhdl() ) :
307 
308   \textcolor{stringliteral}{''' Generate vhdl design unit based on an HSDF graph.}
309 \textcolor{stringliteral}{}
310 \textcolor{stringliteral}{    input\_connections/output\_connections}
311 \textcolor{stringliteral}{      \{ 'data\_in' : [(fft\_0, 'data\_in\_re'), (fir\_0, 'data\_in\_re')]\}}
312 \textcolor{stringliteral}{}
313 \textcolor{stringliteral}{    global\_input\_connections/global\_output\_connections}
314 \textcolor{stringliteral}{      ['clk', 'nrst']}
315 \textcolor{stringliteral}{  '''}
316 
317   interface = vhdl\_generation.interface(entity\_name = entity\_name,
318     input\_ports = [ ap.port \textcolor{keywordflow}{for} ap \textcolor{keywordflow}{in} input\_actor\_and\_ports ],
319     output\_ports = [ ap.port \textcolor{keywordflow}{for} ap \textcolor{keywordflow}{in} output\_actor\_and\_ports ],
320     libraries = used\_libraries,
321     generics = global\_generics,
322     header = custom\_header,
323     license\_header = license\_header,
324     default\_input\_ports = default\_input\_ports)
325 
326   components = \{\}
327   signals = \{\}
328   connections = []
329 
330   \textcolor{keywordflow}{for} edge \textcolor{keywordflow}{in} sdf\_edges :
331     \hyperlink{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_a5976ee6a55f22e1fc1e9fc87bac3ea62}{connect\_one\_edge}(edge, components, signals, connections)
332 
333   create\_top\_connections (input\_actor\_and\_ports, output\_actor\_and\_ports, connections)
334 
335   create\_port\_connections (input\_connections, connections, \textcolor{stringliteral}{'input'})
336   create\_port\_connections (output\_connections, connections, \textcolor{stringliteral}{'output'})
337 
338   fimps = []
339   fimps.append(vhdl\_generation.architecture(
340     architecture\_name = \textcolor{stringliteral}{'fimp\_0'},
341     entity\_name = entity\_name,
342     components = components,
343     fimp\_lib = fimp\_lib,
344     signals = signals,
345     connections = connections))
346 
347   \textcolor{keywordflow}{return} vhdl\_generation.vhdl\_file(interface, fimps, output\_file = output\_file)
348 
\end{DoxyCode}


\subsection{Variable Documentation}
\mbox{\Hypertarget{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_ae3bc1b6b45064dcd26934de897ca43ce}\label{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_ae3bc1b6b45064dcd26934de897ca43ce}} 
\index{sylva\+::code\+\_\+generation\+::hsdf\+\_\+to\+\_\+vhdl@{sylva\+::code\+\_\+generation\+::hsdf\+\_\+to\+\_\+vhdl}!\+\_\+\+\_\+author\+\_\+\+\_\+@{\+\_\+\+\_\+author\+\_\+\+\_\+}}
\index{\+\_\+\+\_\+author\+\_\+\+\_\+@{\+\_\+\+\_\+author\+\_\+\+\_\+}!sylva\+::code\+\_\+generation\+::hsdf\+\_\+to\+\_\+vhdl@{sylva\+::code\+\_\+generation\+::hsdf\+\_\+to\+\_\+vhdl}}
\subsubsection{\texorpdfstring{\+\_\+\+\_\+author\+\_\+\+\_\+}{\_\_author\_\_}}
{\footnotesize\ttfamily string sylva.\+code\+\_\+generation.\+hsdf\+\_\+to\+\_\+vhdl.\+\_\+\+\_\+author\+\_\+\+\_\+ = \textquotesingle{}Shuo Li $<$contact@shuol.\+li$>$\textquotesingle{}\hspace{0.3cm}{\ttfamily [private]}}



Definition at line 24 of file hsdf\+\_\+to\+\_\+vhdl.\+py.

\mbox{\Hypertarget{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_a75916eaf9006c0cce223480e45896984}\label{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_a75916eaf9006c0cce223480e45896984}} 
\index{sylva\+::code\+\_\+generation\+::hsdf\+\_\+to\+\_\+vhdl@{sylva\+::code\+\_\+generation\+::hsdf\+\_\+to\+\_\+vhdl}!\+\_\+\+\_\+version\+\_\+\+\_\+@{\+\_\+\+\_\+version\+\_\+\+\_\+}}
\index{\+\_\+\+\_\+version\+\_\+\+\_\+@{\+\_\+\+\_\+version\+\_\+\+\_\+}!sylva\+::code\+\_\+generation\+::hsdf\+\_\+to\+\_\+vhdl@{sylva\+::code\+\_\+generation\+::hsdf\+\_\+to\+\_\+vhdl}}
\subsubsection{\texorpdfstring{\+\_\+\+\_\+version\+\_\+\+\_\+}{\_\_version\_\_}}
{\footnotesize\ttfamily string sylva.\+code\+\_\+generation.\+hsdf\+\_\+to\+\_\+vhdl.\+\_\+\+\_\+version\+\_\+\+\_\+ = \textquotesingle{}2014-\/06-\/12-\/11\+:47\textquotesingle{}\hspace{0.3cm}{\ttfamily [private]}}



Definition at line 25 of file hsdf\+\_\+to\+\_\+vhdl.\+py.

