Analysis & Synthesis report for base_control
Thu Jun 17 11:21:48 2021
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |base_control|fsm_guru:guru|STATE
  9. State Machine - |base_control|fsm_init:init|STATE
 10. State Machine - |base_control|fsm_main:main|STATE
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for User Entity Instance: counter_trigger:cnt_prep
 14. Parameter Settings for User Entity Instance: counter_trigger:cnt_strat
 15. Post-Synthesis Netlist Statistics for Top Partition
 16. Elapsed Time Per Partition
 17. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Jun 17 11:21:48 2021       ;
; Quartus Prime Version           ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                   ; base_control                                ;
; Top-level Entity Name           ; base_control                                ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 87                                          ;
; Total pins                      ; 45                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA6F31C6       ;                    ;
; Top-level entity name                                                           ; base_control       ; base_control       ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                       ;
+----------------------------------+-----------------+-----------------+---------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                                ; Library ;
+----------------------------------+-----------------+-----------------+---------------------------------------------------------------------------------------------+---------+
; ../fonte/wisdom_package.vhd      ; yes             ; User VHDL File  ; /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/wisdom_package.vhd  ;         ;
; ../fonte/fsm_main.vhd            ; yes             ; User VHDL File  ; /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/fsm_main.vhd        ;         ;
; ../fonte/fsm_init.vhd            ; yes             ; User VHDL File  ; /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/fsm_init.vhd        ;         ;
; ../fonte/fsm_guru.vhd            ; yes             ; User VHDL File  ; /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/fsm_guru.vhd        ;         ;
; ../fonte/counter_trigger.vhd     ; yes             ; User VHDL File  ; /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/counter_trigger.vhd ;         ;
; ../fonte/base_control.vhd        ; yes             ; User VHDL File  ; /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/base_control.vhd    ;         ;
+----------------------------------+-----------------+-----------------+---------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 67        ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 116       ;
;     -- 7 input functions                    ; 1         ;
;     -- 6 input functions                    ; 16        ;
;     -- 5 input functions                    ; 2         ;
;     -- 4 input functions                    ; 8         ;
;     -- <=3 input functions                  ; 89        ;
;                                             ;           ;
; Dedicated logic registers                   ; 87        ;
;                                             ;           ;
; I/O pins                                    ; 45        ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 87        ;
; Total fan-out                               ; 648       ;
; Average fan-out                             ; 2.21      ;
+---------------------------------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                ;
+--------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node     ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                     ; Entity Name     ; Library Name ;
+--------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------+-----------------+--------------+
; |base_control                  ; 116 (12)            ; 87 (0)                    ; 0                 ; 0          ; 45   ; 0            ; |base_control                           ; base_control    ; work         ;
;    |counter_trigger:cnt_prep|  ; 41 (41)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |base_control|counter_trigger:cnt_prep  ; counter_trigger ; work         ;
;    |counter_trigger:cnt_strat| ; 41 (41)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |base_control|counter_trigger:cnt_strat ; counter_trigger ; work         ;
;    |fsm_guru:guru|             ; 11 (11)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |base_control|fsm_guru:guru             ; fsm_guru        ; work         ;
;    |fsm_init:init|             ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |base_control|fsm_init:init             ; fsm_init        ; work         ;
;    |fsm_main:main|             ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |base_control|fsm_main:main             ; fsm_main        ; work         ;
+--------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |base_control|fsm_guru:guru|STATE                                                                                                                                                                                ;
+-----------------------+------------------+------------+------------------+------------------+-----------------+-----------------------+------------+-----------------------+------------------+------------+---------------------+
; Name                  ; STATE.CLEAR_PREV ; STATE.LAST ; STATE.CHECK_LAST ; STATE.WRITE_GURU ; STATE.WRITE_DUO ; STATE.CHECK_SAME_ADDR ; STATE.INCR ; STATE.WAIT_COUNT_GURU ; STATE.WRITE_RAND ; STATE.RAND ; STATE.START_WALKING ;
+-----------------------+------------------+------------+------------------+------------------+-----------------+-----------------------+------------+-----------------------+------------------+------------+---------------------+
; STATE.START_WALKING   ; 0                ; 0          ; 0                ; 0                ; 0               ; 0                     ; 0          ; 0                     ; 0                ; 0          ; 0                   ;
; STATE.RAND            ; 0                ; 0          ; 0                ; 0                ; 0               ; 0                     ; 0          ; 0                     ; 0                ; 1          ; 1                   ;
; STATE.WRITE_RAND      ; 0                ; 0          ; 0                ; 0                ; 0               ; 0                     ; 0          ; 0                     ; 1                ; 0          ; 1                   ;
; STATE.WAIT_COUNT_GURU ; 0                ; 0          ; 0                ; 0                ; 0               ; 0                     ; 0          ; 1                     ; 0                ; 0          ; 1                   ;
; STATE.INCR            ; 0                ; 0          ; 0                ; 0                ; 0               ; 0                     ; 1          ; 0                     ; 0                ; 0          ; 1                   ;
; STATE.CHECK_SAME_ADDR ; 0                ; 0          ; 0                ; 0                ; 0               ; 1                     ; 0          ; 0                     ; 0                ; 0          ; 1                   ;
; STATE.WRITE_DUO       ; 0                ; 0          ; 0                ; 0                ; 1               ; 0                     ; 0          ; 0                     ; 0                ; 0          ; 1                   ;
; STATE.WRITE_GURU      ; 0                ; 0          ; 0                ; 1                ; 0               ; 0                     ; 0          ; 0                     ; 0                ; 0          ; 1                   ;
; STATE.CHECK_LAST      ; 0                ; 0          ; 1                ; 0                ; 0               ; 0                     ; 0          ; 0                     ; 0                ; 0          ; 1                   ;
; STATE.LAST            ; 0                ; 1          ; 0                ; 0                ; 0               ; 0                     ; 0          ; 0                     ; 0                ; 0          ; 1                   ;
; STATE.CLEAR_PREV      ; 1                ; 0          ; 0                ; 0                ; 0               ; 0                     ; 0          ; 0                     ; 0                ; 0          ; 1                   ;
+-----------------------+------------------+------------+------------------+------------------+-----------------+-----------------------+------------+-----------------------+------------------+------------+---------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------+
; State Machine - |base_control|fsm_init:init|STATE                      ;
+----------------+------------+----------------+------------+------------+
; Name           ; STATE.DONE ; STATE.MEM_WALK ; STATE.ZERO ; STATE.IDLE ;
+----------------+------------+----------------+------------+------------+
; STATE.IDLE     ; 0          ; 0              ; 0          ; 0          ;
; STATE.ZERO     ; 0          ; 0              ; 1          ; 1          ;
; STATE.MEM_WALK ; 0          ; 1              ; 0          ; 1          ;
; STATE.DONE     ; 1          ; 0              ; 0          ; 1          ;
+----------------+------------+----------------+------------+------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |base_control|fsm_main:main|STATE                                                                                               ;
+-----------------------+-----------------+-------------------+-----------------+-----------------+-----------------------+-----------------------+
; Name                  ; STATE.CNT_START ; STATE.CNT_PREPARE ; STATE.HIT_POINT ; STATE.CHECK_END ; STATE.STEP_ACTIVATION ; STATE.INIT_ACTIVATION ;
+-----------------------+-----------------+-------------------+-----------------+-----------------+-----------------------+-----------------------+
; STATE.INIT_ACTIVATION ; 0               ; 0                 ; 0               ; 0               ; 0                     ; 0                     ;
; STATE.STEP_ACTIVATION ; 0               ; 0                 ; 0               ; 0               ; 1                     ; 1                     ;
; STATE.CHECK_END       ; 0               ; 0                 ; 0               ; 1               ; 0                     ; 1                     ;
; STATE.HIT_POINT       ; 0               ; 0                 ; 1               ; 0               ; 0                     ; 1                     ;
; STATE.CNT_PREPARE     ; 0               ; 1                 ; 0               ; 0               ; 0                     ; 1                     ;
; STATE.CNT_START       ; 1               ; 0                 ; 0               ; 0               ; 0                     ; 1                     ;
+-----------------------+-----------------+-------------------+-----------------+-----------------+-----------------------+-----------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 87    ;
; Number of registers using Synchronous Clear  ; 73    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |base_control|counter_trigger:cnt_prep|cnt_s[11]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |base_control|counter_trigger:cnt_strat|cnt_s[17] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |base_control|fsm_guru:guru|STATE                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: counter_trigger:cnt_prep ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; count_max      ; 500   ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: counter_trigger:cnt_strat ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; count_max      ; 500   ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 87                          ;
;     SCLR              ; 73                          ;
;     plain             ; 14                          ;
; arriav_lcell_comb     ; 120                         ;
;     arith             ; 64                          ;
;         1 data inputs ; 64                          ;
;     extend            ; 1                           ;
;         7 data inputs ; 1                           ;
;     normal            ; 55                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 8                           ;
;         3 data inputs ; 17                          ;
;         4 data inputs ; 8                           ;
;         5 data inputs ; 2                           ;
;         6 data inputs ; 16                          ;
; boundary_port         ; 45                          ;
;                       ;                             ;
; Max LUT depth         ; 4.10                        ;
; Average LUT depth     ; 2.80                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Thu Jun 17 11:21:13 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off base_control -c base_control
Info (16303): High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 0 entities, in source file /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/wisdom_package.vhd
    Info (12022): Found design unit 1: wisdom_package File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/wisdom_package.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/fsm_main.vhd
    Info (12022): Found design unit 1: fsm_main-arch File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/fsm_main.vhd Line: 40
    Info (12023): Found entity 1: fsm_main File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/fsm_main.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/fsm_init.vhd
    Info (12022): Found design unit 1: fsm_init-arch File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/fsm_init.vhd Line: 32
    Info (12023): Found entity 1: fsm_init File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/fsm_init.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/fsm_guru.vhd
    Info (12022): Found design unit 1: fsm_guru-arch File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/fsm_guru.vhd Line: 35
    Info (12023): Found entity 1: fsm_guru File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/fsm_guru.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/counter_trigger.vhd
    Info (12022): Found design unit 1: counter_trigger-arch File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/counter_trigger.vhd Line: 34
    Info (12023): Found entity 1: counter_trigger File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/counter_trigger.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/base_control.vhd
    Info (12022): Found design unit 1: base_control-arch File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/base_control.vhd Line: 39
    Info (12023): Found entity 1: base_control File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/base_control.vhd Line: 20
Info (12021): Found 2 design units, including 0 entities, in source file /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk_comp.vhd
    Info (12022): Found design unit 1: adk_components File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk_comp.vhd Line: 11
    Info (12022): Found design unit 2: adk_components-body File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk_comp.vhd Line: 754
Warning (12018): Entity "dff" will be ignored because it conflicts with Quartus Prime primitive name File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 2657
Warning (12018): Entity "latch" will be ignored because it conflicts with Quartus Prime primitive name File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 4733
Info (12021): Found 182 design units, including 91 entities, in source file /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd
    Info (12022): Found design unit 1: fake_gnd-rtl File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 16
    Info (12022): Found design unit 2: fake_vcc-rtl File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 27
    Info (12022): Found design unit 3: and02-and02_arch File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 54
    Info (12022): Found design unit 4: and03-and03_arch File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 133
    Info (12022): Found design unit 5: and04-and04_arch File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 222
    Info (12022): Found design unit 6: ao21-ao21_arch File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 315
    Info (12022): Found design unit 7: ao22-ao22_arch File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 406
    Info (12022): Found design unit 8: ao221-ao221_arch File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 509
    Info (12022): Found design unit 9: ao32-ao32_arch File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 620
    Info (12022): Found design unit 10: aoi21-aoi21_arch File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 725
    Info (12022): Found design unit 11: aoi22-aoi22_arch File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 816
    Info (12022): Found design unit 12: aoi221-aoi221_arch File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 919
    Info (12022): Found design unit 13: aoi222-aoi222_arch File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 1033
    Info (12022): Found design unit 14: aoi32-aoi32_arch File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 1153
    Info (12022): Found design unit 15: aoi321-aoi321_arch File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 1267
    Info (12022): Found design unit 16: aoi322-aoi322_arch File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 1391
    Info (12022): Found design unit 17: aoi33-aoi33_arch File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 1521
    Info (12022): Found design unit 18: aoi332-aoi332_arch File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 1648
    Info (12022): Found design unit 19: aoi333-aoi333_arch File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 1794
    Info (12022): Found design unit 20: aoi422-aoi422_arch File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 1945
    Info (12022): Found design unit 21: aoi43-aoi43_arch File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 2085
    Info (12022): Found design unit 22: aoi44-aoi44_arch File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 2219
    Info (12022): Found design unit 23: buf02-buf02_arch File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 2339
    Info (12022): Found design unit 24: buf04-buf04_arch File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 2405
    Info (12022): Found design unit 25: buf08-buf08_arch File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 2471
    Info (12022): Found design unit 26: buf12-buf12_arch File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 2537
    Info (12022): Found design unit 27: buf16-buf16_arch File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 2603
    Info (12022): Found design unit 28: dff-dff_arch File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 2679
    Info (12022): Found design unit 29: dffr-dffr_arch File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 2855
    Info (12022): Found design unit 30: dffs-dffs_arch File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 3086
    Info (12022): Found design unit 31: dffs_ni-dffs_ni_arch File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 3319
    Info (12022): Found design unit 32: dffsr-dffsr_arch File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 3557
    Info (12022): Found design unit 33: dffsr_ni-dffsr_ni_arch File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 3852
    Info (12022): Found design unit 34: fadd1-fadd1_arch File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 4131
    Info (12022): Found design unit 35: hadd1-hadd1_arch File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 4252
    Info (12022): Found design unit 36: inv01-inv01_arch File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 4349
    Info (12022): Found design unit 37: inv02-inv02_arch File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 4415
    Info (12022): Found design unit 38: inv04-inv04_arch File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 4481
    Info (12022): Found design unit 39: inv08-inv08_arch File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 4547
    Info (12022): Found design unit 40: inv12-inv12_arch File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 4613
    Info (12022): Found design unit 41: inv16-inv16_arch File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 4679
    Info (12022): Found design unit 42: latch-latch_arch File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 4753
    Info (12022): Found design unit 43: latchr-latchr_arch File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 4898
    Info (12022): Found design unit 44: latchs-latchs_arch File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 5084
    Info (12022): Found design unit 45: latchs_ni-latchs_ni_arch File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 5272
    Info (12022): Found design unit 46: latchsr-latchsr_arch File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 5464
    Info (12022): Found design unit 47: latchsr_ni-latchsr_ni_arch File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 5706
    Info (12022): Found design unit 48: mux21-mux21_arch File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 5932
    Info (12022): Found design unit 49: mux21_ni-mux21_ni_arch File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 6020
    Info (12022): Found design unit 50: nand02-nand02_arch File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 6103
    Info (12022): Found design unit 51: nand02_2x-nand02_2x_arch File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 6179
    Info (12022): Found design unit 52: nand03-nand03_arch File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 6258
    Info (12022): Found design unit 53: nand03_2x-nand03_2x_arch File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 6344
    Info (12022): Found design unit 54: nand04-nand04_arch File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 6433
    Info (12022): Found design unit 55: nand04_2x-nand04_2x_arch File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 6529
    Info (12022): Found design unit 56: nor02-nor02_arch File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 6619
    Info (12022): Found design unit 57: nor02_2x-nor02_2x_arch File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 6695
    Info (12022): Found design unit 58: nor02ii-nor02ii_arch File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 6771
    Info (12022): Found design unit 59: nor03-nor03_arch File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 6852
    Info (12022): Found design unit 60: nor03_2x-nor03_2x_arch File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 6938
    Info (12022): Found design unit 61: nor04-nor04_arch File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 7027
    Info (12022): Found design unit 62: nor04_2x-nor04_2x_arch File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 7123
    Info (12022): Found design unit 63: oai21-oai21_arch File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 7216
    Info (12022): Found design unit 64: oai22-oai22_arch File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 7307
    Info (12022): Found design unit 65: oai221-oai221_arch File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 7410
    Info (12022): Found design unit 66: oai222-oai222_arch File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 7524
    Info (12022): Found design unit 67: oai32-oai32_arch File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 7644
    Info (12022): Found design unit 68: oai321-oai321_arch File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 7758
    Info (12022): Found design unit 69: oai322-oai322_arch File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 7882
    Info (12022): Found design unit 70: oai33-oai33_arch File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 8012
    Info (12022): Found design unit 71: oai332-oai332_arch File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 8139
    Info (12022): Found design unit 72: oai333-oai333_arch File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 8285
    Info (12022): Found design unit 73: oai422-oai422_arch File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 8436
    Info (12022): Found design unit 74: oai43-oai43_arch File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 8576
    Info (12022): Found design unit 75: oai44-oai44_arch File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 8710
    Info (12022): Found design unit 76: or02-or02_arch File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 8833
    Info (12022): Found design unit 77: or03-or03_arch File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 8912
    Info (12022): Found design unit 78: or04-or04_arch File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 9001
    Info (12022): Found design unit 79: sff-sff_arch File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 9106
    Info (12022): Found design unit 80: sffr-sffr_arch File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 9333
    Info (12022): Found design unit 81: sffr_ni-sffr_ni_arch File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 9623
    Info (12022): Found design unit 82: sffs-sffs_arch File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 9911
    Info (12022): Found design unit 83: sffsr-sffsr_arch File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 10206
    Info (12022): Found design unit 84: sffsr_ni-sffsr_ni_arch File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 10560
    Info (12022): Found design unit 85: tri01-tri01_arch File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 10883
    Info (12022): Found design unit 86: trib04-trib04_arch File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 10961
    Info (12022): Found design unit 87: trib08-trib08_arch File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 11037
    Info (12022): Found design unit 88: xnor2-xnor2_arch File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 11113
    Info (12022): Found design unit 89: xnor2_2x-xnor2_2x_arch File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 11189
    Info (12022): Found design unit 90: xor2-xor2_arch File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 11265
    Info (12022): Found design unit 91: xor2_2x-xor2_2x_arch File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 11341
    Info (12023): Found entity 1: fake_gnd File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 12
    Info (12023): Found entity 2: fake_vcc File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 23
    Info (12023): Found entity 3: and02 File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 39
    Info (12023): Found entity 4: and03 File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 115
    Info (12023): Found entity 5: and04 File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 201
    Info (12023): Found entity 6: ao21 File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 297
    Info (12023): Found entity 7: ao22 File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 385
    Info (12023): Found entity 8: ao221 File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 485
    Info (12023): Found entity 9: ao32 File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 596
    Info (12023): Found entity 10: aoi21 File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 707
    Info (12023): Found entity 11: aoi22 File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 795
    Info (12023): Found entity 12: aoi221 File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 895
    Info (12023): Found entity 13: aoi222 File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 1006
    Info (12023): Found entity 14: aoi32 File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 1129
    Info (12023): Found entity 15: aoi321 File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 1240
    Info (12023): Found entity 16: aoi322 File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 1361
    Info (12023): Found entity 17: aoi33 File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 1494
    Info (12023): Found entity 18: aoi332 File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 1615
    Info (12023): Found entity 19: aoi333 File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 1758
    Info (12023): Found entity 20: aoi422 File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 1912
    Info (12023): Found entity 21: aoi43 File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 2055
    Info (12023): Found entity 22: aoi44 File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 2186
    Info (12023): Found entity 23: buf02 File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 2327
    Info (12023): Found entity 24: buf04 File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 2393
    Info (12023): Found entity 25: buf08 File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 2459
    Info (12023): Found entity 26: buf12 File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 2525
    Info (12023): Found entity 27: buf16 File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 2591
    Info (12023): Found entity 28: dffr File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 2826
    Info (12023): Found entity 29: dffs File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 3057
    Info (12023): Found entity 30: dffs_ni File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 3290
    Info (12023): Found entity 31: dffsr File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 3521
    Info (12023): Found entity 32: dffsr_ni File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 3816
    Info (12023): Found entity 33: fadd1 File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 4109
    Info (12023): Found entity 34: hadd1 File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 4234
    Info (12023): Found entity 35: inv01 File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 4337
    Info (12023): Found entity 36: inv02 File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 4403
    Info (12023): Found entity 37: inv04 File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 4469
    Info (12023): Found entity 38: inv08 File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 4535
    Info (12023): Found entity 39: inv12 File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 4601
    Info (12023): Found entity 40: inv16 File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 4667
    Info (12023): Found entity 41: latchr File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 4872
    Info (12023): Found entity 42: latchs File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 5058
    Info (12023): Found entity 43: latchs_ni File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 5246
    Info (12023): Found entity 44: latchsr File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 5432
    Info (12023): Found entity 45: latchsr_ni File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 5674
    Info (12023): Found entity 46: mux21 File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 5914
    Info (12023): Found entity 47: mux21_ni File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 6002
    Info (12023): Found entity 48: nand02 File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 6088
    Info (12023): Found entity 49: nand02_2x File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 6164
    Info (12023): Found entity 50: nand03 File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 6240
    Info (12023): Found entity 51: nand03_2x File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 6326
    Info (12023): Found entity 52: nand04 File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 6412
    Info (12023): Found entity 53: nand04_2x File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 6508
    Info (12023): Found entity 54: nor02 File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 6604
    Info (12023): Found entity 55: nor02_2x File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 6680
    Info (12023): Found entity 56: nor02ii File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 6756
    Info (12023): Found entity 57: nor03 File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 6834
    Info (12023): Found entity 58: nor03_2x File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 6920
    Info (12023): Found entity 59: nor04 File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 7006
    Info (12023): Found entity 60: nor04_2x File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 7102
    Info (12023): Found entity 61: oai21 File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 7198
    Info (12023): Found entity 62: oai22 File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 7286
    Info (12023): Found entity 63: oai221 File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 7386
    Info (12023): Found entity 64: oai222 File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 7497
    Info (12023): Found entity 65: oai32 File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 7620
    Info (12023): Found entity 66: oai321 File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 7731
    Info (12023): Found entity 67: oai322 File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 7852
    Info (12023): Found entity 68: oai33 File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 7985
    Info (12023): Found entity 69: oai332 File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 8106
    Info (12023): Found entity 70: oai333 File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 8249
    Info (12023): Found entity 71: oai422 File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 8403
    Info (12023): Found entity 72: oai43 File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 8546
    Info (12023): Found entity 73: oai44 File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 8677
    Info (12023): Found entity 74: or02 File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 8818
    Info (12023): Found entity 75: or03 File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 8894
    Info (12023): Found entity 76: or04 File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 8980
    Info (12023): Found entity 77: sff File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 9076
    Info (12023): Found entity 78: sffr File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 9296
    Info (12023): Found entity 79: sffr_ni File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 9586
    Info (12023): Found entity 80: sffs File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 9874
    Info (12023): Found entity 81: sffsr File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 10162
    Info (12023): Found entity 82: sffsr_ni File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 10516
    Info (12023): Found entity 83: tri01 File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 10868
    Info (12023): Found entity 84: trib04 File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 10946
    Info (12023): Found entity 85: trib08 File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 11022
    Info (12023): Found entity 86: xnor2 File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 11098
    Info (12023): Found entity 87: xnor2_2x File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 11174
    Info (12023): Found entity 88: xor2 File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 11250
    Info (12023): Found entity 89: xor2_2x File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/adk.vhd Line: 11326
Info (12127): Elaborating entity "base_control" for the top level hierarchy
Info (12128): Elaborating entity "fsm_main" for hierarchy "fsm_main:main" File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/base_control.vhd Line: 135
Info (12128): Elaborating entity "counter_trigger" for hierarchy "counter_trigger:cnt_prep" File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/base_control.vhd Line: 155
Info (12128): Elaborating entity "fsm_init" for hierarchy "fsm_init:init" File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/base_control.vhd Line: 180
Warning (10873): Using initial value X (don't care) for net "flags_2_dp.rb_GURU_en" at fsm_init.vhd(26) File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/fsm_init.vhd Line: 26
Warning (10873): Using initial value X (don't care) for net "flags_2_dp.rb_PRE_GURU_en" at fsm_init.vhd(26) File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/fsm_init.vhd Line: 26
Warning (10873): Using initial value X (don't care) for net "flags_2_mem.mem_a_addr" at fsm_init.vhd(27) File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/fsm_init.vhd Line: 27
Warning (10873): Using initial value X (don't care) for net "flags_2_mem.data_a" at fsm_init.vhd(27) File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/fsm_init.vhd Line: 27
Info (12128): Elaborating entity "fsm_guru" for hierarchy "fsm_guru:guru" File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/base_control.vhd Line: 194
Warning (10873): Using initial value X (don't care) for net "flags_2_dp.rb_INIT_en" at fsm_guru.vhd(28) File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/fsm_guru.vhd Line: 28
Warning (10873): Using initial value X (don't care) for net "flags_2_mem.mem_a_addr" at fsm_guru.vhd(29) File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/fsm_guru.vhd Line: 29
Warning (10873): Using initial value X (don't care) for net "flags_2_mem.data_a" at fsm_guru.vhd(29) File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/fsm_guru.vhd Line: 29
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ctrl_2_dp.cg_sel.DISC" is stuck at GND File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/base_control.vhd Line: 32
    Warning (13410): Pin "ctrl_2_dp.rb_out_sel.REG_DISC_PREV_OUT" is stuck at GND File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/base_control.vhd Line: 32
    Warning (13410): Pin "ctrl_2_dp.rb_out_sel.REG_DISC_OUT" is stuck at GND File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/base_control.vhd Line: 32
    Warning (13410): Pin "ctrl_2_mem.cg_sel.DISC" is stuck at GND File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/base_control.vhd Line: 33
    Warning (13410): Pin "ctrl_2_mem.data_a[0]" is stuck at GND File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/base_control.vhd Line: 33
    Warning (13410): Pin "ctrl_2_mem.data_a[1]" is stuck at GND File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/base_control.vhd Line: 33
    Warning (13410): Pin "ctrl_2_mem.data_a[2]" is stuck at GND File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/base_control.vhd Line: 33
    Warning (13410): Pin "ctrl_2_mem.data_a[3]" is stuck at GND File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/base_control.vhd Line: 33
    Warning (13410): Pin "ctrl_2_mem.data_a[4]" is stuck at GND File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/base_control.vhd Line: 33
    Warning (13410): Pin "ctrl_2_mem.data_a[5]" is stuck at GND File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/base_control.vhd Line: 33
    Warning (13410): Pin "ctrl_2_mem.data_a[6]" is stuck at GND File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/base_control.vhd Line: 33
    Warning (13410): Pin "ctrl_2_mem.data_a[7]" is stuck at GND File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/base_control.vhd Line: 33
    Warning (13410): Pin "ctrl_2_mem.mem_a_addr[0]" is stuck at GND File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/base_control.vhd Line: 33
    Warning (13410): Pin "ctrl_2_mem.mem_a_addr[1]" is stuck at GND File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/base_control.vhd Line: 33
    Warning (13410): Pin "ctrl_2_mem.mem_a_addr[2]" is stuck at GND File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/base_control.vhd Line: 33
    Warning (13410): Pin "ctrl_2_mem.mem_a_addr[3]" is stuck at GND File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/base_control.vhd Line: 33
    Warning (13410): Pin "ctrl_2_mem.mem_a_addr[4]" is stuck at GND File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/base_control.vhd Line: 33
    Warning (13410): Pin "ctrl_2_mem.mem_a_addr[5]" is stuck at GND File: /home/gabriel/Desktop/POLI/9 Semestre/PSI3451/aula10/base_control/fonte/base_control.vhd Line: 33
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 162 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 9 input pins
    Info (21059): Implemented 36 output pins
    Info (21061): Implemented 117 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings
    Info: Peak virtual memory: 1007 megabytes
    Info: Processing ended: Thu Jun 17 11:21:48 2021
    Info: Elapsed time: 00:00:35
    Info: Total CPU time (on all processors): 00:00:29


