<pre>name: parameter_port_list
description: parameter port list tests
should_fail: 0
tags: 6.20.2
files: <a href="../../../tests/chapter-6/6.20.2--parameter_port_list.sv" target="file-frame">tests/chapter-6/6.20.2--parameter_port_list.sv</a>
incdirs: 
top_module: 
rc: 1


-- Executing script file `scr.ys' --

1. Executing Verilog-2005 frontend.
ERROR: Parser error in line <a href="../../../tests/chapter-6/6.20.2--parameter_port_list.sv" target="file-frame">tests/chapter-6/6.20.2--parameter_port_list.sv</a>:7: syntax error
</pre>