// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vtb_verilator.h for the primary calling header

#include "Vtb_verilator__pch.h"
#include "Vtb_verilator___024root.h"

VL_ATTR_COLD void Vtb_verilator___024root___eval_static(Vtb_verilator___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtb_verilator__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtb_verilator___024root___eval_static\n"); );
}

VL_ATTR_COLD void Vtb_verilator___024root___eval_final(Vtb_verilator___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtb_verilator__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtb_verilator___024root___eval_final\n"); );
}

#ifdef VL_DEBUG
VL_ATTR_COLD void Vtb_verilator___024root___dump_triggers__stl(Vtb_verilator___024root* vlSelf);
#endif  // VL_DEBUG
VL_ATTR_COLD bool Vtb_verilator___024root___eval_phase__stl(Vtb_verilator___024root* vlSelf);

VL_ATTR_COLD void Vtb_verilator___024root___eval_settle(Vtb_verilator___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtb_verilator__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtb_verilator___024root___eval_settle\n"); );
    // Init
    IData/*31:0*/ __VstlIterCount;
    CData/*0:0*/ __VstlContinue;
    // Body
    __VstlIterCount = 0U;
    vlSelf->__VstlFirstIteration = 1U;
    __VstlContinue = 1U;
    while (__VstlContinue) {
        if (VL_UNLIKELY((0x64U < __VstlIterCount))) {
#ifdef VL_DEBUG
            Vtb_verilator___024root___dump_triggers__stl(vlSelf);
#endif
            VL_FATAL_MT("tb_verilator.v", 3, "", "Settle region did not converge.");
        }
        __VstlIterCount = ((IData)(1U) + __VstlIterCount);
        __VstlContinue = 0U;
        if (Vtb_verilator___024root___eval_phase__stl(vlSelf)) {
            __VstlContinue = 1U;
        }
        vlSelf->__VstlFirstIteration = 0U;
    }
}

#ifdef VL_DEBUG
VL_ATTR_COLD void Vtb_verilator___024root___dump_triggers__stl(Vtb_verilator___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtb_verilator__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtb_verilator___024root___dump_triggers__stl\n"); );
    // Body
    if ((1U & (~ vlSelf->__VstlTriggered.any()))) {
        VL_DBG_MSGF("         No triggers active\n");
    }
    if ((1ULL & vlSelf->__VstlTriggered.word(0U))) {
        VL_DBG_MSGF("         'stl' region trigger index 0 is active: Internal 'stl' trigger - first iteration\n");
    }
    if ((2ULL & vlSelf->__VstlTriggered.word(0U))) {
        VL_DBG_MSGF("         'stl' region trigger index 1 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.arb.T_406)\n");
    }
    if ((4ULL & vlSelf->__VstlTriggered.word(0U))) {
        VL_DBG_MSGF("         'stl' region trigger index 2 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_biu.arbt_bus_icb_cmd_ready)\n");
    }
    if ((8ULL & vlSelf->__VstlTriggered.word(0U))) {
        VL_DBG_MSGF("         'stl' region trigger index 3 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_conv_control.u_conv_kernal.u_float_adder_stage2_2.res_exp_same_s)\n");
    }
    if ((0x10ULL & vlSelf->__VstlTriggered.word(0U))) {
        VL_DBG_MSGF("         'stl' region trigger index 4 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_conv_control.u_conv_kernal.u_addertree9_fp16_1.u_float_adder_stage2_1.res_exp_same_s)\n");
    }
    if ((0x20ULL & vlSelf->__VstlTriggered.word(0U))) {
        VL_DBG_MSGF("         'stl' region trigger index 5 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_conv_control.u_conv_kernal.u_addertree9_fp16_1.u_float_adder_stage2_2.res_exp_same_s)\n");
    }
    if ((0x40ULL & vlSelf->__VstlTriggered.word(0U))) {
        VL_DBG_MSGF("         'stl' region trigger index 6 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_conv_control.u_conv_kernal.u_addertree9_fp16_1.genblk1[0].u_float_adder_stage1_1.res_exp_same_s)\n");
    }
    if ((0x80ULL & vlSelf->__VstlTriggered.word(0U))) {
        VL_DBG_MSGF("         'stl' region trigger index 7 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_conv_control.u_conv_kernal.u_addertree9_fp16_1.genblk1[0].u_float_adder_stage1_2.res_exp_same_s)\n");
    }
    if ((0x100ULL & vlSelf->__VstlTriggered.word(0U))) {
        VL_DBG_MSGF("         'stl' region trigger index 8 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_conv_control.u_conv_kernal.u_addertree9_fp16_1.genblk1[1].u_float_adder_stage1_1.res_exp_same_s)\n");
    }
    if ((0x200ULL & vlSelf->__VstlTriggered.word(0U))) {
        VL_DBG_MSGF("         'stl' region trigger index 9 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_conv_control.u_conv_kernal.u_addertree9_fp16_1.genblk1[1].u_float_adder_stage1_2.res_exp_same_s)\n");
    }
    if ((0x400ULL & vlSelf->__VstlTriggered.word(0U))) {
        VL_DBG_MSGF("         'stl' region trigger index 10 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_conv_control.u_conv_kernal.u_addertree9_fp16_1.genblk1[2].u_float_adder_stage1_1.res_exp_same_s)\n");
    }
    if ((0x800ULL & vlSelf->__VstlTriggered.word(0U))) {
        VL_DBG_MSGF("         'stl' region trigger index 11 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_conv_control.u_conv_kernal.u_addertree9_fp16_1.genblk1[2].u_float_adder_stage1_2.res_exp_same_s)\n");
    }
    if ((0x1000ULL & vlSelf->__VstlTriggered.word(0U))) {
        VL_DBG_MSGF("         'stl' region trigger index 12 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_conv_control.u_conv_kernal.u_addertree9_fp16_2.u_float_adder_stage2_1.res_exp_same_s)\n");
    }
    if ((0x2000ULL & vlSelf->__VstlTriggered.word(0U))) {
        VL_DBG_MSGF("         'stl' region trigger index 13 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_conv_control.u_conv_kernal.u_addertree9_fp16_2.u_float_adder_stage2_2.res_exp_same_s)\n");
    }
    if ((0x4000ULL & vlSelf->__VstlTriggered.word(0U))) {
        VL_DBG_MSGF("         'stl' region trigger index 14 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_conv_control.u_conv_kernal.u_addertree9_fp16_2.genblk1[0].u_float_adder_stage1_1.res_exp_same_s)\n");
    }
    if ((0x8000ULL & vlSelf->__VstlTriggered.word(0U))) {
        VL_DBG_MSGF("         'stl' region trigger index 15 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_conv_control.u_conv_kernal.u_addertree9_fp16_2.genblk1[0].u_float_adder_stage1_2.res_exp_same_s)\n");
    }
    if ((0x10000ULL & vlSelf->__VstlTriggered.word(0U))) {
        VL_DBG_MSGF("         'stl' region trigger index 16 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_conv_control.u_conv_kernal.u_addertree9_fp16_2.genblk1[1].u_float_adder_stage1_1.res_exp_same_s)\n");
    }
    if ((0x20000ULL & vlSelf->__VstlTriggered.word(0U))) {
        VL_DBG_MSGF("         'stl' region trigger index 17 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_conv_control.u_conv_kernal.u_addertree9_fp16_2.genblk1[1].u_float_adder_stage1_2.res_exp_same_s)\n");
    }
    if ((0x40000ULL & vlSelf->__VstlTriggered.word(0U))) {
        VL_DBG_MSGF("         'stl' region trigger index 18 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_conv_control.u_conv_kernal.u_addertree9_fp16_2.genblk1[2].u_float_adder_stage1_1.res_exp_same_s)\n");
    }
    if ((0x80000ULL & vlSelf->__VstlTriggered.word(0U))) {
        VL_DBG_MSGF("         'stl' region trigger index 19 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_conv_control.u_conv_kernal.u_addertree9_fp16_2.genblk1[2].u_float_adder_stage1_2.res_exp_same_s)\n");
    }
    if ((0x100000ULL & vlSelf->__VstlTriggered.word(0U))) {
        VL_DBG_MSGF("         'stl' region trigger index 20 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_bn_multi.genblk1[0].bn_c.genblk1[0].a1.res_exp_same_s)\n");
    }
    if ((0x200000ULL & vlSelf->__VstlTriggered.word(0U))) {
        VL_DBG_MSGF("         'stl' region trigger index 21 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_bn_multi.genblk1[0].bn_c.genblk1[1].a1.res_exp_same_s)\n");
    }
    if ((0x400000ULL & vlSelf->__VstlTriggered.word(0U))) {
        VL_DBG_MSGF("         'stl' region trigger index 22 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_bn_multi.genblk1[0].bn_c.genblk1[2].a1.res_exp_same_s)\n");
    }
    if ((0x800000ULL & vlSelf->__VstlTriggered.word(0U))) {
        VL_DBG_MSGF("         'stl' region trigger index 23 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_bn_multi.genblk1[0].bn_c.genblk1[3].a1.res_exp_same_s)\n");
    }
    if ((0x1000000ULL & vlSelf->__VstlTriggered.word(0U))) {
        VL_DBG_MSGF("         'stl' region trigger index 24 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_bn_multi.genblk1[0].bn_c.b1.genblk1[0].a1.res_exp_same_s)\n");
    }
    if ((0x2000000ULL & vlSelf->__VstlTriggered.word(0U))) {
        VL_DBG_MSGF("         'stl' region trigger index 25 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_bn_multi.genblk1[0].bn_c.b1.genblk1[1].a1.res_exp_same_s)\n");
    }
    if ((0x4000000ULL & vlSelf->__VstlTriggered.word(0U))) {
        VL_DBG_MSGF("         'stl' region trigger index 26 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_bn_multi.genblk1[0].bn_c.b1.genblk1[2].a1.res_exp_same_s)\n");
    }
    if ((0x8000000ULL & vlSelf->__VstlTriggered.word(0U))) {
        VL_DBG_MSGF("         'stl' region trigger index 27 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_bn_multi.genblk1[0].bn_c.b1.genblk1[3].a1.res_exp_same_s)\n");
    }
    if ((0x10000000ULL & vlSelf->__VstlTriggered.word(0U))) {
        VL_DBG_MSGF("         'stl' region trigger index 28 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_bn_multi.genblk1[0].bn_c.b1.fangcha.genblk1[0].a1.res_exp_same_s)\n");
    }
    if ((0x20000000ULL & vlSelf->__VstlTriggered.word(0U))) {
        VL_DBG_MSGF("         'stl' region trigger index 29 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_bn_multi.genblk1[0].bn_c.b1.fangcha.genblk1[1].a1.res_exp_same_s)\n");
    }
    if ((0x40000000ULL & vlSelf->__VstlTriggered.word(0U))) {
        VL_DBG_MSGF("         'stl' region trigger index 30 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_bn_multi.genblk1[0].bn_c.b1.fangcha.genblk1[2].a1.res_exp_same_s)\n");
    }
    if ((0x80000000ULL & vlSelf->__VstlTriggered.word(0U))) {
        VL_DBG_MSGF("         'stl' region trigger index 31 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_bn_multi.genblk1[0].bn_c.b1.fangcha.genblk1[3].a1.res_exp_same_s)\n");
    }
    if ((0x100000000ULL & vlSelf->__VstlTriggered.word(0U))) {
        VL_DBG_MSGF("         'stl' region trigger index 32 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_bn_multi.genblk1[0].bn_c.b1.fangcha.avg.FADD1.res_exp_same_s)\n");
    }
    if ((0x200000000ULL & vlSelf->__VstlTriggered.word(0U))) {
        VL_DBG_MSGF("         'stl' region trigger index 33 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_bn_multi.genblk1[0].bn_c.b1.fangcha.avg2.FADD1.res_exp_same_s)\n");
    }
    if ((0x400000000ULL & vlSelf->__VstlTriggered.word(0U))) {
        VL_DBG_MSGF("         'stl' region trigger index 34 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_bn_multi.genblk1[0].bn_c.b1.s1.a1.res_exp_same_s)\n");
    }
    if ((0x800000000ULL & vlSelf->__VstlTriggered.word(0U))) {
        VL_DBG_MSGF("         'stl' region trigger index 35 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_bn_multi.genblk1[0].bn_c.b1.s1.a5.res_exp_same_s)\n");
    }
    if ((0x1000000000ULL & vlSelf->__VstlTriggered.word(0U))) {
        VL_DBG_MSGF("         'stl' region trigger index 36 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.genblk2[0].u_gelu.u_float_add_1.res_exp_same_s)\n");
    }
    if ((0x2000000000ULL & vlSelf->__VstlTriggered.word(0U))) {
        VL_DBG_MSGF("         'stl' region trigger index 37 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.genblk2[0].u_gelu.u_float_add_2.res_exp_same_s)\n");
    }
    if ((0x4000000000ULL & vlSelf->__VstlTriggered.word(0U))) {
        VL_DBG_MSGF("         'stl' region trigger index 38 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.genblk2[1].u_gelu.u_float_add_1.res_exp_same_s)\n");
    }
    if ((0x8000000000ULL & vlSelf->__VstlTriggered.word(0U))) {
        VL_DBG_MSGF("         'stl' region trigger index 39 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.genblk2[1].u_gelu.u_float_add_2.res_exp_same_s)\n");
    }
    if ((0x10000000000ULL & vlSelf->__VstlTriggered.word(0U))) {
        VL_DBG_MSGF("         'stl' region trigger index 40 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.genblk2[2].u_gelu.u_float_add_1.res_exp_same_s)\n");
    }
    if ((0x20000000000ULL & vlSelf->__VstlTriggered.word(0U))) {
        VL_DBG_MSGF("         'stl' region trigger index 41 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.genblk2[2].u_gelu.u_float_add_2.res_exp_same_s)\n");
    }
    if ((0x40000000000ULL & vlSelf->__VstlTriggered.word(0U))) {
        VL_DBG_MSGF("         'stl' region trigger index 42 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.genblk2[3].u_gelu.u_float_add_1.res_exp_same_s)\n");
    }
    if ((0x80000000000ULL & vlSelf->__VstlTriggered.word(0U))) {
        VL_DBG_MSGF("         'stl' region trigger index 43 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.genblk2[3].u_gelu.u_float_add_2.res_exp_same_s)\n");
    }
}
#endif  // VL_DEBUG

VL_ATTR_COLD void Vtb_verilator___024root___eval_triggers__stl(Vtb_verilator___024root* vlSelf);
VL_ATTR_COLD void Vtb_verilator___024root___eval_stl(Vtb_verilator___024root* vlSelf);

VL_ATTR_COLD bool Vtb_verilator___024root___eval_phase__stl(Vtb_verilator___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtb_verilator__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtb_verilator___024root___eval_phase__stl\n"); );
    // Init
    CData/*0:0*/ __VstlExecute;
    // Body
    Vtb_verilator___024root___eval_triggers__stl(vlSelf);
    __VstlExecute = vlSelf->__VstlTriggered.any();
    if (__VstlExecute) {
        Vtb_verilator___024root___eval_stl(vlSelf);
    }
    return (__VstlExecute);
}

#ifdef VL_DEBUG
VL_ATTR_COLD void Vtb_verilator___024root___dump_triggers__ico(Vtb_verilator___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtb_verilator__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtb_verilator___024root___dump_triggers__ico\n"); );
    // Body
    if ((1U & (~ vlSelf->__VicoTriggered.any()))) {
        VL_DBG_MSGF("         No triggers active\n");
    }
    if ((1ULL & vlSelf->__VicoTriggered.word(0U))) {
        VL_DBG_MSGF("         'ico' region trigger index 0 is active: Internal 'ico' trigger - first iteration\n");
    }
}
#endif  // VL_DEBUG

#ifdef VL_DEBUG
VL_ATTR_COLD void Vtb_verilator___024root___dump_triggers__act(Vtb_verilator___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtb_verilator__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtb_verilator___024root___dump_triggers__act\n"); );
    // Body
    if ((1U & (~ vlSelf->__VactTriggered.any()))) {
        VL_DBG_MSGF("         No triggers active\n");
    }
    if ((1ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 0 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.arb.T_406)\n");
    }
    if ((2ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 1 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_biu.arbt_bus_icb_cmd_ready)\n");
    }
    if ((4ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 2 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_conv_control.u_conv_kernal.u_float_adder_stage2_2.res_exp_same_s)\n");
    }
    if ((8ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 3 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_conv_control.u_conv_kernal.u_addertree9_fp16_1.u_float_adder_stage2_1.res_exp_same_s)\n");
    }
    if ((0x10ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 4 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_conv_control.u_conv_kernal.u_addertree9_fp16_1.u_float_adder_stage2_2.res_exp_same_s)\n");
    }
    if ((0x20ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 5 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_conv_control.u_conv_kernal.u_addertree9_fp16_1.genblk1[0].u_float_adder_stage1_1.res_exp_same_s)\n");
    }
    if ((0x40ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 6 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_conv_control.u_conv_kernal.u_addertree9_fp16_1.genblk1[0].u_float_adder_stage1_2.res_exp_same_s)\n");
    }
    if ((0x80ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 7 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_conv_control.u_conv_kernal.u_addertree9_fp16_1.genblk1[1].u_float_adder_stage1_1.res_exp_same_s)\n");
    }
    if ((0x100ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 8 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_conv_control.u_conv_kernal.u_addertree9_fp16_1.genblk1[1].u_float_adder_stage1_2.res_exp_same_s)\n");
    }
    if ((0x200ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 9 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_conv_control.u_conv_kernal.u_addertree9_fp16_1.genblk1[2].u_float_adder_stage1_1.res_exp_same_s)\n");
    }
    if ((0x400ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 10 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_conv_control.u_conv_kernal.u_addertree9_fp16_1.genblk1[2].u_float_adder_stage1_2.res_exp_same_s)\n");
    }
    if ((0x800ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 11 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_conv_control.u_conv_kernal.u_addertree9_fp16_2.u_float_adder_stage2_1.res_exp_same_s)\n");
    }
    if ((0x1000ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 12 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_conv_control.u_conv_kernal.u_addertree9_fp16_2.u_float_adder_stage2_2.res_exp_same_s)\n");
    }
    if ((0x2000ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 13 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_conv_control.u_conv_kernal.u_addertree9_fp16_2.genblk1[0].u_float_adder_stage1_1.res_exp_same_s)\n");
    }
    if ((0x4000ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 14 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_conv_control.u_conv_kernal.u_addertree9_fp16_2.genblk1[0].u_float_adder_stage1_2.res_exp_same_s)\n");
    }
    if ((0x8000ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 15 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_conv_control.u_conv_kernal.u_addertree9_fp16_2.genblk1[1].u_float_adder_stage1_1.res_exp_same_s)\n");
    }
    if ((0x10000ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 16 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_conv_control.u_conv_kernal.u_addertree9_fp16_2.genblk1[1].u_float_adder_stage1_2.res_exp_same_s)\n");
    }
    if ((0x20000ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 17 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_conv_control.u_conv_kernal.u_addertree9_fp16_2.genblk1[2].u_float_adder_stage1_1.res_exp_same_s)\n");
    }
    if ((0x40000ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 18 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_conv_control.u_conv_kernal.u_addertree9_fp16_2.genblk1[2].u_float_adder_stage1_2.res_exp_same_s)\n");
    }
    if ((0x80000ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 19 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_bn_multi.genblk1[0].bn_c.genblk1[0].a1.res_exp_same_s)\n");
    }
    if ((0x100000ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 20 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_bn_multi.genblk1[0].bn_c.genblk1[1].a1.res_exp_same_s)\n");
    }
    if ((0x200000ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 21 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_bn_multi.genblk1[0].bn_c.genblk1[2].a1.res_exp_same_s)\n");
    }
    if ((0x400000ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 22 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_bn_multi.genblk1[0].bn_c.genblk1[3].a1.res_exp_same_s)\n");
    }
    if ((0x800000ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 23 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_bn_multi.genblk1[0].bn_c.b1.genblk1[0].a1.res_exp_same_s)\n");
    }
    if ((0x1000000ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 24 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_bn_multi.genblk1[0].bn_c.b1.genblk1[1].a1.res_exp_same_s)\n");
    }
    if ((0x2000000ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 25 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_bn_multi.genblk1[0].bn_c.b1.genblk1[2].a1.res_exp_same_s)\n");
    }
    if ((0x4000000ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 26 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_bn_multi.genblk1[0].bn_c.b1.genblk1[3].a1.res_exp_same_s)\n");
    }
    if ((0x8000000ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 27 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_bn_multi.genblk1[0].bn_c.b1.fangcha.genblk1[0].a1.res_exp_same_s)\n");
    }
    if ((0x10000000ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 28 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_bn_multi.genblk1[0].bn_c.b1.fangcha.genblk1[1].a1.res_exp_same_s)\n");
    }
    if ((0x20000000ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 29 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_bn_multi.genblk1[0].bn_c.b1.fangcha.genblk1[2].a1.res_exp_same_s)\n");
    }
    if ((0x40000000ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 30 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_bn_multi.genblk1[0].bn_c.b1.fangcha.genblk1[3].a1.res_exp_same_s)\n");
    }
    if ((0x80000000ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 31 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_bn_multi.genblk1[0].bn_c.b1.fangcha.avg.FADD1.res_exp_same_s)\n");
    }
    if ((0x100000000ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 32 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_bn_multi.genblk1[0].bn_c.b1.fangcha.avg2.FADD1.res_exp_same_s)\n");
    }
    if ((0x200000000ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 33 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_bn_multi.genblk1[0].bn_c.b1.s1.a1.res_exp_same_s)\n");
    }
    if ((0x400000000ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 34 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_bn_multi.genblk1[0].bn_c.b1.s1.a5.res_exp_same_s)\n");
    }
    if ((0x800000000ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 35 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.genblk2[0].u_gelu.u_float_add_1.res_exp_same_s)\n");
    }
    if ((0x1000000000ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 36 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.genblk2[0].u_gelu.u_float_add_2.res_exp_same_s)\n");
    }
    if ((0x2000000000ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 37 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.genblk2[1].u_gelu.u_float_add_1.res_exp_same_s)\n");
    }
    if ((0x4000000000ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 38 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.genblk2[1].u_gelu.u_float_add_2.res_exp_same_s)\n");
    }
    if ((0x8000000000ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 39 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.genblk2[2].u_gelu.u_float_add_1.res_exp_same_s)\n");
    }
    if ((0x10000000000ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 40 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.genblk2[2].u_gelu.u_float_add_2.res_exp_same_s)\n");
    }
    if ((0x20000000000ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 41 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.genblk2[3].u_gelu.u_float_add_1.res_exp_same_s)\n");
    }
    if ((0x40000000000ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 42 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.genblk2[3].u_gelu.u_float_add_2.res_exp_same_s)\n");
    }
    if ((0x80000000000ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 43 is active: @(posedge clk or negedge rst_n)\n");
    }
    if ((0x100000000000ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 44 is active: @([changed] tb_verilator.pc_write_to_host_cnt)\n");
    }
    if ((0x200000000000ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 45 is active: @(posedge clk)\n");
    }
    if ((0x400000000000ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 46 is active: @(posedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.clk_aon or posedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_sirv_aon_top.aon_iso)\n");
    }
    if ((0x800000000000ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 47 is active: @(posedge clk or negedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_hclkgen.hfclkrst_n)\n");
    }
    if ((0x1000000000000ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 48 is active: @(negedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_hclkgen.plloutclk_rst_n or posedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_hclkgen.plloutdivclk)\n");
    }
    if ((0x2000000000000ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 49 is active: @(posedge clk or negedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_hclkgen.hfextclk_rst_n)\n");
    }
    if ((0x4000000000000ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 50 is active: @(posedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.clk_aon or negedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_main_ResetCatchAndSync_2_1.reset_n_catch_reg.reg_0_q)\n");
    }
    if ((0x8000000000000ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 51 is active: @(negedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.rst_itcm or posedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.clk_itcm)\n");
    }
    if ((0x10000000000000ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 52 is active: @(posedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.clk_itcm_ram)\n");
    }
    if ((0x20000000000000ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 53 is active: @(posedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.clk_dtcm_ram)\n");
    }
    if ((0x40000000000000ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 54 is active: @(posedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.clk_aon)\n");
    }
    if ((0x80000000000000ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 55 is active: @([changed] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_bn_multi.genblk1[0].bn_c.b1.fangcha.avg.FM1.result)\n");
    }
    if ((0x100000000000000ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 56 is active: @([changed] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.bn_start or [changed] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_bn_multi.genblk1[0].bn_c.b1.fangcha.avg.flag or [changed] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_bn_multi.genblk1[0].bn_c.b1.fangcha.avg.flag2 or [changed] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.clk_aon)\n");
    }
    if ((0x200000000000000ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 57 is active: @([changed] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.bn_input or [changed] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_bn_multi.genblk1[0].bn_c.b1.fangcha.avg.x_temp)\n");
    }
    if ((0x400000000000000ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 58 is active: @([changed] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_bn_multi.genblk1[0].bn_c.b1.fangcha.avg.num)\n");
    }
    if ((0x800000000000000ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 59 is active: @([changed] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.bn_start or [changed] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_bn_multi.genblk1[0].bn_c.b1.fangcha.avg2.flag or [changed] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_bn_multi.genblk1[0].bn_c.b1.fangcha.avg2.flag2 or [changed] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.clk_aon)\n");
    }
    if ((0x1000000000000000ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 60 is active: @([changed] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_bn_multi.genblk1[0].bn_c.b1.fangcha.avg2.x_temp or [changed] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_bn_multi.genblk1[0].bn_c.b1.fangcha.u1_2)\n");
    }
    if ((0x2000000000000000ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 61 is active: @([changed] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_bn_multi.genblk1[0].bn_c.b1.fangcha.avg2.num)\n");
    }
    if ((0x4000000000000000ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 62 is active: @([changed] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_bn_multi.genblk1[0].bn_c.b1.s1.ans)\n");
    }
    if ((0x8000000000000000ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 63 is active: @([changed] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_bn_multi.genblk1[0].bn_c.b1.s1.m3.result)\n");
    }
    if ((1ULL & vlSelf->__VactTriggered.word(1U))) {
        VL_DBG_MSGF("         'act' region trigger index 64 is active: @(posedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.bn_start or posedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.clk_aon)\n");
    }
    if ((2ULL & vlSelf->__VactTriggered.word(1U))) {
        VL_DBG_MSGF("         'act' region trigger index 65 is active: @([changed] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_bn_multi.genblk1[0].bn_c.b1.s1.a5.result)\n");
    }
    if ((4ULL & vlSelf->__VactTriggered.word(1U))) {
        VL_DBG_MSGF("         'act' region trigger index 66 is active: @([changed] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_bn_multi.genblk1[0].bn_c.b1.s1.flag1 or [changed] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_bn_multi.genblk1[0].bn_c.b1.s1.flag2 or [changed] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_bn_multi.genblk1[0].bn_c.b1.s1.flag3)\n");
    }
    if ((8ULL & vlSelf->__VactTriggered.word(1U))) {
        VL_DBG_MSGF("         'act' region trigger index 67 is active: @([changed] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_bn_multi.genblk1[0].bn_c.b1.s1.ans or [changed] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_bn_multi.genblk1[0].bn_c.b1.s1.yi_pai)\n");
    }
    if ((0x10ULL & vlSelf->__VactTriggered.word(1U))) {
        VL_DBG_MSGF("         'act' region trigger index 68 is active: @([changed] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_bn_multi.genblk1[0].bn_c.b1.s1.m4.result or [changed] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_bn_multi.genblk1[0].bn_c.b1.s1.ans)\n");
    }
    if ((0x20ULL & vlSelf->__VactTriggered.word(1U))) {
        VL_DBG_MSGF("         'act' region trigger index 69 is active: @(posedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_sirv_aon_top.aon_iso)\n");
    }
    if ((0x40ULL & vlSelf->__VactTriggered.word(1U))) {
        VL_DBG_MSGF("         'act' region trigger index 70 is active: @(negedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_sirv_debug_module.u_jtag_ResetCatchAndSync_3_1.reset_n_catch_reg.reg_0_q)\n");
    }
    if ((0x80ULL & vlSelf->__VactTriggered.word(1U))) {
        VL_DBG_MSGF("         'act' region trigger index 71 is active: @(posedge lfextclk)\n");
    }
    if ((0x100ULL & vlSelf->__VactTriggered.word(1U))) {
        VL_DBG_MSGF("         'act' region trigger index 72 is active: @(posedge lfextclk or negedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.aonrst_catch.reset_n_catch_reg.reg_0_q)\n");
    }
    if ((0x200ULL & vlSelf->__VactTriggered.word(1U))) {
        VL_DBG_MSGF("         'act' region trigger index 73 is active: @(posedge lfextclk or posedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.por_reset)\n");
    }
    if ((0x400ULL & vlSelf->__VactTriggered.word(1U))) {
        VL_DBG_MSGF("         'act' region trigger index 74 is active: @(posedge lfextclk or negedge rst_n)\n");
    }
    if ((0x800ULL & vlSelf->__VactTriggered.word(1U))) {
        VL_DBG_MSGF("         'act' region trigger index 75 is active: @(posedge lfextclk or posedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.wdog.AsyncResetRegVec_6_1.reg_0_q)\n");
    }
    if ((0x1000ULL & vlSelf->__VactTriggered.word(1U))) {
        VL_DBG_MSGF("         'act' region trigger index 76 is active: @(posedge lfextclk or posedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.T_356)\n");
    }
    if ((0x2000ULL & vlSelf->__VactTriggered.word(1U))) {
        VL_DBG_MSGF("         'act' region trigger index 77 is active: @(posedge lfextclk or posedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.aonrst_catch_reset)\n");
    }
    if ((0x4000ULL & vlSelf->__VactTriggered.word(1U))) {
        VL_DBG_MSGF("         'act' region trigger index 78 is active: @(posedge lfextclk or posedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.ResetCatchAndSync_1_1_reset)\n");
    }
    if ((0x8000ULL & vlSelf->__VactTriggered.word(1U))) {
        VL_DBG_MSGF("         'act' region trigger index 79 is active: @(posedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.s_clk_timer0 or negedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_main_ResetCatchAndSync_2_1.reset_n_catch_reg.reg_0_q)\n");
    }
    if ((0x10000ULL & vlSelf->__VactTriggered.word(1U))) {
        VL_DBG_MSGF("         'act' region trigger index 80 is active: @(posedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.s_clk_timer1 or negedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_main_ResetCatchAndSync_2_1.reset_n_catch_reg.reg_0_q)\n");
    }
    if ((0x20000ULL & vlSelf->__VactTriggered.word(1U))) {
        VL_DBG_MSGF("         'act' region trigger index 81 is active: @(posedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.s_clk_timer2 or negedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_main_ResetCatchAndSync_2_1.reset_n_catch_reg.reg_0_q)\n");
    }
    if ((0x40000ULL & vlSelf->__VactTriggered.word(1U))) {
        VL_DBG_MSGF("         'act' region trigger index 82 is active: @(posedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.s_clk_timer3 or negedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_main_ResetCatchAndSync_2_1.reset_n_catch_reg.reg_0_q)\n");
    }
    if ((0x80000ULL & vlSelf->__VactTriggered.word(1U))) {
        VL_DBG_MSGF("         'act' region trigger index 83 is active: @(posedge clk or negedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_hclkgen.plloutclk_rst_n or [true] __VdlySched.awaitingCurrentTime())\n");
    }
    if ((0x100000ULL & vlSelf->__VactTriggered.word(1U))) {
        VL_DBG_MSGF("         'act' region trigger index 84 is active: @(negedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.rst_itcm or posedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.clk_aon or [true] __VdlySched.awaitingCurrentTime())\n");
    }
    if ((0x200000ULL & vlSelf->__VactTriggered.word(1U))) {
        VL_DBG_MSGF("         'act' region trigger index 85 is active: @(negedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.rst_itcm or posedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.clk_core_ifu or [true] __VdlySched.awaitingCurrentTime())\n");
    }
    if ((0x400000ULL & vlSelf->__VactTriggered.word(1U))) {
        VL_DBG_MSGF("         'act' region trigger index 86 is active: @(posedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.clk_core_ifu or [true] __VdlySched.awaitingCurrentTime())\n");
    }
    if ((0x800000ULL & vlSelf->__VactTriggered.word(1U))) {
        VL_DBG_MSGF("         'act' region trigger index 87 is active: @(posedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.clk_core_exu or [true] __VdlySched.awaitingCurrentTime())\n");
    }
    if ((0x1000000ULL & vlSelf->__VactTriggered.word(1U))) {
        VL_DBG_MSGF("         'act' region trigger index 88 is active: @(negedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.rst_itcm or posedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.clk_core_exu or [true] __VdlySched.awaitingCurrentTime())\n");
    }
    if ((0x2000000ULL & vlSelf->__VactTriggered.word(1U))) {
        VL_DBG_MSGF("         'act' region trigger index 89 is active: @(negedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.rst_itcm or posedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.clk_core_lsu or [true] __VdlySched.awaitingCurrentTime())\n");
    }
    if ((0x4000000ULL & vlSelf->__VactTriggered.word(1U))) {
        VL_DBG_MSGF("         'act' region trigger index 90 is active: @(posedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.clk_core_lsu or [true] __VdlySched.awaitingCurrentTime())\n");
    }
    if ((0x8000000ULL & vlSelf->__VactTriggered.word(1U))) {
        VL_DBG_MSGF("         'act' region trigger index 91 is active: @(negedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.rst_itcm or posedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.clk_core_biu or [true] __VdlySched.awaitingCurrentTime())\n");
    }
    if ((0x10000000ULL & vlSelf->__VactTriggered.word(1U))) {
        VL_DBG_MSGF("         'act' region trigger index 92 is active: @(posedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.clk_core_biu or [true] __VdlySched.awaitingCurrentTime())\n");
    }
    if ((0x20000000ULL & vlSelf->__VactTriggered.word(1U))) {
        VL_DBG_MSGF("         'act' region trigger index 93 is active: @(negedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.rst_itcm or posedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.clk_itcm or [true] __VdlySched.awaitingCurrentTime())\n");
    }
    if ((0x40000000ULL & vlSelf->__VactTriggered.word(1U))) {
        VL_DBG_MSGF("         'act' region trigger index 94 is active: @(posedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.clk_itcm or [true] __VdlySched.awaitingCurrentTime())\n");
    }
    if ((0x80000000ULL & vlSelf->__VactTriggered.word(1U))) {
        VL_DBG_MSGF("         'act' region trigger index 95 is active: @(negedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.rst_itcm or posedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.clk_dtcm or [true] __VdlySched.awaitingCurrentTime())\n");
    }
    if ((0x100000000ULL & vlSelf->__VactTriggered.word(1U))) {
        VL_DBG_MSGF("         'act' region trigger index 96 is active: @(posedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.clk_dtcm or [true] __VdlySched.awaitingCurrentTime())\n");
    }
    if ((0x200000000ULL & vlSelf->__VactTriggered.word(1U))) {
        VL_DBG_MSGF("         'act' region trigger index 97 is active: @(posedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.clk_aon or negedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_main_ResetCatchAndSync_2_1.reset_n_catch_reg.reg_0_q or [true] __VdlySched.awaitingCurrentTime())\n");
    }
    if ((0x400000000ULL & vlSelf->__VactTriggered.word(1U))) {
        VL_DBG_MSGF("         'act' region trigger index 98 is active: @(posedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.clk_aon or [true] __VdlySched.awaitingCurrentTime())\n");
    }
    if ((0x800000000ULL & vlSelf->__VactTriggered.word(1U))) {
        VL_DBG_MSGF("         'act' region trigger index 99 is active: @(posedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.clk_core_exu or negedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_sirv_debug_module.u_dm_ResetCatchAndSync_2_1.reset_n_catch_reg.reg_0_q or [true] __VdlySched.awaitingCurrentTime())\n");
    }
    if ((0x1000000000ULL & vlSelf->__VactTriggered.word(1U))) {
        VL_DBG_MSGF("         'act' region trigger index 100 is active: @(posedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.clk_aon or negedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_sirv_debug_module.u_dm_ResetCatchAndSync_2_1.reset_n_catch_reg.reg_0_q or [true] __VdlySched.awaitingCurrentTime())\n");
    }
    if ((0x2000000000ULL & vlSelf->__VactTriggered.word(1U))) {
        VL_DBG_MSGF("         'act' region trigger index 101 is active: @(negedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_sirv_debug_module.u_jtag_ResetCatchAndSync_3_1.reset_n_catch_reg.reg_0_q or [true] __VdlySched.awaitingCurrentTime())\n");
    }
    if ((0x4000000000ULL & vlSelf->__VactTriggered.word(1U))) {
        VL_DBG_MSGF("         'act' region trigger index 102 is active: @(posedge lfextclk or negedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.ResetCatchAndSync_1_1.reset_n_catch_reg.reg_0_q or [true] __VdlySched.awaitingCurrentTime())\n");
    }
    if ((0x8000000000ULL & vlSelf->__VactTriggered.word(1U))) {
        VL_DBG_MSGF("         'act' region trigger index 103 is active: @(posedge lfextclk or [true] __VdlySched.awaitingCurrentTime())\n");
    }
    if ((0x10000000000ULL & vlSelf->__VactTriggered.word(1U))) {
        VL_DBG_MSGF("         'act' region trigger index 104 is active: @(posedge lfextclk or negedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.aonrst_catch.reset_n_catch_reg.reg_0_q or [true] __VdlySched.awaitingCurrentTime())\n");
    }
    if ((0x20000000000ULL & vlSelf->__VactTriggered.word(1U))) {
        VL_DBG_MSGF("         'act' region trigger index 105 is active: @(posedge clk or negedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_hclkgen.plloutclk_rst_n)\n");
    }
    if ((0x40000000000ULL & vlSelf->__VactTriggered.word(1U))) {
        VL_DBG_MSGF("         'act' region trigger index 106 is active: @([true] __VdlySched.awaitingCurrentTime())\n");
    }
    if ((0x80000000000ULL & vlSelf->__VactTriggered.word(1U))) {
        VL_DBG_MSGF("         'act' region trigger index 107 is active: @(negedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.rst_itcm or posedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.clk_aon)\n");
    }
    if ((0x100000000000ULL & vlSelf->__VactTriggered.word(1U))) {
        VL_DBG_MSGF("         'act' region trigger index 108 is active: @(negedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.rst_itcm or posedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.clk_core_ifu)\n");
    }
    if ((0x200000000000ULL & vlSelf->__VactTriggered.word(1U))) {
        VL_DBG_MSGF("         'act' region trigger index 109 is active: @(posedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.clk_core_ifu)\n");
    }
    if ((0x400000000000ULL & vlSelf->__VactTriggered.word(1U))) {
        VL_DBG_MSGF("         'act' region trigger index 110 is active: @(posedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.clk_core_exu)\n");
    }
    if ((0x800000000000ULL & vlSelf->__VactTriggered.word(1U))) {
        VL_DBG_MSGF("         'act' region trigger index 111 is active: @(negedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.rst_itcm or posedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.clk_core_exu)\n");
    }
    if ((0x1000000000000ULL & vlSelf->__VactTriggered.word(1U))) {
        VL_DBG_MSGF("         'act' region trigger index 112 is active: @(negedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.rst_itcm or posedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.clk_core_lsu)\n");
    }
    if ((0x2000000000000ULL & vlSelf->__VactTriggered.word(1U))) {
        VL_DBG_MSGF("         'act' region trigger index 113 is active: @(posedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.clk_core_lsu)\n");
    }
    if ((0x4000000000000ULL & vlSelf->__VactTriggered.word(1U))) {
        VL_DBG_MSGF("         'act' region trigger index 114 is active: @(negedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.rst_itcm or posedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.clk_core_biu)\n");
    }
    if ((0x8000000000000ULL & vlSelf->__VactTriggered.word(1U))) {
        VL_DBG_MSGF("         'act' region trigger index 115 is active: @(posedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.clk_core_biu)\n");
    }
    if ((0x10000000000000ULL & vlSelf->__VactTriggered.word(1U))) {
        VL_DBG_MSGF("         'act' region trigger index 116 is active: @(posedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.clk_itcm)\n");
    }
    if ((0x20000000000000ULL & vlSelf->__VactTriggered.word(1U))) {
        VL_DBG_MSGF("         'act' region trigger index 117 is active: @(negedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.rst_itcm or posedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.clk_dtcm)\n");
    }
    if ((0x40000000000000ULL & vlSelf->__VactTriggered.word(1U))) {
        VL_DBG_MSGF("         'act' region trigger index 118 is active: @(posedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.clk_dtcm)\n");
    }
    if ((0x80000000000000ULL & vlSelf->__VactTriggered.word(1U))) {
        VL_DBG_MSGF("         'act' region trigger index 119 is active: @(posedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.clk_core_exu or negedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_sirv_debug_module.u_dm_ResetCatchAndSync_2_1.reset_n_catch_reg.reg_0_q)\n");
    }
    if ((0x100000000000000ULL & vlSelf->__VactTriggered.word(1U))) {
        VL_DBG_MSGF("         'act' region trigger index 120 is active: @(posedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.clk_aon or negedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_sirv_debug_module.u_dm_ResetCatchAndSync_2_1.reset_n_catch_reg.reg_0_q)\n");
    }
    if ((0x200000000000000ULL & vlSelf->__VactTriggered.word(1U))) {
        VL_DBG_MSGF("         'act' region trigger index 121 is active: @(posedge lfextclk or negedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.ResetCatchAndSync_1_1.reset_n_catch_reg.reg_0_q)\n");
    }
}
#endif  // VL_DEBUG

#ifdef VL_DEBUG
VL_ATTR_COLD void Vtb_verilator___024root___dump_triggers__nba(Vtb_verilator___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtb_verilator__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtb_verilator___024root___dump_triggers__nba\n"); );
    // Body
    if ((1U & (~ vlSelf->__VnbaTriggered.any()))) {
        VL_DBG_MSGF("         No triggers active\n");
    }
    if ((1ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 0 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.arb.T_406)\n");
    }
    if ((2ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 1 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_biu.arbt_bus_icb_cmd_ready)\n");
    }
    if ((4ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 2 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_conv_control.u_conv_kernal.u_float_adder_stage2_2.res_exp_same_s)\n");
    }
    if ((8ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 3 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_conv_control.u_conv_kernal.u_addertree9_fp16_1.u_float_adder_stage2_1.res_exp_same_s)\n");
    }
    if ((0x10ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 4 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_conv_control.u_conv_kernal.u_addertree9_fp16_1.u_float_adder_stage2_2.res_exp_same_s)\n");
    }
    if ((0x20ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 5 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_conv_control.u_conv_kernal.u_addertree9_fp16_1.genblk1[0].u_float_adder_stage1_1.res_exp_same_s)\n");
    }
    if ((0x40ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 6 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_conv_control.u_conv_kernal.u_addertree9_fp16_1.genblk1[0].u_float_adder_stage1_2.res_exp_same_s)\n");
    }
    if ((0x80ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 7 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_conv_control.u_conv_kernal.u_addertree9_fp16_1.genblk1[1].u_float_adder_stage1_1.res_exp_same_s)\n");
    }
    if ((0x100ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 8 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_conv_control.u_conv_kernal.u_addertree9_fp16_1.genblk1[1].u_float_adder_stage1_2.res_exp_same_s)\n");
    }
    if ((0x200ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 9 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_conv_control.u_conv_kernal.u_addertree9_fp16_1.genblk1[2].u_float_adder_stage1_1.res_exp_same_s)\n");
    }
    if ((0x400ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 10 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_conv_control.u_conv_kernal.u_addertree9_fp16_1.genblk1[2].u_float_adder_stage1_2.res_exp_same_s)\n");
    }
    if ((0x800ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 11 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_conv_control.u_conv_kernal.u_addertree9_fp16_2.u_float_adder_stage2_1.res_exp_same_s)\n");
    }
    if ((0x1000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 12 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_conv_control.u_conv_kernal.u_addertree9_fp16_2.u_float_adder_stage2_2.res_exp_same_s)\n");
    }
    if ((0x2000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 13 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_conv_control.u_conv_kernal.u_addertree9_fp16_2.genblk1[0].u_float_adder_stage1_1.res_exp_same_s)\n");
    }
    if ((0x4000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 14 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_conv_control.u_conv_kernal.u_addertree9_fp16_2.genblk1[0].u_float_adder_stage1_2.res_exp_same_s)\n");
    }
    if ((0x8000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 15 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_conv_control.u_conv_kernal.u_addertree9_fp16_2.genblk1[1].u_float_adder_stage1_1.res_exp_same_s)\n");
    }
    if ((0x10000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 16 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_conv_control.u_conv_kernal.u_addertree9_fp16_2.genblk1[1].u_float_adder_stage1_2.res_exp_same_s)\n");
    }
    if ((0x20000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 17 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_conv_control.u_conv_kernal.u_addertree9_fp16_2.genblk1[2].u_float_adder_stage1_1.res_exp_same_s)\n");
    }
    if ((0x40000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 18 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_conv_control.u_conv_kernal.u_addertree9_fp16_2.genblk1[2].u_float_adder_stage1_2.res_exp_same_s)\n");
    }
    if ((0x80000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 19 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_bn_multi.genblk1[0].bn_c.genblk1[0].a1.res_exp_same_s)\n");
    }
    if ((0x100000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 20 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_bn_multi.genblk1[0].bn_c.genblk1[1].a1.res_exp_same_s)\n");
    }
    if ((0x200000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 21 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_bn_multi.genblk1[0].bn_c.genblk1[2].a1.res_exp_same_s)\n");
    }
    if ((0x400000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 22 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_bn_multi.genblk1[0].bn_c.genblk1[3].a1.res_exp_same_s)\n");
    }
    if ((0x800000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 23 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_bn_multi.genblk1[0].bn_c.b1.genblk1[0].a1.res_exp_same_s)\n");
    }
    if ((0x1000000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 24 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_bn_multi.genblk1[0].bn_c.b1.genblk1[1].a1.res_exp_same_s)\n");
    }
    if ((0x2000000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 25 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_bn_multi.genblk1[0].bn_c.b1.genblk1[2].a1.res_exp_same_s)\n");
    }
    if ((0x4000000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 26 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_bn_multi.genblk1[0].bn_c.b1.genblk1[3].a1.res_exp_same_s)\n");
    }
    if ((0x8000000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 27 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_bn_multi.genblk1[0].bn_c.b1.fangcha.genblk1[0].a1.res_exp_same_s)\n");
    }
    if ((0x10000000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 28 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_bn_multi.genblk1[0].bn_c.b1.fangcha.genblk1[1].a1.res_exp_same_s)\n");
    }
    if ((0x20000000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 29 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_bn_multi.genblk1[0].bn_c.b1.fangcha.genblk1[2].a1.res_exp_same_s)\n");
    }
    if ((0x40000000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 30 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_bn_multi.genblk1[0].bn_c.b1.fangcha.genblk1[3].a1.res_exp_same_s)\n");
    }
    if ((0x80000000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 31 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_bn_multi.genblk1[0].bn_c.b1.fangcha.avg.FADD1.res_exp_same_s)\n");
    }
    if ((0x100000000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 32 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_bn_multi.genblk1[0].bn_c.b1.fangcha.avg2.FADD1.res_exp_same_s)\n");
    }
    if ((0x200000000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 33 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_bn_multi.genblk1[0].bn_c.b1.s1.a1.res_exp_same_s)\n");
    }
    if ((0x400000000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 34 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_bn_multi.genblk1[0].bn_c.b1.s1.a5.res_exp_same_s)\n");
    }
    if ((0x800000000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 35 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.genblk2[0].u_gelu.u_float_add_1.res_exp_same_s)\n");
    }
    if ((0x1000000000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 36 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.genblk2[0].u_gelu.u_float_add_2.res_exp_same_s)\n");
    }
    if ((0x2000000000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 37 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.genblk2[1].u_gelu.u_float_add_1.res_exp_same_s)\n");
    }
    if ((0x4000000000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 38 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.genblk2[1].u_gelu.u_float_add_2.res_exp_same_s)\n");
    }
    if ((0x8000000000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 39 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.genblk2[2].u_gelu.u_float_add_1.res_exp_same_s)\n");
    }
    if ((0x10000000000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 40 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.genblk2[2].u_gelu.u_float_add_2.res_exp_same_s)\n");
    }
    if ((0x20000000000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 41 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.genblk2[3].u_gelu.u_float_add_1.res_exp_same_s)\n");
    }
    if ((0x40000000000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 42 is active: @([hybrid] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.genblk2[3].u_gelu.u_float_add_2.res_exp_same_s)\n");
    }
    if ((0x80000000000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 43 is active: @(posedge clk or negedge rst_n)\n");
    }
    if ((0x100000000000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 44 is active: @([changed] tb_verilator.pc_write_to_host_cnt)\n");
    }
    if ((0x200000000000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 45 is active: @(posedge clk)\n");
    }
    if ((0x400000000000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 46 is active: @(posedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.clk_aon or posedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_sirv_aon_top.aon_iso)\n");
    }
    if ((0x800000000000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 47 is active: @(posedge clk or negedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_hclkgen.hfclkrst_n)\n");
    }
    if ((0x1000000000000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 48 is active: @(negedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_hclkgen.plloutclk_rst_n or posedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_hclkgen.plloutdivclk)\n");
    }
    if ((0x2000000000000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 49 is active: @(posedge clk or negedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_hclkgen.hfextclk_rst_n)\n");
    }
    if ((0x4000000000000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 50 is active: @(posedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.clk_aon or negedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_main_ResetCatchAndSync_2_1.reset_n_catch_reg.reg_0_q)\n");
    }
    if ((0x8000000000000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 51 is active: @(negedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.rst_itcm or posedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.clk_itcm)\n");
    }
    if ((0x10000000000000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 52 is active: @(posedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.clk_itcm_ram)\n");
    }
    if ((0x20000000000000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 53 is active: @(posedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.clk_dtcm_ram)\n");
    }
    if ((0x40000000000000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 54 is active: @(posedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.clk_aon)\n");
    }
    if ((0x80000000000000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 55 is active: @([changed] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_bn_multi.genblk1[0].bn_c.b1.fangcha.avg.FM1.result)\n");
    }
    if ((0x100000000000000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 56 is active: @([changed] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.bn_start or [changed] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_bn_multi.genblk1[0].bn_c.b1.fangcha.avg.flag or [changed] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_bn_multi.genblk1[0].bn_c.b1.fangcha.avg.flag2 or [changed] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.clk_aon)\n");
    }
    if ((0x200000000000000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 57 is active: @([changed] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.bn_input or [changed] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_bn_multi.genblk1[0].bn_c.b1.fangcha.avg.x_temp)\n");
    }
    if ((0x400000000000000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 58 is active: @([changed] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_bn_multi.genblk1[0].bn_c.b1.fangcha.avg.num)\n");
    }
    if ((0x800000000000000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 59 is active: @([changed] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.bn_start or [changed] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_bn_multi.genblk1[0].bn_c.b1.fangcha.avg2.flag or [changed] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_bn_multi.genblk1[0].bn_c.b1.fangcha.avg2.flag2 or [changed] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.clk_aon)\n");
    }
    if ((0x1000000000000000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 60 is active: @([changed] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_bn_multi.genblk1[0].bn_c.b1.fangcha.avg2.x_temp or [changed] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_bn_multi.genblk1[0].bn_c.b1.fangcha.u1_2)\n");
    }
    if ((0x2000000000000000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 61 is active: @([changed] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_bn_multi.genblk1[0].bn_c.b1.fangcha.avg2.num)\n");
    }
    if ((0x4000000000000000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 62 is active: @([changed] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_bn_multi.genblk1[0].bn_c.b1.s1.ans)\n");
    }
    if ((0x8000000000000000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 63 is active: @([changed] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_bn_multi.genblk1[0].bn_c.b1.s1.m3.result)\n");
    }
    if ((1ULL & vlSelf->__VnbaTriggered.word(1U))) {
        VL_DBG_MSGF("         'nba' region trigger index 64 is active: @(posedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.bn_start or posedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.clk_aon)\n");
    }
    if ((2ULL & vlSelf->__VnbaTriggered.word(1U))) {
        VL_DBG_MSGF("         'nba' region trigger index 65 is active: @([changed] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_bn_multi.genblk1[0].bn_c.b1.s1.a5.result)\n");
    }
    if ((4ULL & vlSelf->__VnbaTriggered.word(1U))) {
        VL_DBG_MSGF("         'nba' region trigger index 66 is active: @([changed] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_bn_multi.genblk1[0].bn_c.b1.s1.flag1 or [changed] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_bn_multi.genblk1[0].bn_c.b1.s1.flag2 or [changed] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_bn_multi.genblk1[0].bn_c.b1.s1.flag3)\n");
    }
    if ((8ULL & vlSelf->__VnbaTriggered.word(1U))) {
        VL_DBG_MSGF("         'nba' region trigger index 67 is active: @([changed] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_bn_multi.genblk1[0].bn_c.b1.s1.ans or [changed] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_bn_multi.genblk1[0].bn_c.b1.s1.yi_pai)\n");
    }
    if ((0x10ULL & vlSelf->__VnbaTriggered.word(1U))) {
        VL_DBG_MSGF("         'nba' region trigger index 68 is active: @([changed] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_bn_multi.genblk1[0].bn_c.b1.s1.m4.result or [changed] tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_acc_top.u_bn_multi.genblk1[0].bn_c.b1.s1.ans)\n");
    }
    if ((0x20ULL & vlSelf->__VnbaTriggered.word(1U))) {
        VL_DBG_MSGF("         'nba' region trigger index 69 is active: @(posedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_sirv_aon_top.aon_iso)\n");
    }
    if ((0x40ULL & vlSelf->__VnbaTriggered.word(1U))) {
        VL_DBG_MSGF("         'nba' region trigger index 70 is active: @(negedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_sirv_debug_module.u_jtag_ResetCatchAndSync_3_1.reset_n_catch_reg.reg_0_q)\n");
    }
    if ((0x80ULL & vlSelf->__VnbaTriggered.word(1U))) {
        VL_DBG_MSGF("         'nba' region trigger index 71 is active: @(posedge lfextclk)\n");
    }
    if ((0x100ULL & vlSelf->__VnbaTriggered.word(1U))) {
        VL_DBG_MSGF("         'nba' region trigger index 72 is active: @(posedge lfextclk or negedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.aonrst_catch.reset_n_catch_reg.reg_0_q)\n");
    }
    if ((0x200ULL & vlSelf->__VnbaTriggered.word(1U))) {
        VL_DBG_MSGF("         'nba' region trigger index 73 is active: @(posedge lfextclk or posedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.por_reset)\n");
    }
    if ((0x400ULL & vlSelf->__VnbaTriggered.word(1U))) {
        VL_DBG_MSGF("         'nba' region trigger index 74 is active: @(posedge lfextclk or negedge rst_n)\n");
    }
    if ((0x800ULL & vlSelf->__VnbaTriggered.word(1U))) {
        VL_DBG_MSGF("         'nba' region trigger index 75 is active: @(posedge lfextclk or posedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.wdog.AsyncResetRegVec_6_1.reg_0_q)\n");
    }
    if ((0x1000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        VL_DBG_MSGF("         'nba' region trigger index 76 is active: @(posedge lfextclk or posedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.T_356)\n");
    }
    if ((0x2000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        VL_DBG_MSGF("         'nba' region trigger index 77 is active: @(posedge lfextclk or posedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.aonrst_catch_reset)\n");
    }
    if ((0x4000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        VL_DBG_MSGF("         'nba' region trigger index 78 is active: @(posedge lfextclk or posedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.ResetCatchAndSync_1_1_reset)\n");
    }
    if ((0x8000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        VL_DBG_MSGF("         'nba' region trigger index 79 is active: @(posedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.s_clk_timer0 or negedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_main_ResetCatchAndSync_2_1.reset_n_catch_reg.reg_0_q)\n");
    }
    if ((0x10000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        VL_DBG_MSGF("         'nba' region trigger index 80 is active: @(posedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.s_clk_timer1 or negedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_main_ResetCatchAndSync_2_1.reset_n_catch_reg.reg_0_q)\n");
    }
    if ((0x20000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        VL_DBG_MSGF("         'nba' region trigger index 81 is active: @(posedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.s_clk_timer2 or negedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_main_ResetCatchAndSync_2_1.reset_n_catch_reg.reg_0_q)\n");
    }
    if ((0x40000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        VL_DBG_MSGF("         'nba' region trigger index 82 is active: @(posedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.s_clk_timer3 or negedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_main_ResetCatchAndSync_2_1.reset_n_catch_reg.reg_0_q)\n");
    }
    if ((0x80000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        VL_DBG_MSGF("         'nba' region trigger index 83 is active: @(posedge clk or negedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_hclkgen.plloutclk_rst_n or [true] __VdlySched.awaitingCurrentTime())\n");
    }
    if ((0x100000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        VL_DBG_MSGF("         'nba' region trigger index 84 is active: @(negedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.rst_itcm or posedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.clk_aon or [true] __VdlySched.awaitingCurrentTime())\n");
    }
    if ((0x200000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        VL_DBG_MSGF("         'nba' region trigger index 85 is active: @(negedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.rst_itcm or posedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.clk_core_ifu or [true] __VdlySched.awaitingCurrentTime())\n");
    }
    if ((0x400000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        VL_DBG_MSGF("         'nba' region trigger index 86 is active: @(posedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.clk_core_ifu or [true] __VdlySched.awaitingCurrentTime())\n");
    }
    if ((0x800000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        VL_DBG_MSGF("         'nba' region trigger index 87 is active: @(posedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.clk_core_exu or [true] __VdlySched.awaitingCurrentTime())\n");
    }
    if ((0x1000000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        VL_DBG_MSGF("         'nba' region trigger index 88 is active: @(negedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.rst_itcm or posedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.clk_core_exu or [true] __VdlySched.awaitingCurrentTime())\n");
    }
    if ((0x2000000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        VL_DBG_MSGF("         'nba' region trigger index 89 is active: @(negedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.rst_itcm or posedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.clk_core_lsu or [true] __VdlySched.awaitingCurrentTime())\n");
    }
    if ((0x4000000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        VL_DBG_MSGF("         'nba' region trigger index 90 is active: @(posedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.clk_core_lsu or [true] __VdlySched.awaitingCurrentTime())\n");
    }
    if ((0x8000000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        VL_DBG_MSGF("         'nba' region trigger index 91 is active: @(negedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.rst_itcm or posedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.clk_core_biu or [true] __VdlySched.awaitingCurrentTime())\n");
    }
    if ((0x10000000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        VL_DBG_MSGF("         'nba' region trigger index 92 is active: @(posedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.clk_core_biu or [true] __VdlySched.awaitingCurrentTime())\n");
    }
    if ((0x20000000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        VL_DBG_MSGF("         'nba' region trigger index 93 is active: @(negedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.rst_itcm or posedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.clk_itcm or [true] __VdlySched.awaitingCurrentTime())\n");
    }
    if ((0x40000000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        VL_DBG_MSGF("         'nba' region trigger index 94 is active: @(posedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.clk_itcm or [true] __VdlySched.awaitingCurrentTime())\n");
    }
    if ((0x80000000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        VL_DBG_MSGF("         'nba' region trigger index 95 is active: @(negedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.rst_itcm or posedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.clk_dtcm or [true] __VdlySched.awaitingCurrentTime())\n");
    }
    if ((0x100000000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        VL_DBG_MSGF("         'nba' region trigger index 96 is active: @(posedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.clk_dtcm or [true] __VdlySched.awaitingCurrentTime())\n");
    }
    if ((0x200000000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        VL_DBG_MSGF("         'nba' region trigger index 97 is active: @(posedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.clk_aon or negedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_main_ResetCatchAndSync_2_1.reset_n_catch_reg.reg_0_q or [true] __VdlySched.awaitingCurrentTime())\n");
    }
    if ((0x400000000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        VL_DBG_MSGF("         'nba' region trigger index 98 is active: @(posedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.clk_aon or [true] __VdlySched.awaitingCurrentTime())\n");
    }
    if ((0x800000000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        VL_DBG_MSGF("         'nba' region trigger index 99 is active: @(posedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.clk_core_exu or negedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_sirv_debug_module.u_dm_ResetCatchAndSync_2_1.reset_n_catch_reg.reg_0_q or [true] __VdlySched.awaitingCurrentTime())\n");
    }
    if ((0x1000000000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        VL_DBG_MSGF("         'nba' region trigger index 100 is active: @(posedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.clk_aon or negedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_sirv_debug_module.u_dm_ResetCatchAndSync_2_1.reset_n_catch_reg.reg_0_q or [true] __VdlySched.awaitingCurrentTime())\n");
    }
    if ((0x2000000000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        VL_DBG_MSGF("         'nba' region trigger index 101 is active: @(negedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_sirv_debug_module.u_jtag_ResetCatchAndSync_3_1.reset_n_catch_reg.reg_0_q or [true] __VdlySched.awaitingCurrentTime())\n");
    }
    if ((0x4000000000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        VL_DBG_MSGF("         'nba' region trigger index 102 is active: @(posedge lfextclk or negedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.ResetCatchAndSync_1_1.reset_n_catch_reg.reg_0_q or [true] __VdlySched.awaitingCurrentTime())\n");
    }
    if ((0x8000000000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        VL_DBG_MSGF("         'nba' region trigger index 103 is active: @(posedge lfextclk or [true] __VdlySched.awaitingCurrentTime())\n");
    }
    if ((0x10000000000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        VL_DBG_MSGF("         'nba' region trigger index 104 is active: @(posedge lfextclk or negedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.aonrst_catch.reset_n_catch_reg.reg_0_q or [true] __VdlySched.awaitingCurrentTime())\n");
    }
    if ((0x20000000000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        VL_DBG_MSGF("         'nba' region trigger index 105 is active: @(posedge clk or negedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_hclkgen.plloutclk_rst_n)\n");
    }
    if ((0x40000000000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        VL_DBG_MSGF("         'nba' region trigger index 106 is active: @([true] __VdlySched.awaitingCurrentTime())\n");
    }
    if ((0x80000000000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        VL_DBG_MSGF("         'nba' region trigger index 107 is active: @(negedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.rst_itcm or posedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.clk_aon)\n");
    }
    if ((0x100000000000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        VL_DBG_MSGF("         'nba' region trigger index 108 is active: @(negedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.rst_itcm or posedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.clk_core_ifu)\n");
    }
    if ((0x200000000000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        VL_DBG_MSGF("         'nba' region trigger index 109 is active: @(posedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.clk_core_ifu)\n");
    }
    if ((0x400000000000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        VL_DBG_MSGF("         'nba' region trigger index 110 is active: @(posedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.clk_core_exu)\n");
    }
    if ((0x800000000000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        VL_DBG_MSGF("         'nba' region trigger index 111 is active: @(negedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.rst_itcm or posedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.clk_core_exu)\n");
    }
    if ((0x1000000000000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        VL_DBG_MSGF("         'nba' region trigger index 112 is active: @(negedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.rst_itcm or posedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.clk_core_lsu)\n");
    }
    if ((0x2000000000000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        VL_DBG_MSGF("         'nba' region trigger index 113 is active: @(posedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.clk_core_lsu)\n");
    }
    if ((0x4000000000000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        VL_DBG_MSGF("         'nba' region trigger index 114 is active: @(negedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.rst_itcm or posedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.clk_core_biu)\n");
    }
    if ((0x8000000000000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        VL_DBG_MSGF("         'nba' region trigger index 115 is active: @(posedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.clk_core_biu)\n");
    }
    if ((0x10000000000000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        VL_DBG_MSGF("         'nba' region trigger index 116 is active: @(posedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.clk_itcm)\n");
    }
    if ((0x20000000000000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        VL_DBG_MSGF("         'nba' region trigger index 117 is active: @(negedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.rst_itcm or posedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.clk_dtcm)\n");
    }
    if ((0x40000000000000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        VL_DBG_MSGF("         'nba' region trigger index 118 is active: @(posedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.clk_dtcm)\n");
    }
    if ((0x80000000000000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        VL_DBG_MSGF("         'nba' region trigger index 119 is active: @(posedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.clk_core_exu or negedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_sirv_debug_module.u_dm_ResetCatchAndSync_2_1.reset_n_catch_reg.reg_0_q)\n");
    }
    if ((0x100000000000000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        VL_DBG_MSGF("         'nba' region trigger index 120 is active: @(posedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.clk_aon or negedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_sirv_debug_module.u_dm_ResetCatchAndSync_2_1.reset_n_catch_reg.reg_0_q)\n");
    }
    if ((0x200000000000000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        VL_DBG_MSGF("         'nba' region trigger index 121 is active: @(posedge lfextclk or negedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.ResetCatchAndSync_1_1.reset_n_catch_reg.reg_0_q)\n");
    }
}
#endif  // VL_DEBUG

VL_ATTR_COLD void Vtb_verilator___024root___ctor_var_reset(Vtb_verilator___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtb_verilator__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtb_verilator___024root___ctor_var_reset\n"); );
    // Body
    vlSelf->clk = VL_RAND_RESET_I(1);
    vlSelf->lfextclk = VL_RAND_RESET_I(1);
    vlSelf->rst_n = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__pc_write_to_host_cnt = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__pc_write_to_host_cycle = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__valid_ir_cycle = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__cycle_count = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__pc_write_to_host_flag = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__tb_itcm_bus_err = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__tb_ext_irq = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__tb_tmr_irq = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__tb_sft_irq = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(512, vlSelf->tb_verilator__DOT__testcase);
    vlSelf->tb_verilator__DOT__i = VL_RAND_RESET_I(32);
    for (int __Vi0 = 0; __Vi0 < 65536; ++__Vi0) {
        vlSelf->tb_verilator__DOT__itcm_mem[__Vi0] = VL_RAND_RESET_I(8);
    }
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__io_pads_gpioA_o_oval = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__io_pads_gpioA_o_oe = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__io_pads_gpioB_o_oval = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__io_pads_gpioB_o_oe = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__sysper_icb_cmd_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__sysper_icb_cmd_ready = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__sysfio_icb_cmd_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__sysfio_icb_cmd_ready = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__sysmem_icb_cmd_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__sysmem_icb_cmd_read = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__sysmem_icb_cmd_addr = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__sysmem_icb_cmd_wdata = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__sysmem_icb_cmd_wmask = VL_RAND_RESET_I(4);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__sysmem_icb_rsp_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__sysmem_icb_rsp_ready = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__sysper_icb_cmd_addr = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__sysper_icb_cmd_read = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__sysper_icb_cmd_wdata = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__sysper_icb_cmd_wmask = VL_RAND_RESET_I(4);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__cmt_dpc_ena = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__dm_icb_cmd_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__dm_icb_cmd_ready = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__dm_icb_cmd_addr = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__dm_icb_cmd_read = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__dm_icb_cmd_wdata = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__dm_icb_rsp_rdata = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__inspect_mem_cmd_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__inspect_mem_cmd_ready = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__inspect_mem_rsp_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__inspect_mem_rsp_ready = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__acc_cfg_icb_cmd_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__acc_cfg_icb_cmd_ready = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__acc_cfg_icb_cmd_addr = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__acc_cfg_icb_cmd_read = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__acc_cfg_icb_cmd_wdata = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__acc_cfg_icb_cmd_wmask = VL_RAND_RESET_I(4);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__acc_cfg_icb_rsp_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__acc_cfg_icb_rsp_ready = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__ppi_icb_cmd_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__ppi_icb_rsp_ready = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__plic_icb_cmd_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__plic_icb_rsp_ready = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__i2c0_mst_irq = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__i2c1_mst_irq = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__gpioA_irq = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__gpioB_irq = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__qspi0_ro_icb_cmd_addr = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__qspi0_ro_icb_cmd_read = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__dma_cfg_icb_cmd_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__dma_cfg_icb_cmd_read = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__dma_cfg_icb_cmd_addr = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__dma_cfg_icb_cmd_wdata = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__dma_cfg_icb_cmd_wmask = VL_RAND_RESET_I(4);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__dma_cfg_icb_cmd_ready = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__dma_cfg_icb_rsp_ready = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__dma_cfg_icb_rsp_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__dma_cfg_icb_rsp_rdata = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__dma_icb_cmd_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__dma_icb_cmd_addr = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__dma_icb_cmd_wdata = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__dma_icb_rsp_rdata = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__dma_irq = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__arbt_icb_cmd_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__arbt_icb_rsp_ready = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__mem_cmd_ready = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__mem_rsp_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__acc_cmd_ready = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__acc_rsp_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__acc_dma_icb_cmd_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__acc_dma_icb_cmd_ready = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__acc_dma_icb_rsp_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__acc_dma_icb_rsp_ready = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__acc_dma_icb_rsp_rdata = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_0_q = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_1_q = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_2_q = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_3_q = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_4_q = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_5_q = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_6_q = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_7_q = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_8_q = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_9_q = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_10_q = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_11_q = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_12_q = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_13_q = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_14_q = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_15_q = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_16_q = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_17_q = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_18_q = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_19_q = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__T_30 = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__T_35 = VL_RAND_RESET_I(5);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__hfclkrst_n = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__plloutclk_rst_n = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__hfextclk_rst_n = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__plloutdivclk = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__plloutclk_rstsync__DOT__rst_sync_r = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__hfextclk_rstsync__DOT__rst_sync_r = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__u_e203_subsys_pllclkdiv__DOT__div_cnt_sat = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__u_e203_subsys_pllclkdiv__DOT__div_cnt_nxt = VL_RAND_RESET_I(6);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__u_e203_subsys_pllclkdiv__DOT__flag_nxt = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__u_e203_subsys_pllclkdiv__DOT__div_cnt_dfflr__DOT__qout_r = VL_RAND_RESET_I(6);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__u_e203_subsys_pllclkdiv__DOT__flag_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__u_e203_subsys_pllclkdiv__DOT__u_pllclkdiv_clkgate__DOT__enb = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__u_e203_subsys_gfcm__DOT__clk0_sync_r = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__u_e203_subsys_gfcm__DOT__clk1_sync_r = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__u_e203_subsys_gfcm__DOT__u_clk0_clkgate__DOT__enb = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__u_e203_subsys_gfcm__DOT__u_clk1_clkgate__DOT__enb = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__rst_itcm = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__itcm_ram_cs = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__clk_itcm_ram = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__dtcm_ram_cs = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__clk_dtcm_ram = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_core_ifu = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_core_exu = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_core_lsu = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_core_biu = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_itcm = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__itcm_active = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_dtcm = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__dtcm_active = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_aon = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__ifu2itcm_icb_cmd_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__lsu2itcm_icb_cmd_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__lsu2itcm_icb_cmd_ready = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__lsu2itcm_icb_rsp_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__lsu2itcm_icb_rsp_ready = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__lsu2dtcm_icb_cmd_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__lsu2dtcm_icb_rsp_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__nice_mem_holdup = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__nice_req_ready = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__nice_req_rs1 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__nice_rsp_multicyc_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__nice_rsp_multicyc_ready = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__nice_icb_cmd_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__nice_icb_cmd_addr = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__nice_icb_cmd_read = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__nice_icb_cmd_wdata = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__nice_icb_rsp_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_reset_ctrl__DOT__rst_sync_r = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_clk_ctrl__DOT__u_ifu_clkgate__DOT__enb = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_clk_ctrl__DOT__u_exu_clkgate__DOT__enb = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_clk_ctrl__DOT__u_lsu_clkgate__DOT__enb = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_clk_ctrl__DOT__u_biu_clkgate__DOT__enb = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_clk_ctrl__DOT__itcm_active_dffr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_clk_ctrl__DOT__u_itcm_clkgate__DOT__enb = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_clk_ctrl__DOT__dtcm_active_dffr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_clk_ctrl__DOT__u_dtcm_clkgate__DOT__enb = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_irq_sync__DOT__master_gen__DOT__u_dbg_irq_sync__DOT__sync_dat[__Vi0] = VL_RAND_RESET_I(1);
    }
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_irq_sync__DOT__master_gen__DOT__u_dbg_irq_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_irq_sync__DOT__master_gen__DOT__u_dbg_irq_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_irq_sync__DOT__master_gen__DOT__u_ext_irq_sync__DOT__sync_dat[__Vi0] = VL_RAND_RESET_I(1);
    }
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_irq_sync__DOT__master_gen__DOT__u_ext_irq_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_irq_sync__DOT__master_gen__DOT__u_ext_irq_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_irq_sync__DOT__master_gen__DOT__u_sft_irq_sync__DOT__sync_dat[__Vi0] = VL_RAND_RESET_I(1);
    }
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_irq_sync__DOT__master_gen__DOT__u_sft_irq_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_irq_sync__DOT__master_gen__DOT__u_sft_irq_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_irq_sync__DOT__master_gen__DOT__u_tmr_irq_sync__DOT__sync_dat[__Vi0] = VL_RAND_RESET_I(1);
    }
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_irq_sync__DOT__master_gen__DOT__u_tmr_irq_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_irq_sync__DOT__master_gen__DOT__u_tmr_irq_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__opcode = VL_RAND_RESET_I(7);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__rv32_func3 = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__rv32_func7 = VL_RAND_RESET_I(7);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__custom3_lbuf = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__custom3_sbuf = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__custom3_rowsum = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__custom_multi_cyc_op = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__nice_req_hsked = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__state_idle_exit_ena = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__state_lbuf_exit_ena = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__state_sbuf_exit_ena = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__state_rowsum_exit_ena = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__sbuf_icb_rsp_hsked_last = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__lbuf_cnt_nxt = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__lbuf_cnt_incr = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__lbuf_icb_rsp_hsked = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__sbuf_cnt_nxt = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__sbuf_cnt_incr = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__sbuf_icb_rsp_hsked = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__nice_icb_cmd_hsked = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__sbuf_cmd_cnt_nxt = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__sbuf_cmd_cnt_incr = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__rowbuf_cnt_nxt = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__rowbuf_cnt_clr = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__rowbuf_cnt_incr = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__rowbuf_icb_rsp_hsked = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__nice_rsp_valid_rowsum = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__rcv_data_buf_ena = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__rowsum_acc_adder = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__rowsum_acc_set = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__rowsum_acc_flg = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 4; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__rowbuf_r[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 4; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__rowbuf_wdat[__Vi0] = VL_RAND_RESET_I(32);
    }
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__rowbuf_idx_mux = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__rowbuf_wdat_mux = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__rowbuf_wr_mux = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__maddr_acc_op1 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__maddr_acc_ena = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT____Vcellinp__gen_rowbuf__BRA__0__KET____DOT__rowbuf_dfflr____pinNumber2 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT____Vcellinp__gen_rowbuf__BRA__0__KET____DOT__rowbuf_dfflr____pinNumber1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT____Vcellinp__gen_rowbuf__BRA__1__KET____DOT__rowbuf_dfflr____pinNumber2 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT____Vcellinp__gen_rowbuf__BRA__1__KET____DOT__rowbuf_dfflr____pinNumber1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT____Vcellinp__gen_rowbuf__BRA__2__KET____DOT__rowbuf_dfflr____pinNumber2 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT____Vcellinp__gen_rowbuf__BRA__2__KET____DOT__rowbuf_dfflr____pinNumber1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT____Vcellinp__gen_rowbuf__BRA__3__KET____DOT__rowbuf_dfflr____pinNumber2 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT____Vcellinp__gen_rowbuf__BRA__3__KET____DOT__rowbuf_dfflr____pinNumber1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT____VdfgRegularize_h60b222e8_0_2 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__state_dfflr__DOT__qout_r = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__lbuf_cnt_dfflr__DOT__qout_r = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__sbuf_cnt_dfflr__DOT__qout_r = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__sbuf_cmd_cnt_dfflr__DOT__qout_r = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__rowbuf_cnt_dfflr__DOT__qout_r = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__rcv_data_buf_valid_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__rcv_data_buf_dfflr__DOT__qout_r = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__rowbuf_cnt_d_dfflr__DOT__qout_r = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__rowsum_acc_dfflr__DOT__qout_r = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__maddr_acc_dfflr__DOT__qout_r = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__gen_rowbuf__BRA__0__KET____DOT__rowbuf_dfflr__DOT__qout_r = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__gen_rowbuf__BRA__1__KET____DOT__rowbuf_dfflr__DOT__qout_r = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__gen_rowbuf__BRA__2__KET____DOT__rowbuf_dfflr__DOT__qout_r = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__gen_rowbuf__BRA__3__KET____DOT__rowbuf_dfflr__DOT__qout_r = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__ifu2biu_icb_cmd_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__ifu2biu_icb_cmd_addr = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__ifu2biu_icb_rsp_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__ifu2biu_icb_rsp_ready = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__ifu_o_ready = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__ifu_o_ir = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__wfi_halt_ifu_req = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__pipe_flush_req = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__oitf_empty = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__dec2ifu_rdidx = VL_RAND_RESET_I(5);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__dec2ifu_div = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__dec2ifu_rem = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__dec2ifu_divu = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__dec2ifu_remu = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__lsu_o_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__lsu_o_wbck_err = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__agu_icb_cmd_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__agu_icb_cmd_ready = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__agu_icb_cmd_addr = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__agu_icb_cmd_read = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__agu_icb_cmd_wdata = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__agu_icb_cmd_wmask = VL_RAND_RESET_I(4);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__agu_icb_cmd_lock = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__agu_icb_cmd_back2agu = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__agu_icb_rsp_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__agu_icb_rsp_rdata = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__commit_mret = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__excp_active = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__lsu2biu_icb_cmd_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__lsu2biu_icb_cmd_wmask = VL_RAND_RESET_I(4);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__lsu2biu_icb_rsp_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__ifu_req_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__ifu_req_ready = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__ifu_rsp_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__ifu_rsp_ready = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ifu_rsp_hsked = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__reset_req_set = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__reset_req_clr = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__halt_ack_set = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__halt_ack_clr = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__dly_flush_set = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__dly_flush_clr = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__pipe_flush_req_real = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ir_valid_set = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ir_valid_clr = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ir_pc_vld_set = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ifu_ir_i_ready = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__prdt_taken = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__minidec_rv32 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__minidec_rs1idx = VL_RAND_RESET_I(5);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__minidec_rs2idx = VL_RAND_RESET_I(5);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__bpu2rf_rs1_ena = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__minidec_jalr_rs1idx = VL_RAND_RESET_I(5);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__minidec_mul = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__minidec_div = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__minidec_rem = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__minidec_divu = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__minidec_remu = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__minidec_bjp = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__minidec_jal = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__minidec_jalr = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__minidec_bxx = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__minidec_bjp_imm = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__bpu_wait = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__pc_nxt = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__bjp_req = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__pc_ena = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__reset_flag_dffrs__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__reset_req_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__halt_ack_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__dly_flush_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ir_valid_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ir_pc_vld_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ifu_err_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ifu_prdt_taken_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ir_muldiv_b2b_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ifu_hi_ir_dfflr__DOT__qout_r = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ifu_lo_ir_dfflr__DOT__qout_r = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ir_rs1idx_dfflr__DOT__qout_r = VL_RAND_RESET_I(5);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ir_rs2idx_dfflr__DOT__qout_r = VL_RAND_RESET_I(5);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ifu_pc_dfflr__DOT__qout_r = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__dec_info = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__dec_nice = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_load = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_store = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_branch = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_jalr = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_miscmem = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_amo = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_jal = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_op_imm = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_op = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_system = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_auipc = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_lui = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_addi4spn = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_lw = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_sw = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_addi = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_jal = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_li = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_lui_addi16sp = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_miscalu = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_j = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_beqz = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_bnez = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_slli = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_lwsp = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_jalr_mv_add = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_swsp = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_lwsp_ilgl = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_srli = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_srai = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_andi = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_sxxi_shamt_ilgl = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_addi16sp = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_lui = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_li_lui_ilgl = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_addi4spn_ilgl = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_addi16sp_ilgl = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_subxororand = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_mv = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_add = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_ecall = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_mret = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_dret = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_wfi = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_csrrwi = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_csrrsi = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_csrrci = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_ecall_ebreak_ret_wfi = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_csr = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__bjp_op = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_addi = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_slli = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_srli = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_srai = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_sxxi_shamt_ilgl = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__alu_op = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__need_imm = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__alu_info_bus = VL_RAND_RESET_I(21);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__muldiv_op = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_lr_w = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_sc_w = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__amoldst_op = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__agu_info_bus = VL_RAND_RESET_I(21);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_i_imm = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_imm_sel_i = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_imm_sel_u = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_imm_sel_cili = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_cl_imm = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_imm_sel_cb = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_imm_sel_cj = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_cj_imm = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_imm = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_format_ci = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_format_cs = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_format_cb = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_need_cs_rdd = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_need_cb_rdd = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_need_rd = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_rs1idx = VL_RAND_RESET_I(5);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_rs2idx = VL_RAND_RESET_I(5);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_rdidx = VL_RAND_RESET_I(5);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_4 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_6 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_9 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_11 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_12 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_13 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_14 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_15 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_16 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_17 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_18 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_19 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_21 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_25 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_29 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_30 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_31 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_32 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_40 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_47 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_51 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_52 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_53 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_56 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_58 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_59 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_60 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_61 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_62 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_63 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_64 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_litebpu__DOT__dec_jalr_rs1xn = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_litebpu__DOT__jalr_rs1xn_dep = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_litebpu__DOT__rs1xn_rdrf_ena = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_litebpu__DOT__rs1xn_rdrf_nxt = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_litebpu__DOT____VdfgRegularize_hddfef79b_0_0 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_litebpu__DOT__rs1xn_rdrf_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__pc_dfflr__DOT__qout_r = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__out_flag_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__pc_newpend_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__i_ifu_rsp_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__ifu_rsp_bypbuf_i_data = VL_RAND_RESET_Q(33);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__ifu_rsp_bypbuf_o_data = VL_RAND_RESET_Q(33);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__ifu_req_lane_cross = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__ifu_req_lane_same = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__ifu_req_lane_holdup = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__ifu_req_hsked = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__i_ifu_rsp_hsked = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__ifu_icb_cmd_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__ifu_icb_cmd_ready = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__ifu_icb_cmd_hsked = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__ifu_icb_rsp_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__ifu_icb_rsp_hsked = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__state_idle_exit_ena = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__state_1st_exit_ena = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__state_wait2nd_exit_ena = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__state_2nd_exit_ena = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__ifu_icb_rsp2leftover = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__req_same_cross_holdup = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__req_need_0uop = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__leftover_ena = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__uop1st2leftover_err = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__rsp_instr_sel_leftover = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__icb_addr_sel_2ndnxtalgn = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__ifu_req_ready_condi = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT____VdfgRegularize_h552e6276_0_3 = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__u_e203_ifetch_rsp_bypbuf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__fifo_rf_r[__Vi0] = VL_RAND_RESET_Q(33);
    }
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__u_e203_ifetch_rsp_bypbuf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__wen = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__u_e203_ifetch_rsp_bypbuf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__ren = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__u_e203_ifetch_rsp_bypbuf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_nxt = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__u_e203_ifetch_rsp_bypbuf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_en = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__u_e203_ifetch_rsp_bypbuf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__u_e203_ifetch_rsp_bypbuf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__u_e203_ifetch_rsp_bypbuf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__u_e203_ifetch_rsp_bypbuf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__u_e203_ifetch_rsp_bypbuf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r = VL_RAND_RESET_Q(33);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__icb_state_dfflr__DOT__qout_r = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__req_same_cross_holdup_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__req_need_2uop_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__req_need_0uop_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__req_lane_cross_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__icb2itcm_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__icb2mem_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__icb_addr_2_1_dffl__DOT__qout_r = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__leftover_dffl__DOT__qout_r = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__leftover_err_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__rf_wbck_ena = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__rf_wbck_wdat = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__rf_wbck_rdidx = VL_RAND_RESET_I(5);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__dec_rs1en = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__dec_rs2en = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__dec_info = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__dec_imm = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__dec_rdwen = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__dec_ilegl = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__disp_alu_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__disp_alu_ready = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__disp_alu_longpipe = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__disp_alu_rs1 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__disp_alu_rs2 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__alu_wbck_o_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__alu_cmt_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__alu_cmt_ready = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__alu_cmt_bjp = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__alu_cmt_mret = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__alu_cmt_dret = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__alu_cmt_ecall = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__alu_cmt_ebreak = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__alu_cmt_fencei = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__alu_cmt_bjp_prdt = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__alu_cmt_misalgn = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__alu_cmt_buserr = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__csr_ena = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__csr_wr_en = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__csr_rd_en = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__nice_longp_wbck_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__longp_wbck_o_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__longp_excp_o_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__longp_excp_o_buserr = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__cmt_badaddr_ena = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__cmt_epc_ena = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__cmt_cause = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__cmt_instret_ena = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 32; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__rf_r[__Vi0] = VL_RAND_RESET_I(32);
    }
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT____Vcellinp__regfile__BRA__1__KET____DOT__rfno0__DOT__rf_dffl____pinNumber1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT____Vcellinp__regfile__BRA__2__KET____DOT__rfno0__DOT__rf_dffl____pinNumber1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT____Vcellinp__regfile__BRA__3__KET____DOT__rfno0__DOT__rf_dffl____pinNumber1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT____Vcellinp__regfile__BRA__4__KET____DOT__rfno0__DOT__rf_dffl____pinNumber1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT____Vcellinp__regfile__BRA__5__KET____DOT__rfno0__DOT__rf_dffl____pinNumber1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT____Vcellinp__regfile__BRA__6__KET____DOT__rfno0__DOT__rf_dffl____pinNumber1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT____Vcellinp__regfile__BRA__7__KET____DOT__rfno0__DOT__rf_dffl____pinNumber1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT____Vcellinp__regfile__BRA__8__KET____DOT__rfno0__DOT__rf_dffl____pinNumber1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT____Vcellinp__regfile__BRA__9__KET____DOT__rfno0__DOT__rf_dffl____pinNumber1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT____Vcellinp__regfile__BRA__10__KET____DOT__rfno0__DOT__rf_dffl____pinNumber1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT____Vcellinp__regfile__BRA__11__KET____DOT__rfno0__DOT__rf_dffl____pinNumber1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT____Vcellinp__regfile__BRA__12__KET____DOT__rfno0__DOT__rf_dffl____pinNumber1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT____Vcellinp__regfile__BRA__13__KET____DOT__rfno0__DOT__rf_dffl____pinNumber1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT____Vcellinp__regfile__BRA__14__KET____DOT__rfno0__DOT__rf_dffl____pinNumber1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT____Vcellinp__regfile__BRA__15__KET____DOT__rfno0__DOT__rf_dffl____pinNumber1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT____Vcellinp__regfile__BRA__16__KET____DOT__rfno0__DOT__rf_dffl____pinNumber1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT____Vcellinp__regfile__BRA__17__KET____DOT__rfno0__DOT__rf_dffl____pinNumber1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT____Vcellinp__regfile__BRA__18__KET____DOT__rfno0__DOT__rf_dffl____pinNumber1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT____Vcellinp__regfile__BRA__19__KET____DOT__rfno0__DOT__rf_dffl____pinNumber1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT____Vcellinp__regfile__BRA__20__KET____DOT__rfno0__DOT__rf_dffl____pinNumber1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT____Vcellinp__regfile__BRA__21__KET____DOT__rfno0__DOT__rf_dffl____pinNumber1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT____Vcellinp__regfile__BRA__22__KET____DOT__rfno0__DOT__rf_dffl____pinNumber1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT____Vcellinp__regfile__BRA__23__KET____DOT__rfno0__DOT__rf_dffl____pinNumber1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT____Vcellinp__regfile__BRA__24__KET____DOT__rfno0__DOT__rf_dffl____pinNumber1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT____Vcellinp__regfile__BRA__25__KET____DOT__rfno0__DOT__rf_dffl____pinNumber1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT____Vcellinp__regfile__BRA__26__KET____DOT__rfno0__DOT__rf_dffl____pinNumber1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT____Vcellinp__regfile__BRA__27__KET____DOT__rfno0__DOT__rf_dffl____pinNumber1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT____Vcellinp__regfile__BRA__28__KET____DOT__rfno0__DOT__rf_dffl____pinNumber1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT____Vcellinp__regfile__BRA__29__KET____DOT__rfno0__DOT__rf_dffl____pinNumber1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT____Vcellinp__regfile__BRA__30__KET____DOT__rfno0__DOT__rf_dffl____pinNumber1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT____Vcellinp__regfile__BRA__31__KET____DOT__rfno0__DOT__rf_dffl____pinNumber1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__1__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__2__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__3__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__4__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__5__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__6__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__7__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__8__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__9__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__10__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__11__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__12__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__13__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__14__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__15__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__16__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__17__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__18__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__19__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__20__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__21__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__22__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__23__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__24__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__25__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__26__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__27__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__28__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__29__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__30__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__31__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__dec_nice = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__dec_rv32 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__dec_bxx = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_load = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_store = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_branch = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_jalr = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_miscmem = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_amo = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_jal = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_op_imm = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_op = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_system = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_auipc = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_lui = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_addi4spn = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_lw = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_sw = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_addi = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_jal = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_li = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_lui_addi16sp = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_miscalu = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_j = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_beqz = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_bnez = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_slli = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_lwsp = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_jalr_mv_add = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_swsp = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_lwsp_ilgl = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_srli = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_srai = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_andi = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_sxxi_shamt_ilgl = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_addi16sp = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_lui = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_li_lui_ilgl = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_addi4spn_ilgl = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_addi16sp_ilgl = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_subxororand = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_mv = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_add = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_ecall = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_mret = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_dret = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_wfi = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_csrrwi = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_csrrsi = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_csrrci = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_dret_ilgl = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_ecall_ebreak_ret_wfi = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_csr = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__bjp_op = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_addi = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_slli = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_srli = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_srai = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_sxxi_shamt_ilgl = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__alu_op = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__need_imm = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_mulh = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_mulhsu = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_mulhu = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__muldiv_op = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_lr_w = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_sc_w = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__amoldst_op = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_i_imm = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_imm_sel_i = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_imm_sel_u = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_imm_sel_cili = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_cl_imm = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_imm_sel_cb = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_imm_sel_cj = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_cj_imm = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_format_ci = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_format_cs = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_format_cb = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_need_cs_rdd = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_need_cb_rdd = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_need_rd = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_rs1idx = VL_RAND_RESET_I(5);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_rs2idx = VL_RAND_RESET_I(5);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_rdidx = VL_RAND_RESET_I(5);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_4 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_6 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_11 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_12 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_13 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_14 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_15 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_16 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_17 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_18 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_19 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_20 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_21 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_22 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_25 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_29 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_30 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_31 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_32 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_33 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_40 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_47 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_51 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_52 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_53 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_56 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_58 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_59 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_60 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_61 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_62 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_63 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_64 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_disp__DOT__disp_condition = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__rdidx_r[__Vi0] = VL_RAND_RESET_I(5);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__pc_r[__Vi0] = VL_RAND_RESET_I(32);
    }
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__alc_ptr_ena = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__depth_gt1__DOT__alc_ptr_flg_nxt = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__depth_gt1__DOT__alc_ptr_flg_ena = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__depth_gt1__DOT__alc_ptr_nxt = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__depth_gt1__DOT__ret_ptr_flg_nxt = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__depth_gt1__DOT__ret_ptr_flg_ena = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__depth_gt1__DOT__ret_ptr_nxt = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT____Vcellinp__oitf_entries__BRA__0__KET____DOT__vld_dfflrs____pinNumber2 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT____Vcellinp__oitf_entries__BRA__0__KET____DOT__vld_dfflrs____pinNumber1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT____Vcellinp__oitf_entries__BRA__0__KET____DOT__pc_dfflrs____pinNumber1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT____Vcellinp__oitf_entries__BRA__1__KET____DOT__vld_dfflrs____pinNumber2 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT____Vcellinp__oitf_entries__BRA__1__KET____DOT__vld_dfflrs____pinNumber1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT____Vcellinp__oitf_entries__BRA__1__KET____DOT__pc_dfflrs____pinNumber1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT____VdfgRegularize_ha0f0c4cc_0_2 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT____VdfgRegularize_ha0f0c4cc_0_3 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT____VdfgRegularize_ha0f0c4cc_0_4 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT____VdfgRegularize_ha0f0c4cc_0_5 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT____VdfgRegularize_ha0f0c4cc_0_6 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__depth_gt1__DOT__alc_ptr_flg_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__depth_gt1__DOT__alc_ptr_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__depth_gt1__DOT__ret_ptr_flg_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__depth_gt1__DOT__ret_ptr_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__oitf_entries__BRA__0__KET____DOT__vld_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__oitf_entries__BRA__0__KET____DOT__rdidx_dfflrs__DOT__qout_r = VL_RAND_RESET_I(5);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__oitf_entries__BRA__0__KET____DOT__pc_dfflrs__DOT__qout_r = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__oitf_entries__BRA__0__KET____DOT__rdwen_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__oitf_entries__BRA__0__KET____DOT__rdfpu_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__oitf_entries__BRA__1__KET____DOT__vld_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__oitf_entries__BRA__1__KET____DOT__rdidx_dfflrs__DOT__qout_r = VL_RAND_RESET_I(5);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__oitf_entries__BRA__1__KET____DOT__pc_dfflrs__DOT__qout_r = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__oitf_entries__BRA__1__KET____DOT__rdwen_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__oitf_entries__BRA__1__KET____DOT__rdfpu_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__ifu_excp_op = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__alu_op = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__csr_op = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__nice_op = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__mdv_i_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__agu_i_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__csr_i_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__nice_i_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__nice_i_ready = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__mdv_i_ready = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__csr_i_ready = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__agu_i_longpipe = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__csr_o_wbck_wdat = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__csr_i_info = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__nice_i_itag = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__nice_o_ready = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__bjp_i_info = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__agu_o_ready = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__agu_o_cmt_misalgn = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__agu_o_cmt_buserr = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__agu_i_rs1 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__agu_i_rs2 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__agu_i_info = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__alu_req_alu_op1 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__alu_req_alu_op2 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__alu_i_info = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__mdv_i_rs1 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__mdv_i_rs2 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__mdv_i_info = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__mdv_o_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__mdv_o_ready = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__muldiv_req_alu_res = VL_RAND_RESET_Q(35);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__alu_req_alu = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__muldiv_req_alu = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__bjp_req_alu = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__agu_req_alu = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__o_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__o_ready = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__o_need_wbck = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT____VdfgRegularize_h27f877b5_0_8 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_nice__DOT__nice_req_valid_pos = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_nice__DOT__fifo_o_rdy = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 4; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_nice__DOT__u_nice_itag_fifo__DOT__dp_gt0__DOT__fifo_rf_r[__Vi0] = VL_RAND_RESET_I(1);
    }
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_nice__DOT__u_nice_itag_fifo__DOT__dp_gt0__DOT__wen = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_nice__DOT__u_nice_itag_fifo__DOT__dp_gt0__DOT__ren = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_nice__DOT__u_nice_itag_fifo__DOT__dp_gt0__DOT__rptr_vec_r = VL_RAND_RESET_I(4);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_nice__DOT__u_nice_itag_fifo__DOT__dp_gt0__DOT__wptr_vec_r = VL_RAND_RESET_I(4);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_nice__DOT__u_nice_itag_fifo__DOT____Vcellinp__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr____pinNumber2 = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_nice__DOT__u_nice_itag_fifo__DOT____Vcellinp__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr____pinNumber2 = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_nice__DOT__u_nice_itag_fifo__DOT__dp_gt0__DOT__vec_nxt = VL_RAND_RESET_I(5);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_nice__DOT__u_nice_itag_fifo__DOT__dp_gt0__DOT__vec_en = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_nice__DOT__u_nice_itag_fifo__DOT____Vcellinp__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl____pinNumber1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_nice__DOT__u_nice_itag_fifo__DOT____Vcellinp__dp_gt0__DOT__fifo_rf__BRA__1__KET____DOT__fifo_rf_dffl____pinNumber1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_nice__DOT__u_nice_itag_fifo__DOT____Vcellinp__dp_gt0__DOT__fifo_rf__BRA__2__KET____DOT__fifo_rf_dffl____pinNumber1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_nice__DOT__u_nice_itag_fifo__DOT____Vcellinp__dp_gt0__DOT__fifo_rf__BRA__3__KET____DOT__fifo_rf_dffl____pinNumber1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_nice__DOT__u_nice_itag_fifo__DOT__dp_gt0__DOT__mux_rdat = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_nice__DOT__u_nice_itag_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_nice__DOT__u_nice_itag_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_nice__DOT__u_nice_itag_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr__DOT__qout_r = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_nice__DOT__u_nice_itag_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr__DOT__qout_r = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_nice__DOT__u_nice_itag_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_nice__DOT__u_nice_itag_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r = VL_RAND_RESET_I(4);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_nice__DOT__u_nice_itag_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_nice__DOT__u_nice_itag_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__1__KET____DOT__fifo_rf_dffl__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_nice__DOT__u_nice_itag_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__2__KET____DOT__fifo_rf_dffl__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_nice__DOT__u_nice_itag_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__3__KET____DOT__fifo_rf_dffl__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_csrctrl__DOT__csr_op1 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_csrctrl__DOT____VdfgRegularize_hce6c5c95_0_0 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__flush_block = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__agu_i_load = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__agu_i_store = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__agu_i_amo = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__agu_i_addr_unalgn = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__state_last_exit_ena = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__state_idle_exit_ena = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__unalgn_flg_set = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__unalgn_flg_clr = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__agu_addr_unalgn = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__agu_i_unalgnldst = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__agu_i_unalgnamo = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__icb_state_ena = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__icb_state_nxt = VL_RAND_RESET_I(4);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__state_1st_exit_ena = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__state_wait2nd_exit_ena = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__state_2nd_exit_ena = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__leftover_ena = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__leftover_err_nxt = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__amo_1stuop = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__amo_2nduop = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__agu_addr_gen_op2 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT____VdfgRegularize_h398bcbe0_0_4 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__unalgn_flg_dffl__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__icb_state_dfflr__DOT__qout_r = VL_RAND_RESET_I(4);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__icb_leftover_err_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__muldiv_o_hsked = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__flushed_clr = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__i_b2b = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__mul_rs1_sign = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__mul_rs2_sign = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__i_op_mul = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__i_op_div = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__muldiv_state_nxt = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__muldiv_state_ena = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__state_0th_exit_ena = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__state_exec_exit_ena = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__state_remd_chck_exit_ena = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__state_remd_corr_exit_ena = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__special_cases = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__div_need_corrct = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__exec_last_cycle = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__state_exec_enter_ena = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__exec_cnt_inc = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__exec_cnt_nxt = VL_RAND_RESET_I(6);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__part_prdt_lo_nxt = VL_RAND_RESET_Q(33);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__booth_code = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__booth_sel_two = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__part_prdt_lo_ena = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__div_rs1_sign = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__div_rs2_sign = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__divisor = VL_RAND_RESET_Q(34);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__quot_0cycl = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__prev_quot = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__current_quot = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(67, vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__div_exe_part_remd);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__part_remd_ena = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__corrct_phase = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__div_remd = VL_RAND_RESET_Q(33);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__div_quot = VL_RAND_RESET_Q(33);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__div_remd_chck_alu_op1 = VL_RAND_RESET_Q(34);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__remd_inc_quot_dec = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__div_special_res = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__wbck_condi = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__req_alu_sel2 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__req_alu_sel3 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__req_alu_sel4 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__req_alu_sel5 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__golden0_mul_res_pre = VL_RAND_RESET_Q(64);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__golden1_mul_res = VL_RAND_RESET_Q(64);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT____VdfgRegularize_hc46fa3c7_0_2 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT____VdfgRegularize_hc46fa3c7_0_4 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT____VdfgRegularize_hc46fa3c7_0_8 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT____VdfgRegularize_hc46fa3c7_0_10 = VL_RAND_RESET_Q(33);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT____VdfgRegularize_hc46fa3c7_0_11 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT____VdfgRegularize_hc46fa3c7_0_15 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT____VdfgRegularize_hc46fa3c7_0_16 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT____VdfgRegularize_hc46fa3c7_0_22 = VL_RAND_RESET_Q(33);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT____VdfgRegularize_hc46fa3c7_0_23 = VL_RAND_RESET_Q(33);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT____VdfgRegularize_hc46fa3c7_0_24 = VL_RAND_RESET_Q(33);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT____VdfgRegularize_hc46fa3c7_0_30 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__flushed_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__muldiv_state_dfflr__DOT__qout_r = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__exec_cnt_dfflr__DOT__qout_r = VL_RAND_RESET_I(6);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__part_prdt_sft1_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__part_remd_sft1_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__mux_op1 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__mux_op2 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__op_maxu = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__op_minu = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__op_add = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__op_sub = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__op_xor = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__op_sll = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__op_srl = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__op_sra = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__op_sltu = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__op_cmp_eq = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__op_cmp_ne = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__op_cmp_lt = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__op_cmp_gt = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__op_cmp_ltu = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__op_cmp_gtu = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__sbf_0_nxt = VL_RAND_RESET_Q(33);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__shifter_in1 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__shifter_in2 = VL_RAND_RESET_I(5);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__shifter_res = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__op_shift = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__srl_res = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__op_unsigned = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__adder_op2 = VL_RAND_RESET_Q(35);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__adder_sub = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__adder_addsub = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__xorer_op = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__xorer_res = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__op_slttu = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT____VdfgRegularize_hbe627a31_0_5 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT____VdfgRegularize_hbe627a31_0_6 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT____VdfgRegularize_hbe627a31_0_10 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__sbf_0_dffl__DOT__qout_r = VL_RAND_RESET_Q(33);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__sbf_1_dffl__DOT__qout_r = VL_RAND_RESET_Q(33);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_longpwbck__DOT__wbck_ready4lsu = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_longpwbck__DOT__wbck_sel_lsu = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_longpwbck__DOT__wbck_ready4nice = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_longpwbck__DOT__wbck_sel_nice = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_longpwbck__DOT__wbck_i_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_wbck__DOT__wbck_sel_alu = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__alu_brchmis_flush_req = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__nonalu_excpirq_flush_req_raw = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__excpirq_flush_req = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__excpirq_cause = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__cmt_ena = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_branchslv__DOT__brchmis_need_flush = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__nonalu_dbg_entry_req_raw = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__wfi_req_hsked = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__wfi_irq_req = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__dbg_entry_req = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__wfi_flag_clr = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__wfi_halt_req_set = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__irq_req = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__alu_need_flush = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__dbg_ebrk_req = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__dbg_entry_flush_req = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__irq_flush_req = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__alu_excp_flush_req = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__alu_ebreakm_flush_req_novld = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__all_excp_flush_req = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__excp_taken_ena = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__alu_ebreakm_flush_req = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__dbg_irq_req = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__dbg_halt_req = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__step_req_set = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__wfi_irq_mask = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__irq_req_raw = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__alu_excp_i_ebreak4excp = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__alu_excp_flush_req_ld = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__alu_excp_flush_req_stamo = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__alu_excp_flush_req_ebreak = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__alu_excp_flush_req_ifu_buserr = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__alu_excp_flush_req_ifu_ilegl = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__alu_excp_flush_req_ld_misalgn = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__alu_excp_flush_req_ld_buserr = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__alu_excp_flush_req_stamo_misalgn = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__alu_excp_flush_req_stamo_buserr = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__longp_excp_flush_req_ld_buserr = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__longp_excp_flush_req_st_buserr = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT____VdfgRegularize_hd8005696_0_10 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT____VdfgRegularize_hd8005696_0_11 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT____VdfgRegularize_hd8005696_0_12 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT____VdfgRegularize_hd8005696_0_13 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT____VdfgRegularize_hd8005696_0_14 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT____VdfgRegularize_hd8005696_0_16 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT____VdfgRegularize_hd8005696_0_18 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__wfi_flag_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__wfi_halt_req_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__step_req_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__wbck_csr_wen = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__status_mpie_ena = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__status_mpie_nxt = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__status_mie_nxt = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mtvec_nxt = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mcycle_wr_ena = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mcycleh_wr_ena = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__minstret_wr_ena = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__minstreth_wr_ena = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mcycle_nxt = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mcycleh_nxt = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__minstret_nxt = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__minstreth_nxt = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT____VdfgRegularize_hf64c3f5e_0_0 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT____VdfgRegularize_hf64c3f5e_0_4 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT____VdfgRegularize_hf64c3f5e_0_5 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT____VdfgRegularize_hf64c3f5e_0_6 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT____VdfgRegularize_hf64c3f5e_0_7 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__status_mpie_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__status_mie_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mie_dfflr__DOT__qout_r = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__meip_dffr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__msip_dffr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mtip_dffr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mtvec_dfflr__DOT__qout_r = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mscratch_dfflr__DOT__qout_r = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mcycle_dfflr__DOT__qout_r = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mcycleh_dfflr__DOT__qout_r = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__minstret_dfflr__DOT__qout_r = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__minstreth_dfflr__DOT__qout_r = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__counterstop_dfflr__DOT__qout_r = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__itcmnohold_dfflr__DOT__qout_r = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mdvnob2b_dfflr__DOT__qout_r = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mcgstop_dfflr__DOT__qout_r = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__epc_dfflr__DOT__qout_r = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__cause_dfflr__DOT__qout_r = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__badaddr_dfflr__DOT__qout_r = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__agu_icb_cmd_valid_pos = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__pre_agu_icb_rsp_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__fpu_icb_rsp_usr = VL_RAND_RESET_Q(39);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__arbt_icb_cmd_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__arbt_icb_cmd_ready = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__arbt_icb_rsp_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__arbt_icb_rsp_ready = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__arbt_icb_rsp_usr = VL_RAND_RESET_Q(39);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__arbt_bus_icb_cmd_ready = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__arbt_icb_cmd_biu = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__excl_flg_clr = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__excl_addr_ena = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__arbt_icb_cmd_scond = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__arbt_icb_cmd_scond_true = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__splt_fifo_i_ready = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__splt_fifo_i_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__splt_fifo_o_ready = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__arbt_icb_rsp_biu = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__arbt_icb_rsp_dtcm = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__arbt_icb_rsp_itcm = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__arbt_icb_cmd_valid_pos = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__all_icb_cmd_ready_excp_itcm = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__rdata_algn = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT____VdfgRegularize_hbd57ad4c_0_3 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__j = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__i_bus_icb_cmd_sel = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__o_icb_cmd_ready_real = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__i_icb_cmd_read[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__i_icb_cmd_addr[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__i_icb_cmd_wdata[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__i_icb_cmd_wmask[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__i_icb_cmd_burst[__Vi0] = VL_RAND_RESET_I(2);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__i_icb_cmd_beat[__Vi0] = VL_RAND_RESET_I(2);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__i_icb_cmd_lock[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__i_icb_cmd_excl[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__i_icb_cmd_size[__Vi0] = VL_RAND_RESET_I(2);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__i_icb_cmd_usr[__Vi0] = VL_RAND_RESET_Q(39);
    }
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__sel_o_icb_cmd_read = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__sel_o_icb_cmd_addr = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__sel_o_icb_cmd_wdata = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__sel_o_icb_cmd_wmask = VL_RAND_RESET_I(4);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__sel_o_icb_cmd_burst = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__sel_o_icb_cmd_beat = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__sel_o_icb_cmd_lock = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__sel_o_icb_cmd_excl = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__sel_o_icb_cmd_size = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__sel_o_icb_cmd_usr = VL_RAND_RESET_Q(39);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__o_icb_rsp_valid_pre = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__i_icb_rsp_port_id = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__rspid_fifo_i_ready = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__i_icb_cmd_ready_pre = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__i_icb_cmd_valid_pre = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__arbt_ena = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__o_icb_rsp_port_id = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_set = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_clr = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__excl_flg_dffl__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__excl_addr_dffl__DOT__qout_r = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_e203_lsu_splt_stage__DOT__dp_gt_0__DOT__vld_set = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_e203_lsu_splt_stage__DOT__dp_gt_0__DOT__vld_clr = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_e203_lsu_splt_stage__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_e203_lsu_splt_stage__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r = VL_RAND_RESET_Q(44);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__arbt_icb_cmd_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__arbt_icb_rsp_ready = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__arbt_bus_icb_cmd_valid = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__arbt_bus_icb_cmd_ready = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__buf_icb_sel_ppi = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__buf_icb_sel_clint = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__buf_icb_sel_plic = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__buf_icb_sel_fio = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__buf_icb_sel_ifuerr = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__buf_icb_sel_mem = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__buf_icb_splt_indic = VL_RAND_RESET_I(6);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__j = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__i_bus_icb_cmd_sel = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__o_icb_cmd_ready_real = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__i_icb_cmd_read[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__i_icb_cmd_addr[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__i_icb_cmd_wdata[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__i_icb_cmd_wmask[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__i_icb_cmd_burst[__Vi0] = VL_RAND_RESET_I(2);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__i_icb_cmd_beat[__Vi0] = VL_RAND_RESET_I(2);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__i_icb_cmd_lock[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__i_icb_cmd_excl[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__i_icb_cmd_size[__Vi0] = VL_RAND_RESET_I(2);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__i_icb_cmd_usr[__Vi0] = VL_RAND_RESET_I(1);
    }
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__sel_o_icb_cmd_read = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__sel_o_icb_cmd_addr = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__sel_o_icb_cmd_wdata = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__sel_o_icb_cmd_wmask = VL_RAND_RESET_I(4);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__sel_o_icb_cmd_burst = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__sel_o_icb_cmd_beat = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__sel_o_icb_cmd_lock = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__sel_o_icb_cmd_excl = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__sel_o_icb_cmd_size = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__sel_o_icb_cmd_usr = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__o_icb_rsp_valid_pre = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__i_icb_rsp_port_id = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__i_icb_cmd_ready_pre = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__i_icb_cmd_valid_pre = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__arbt_ena = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__o_icb_rsp_port_id = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_set = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_clr = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__outs_cnt_nxt = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        VL_RAND_RESET_W(78, vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__fifo_rf_r[__Vi0]);
    }
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__wen = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__ren = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__vec_nxt = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__vec_en = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(78, vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__mux_rdat);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(78, vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r);
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__fifo_rf_r[__Vi0] = VL_RAND_RESET_Q(35);
    }
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__wen = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__ren = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__vec_nxt = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__vec_en = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__mux_rdat = VL_RAND_RESET_Q(35);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r = VL_RAND_RESET_Q(35);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__outs_cnt_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__j = VL_RAND_RESET_I(32);
    for (int __Vi0 = 0; __Vi0 < 6; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__o_icb_cmd_read[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 6; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__o_icb_cmd_addr[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 6; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__o_icb_cmd_wdata[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 6; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__o_icb_cmd_wmask[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0 = 0; __Vi0 < 6; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__o_icb_cmd_burst[__Vi0] = VL_RAND_RESET_I(2);
    }
    for (int __Vi0 = 0; __Vi0 < 6; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__o_icb_cmd_beat[__Vi0] = VL_RAND_RESET_I(2);
    }
    for (int __Vi0 = 0; __Vi0 < 6; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__o_icb_cmd_lock[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 6; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__o_icb_cmd_excl[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 6; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__o_icb_cmd_size[__Vi0] = VL_RAND_RESET_I(2);
    }
    for (int __Vi0 = 0; __Vi0 < 6; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__o_icb_cmd_usr[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 6; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__o_icb_rsp_rdata[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 6; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__o_icb_rsp_usr[__Vi0] = VL_RAND_RESET_I(1);
    }
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__sel_o_apb_cmd_ready = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__rspid_fifo_bypass = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__o_icb_rsp_port_id = VL_RAND_RESET_I(6);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__i_icb_cmd_valid_pre = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_err = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_rdata = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_usr = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT____VdfgRegularize_h52aac040_0_1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_set = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_clr = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r = VL_RAND_RESET_I(6);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__lsu_icb_cmd_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__arbt_icb_cmd_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__arbt_icb_rsp_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__arbt_icb_rsp_ready = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__sram_sel_ifu = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__sram_icb_cmd_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__sram_icb_cmd_read = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__ifu_holdup_set = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__ifu_holdup_clr = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_lsu2itcm_n2w__DOT__n2w_fifo_i_ready = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_lsu2itcm_n2w__DOT__fifo_dp_1__DOT__u_sirv_gnrl_n2w_fifo__DOT__dp_gt_0__DOT__vld_set = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_lsu2itcm_n2w__DOT__fifo_dp_1__DOT__u_sirv_gnrl_n2w_fifo__DOT__dp_gt_0__DOT__vld_clr = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_lsu2itcm_n2w__DOT__fifo_dp_1__DOT__u_sirv_gnrl_n2w_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_lsu2itcm_n2w__DOT__fifo_dp_1__DOT__u_sirv_gnrl_n2w_fifo__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_ext2itcm_n2w__DOT__fifo_dp_1__DOT__u_sirv_gnrl_n2w_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_ext2itcm_n2w__DOT__fifo_dp_1__DOT__u_sirv_gnrl_n2w_fifo__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__j = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__i_bus_icb_cmd_sel = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__o_icb_cmd_ready_real = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__i_icb_cmd_read[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__i_icb_cmd_addr[__Vi0] = VL_RAND_RESET_I(16);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__i_icb_cmd_wdata[__Vi0] = VL_RAND_RESET_Q(64);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__i_icb_cmd_wmask[__Vi0] = VL_RAND_RESET_I(8);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__i_icb_cmd_burst[__Vi0] = VL_RAND_RESET_I(2);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__i_icb_cmd_beat[__Vi0] = VL_RAND_RESET_I(2);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__i_icb_cmd_lock[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__i_icb_cmd_excl[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__i_icb_cmd_size[__Vi0] = VL_RAND_RESET_I(2);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__i_icb_cmd_usr[__Vi0] = VL_RAND_RESET_I(1);
    }
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__sel_o_icb_cmd_read = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__sel_o_icb_cmd_addr = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__sel_o_icb_cmd_wdata = VL_RAND_RESET_Q(64);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__sel_o_icb_cmd_wmask = VL_RAND_RESET_I(8);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__sel_o_icb_cmd_burst = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__sel_o_icb_cmd_beat = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__sel_o_icb_cmd_lock = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__sel_o_icb_cmd_excl = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__sel_o_icb_cmd_size = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__sel_o_icb_cmd_usr = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__i_icb_rsp_port_id = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__rspid_fifo_i_ready = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__i_icb_cmd_ready_pre = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__i_icb_cmd_valid_pre = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__arbt_ena = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__o_icb_rsp_port_id = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_set = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_clr = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__byp_icb_cmd_valid = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(91, vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__byp_icb_cmd_o_pack);
    VL_RAND_RESET_W(91, vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__fifo_i_dat);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__fifo_o_rdy = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        VL_RAND_RESET_W(91, vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__fifo_rf_r[__Vi0]);
    }
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__wen = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__ren = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_nxt = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_en = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(91, vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_sirv_1cyc_sram_ctrl__DOT__u_e1_stage__DOT__dp_gt_0__DOT__vld_set = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_sirv_1cyc_sram_ctrl__DOT__u_e1_stage__DOT__dp_gt_0__DOT__vld_clr = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_sirv_1cyc_sram_ctrl__DOT__u_e1_stage__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_sirv_1cyc_sram_ctrl__DOT__u_e1_stage__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_sirv_1cyc_sram_ctrl__DOT__u_ram_clkgate__DOT__enb = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__ifu_holdup_dffl__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__arbt_icb_cmd_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__arbt_bus_icb_cmd_valid = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__arbt_bus_icb_cmd_ready = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__j = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__i_bus_icb_cmd_sel = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__o_icb_cmd_ready_real = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__i_icb_cmd_read[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__i_icb_cmd_addr[__Vi0] = VL_RAND_RESET_I(16);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__i_icb_cmd_wdata[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__i_icb_cmd_wmask[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__i_icb_cmd_burst[__Vi0] = VL_RAND_RESET_I(2);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__i_icb_cmd_beat[__Vi0] = VL_RAND_RESET_I(2);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__i_icb_cmd_lock[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__i_icb_cmd_excl[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__i_icb_cmd_size[__Vi0] = VL_RAND_RESET_I(2);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__i_icb_cmd_usr[__Vi0] = VL_RAND_RESET_I(1);
    }
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__sel_o_icb_cmd_read = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__sel_o_icb_cmd_addr = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__sel_o_icb_cmd_wdata = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__sel_o_icb_cmd_wmask = VL_RAND_RESET_I(4);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__sel_o_icb_cmd_burst = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__sel_o_icb_cmd_beat = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__sel_o_icb_cmd_lock = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__sel_o_icb_cmd_excl = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__sel_o_icb_cmd_size = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__sel_o_icb_cmd_usr = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__o_icb_rsp_valid_pre = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__i_icb_rsp_port_id = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__rspid_fifo_i_ready = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__rspid_fifo_o_ready = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__i_icb_cmd_ready_pre = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__i_icb_cmd_valid_pre = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__arbt_ena = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__o_icb_rsp_port_id = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_set = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_clr = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__byp_icb_cmd_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__byp_icb_cmd_o_pack = VL_RAND_RESET_Q(54);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__fifo_i_dat = VL_RAND_RESET_Q(54);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__fifo_o_rdy = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__fifo_rf_r[__Vi0] = VL_RAND_RESET_Q(54);
    }
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__wen = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__ren = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_nxt = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_en = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r = VL_RAND_RESET_Q(54);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_sirv_1cyc_sram_ctrl__DOT__u_e1_stage__DOT__dp_gt_0__DOT__vld_set = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_sirv_1cyc_sram_ctrl__DOT__u_e1_stage__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_sirv_1cyc_sram_ctrl__DOT__u_e1_stage__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_sirv_1cyc_sram_ctrl__DOT__u_ram_clkgate__DOT__enb = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 8192; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_srams__DOT__u_e203_itcm_ram__DOT__u_e203_itcm_gnrl_ram__DOT__u_sirv_sim_ram__DOT__mem_r[__Vi0] = VL_RAND_RESET_Q(64);
    }
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_srams__DOT__u_e203_itcm_ram__DOT__u_e203_itcm_gnrl_ram__DOT__u_sirv_sim_ram__DOT__addr_r = VL_RAND_RESET_I(13);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_srams__DOT__u_e203_itcm_ram__DOT__u_e203_itcm_gnrl_ram__DOT__u_sirv_sim_ram__DOT__wen = VL_RAND_RESET_I(8);
    for (int __Vi0 = 0; __Vi0 < 16384; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_srams__DOT__u_e203_dtcm_ram__DOT__u_e203_dtcm_gnrl_ram__DOT__u_sirv_sim_ram__DOT__mem_r[__Vi0] = VL_RAND_RESET_I(32);
    }
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_srams__DOT__u_e203_dtcm_ram__DOT__u_e203_dtcm_gnrl_ram__DOT__u_sirv_sim_ram__DOT__addr_r = VL_RAND_RESET_I(14);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_srams__DOT__u_e203_dtcm_ram__DOT__u_e203_dtcm_gnrl_ram__DOT__u_sirv_sim_ram__DOT__wen = VL_RAND_RESET_I(4);
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_rtc_irq_sync__DOT__sync_dat[__Vi0] = VL_RAND_RESET_I(1);
    }
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_rtc_irq_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_rtc_irq_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_wdg_irq_sync__DOT__sync_dat[__Vi0] = VL_RAND_RESET_I(1);
    }
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_wdg_irq_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_wdg_irq_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__icb_cmd_wr_hsked = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__icb_cmd_sel_prio = VL_RAND_RESET_I(17);
    for (int __Vi0 = 0; __Vi0 < 17; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_prio_nxt[__Vi0] = VL_RAND_RESET_I(3);
    }
    for (int __Vi0 = 0; __Vi0 < 17; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_prio_r[__Vi0] = VL_RAND_RESET_I(3);
    }
    for (int __Vi0 = 0; __Vi0 < 17; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_prio_masked[__Vi0] = VL_RAND_RESET_I(3);
    }
    for (int __Vi0 = 0; __Vi0 < 32; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_prio_lvl_5_lt[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 16; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_prio_lvl_4_lt[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 8; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_prio_lvl_3_lt[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 4; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_prio_lvl_2_lt[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_prio_lvl_1_lt[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 32; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_prio_lvl_5[__Vi0] = VL_RAND_RESET_I(3);
    }
    for (int __Vi0 = 0; __Vi0 < 16; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_prio_lvl_4[__Vi0] = VL_RAND_RESET_I(3);
    }
    for (int __Vi0 = 0; __Vi0 < 8; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_prio_lvl_3[__Vi0] = VL_RAND_RESET_I(3);
    }
    for (int __Vi0 = 0; __Vi0 < 4; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_prio_lvl_2[__Vi0] = VL_RAND_RESET_I(3);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_prio_lvl_1[__Vi0] = VL_RAND_RESET_I(3);
    }
    for (int __Vi0 = 0; __Vi0 < 32; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_id_lvl_5[__Vi0] = VL_RAND_RESET_I(6);
    }
    for (int __Vi0 = 0; __Vi0 < 16; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_id_lvl_4[__Vi0] = VL_RAND_RESET_I(6);
    }
    for (int __Vi0 = 0; __Vi0 < 8; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_id_lvl_3[__Vi0] = VL_RAND_RESET_I(6);
    }
    for (int __Vi0 = 0; __Vi0 < 4; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_id_lvl_2[__Vi0] = VL_RAND_RESET_I(6);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_id_lvl_1[__Vi0] = VL_RAND_RESET_I(6);
    }
    for (int __Vi0 = 0; __Vi0 < 32; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_ip_lvl_5[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 16; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_ip_lvl_4[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 8; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_ip_lvl_3[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 4; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_ip_lvl_2[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_ip_lvl_1[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__icb_cmd_sel_enab[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_enab_ena[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_enab_nxt[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_enab_r[__Vi0] = VL_RAND_RESET_I(32);
    }
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__ii = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__rsp_rdata_prio = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__rsp_rdata_targ = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__rsp_rdata = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__1__KET____DOT__u_LevelGateway_1_1__io_plic_complete = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__1__KET____DOT__irq_pend_dfflr____pinNumber2 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__1__KET____DOT__irq_pend_dfflr____pinNumber1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__1__KET____DOT__irq_prio_dfflr____pinNumber1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__2__KET____DOT__u_LevelGateway_1_1__io_plic_complete = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__2__KET____DOT__irq_pend_dfflr____pinNumber2 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__2__KET____DOT__irq_pend_dfflr____pinNumber1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__2__KET____DOT__irq_prio_dfflr____pinNumber1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__3__KET____DOT__u_LevelGateway_1_1__io_plic_complete = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__3__KET____DOT__irq_pend_dfflr____pinNumber2 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__3__KET____DOT__irq_pend_dfflr____pinNumber1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__3__KET____DOT__irq_prio_dfflr____pinNumber1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__4__KET____DOT__u_LevelGateway_1_1__io_plic_complete = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__4__KET____DOT__irq_pend_dfflr____pinNumber2 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__4__KET____DOT__irq_pend_dfflr____pinNumber1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__4__KET____DOT__irq_prio_dfflr____pinNumber1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__5__KET____DOT__u_LevelGateway_1_1__io_plic_complete = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__5__KET____DOT__irq_pend_dfflr____pinNumber2 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__5__KET____DOT__irq_pend_dfflr____pinNumber1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__5__KET____DOT__irq_prio_dfflr____pinNumber1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__6__KET____DOT__u_LevelGateway_1_1__io_plic_complete = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__6__KET____DOT__irq_pend_dfflr____pinNumber2 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__6__KET____DOT__irq_pend_dfflr____pinNumber1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__6__KET____DOT__irq_prio_dfflr____pinNumber1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__7__KET____DOT__u_LevelGateway_1_1__io_plic_complete = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__7__KET____DOT__irq_pend_dfflr____pinNumber2 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__7__KET____DOT__irq_pend_dfflr____pinNumber1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__7__KET____DOT__irq_prio_dfflr____pinNumber1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__8__KET____DOT__u_LevelGateway_1_1__io_plic_complete = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__8__KET____DOT__irq_pend_dfflr____pinNumber2 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__8__KET____DOT__irq_pend_dfflr____pinNumber1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__8__KET____DOT__irq_prio_dfflr____pinNumber1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__9__KET____DOT__u_LevelGateway_1_1__io_plic_complete = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__9__KET____DOT__irq_pend_dfflr____pinNumber2 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__9__KET____DOT__irq_pend_dfflr____pinNumber1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__9__KET____DOT__irq_prio_dfflr____pinNumber1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__10__KET____DOT__u_LevelGateway_1_1__io_plic_complete = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__10__KET____DOT__irq_pend_dfflr____pinNumber2 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__10__KET____DOT__irq_pend_dfflr____pinNumber1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__10__KET____DOT__irq_prio_dfflr____pinNumber1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__11__KET____DOT__u_LevelGateway_1_1__io_plic_complete = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__11__KET____DOT__irq_pend_dfflr____pinNumber2 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__11__KET____DOT__irq_pend_dfflr____pinNumber1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__11__KET____DOT__irq_prio_dfflr____pinNumber1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__12__KET____DOT__u_LevelGateway_1_1__io_plic_complete = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__12__KET____DOT__irq_pend_dfflr____pinNumber2 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__12__KET____DOT__irq_pend_dfflr____pinNumber1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__12__KET____DOT__irq_prio_dfflr____pinNumber1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__13__KET____DOT__u_LevelGateway_1_1__io_plic_complete = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__13__KET____DOT__irq_pend_dfflr____pinNumber2 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__13__KET____DOT__irq_pend_dfflr____pinNumber1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__13__KET____DOT__irq_prio_dfflr____pinNumber1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__14__KET____DOT__u_LevelGateway_1_1__io_plic_complete = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__14__KET____DOT__irq_pend_dfflr____pinNumber2 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__14__KET____DOT__irq_pend_dfflr____pinNumber1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__14__KET____DOT__irq_prio_dfflr____pinNumber1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__15__KET____DOT__u_LevelGateway_1_1__io_plic_complete = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__15__KET____DOT__irq_pend_dfflr____pinNumber2 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__15__KET____DOT__irq_pend_dfflr____pinNumber1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__15__KET____DOT__irq_prio_dfflr____pinNumber1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__16__KET____DOT__u_LevelGateway_1_1__io_plic_complete = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__16__KET____DOT__irq_pend_dfflr____pinNumber2 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__16__KET____DOT__irq_pend_dfflr____pinNumber1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__16__KET____DOT__irq_prio_dfflr____pinNumber1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__enab_r_i__BRA__0__KET____DOT__irq_enab_dfflr____pinNumber1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____VdfgRegularize_h8d77fd62_1_62 = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____VdfgRegularize_h8d77fd62_1_63 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____VdfgRegularize_h8d77fd62_1_118 = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____VdfgRegularize_h8d77fd62_1_119 = VL_RAND_RESET_I(6);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____VdfgRegularize_h8d77fd62_1_120 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____VdfgRegularize_h8d77fd62_1_122 = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____VdfgRegularize_h8d77fd62_1_123 = VL_RAND_RESET_I(6);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____VdfgRegularize_h8d77fd62_1_124 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____VdfgRegularize_h8d77fd62_1_128 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____VdfgRegularize_h8d77fd62_1_136 = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____VdfgRegularize_h8d77fd62_1_137 = VL_RAND_RESET_I(6);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____VdfgRegularize_h8d77fd62_1_138 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____VdfgRegularize_h8d77fd62_1_169 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____VdfgRegularize_h8d77fd62_1_170 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____VdfgRegularize_h8d77fd62_1_171 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____VdfgRegularize_h8d77fd62_1_172 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____VdfgRegularize_h8d77fd62_1_173 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____VdfgRegularize_h8d77fd62_1_174 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____VdfgRegularize_h8d77fd62_1_175 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____VdfgRegularize_h8d77fd62_1_176 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____VdfgRegularize_h8d77fd62_1_177 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____VdfgRegularize_h8d77fd62_1_178 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____VdfgRegularize_h8d77fd62_1_179 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____VdfgRegularize_h8d77fd62_1_180 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____VdfgRegularize_h8d77fd62_1_181 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____VdfgRegularize_h8d77fd62_1_182 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____VdfgRegularize_h8d77fd62_1_183 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____VdfgRegularize_h8d77fd62_1_184 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____VdfgRegularize_h8d77fd62_1_185 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____VdfgRegularize_h8d77fd62_1_186 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____VdfgRegularize_h8d77fd62_1_196 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____VdfgRegularize_h8d77fd62_1_197 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____VdfgRegularize_h8d77fd62_1_198 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____VdfgRegularize_h8d77fd62_1_199 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____VdfgRegularize_h8d77fd62_1_200 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____VdfgRegularize_h8d77fd62_1_201 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____VdfgRegularize_h8d77fd62_1_202 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____VdfgRegularize_h8d77fd62_1_203 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____VdfgRegularize_h8d77fd62_1_204 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____VdfgRegularize_h8d77fd62_1_205 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____VdfgRegularize_h8d77fd62_1_206 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____VdfgRegularize_h8d77fd62_1_207 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____VdfgRegularize_h8d77fd62_1_208 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____VdfgRegularize_h8d77fd62_1_209 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____VdfgRegularize_h8d77fd62_1_210 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____VdfgRegularize_h8d77fd62_1_211 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_thod_dfflr__DOT__qout_r = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__flop_i_irq__DOT__plic_irq_i_dffr__DOT__qout_r = VL_RAND_RESET_I(17);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__flop_o_irq__DOT__plic_irq_o_dffr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__flop_o_irq__DOT__plic_irq_id_dffr__DOT__qout_r = VL_RAND_RESET_I(6);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__flop_o_irq__DOT__plic_irq_prio_dffr__DOT__qout_r = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__1__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__1__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__1__KET____DOT__u_LevelGateway_1_1__DOT__T_12 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__1__KET____DOT__u_LevelGateway_1_1__DOT__T_17 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__1__KET____DOT__irq_pend_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__1__KET____DOT__irq_prio_dfflr__DOT__qout_r = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__2__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__2__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__2__KET____DOT__u_LevelGateway_1_1__DOT__T_12 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__2__KET____DOT__u_LevelGateway_1_1__DOT__T_17 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__2__KET____DOT__irq_pend_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__2__KET____DOT__irq_prio_dfflr__DOT__qout_r = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__3__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__3__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__3__KET____DOT__u_LevelGateway_1_1__DOT__T_12 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__3__KET____DOT__u_LevelGateway_1_1__DOT__T_17 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__3__KET____DOT__irq_pend_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__3__KET____DOT__irq_prio_dfflr__DOT__qout_r = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__4__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__4__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__4__KET____DOT__u_LevelGateway_1_1__DOT__T_12 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__4__KET____DOT__u_LevelGateway_1_1__DOT__T_17 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__4__KET____DOT__irq_pend_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__4__KET____DOT__irq_prio_dfflr__DOT__qout_r = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__5__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__5__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__5__KET____DOT__u_LevelGateway_1_1__DOT__T_12 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__5__KET____DOT__u_LevelGateway_1_1__DOT__T_17 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__5__KET____DOT__irq_pend_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__5__KET____DOT__irq_prio_dfflr__DOT__qout_r = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__6__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__6__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__6__KET____DOT__u_LevelGateway_1_1__DOT__T_12 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__6__KET____DOT__u_LevelGateway_1_1__DOT__T_17 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__6__KET____DOT__irq_pend_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__6__KET____DOT__irq_prio_dfflr__DOT__qout_r = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__7__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__7__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__7__KET____DOT__u_LevelGateway_1_1__DOT__T_12 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__7__KET____DOT__u_LevelGateway_1_1__DOT__T_17 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__7__KET____DOT__irq_pend_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__7__KET____DOT__irq_prio_dfflr__DOT__qout_r = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__8__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__8__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__8__KET____DOT__u_LevelGateway_1_1__DOT__T_12 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__8__KET____DOT__u_LevelGateway_1_1__DOT__T_17 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__8__KET____DOT__irq_pend_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__8__KET____DOT__irq_prio_dfflr__DOT__qout_r = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__9__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__9__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__9__KET____DOT__u_LevelGateway_1_1__DOT__T_12 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__9__KET____DOT__u_LevelGateway_1_1__DOT__T_17 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__9__KET____DOT__irq_pend_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__9__KET____DOT__irq_prio_dfflr__DOT__qout_r = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__10__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__10__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__10__KET____DOT__u_LevelGateway_1_1__DOT__T_12 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__10__KET____DOT__u_LevelGateway_1_1__DOT__T_17 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__10__KET____DOT__irq_pend_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__10__KET____DOT__irq_prio_dfflr__DOT__qout_r = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__11__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__11__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__11__KET____DOT__u_LevelGateway_1_1__DOT__T_12 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__11__KET____DOT__u_LevelGateway_1_1__DOT__T_17 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__11__KET____DOT__irq_pend_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__11__KET____DOT__irq_prio_dfflr__DOT__qout_r = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__12__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__12__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__12__KET____DOT__u_LevelGateway_1_1__DOT__T_12 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__12__KET____DOT__u_LevelGateway_1_1__DOT__T_17 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__12__KET____DOT__irq_pend_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__12__KET____DOT__irq_prio_dfflr__DOT__qout_r = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__13__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__13__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__13__KET____DOT__u_LevelGateway_1_1__DOT__T_12 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__13__KET____DOT__u_LevelGateway_1_1__DOT__T_17 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__13__KET____DOT__irq_pend_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__13__KET____DOT__irq_prio_dfflr__DOT__qout_r = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__14__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__14__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__14__KET____DOT__u_LevelGateway_1_1__DOT__T_12 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__14__KET____DOT__u_LevelGateway_1_1__DOT__T_17 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__14__KET____DOT__irq_pend_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__14__KET____DOT__irq_prio_dfflr__DOT__qout_r = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__15__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__15__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__15__KET____DOT__u_LevelGateway_1_1__DOT__T_12 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__15__KET____DOT__u_LevelGateway_1_1__DOT__T_17 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__15__KET____DOT__irq_pend_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__15__KET____DOT__irq_prio_dfflr__DOT__qout_r = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__16__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__16__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__16__KET____DOT__u_LevelGateway_1_1__DOT__T_12 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__16__KET____DOT__u_LevelGateway_1_1__DOT__T_17 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__16__KET____DOT__irq_pend_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__16__KET____DOT__irq_prio_dfflr__DOT__qout_r = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__enab_r_i__BRA__0__KET____DOT__irq_enab_dfflr__DOT__qout_r = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__flop_icb_rsp__DOT__u_buf_icb_rsp_buf__DOT__dp_gt_0__DOT__vld_set = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__flop_icb_rsp__DOT__u_buf_icb_rsp_buf__DOT__dp_gt_0__DOT__vld_clr = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__flop_icb_rsp__DOT__u_buf_icb_rsp_buf__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__flop_icb_rsp__DOT__u_buf_icb_rsp_buf__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__aon_rtcToggle = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__u_aon_rtctoggle_sync__DOT__sync_dat[__Vi0] = VL_RAND_RESET_I(1);
    }
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__u_aon_rtctoggle_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__u_aon_rtctoggle_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__io_rtcTick = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__io_in_0_a_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__io_in_0_d_ready = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__io_rtcToggle_dffr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__time_0 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__GEN_62 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__time_1 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__GEN_63 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__T_904 = VL_RAND_RESET_Q(64);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__timecmp_0_0 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__GEN_64 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__timecmp_0_1 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__GEN_65 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__ipi_0 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__GEN_66 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__GEN_8 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__T_1240 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__GEN_10 = VL_RAND_RESET_Q(64);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__T_1320 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__T_1360 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__T_1600 = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__T_1647 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__T_1648 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__T_1654 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__T_1657 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__T_1658 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__T_1664 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__GEN_67 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__GEN_68 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__GEN_69 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__GEN_70 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__GEN_71 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__GEN_72 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__GEN_73 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__i_aon_icb_cmd_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__i_aon_icb_cmd_ready = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__i_aon_icb_cmd_addr = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__i_aon_icb_cmd_read = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__i_aon_icb_cmd_wdata = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__i_aon_icb_rsp_ready = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__qspi0_icb_cmd_addr = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__qspi0_icb_cmd_read = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__uart0_apb_icb_cmd_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__uart0_apb_icb_cmd_addr = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__uart0_apb_icb_cmd_read = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__uart0_apb_icb_cmd_wdata = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__uart0_apb_icb_cmd_wmask = VL_RAND_RESET_I(4);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__uart0_apb_icb_rsp_ready = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__uart1_apb_icb_cmd_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__uart1_apb_icb_cmd_addr = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__uart1_apb_icb_cmd_read = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__uart1_apb_icb_cmd_wdata = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__uart1_apb_icb_cmd_wmask = VL_RAND_RESET_I(4);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__uart1_apb_icb_rsp_ready = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__uart2_apb_icb_cmd_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__uart2_apb_icb_cmd_addr = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__uart2_apb_icb_cmd_read = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__uart2_apb_icb_cmd_wdata = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__uart2_apb_icb_cmd_wmask = VL_RAND_RESET_I(4);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__uart2_apb_icb_rsp_ready = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__spi1_apb_icb_cmd_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__spi1_apb_icb_cmd_addr = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__spi1_apb_icb_cmd_read = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__spi1_apb_icb_cmd_wdata = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__spi1_apb_icb_cmd_wmask = VL_RAND_RESET_I(4);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__spi1_apb_icb_rsp_ready = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__spi2_apb_icb_cmd_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__spi2_apb_icb_cmd_addr = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__spi2_apb_icb_cmd_read = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__spi2_apb_icb_cmd_wdata = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__spi2_apb_icb_cmd_wmask = VL_RAND_RESET_I(4);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__spi2_apb_icb_rsp_ready = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__expl_axi_icb_cmd_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__expl_axi_icb_cmd_ready = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__expl_axi_icb_cmd_addr = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__expl_axi_icb_cmd_read = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__expl_axi_icb_cmd_wdata = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__expl_axi_icb_cmd_wmask = VL_RAND_RESET_I(4);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__expl_axi_icb_rsp_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__expl_axi_icb_rsp_ready = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__expl_axi_icb_rsp_rdata = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__expl_axi_icb_rsp_err = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioA_apb_icb_cmd_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioA_apb_icb_cmd_addr = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioA_apb_icb_cmd_read = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioA_apb_icb_cmd_wdata = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioA_apb_icb_cmd_wmask = VL_RAND_RESET_I(4);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioA_apb_icb_rsp_ready = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioB_apb_icb_cmd_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioB_apb_icb_cmd_addr = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioB_apb_icb_cmd_read = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioB_apb_icb_cmd_wdata = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioB_apb_icb_cmd_wmask = VL_RAND_RESET_I(4);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioB_apb_icb_rsp_ready = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__i2c0_apb_icb_cmd_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__i2c0_apb_icb_cmd_addr = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__i2c0_apb_icb_cmd_read = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__i2c0_apb_icb_cmd_wdata = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__i2c0_apb_icb_cmd_wmask = VL_RAND_RESET_I(4);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__i2c0_apb_icb_rsp_ready = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__i2c1_apb_icb_cmd_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__i2c1_apb_icb_cmd_addr = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__i2c1_apb_icb_cmd_read = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__i2c1_apb_icb_cmd_wdata = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__i2c1_apb_icb_cmd_wmask = VL_RAND_RESET_I(4);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__i2c1_apb_icb_rsp_ready = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_read = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_wdata = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_wmask = VL_RAND_RESET_I(4);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_rsp_ready = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__hclkgen_icb_cmd_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__hclkgen_icb_cmd_ready = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__hclkgen_icb_cmd_addr = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__hclkgen_icb_cmd_read = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__hclkgen_icb_cmd_wdata = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__hclkgen_icb_cmd_wmask = VL_RAND_RESET_I(4);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__hclkgen_icb_rsp_rdata = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__hclkgen_icb_rsp_err = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioA_apb_prdata = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioB_apb_prdata = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c0_scl_o_oen = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c0_sda_o_oen = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c1_scl_o_oen = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c1_sda_o_oen = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_prdata = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__expl_axi_arvalid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__expl_axi_arready = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__expl_axi_araddr = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__expl_axi_arcache = VL_RAND_RESET_I(4);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__expl_axi_arprot = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__expl_axi_arlock = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__expl_axi_arburst = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__expl_axi_arlen = VL_RAND_RESET_I(4);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__expl_axi_arsize = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__expl_axi_awvalid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__expl_axi_awready = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__expl_axi_awaddr = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__expl_axi_awcache = VL_RAND_RESET_I(4);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__expl_axi_awprot = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__expl_axi_awlock = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__expl_axi_awburst = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__expl_axi_awlen = VL_RAND_RESET_I(4);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__expl_axi_awsize = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__expl_axi_rvalid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__expl_axi_rready = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__expl_axi_rdata = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__expl_axi_rresp = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__expl_axi_rlast = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__expl_axi_wvalid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__expl_axi_wready = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__expl_axi_wdata = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__expl_axi_wstrb = VL_RAND_RESET_I(4);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__expl_axi_wlast = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__expl_axi_bvalid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__expl_axi_bready = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__expl_axi_bresp = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__deft_icb_cmd_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__icb_cmd_o0 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__icb_cmd_o1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__icb_cmd_o2 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__icb_cmd_o3 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__icb_cmd_o4 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__icb_cmd_o5 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__icb_cmd_o6 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__icb_cmd_o7 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__icb_cmd_o8 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__icb_cmd_o9 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__icb_cmd_o10 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__icb_cmd_o11 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__icb_cmd_o12 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__icb_cmd_o13 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__icb_cmd_o14 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__icb_cmd_o15 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__icb_cmd_deft = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__buf_icb_splt_indic = VL_RAND_RESET_I(17);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__rsp_fifo_i_dat = VL_RAND_RESET_Q(35);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__outs_cnt_nxt = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        VL_RAND_RESET_W(78, vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__fifo_rf_r[__Vi0]);
    }
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__wen = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__ren = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__rptr_vec_r = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__wptr_vec_r = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT____Vcellinp__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr____pinNumber2 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT____Vcellinp__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr____pinNumber2 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__vec_nxt = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__vec_en = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT____Vcellinp__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl____pinNumber1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT____Vcellinp__dp_gt0__DOT__fifo_rf__BRA__1__KET____DOT__fifo_rf_dffl____pinNumber1 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(78, vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__mux_rdat);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r = VL_RAND_RESET_I(2);
    VL_RAND_RESET_W(78, vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r);
    VL_RAND_RESET_W(78, vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__1__KET____DOT__fifo_rf_dffl__DOT__qout_r);
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__fifo_rf_r[__Vi0] = VL_RAND_RESET_Q(35);
    }
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__wen = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__ren = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__rptr_vec_r = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__wptr_vec_r = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT____Vcellinp__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr____pinNumber2 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT____Vcellinp__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr____pinNumber2 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__vec_nxt = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__vec_en = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT____Vcellinp__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl____pinNumber1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT____Vcellinp__dp_gt0__DOT__fifo_rf__BRA__1__KET____DOT__fifo_rf_dffl____pinNumber1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__mux_rdat = VL_RAND_RESET_Q(35);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r = VL_RAND_RESET_Q(35);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__1__KET____DOT__fifo_rf_dffl__DOT__qout_r = VL_RAND_RESET_Q(35);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__outs_cnt_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__j = VL_RAND_RESET_I(32);
    for (int __Vi0 = 0; __Vi0 < 17; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_cmd_read[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 17; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_cmd_addr[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 17; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_cmd_wdata[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 17; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_cmd_wmask[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0 = 0; __Vi0 < 17; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_cmd_burst[__Vi0] = VL_RAND_RESET_I(2);
    }
    for (int __Vi0 = 0; __Vi0 < 17; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_cmd_beat[__Vi0] = VL_RAND_RESET_I(2);
    }
    for (int __Vi0 = 0; __Vi0 < 17; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_cmd_lock[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 17; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_cmd_excl[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 17; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_cmd_size[__Vi0] = VL_RAND_RESET_I(2);
    }
    for (int __Vi0 = 0; __Vi0 < 17; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_cmd_usr[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 17; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_rdata[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 17; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_usr[__Vi0] = VL_RAND_RESET_I(1);
    }
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__sel_o_apb_cmd_ready = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__rspid_fifo_bypass = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_port_id = VL_RAND_RESET_I(17);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__i_icb_cmd_valid_pre = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_err = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_rdata = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_usr = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT____VdfgRegularize_h3eeaf53a_0_222 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_set = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_clr = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r = VL_RAND_RESET_I(17);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__io_tl_r_0_a_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__io_tl_r_0_a_bits_data = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__io_tl_r_0_d_ready = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__io_tl_f_0_a_ready = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__io_tl_f_0_a_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__io_tl_f_0_a_bits_data = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__io_tl_f_0_d_ready = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__io_tl_f_0_d_bits_size = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__io_tl_f_0_d_bits_data = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__tl_f_0_a_ready = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__tl_f_0_a_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__tl_f_0_a_bits_opcode = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__tl_f_0_a_bits_param = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__tl_f_0_a_bits_size = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__tl_f_0_a_bits_source = VL_RAND_RESET_I(7);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__tl_f_0_a_bits_address = VL_RAND_RESET_I(30);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__tl_f_0_a_bits_mask = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__tl_f_0_a_bits_data = VL_RAND_RESET_I(8);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__io_in_0_a_ready = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__io_in_0_a_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__io_in_0_a_bits_opcode = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__io_in_0_a_bits_param = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__io_in_0_a_bits_size = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__io_in_0_a_bits_source = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__io_in_0_a_bits_address = VL_RAND_RESET_I(30);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__io_in_0_a_bits_mask = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__io_in_0_d_ready = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__io_in_0_d_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__io_in_0_d_bits_data = VL_RAND_RESET_I(8);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__io_out_0_a_ready = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__io_out_0_a_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__io_out_0_a_bits_opcode = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__io_out_0_a_bits_param = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__io_out_0_a_bits_size = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__io_out_0_a_bits_source = VL_RAND_RESET_I(7);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__io_out_0_a_bits_address = VL_RAND_RESET_I(30);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__io_out_0_a_bits_mask = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__T_1447 = VL_RAND_RESET_I(4);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__GEN_28 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__GEN_2 = VL_RAND_RESET_I(5);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__T_1490 = VL_RAND_RESET_I(5);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__T_1512 = VL_RAND_RESET_I(24);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__GEN_29 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__T_1514 = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__GEN_30 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__T_1515 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__T_1527 = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__GEN_31 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__T_1536 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__T_1541 = VL_RAND_RESET_I(24);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__T_1542 = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__T_1545 = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__GEN_32 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__GEN_33 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__GEN_34 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__GEN_35 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__GEN_36 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__GEN_37 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__GEN_38 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__GEN_39 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__GEN_40 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__GEN_41 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__GEN_42 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__GEN_43 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__GEN_44 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__GEN_45 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__GEN_46 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__Repeater_5_1__DOT__full = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__Repeater_5_1__DOT__GEN_9 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__Repeater_5_1__DOT__saved_opcode = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__Repeater_5_1__DOT__GEN_10 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__Repeater_5_1__DOT__saved_param = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__Repeater_5_1__DOT__GEN_11 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__Repeater_5_1__DOT__saved_size = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__Repeater_5_1__DOT__GEN_12 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__Repeater_5_1__DOT__saved_source = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__Repeater_5_1__DOT__GEN_13 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__Repeater_5_1__DOT__saved_address = VL_RAND_RESET_I(30);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__Repeater_5_1__DOT__GEN_14 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__Repeater_5_1__DOT__saved_mask = VL_RAND_RESET_I(4);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__Repeater_5_1__DOT__GEN_15 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__Repeater_5_1__DOT__saved_data = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__Repeater_5_1__DOT__GEN_16 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__acknum = VL_RAND_RESET_I(5);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__GEN_25 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__dOrig = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__GEN_26 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__dFirst = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__dFirst_acknum = VL_RAND_RESET_I(5);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__T_1434 = VL_RAND_RESET_I(6);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__T_1439 = VL_RAND_RESET_I(4);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__dFirst_size = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__T_1449 = VL_RAND_RESET_I(5);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__r_error = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__GEN_27 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__repeater_io_deq_bits_size = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__gennum = VL_RAND_RESET_I(5);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__GEN_28 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__T_1515 = VL_RAND_RESET_I(5);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__GEN_29 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__GEN_30 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__GEN_31 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__GEN_32 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__GEN_33 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__GEN_34 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__GEN_35 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__GEN_36 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__GEN_37 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__GEN_38 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__GEN_39 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__GEN_40 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__GEN_41 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__GEN_42 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__GEN_43 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__full = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__GEN_9 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__saved_opcode = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__GEN_10 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__saved_param = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__GEN_11 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__saved_size = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__GEN_12 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__saved_source = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__GEN_13 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__saved_address = VL_RAND_RESET_I(30);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__GEN_14 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__saved_mask = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__GEN_15 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__saved_data = VL_RAND_RESET_I(8);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__GEN_16 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__T_89 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__T_90 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__T_95 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__ctrl_fmt_proto = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_273 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__ctrl_fmt_endian = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_274 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__ctrl_fmt_iodir = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_275 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__ctrl_fmt_len = VL_RAND_RESET_I(4);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_276 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__ctrl_sck_div = VL_RAND_RESET_I(12);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_277 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__ctrl_sck_pol = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_278 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__ctrl_sck_pha = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_279 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__ctrl_cs_id = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_280 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__ctrl_cs_dflt_0 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_281 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__ctrl_cs_mode = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_282 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__ctrl_dla_cssck = VL_RAND_RESET_I(8);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_283 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__ctrl_dla_sckcs = VL_RAND_RESET_I(8);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_284 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__ctrl_dla_intercs = VL_RAND_RESET_I(8);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_285 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__ctrl_dla_interxfr = VL_RAND_RESET_I(8);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_286 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__ctrl_wm_tx = VL_RAND_RESET_I(4);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_287 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__ctrl_wm_rx = VL_RAND_RESET_I(4);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_288 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo_io_link_rx_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo_io_link_rx_bits = VL_RAND_RESET_I(8);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo_io_ip_txwm = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo_io_ip_rxwm = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac_io_link_tx_ready = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac_io_link_tx_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac_io_link_tx_bits = VL_RAND_RESET_I(8);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac_io_link_cnt = VL_RAND_RESET_I(8);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__ie_txwm = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_289 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__ie_rxwm = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_290 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__T_1921 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__T_1924 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash_io_link_tx_ready = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash_io_link_tx_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash_io_link_fmt_proto = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__arb_io_inner_1_tx_ready = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__a_opcode = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_291 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__a_param = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_292 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__a_size = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_293 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__a_source = VL_RAND_RESET_I(7);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_294 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__a_address = VL_RAND_RESET_I(30);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_295 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__a_mask = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_296 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__a_data = VL_RAND_RESET_I(8);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_297 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__T_1935 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__insn_cmd_proto = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_298 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__insn_cmd_code = VL_RAND_RESET_I(8);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_299 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__insn_cmd_en = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_300 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__insn_addr_proto = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_301 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__insn_addr_len = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_302 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__insn_pad_code = VL_RAND_RESET_I(8);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_303 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__insn_pad_cnt = VL_RAND_RESET_I(4);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_304 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__insn_data_proto = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_305 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash_en = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_306 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__T_2596 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__T_2636 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__T_2676 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__T_2756 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__T_2796 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__T_3116 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__T_3236 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__T_3316 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__T_3356 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__T_3436 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__T_3596 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__T_3756 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__T_3956 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__T_4850 = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__T_4852 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__T_4887 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__T_4888 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__T_4894 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__T_4897 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__T_4898 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__T_4904 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_171 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_181 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_189 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_205 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_214 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_222 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_307 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_308 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_309 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_310 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_311 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_312 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_313 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_314 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_315 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_316 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_317 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_318 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_319 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_320 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__fire_tx = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__rxen = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__GEN_5 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__cs_mode = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__GEN_6 = VL_RAND_RESET_I(32);
    for (int __Vi0 = 0; __Vi0 < 8; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__txq__DOT__ram[__Vi0] = VL_RAND_RESET_I(8);
    }
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__txq__DOT__GEN_0 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__txq__DOT__ram_T_35_mask = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__txq__DOT__T_27 = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__txq__DOT__GEN_1 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__txq__DOT__T_29 = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__txq__DOT__GEN_2 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__txq__DOT__maybe_full = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__txq__DOT__GEN_3 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__txq__DOT__ptr_match = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__txq__DOT__empty = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__txq__DOT__do_deq = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__txq__DOT__T_46 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__txq__DOT____VdfgRegularize_h74fc711e_0_0 = VL_RAND_RESET_I(4);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__txq__DOT____VdfgRegularize_h74fc711e_0_1 = VL_RAND_RESET_I(4);
    for (int __Vi0 = 0; __Vi0 < 8; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__rxq__DOT__ram[__Vi0] = VL_RAND_RESET_I(8);
    }
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__rxq__DOT__GEN_0 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__rxq__DOT__ram_T_35_mask = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__rxq__DOT__T_27 = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__rxq__DOT__GEN_1 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__rxq__DOT__T_29 = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__rxq__DOT__GEN_2 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__rxq__DOT__maybe_full = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__rxq__DOT__GEN_3 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__rxq__DOT__ptr_match = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__rxq__DOT__do_deq = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__rxq__DOT__T_46 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__rxq__DOT____VdfgRegularize_h74fc711e_0_0 = VL_RAND_RESET_I(4);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__rxq__DOT____VdfgRegularize_h74fc711e_0_1 = VL_RAND_RESET_I(4);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy_io_op_ready = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy_io_op_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy_io_op_bits_fn = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy_io_op_bits_stb = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy_io_op_bits_cnt = VL_RAND_RESET_I(8);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__cs_id = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__GEN_5 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__cs_dflt_0 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__GEN_52 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__cs_set = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__GEN_53 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__T_163 = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__clear = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__GEN_54 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__cs_assert = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__GEN_55 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__cs_deassert = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__T_178 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__state = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__GEN_56 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__T_182 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__GEN_2 = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__T_186 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__T_189 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__T_195 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__GEN_27 = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__GEN_34 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__T_198 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__T_201 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__GEN_39 = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__T_202 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__T_207 = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__ctrl_sck_div = VL_RAND_RESET_I(12);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_2 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__ctrl_sck_pol = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_31 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__ctrl_sck_pha = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_52 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__ctrl_fmt_proto = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_67 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__ctrl_fmt_endian = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_68 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__ctrl_fmt_iodir = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_69 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__accept = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__setup = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__setup_d = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_70 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__T_119 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_71 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__T_120 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_72 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__sample_d = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_73 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__T_122 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_74 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__T_123 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_75 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__last_d = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_76 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__scnt = VL_RAND_RESET_I(8);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_77 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__tcnt = VL_RAND_RESET_I(12);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_78 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__T_127 = VL_RAND_RESET_I(12);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__sched = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__sck = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_79 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__cref = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_80 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__cinv = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__buffer = VL_RAND_RESET_I(8);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_81 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__T_150 = VL_RAND_RESET_I(8);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__buffer_in = VL_RAND_RESET_I(8);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__shift = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__T_180 = VL_RAND_RESET_I(8);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__txd = VL_RAND_RESET_I(4);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_82 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__txd_in = VL_RAND_RESET_I(4);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__T_184 = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__T_194 = VL_RAND_RESET_I(4);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__done = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_83 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__T_212 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__xfr = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_84 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__T_236 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__T_237 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_13 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_15 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_16 = VL_RAND_RESET_I(12);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__T_248 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_22 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_23 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_28 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash__DOT__merge = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash__DOT__cnt = VL_RAND_RESET_I(4);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash__DOT__GEN_5 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash__DOT__cnt_done = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash__DOT__T_144 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash__DOT__T_147 = VL_RAND_RESET_I(4);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash__DOT__GEN_2 = VL_RAND_RESET_I(4);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash__DOT__state = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash__DOT__GEN_9 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash__DOT__T_149 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash__DOT__GEN_19 = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash__DOT__T_163 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash__DOT__GEN_28 = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash__DOT__T_164 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash__DOT__GEN_33 = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash__DOT__T_183 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash__DOT__GEN_37 = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash__DOT__T_184 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash__DOT__GEN_41 = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash__DOT__T_185 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash__DOT__T_187 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__arb__DOT__sel_0 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__arb__DOT__GEN_4 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__arb__DOT__sel_1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__arb__DOT__GEN_5 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__arb__DOT__T_379 = VL_RAND_RESET_I(4);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__arb__DOT__T_406 = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__arb__DOT__T_450 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_tx__DOT__vld_set = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_tx__DOT__vld_clr = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_tx__DOT__o_rdy_nedge = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_tx__DOT__u_o_rdy_sync__DOT__sync_dat[__Vi0] = VL_RAND_RESET_I(1);
    }
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_tx__DOT__u_o_rdy_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_tx__DOT__u_o_rdy_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_tx__DOT__vld_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(65, vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_tx__DOT__dat_dfflr__DOT__qout_r);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_tx__DOT__o_rdy_sync_dffr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_tx__DOT__buf_nrdy_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_rx__DOT__i_vld_sync_nedge = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_rx__DOT__buf_dat_ena = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_rx__DOT__buf_vld_clr = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_rx__DOT__u_i_vld_sync__DOT__sync_dat[__Vi0] = VL_RAND_RESET_I(1);
    }
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_rx__DOT__u_i_vld_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_rx__DOT__u_i_vld_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_rx__DOT__i_vld_sync_dffr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_rx__DOT__i_rdy_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_rx__DOT__buf_dat_dfflr__DOT__qout_r = VL_RAND_RESET_Q(33);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_rx__DOT__buf_vld_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(192, vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioA__DOT__gpio_padcfg);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioA__DOT__r_gpio_inten = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioA__DOT__r_gpio_inttype0 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioA__DOT__r_gpio_inttype1 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioA__DOT__r_gpio_out = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioA__DOT__r_gpio_dir = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioA__DOT__r_gpio_sync0 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioA__DOT__r_gpio_sync1 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioA__DOT__r_gpio_in = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioA__DOT__r_iofcfg = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioA__DOT__s_is_int_all = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioA__DOT__r_status = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioA__DOT__i = VL_RAND_RESET_I(32);
    VL_RAND_RESET_W(192, vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioB__DOT__gpio_padcfg);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioB__DOT__r_gpio_inten = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioB__DOT__r_gpio_inttype0 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioB__DOT__r_gpio_inttype1 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioB__DOT__r_gpio_out = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioB__DOT__r_gpio_dir = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioB__DOT__r_gpio_sync0 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioB__DOT__r_gpio_sync1 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioB__DOT__r_gpio_in = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioB__DOT__r_iofcfg = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioB__DOT__s_is_int_all = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioB__DOT__r_status = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioB__DOT__i = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__r_pre = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__r_ctrl = VL_RAND_RESET_I(8);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__r_tx = VL_RAND_RESET_I(8);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__r_cmd = VL_RAND_RESET_I(8);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__s_done = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__s_irxack = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__rxack = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__tip = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__irq_flag = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__i2c_busy = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__i2c_al = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__al = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_cmd = VL_RAND_RESET_I(4);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_txd = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_ack = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_rxd = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__sr = VL_RAND_RESET_I(8);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__shift = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__ld = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__go = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__dcnt = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__c_state = VL_RAND_RESET_I(5);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__cSCL = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__cSDA = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__fSCL = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__fSDA = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__sSCL = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__sSDA = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__dSCL = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__dSDA = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__dscl_oen = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__sda_chk = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__clk_en = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__slave_wait = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__cnt = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__filter_cnt = VL_RAND_RESET_I(14);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__c_state = VL_RAND_RESET_I(18);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__sta_condition = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__sto_condition = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__cmd_stop = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__r_pre = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__r_ctrl = VL_RAND_RESET_I(8);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__r_tx = VL_RAND_RESET_I(8);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__r_cmd = VL_RAND_RESET_I(8);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__s_done = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__s_irxack = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__rxack = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__tip = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__irq_flag = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__i2c_busy = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__i2c_al = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__al = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_cmd = VL_RAND_RESET_I(4);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_txd = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_ack = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_rxd = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__sr = VL_RAND_RESET_I(8);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__shift = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__ld = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__go = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__dcnt = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__c_state = VL_RAND_RESET_I(5);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__cSCL = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__cSDA = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__fSCL = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__fSDA = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__sSCL = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__sSDA = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__dSCL = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__dSDA = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__dscl_oen = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__sda_chk = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__clk_en = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__slave_wait = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__cnt = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__filter_cnt = VL_RAND_RESET_I(14);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__c_state = VL_RAND_RESET_I(18);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__sta_condition = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__sto_condition = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__cmd_stop = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__s_clk_timer0 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__s_clk_timer1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__s_clk_timer2 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__s_clk_timer3 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__s_timer0_signal = VL_RAND_RESET_Q(48);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__s_event_signals = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__r_event_sync_0 = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__r_event_sync_1 = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__r_event_sync_2 = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__r_event_sync_3 = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__s_timer1_apb_in_clk = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__s_timer2_apb_in_clk = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__s_timer3_apb_in_clk = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__s_timer1_apb_start = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__s_timer1_apb_stop = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__s_timer2_apb_start = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__s_timer2_apb_stop = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__s_timer3_apb_start = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__s_timer3_apb_stop = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer0_th = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer0_presc = VL_RAND_RESET_I(8);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer0_in_sel = VL_RAND_RESET_I(8);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer0_in_clk = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer0_in_mode = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer0_start = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer0_stop = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer0_update = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer0_arm = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer0_rst = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer0_saw = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer0_ch0_th = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer0_ch0_mode = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer0_ch0_lut = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer0_ch0_flt = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer0_ch1_th = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer0_ch1_mode = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer0_ch1_lut = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer0_ch1_flt = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer0_ch2_th = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer0_ch2_mode = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer0_ch2_lut = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer0_ch2_flt = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer0_ch3_th = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer0_ch3_mode = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer0_ch3_lut = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer0_ch3_flt = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer1_th = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer1_presc = VL_RAND_RESET_I(8);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer1_in_sel = VL_RAND_RESET_I(8);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer1_in_clk = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer1_in_mode = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer1_start = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer1_stop = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer1_update = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer1_arm = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer1_rst = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer1_saw = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer1_ch0_th = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer1_ch0_mode = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer1_ch0_lut = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer1_ch0_flt = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer1_ch1_th = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer1_ch1_mode = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer1_ch1_lut = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer1_ch1_flt = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer1_ch2_th = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer1_ch2_mode = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer1_ch2_lut = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer1_ch2_flt = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer1_ch3_th = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer1_ch3_mode = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer1_ch3_lut = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer1_ch3_flt = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer2_th = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer2_presc = VL_RAND_RESET_I(8);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer2_in_sel = VL_RAND_RESET_I(8);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer2_in_clk = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer2_in_mode = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer2_start = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer2_stop = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer2_update = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer2_arm = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer2_rst = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer2_saw = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer2_ch0_th = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer2_ch0_mode = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer2_ch0_lut = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer2_ch0_flt = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer2_ch1_th = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer2_ch1_mode = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer2_ch1_lut = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer2_ch1_flt = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer2_ch2_th = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer2_ch2_mode = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer2_ch2_lut = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer2_ch2_flt = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer2_ch3_th = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer2_ch3_mode = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer2_ch3_lut = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer2_ch3_flt = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer3_th = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer3_presc = VL_RAND_RESET_I(8);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer3_in_sel = VL_RAND_RESET_I(8);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer3_in_clk = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer3_in_mode = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer3_start = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer3_stop = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer3_update = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer3_arm = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer3_rst = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer3_saw = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer3_ch0_th = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer3_ch0_mode = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer3_ch0_lut = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer3_ch0_flt = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer3_ch1_th = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer3_ch1_mode = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer3_ch1_lut = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer3_ch1_flt = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer3_ch2_th = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer3_ch2_mode = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer3_ch2_lut = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer3_ch2_flt = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer3_ch3_th = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer3_ch3_mode = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer3_ch3_lut = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer3_ch3_flt = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_event_sel_0 = VL_RAND_RESET_I(4);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_event_sel_1 = VL_RAND_RESET_I(4);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_event_sel_2 = VL_RAND_RESET_I(4);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_event_sel_3 = VL_RAND_RESET_I(4);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_event_en = VL_RAND_RESET_I(4);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_clk_en = VL_RAND_RESET_I(4);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__i_clk_gate_timer0__DOT__enb = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__i_clk_gate_timer1__DOT__enb = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__i_clk_gate_timer2__DOT__enb = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__i_clk_gate_timer3__DOT__enb = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__icb_wr_en = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__icb_wr_en_pllcfg = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__plloutdiv_ena = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__hfxoscen_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_N_42_dfflr__DOT__qout_r = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_N_1_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_N_0_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_M_7_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_M_6_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_M_5_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_M_4_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_M_3_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_M_2_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_M_1_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_M_0_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_OD_1_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_OD_0_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pllbypass_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_RESET_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_ASLEEP_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__plloutdiv_dfflr__DOT__qout_r = VL_RAND_RESET_I(6);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__plloutdivby1_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__mrom_icb_cmd_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__mrom_icb_cmd_ready = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__mrom_icb_cmd_addr = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__mrom_icb_cmd_read = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__expl_axi_icb_cmd_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__expl_axi_icb_cmd_ready = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__expl_axi_icb_cmd_read = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__expl_axi_icb_rsp_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__expl_axi_icb_rsp_ready = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__expl_axi_icb_rsp_rdata = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__deft_icb_cmd_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__icb_cmd_o0 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__icb_cmd_o1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__icb_cmd_o3 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__icb_cmd_o4 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__icb_cmd_o5 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__icb_cmd_deft = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__buf_icb_splt_indic = VL_RAND_RESET_I(9);
    VL_RAND_RESET_W(78, vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__cmd_fifo_i_dat);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__rsp_fifo_i_dat = VL_RAND_RESET_Q(35);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__outs_cnt_nxt = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        VL_RAND_RESET_W(78, vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__fifo_rf_r[__Vi0]);
    }
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__wen = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__ren = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__rptr_vec_r = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__wptr_vec_r = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT____Vcellinp__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr____pinNumber2 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT____Vcellinp__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr____pinNumber2 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__vec_nxt = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__vec_en = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT____Vcellinp__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl____pinNumber1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT____Vcellinp__dp_gt0__DOT__fifo_rf__BRA__1__KET____DOT__fifo_rf_dffl____pinNumber1 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(78, vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__mux_rdat);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r = VL_RAND_RESET_I(2);
    VL_RAND_RESET_W(78, vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r);
    VL_RAND_RESET_W(78, vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__1__KET____DOT__fifo_rf_dffl__DOT__qout_r);
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__fifo_rf_r[__Vi0] = VL_RAND_RESET_Q(35);
    }
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__wen = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__ren = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__rptr_vec_r = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__wptr_vec_r = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT____Vcellinp__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr____pinNumber2 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT____Vcellinp__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr____pinNumber2 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__vec_nxt = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__vec_en = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT____Vcellinp__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl____pinNumber1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT____Vcellinp__dp_gt0__DOT__fifo_rf__BRA__1__KET____DOT__fifo_rf_dffl____pinNumber1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__mux_rdat = VL_RAND_RESET_Q(35);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r = VL_RAND_RESET_Q(35);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__1__KET____DOT__fifo_rf_dffl__DOT__qout_r = VL_RAND_RESET_Q(35);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__outs_cnt_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__j = VL_RAND_RESET_I(32);
    for (int __Vi0 = 0; __Vi0 < 9; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_cmd_read[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 9; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_cmd_addr[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 9; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_cmd_wdata[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 9; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_cmd_wmask[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0 = 0; __Vi0 < 9; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_cmd_burst[__Vi0] = VL_RAND_RESET_I(2);
    }
    for (int __Vi0 = 0; __Vi0 < 9; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_cmd_beat[__Vi0] = VL_RAND_RESET_I(2);
    }
    for (int __Vi0 = 0; __Vi0 < 9; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_cmd_lock[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 9; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_cmd_excl[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 9; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_cmd_size[__Vi0] = VL_RAND_RESET_I(2);
    }
    for (int __Vi0 = 0; __Vi0 < 9; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_cmd_usr[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 9; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_rsp_rdata[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 9; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_rsp_usr[__Vi0] = VL_RAND_RESET_I(1);
    }
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__sel_o_apb_cmd_ready = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__rspid_fifo_bypass = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_rsp_port_id = VL_RAND_RESET_I(9);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__i_icb_cmd_valid_pre = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_err = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_rdata = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_usr = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT____VdfgRegularize_h9d27d8cd_0_118 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_set = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_clr = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r = VL_RAND_RESET_I(9);
    for (int __Vi0 = 0; __Vi0 < 1024; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mrom_top__DOT__u_sirv_mrom__DOT__mask_rom[__Vi0] = VL_RAND_RESET_I(32);
    }
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__i_icb_cmd_size = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__i_axi_araddr = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__i_axi_wdata = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__i_axi_wstrb = VL_RAND_RESET_I(4);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__i_icb_rsp_read = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT____VdfgRegularize_he7f86d5a_0_0 = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 4; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__fifo_rf_r[__Vi0] = VL_RAND_RESET_I(1);
    }
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__wen = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__ren = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__rptr_vec_r = VL_RAND_RESET_I(4);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__wptr_vec_r = VL_RAND_RESET_I(4);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT____Vcellinp__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr____pinNumber2 = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT____Vcellinp__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr____pinNumber2 = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__vec_nxt = VL_RAND_RESET_I(5);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__vec_en = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT____Vcellinp__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl____pinNumber1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT____Vcellinp__dp_gt0__DOT__fifo_rf__BRA__1__KET____DOT__fifo_rf_dffl____pinNumber1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT____Vcellinp__dp_gt0__DOT__fifo_rf__BRA__2__KET____DOT__fifo_rf_dffl____pinNumber1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT____Vcellinp__dp_gt0__DOT__fifo_rf__BRA__3__KET____DOT__fifo_rf_dffl____pinNumber1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__mux_rdat = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr__DOT__qout_r = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr__DOT__qout_r = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r = VL_RAND_RESET_I(4);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__1__KET____DOT__fifo_rf_dffl__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__2__KET____DOT__fifo_rf_dffl__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__3__KET____DOT__fifo_rf_dffl__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__i_axi_w_chnl = VL_RAND_RESET_Q(37);
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_ar_fifo__DOT__dp_gt0__DOT__fifo_rf_r[__Vi0] = VL_RAND_RESET_Q(50);
    }
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_ar_fifo__DOT__dp_gt0__DOT__wen = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_ar_fifo__DOT__dp_gt0__DOT__rptr_vec_r = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_ar_fifo__DOT__dp_gt0__DOT__wptr_vec_r = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_ar_fifo__DOT____Vcellinp__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr____pinNumber2 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_ar_fifo__DOT____Vcellinp__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr____pinNumber2 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_ar_fifo__DOT__dp_gt0__DOT__vec_nxt = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_ar_fifo__DOT__dp_gt0__DOT__vec_en = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_ar_fifo__DOT____Vcellinp__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl____pinNumber1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_ar_fifo__DOT____Vcellinp__dp_gt0__DOT__fifo_rf__BRA__1__KET____DOT__fifo_rf_dffl____pinNumber1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_ar_fifo__DOT__dp_gt0__DOT__mux_rdat = VL_RAND_RESET_Q(50);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_ar_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_ar_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_ar_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_ar_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_ar_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_ar_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_ar_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r = VL_RAND_RESET_Q(50);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_ar_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__1__KET____DOT__fifo_rf_dffl__DOT__qout_r = VL_RAND_RESET_Q(50);
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_aw_fifo__DOT__dp_gt0__DOT__fifo_rf_r[__Vi0] = VL_RAND_RESET_Q(50);
    }
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_aw_fifo__DOT__dp_gt0__DOT__wen = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_aw_fifo__DOT__dp_gt0__DOT__rptr_vec_r = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_aw_fifo__DOT__dp_gt0__DOT__wptr_vec_r = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_aw_fifo__DOT____Vcellinp__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr____pinNumber2 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_aw_fifo__DOT____Vcellinp__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr____pinNumber2 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_aw_fifo__DOT__dp_gt0__DOT__vec_nxt = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_aw_fifo__DOT__dp_gt0__DOT__vec_en = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_aw_fifo__DOT____Vcellinp__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl____pinNumber1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_aw_fifo__DOT____Vcellinp__dp_gt0__DOT__fifo_rf__BRA__1__KET____DOT__fifo_rf_dffl____pinNumber1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_aw_fifo__DOT__dp_gt0__DOT__mux_rdat = VL_RAND_RESET_Q(50);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_aw_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_aw_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_aw_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_aw_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_aw_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_aw_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_aw_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r = VL_RAND_RESET_Q(50);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_aw_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__1__KET____DOT__fifo_rf_dffl__DOT__qout_r = VL_RAND_RESET_Q(50);
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_wdata_fifo__DOT__dp_gt0__DOT__fifo_rf_r[__Vi0] = VL_RAND_RESET_Q(37);
    }
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_wdata_fifo__DOT__dp_gt0__DOT__wen = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_wdata_fifo__DOT__dp_gt0__DOT__rptr_vec_r = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_wdata_fifo__DOT__dp_gt0__DOT__wptr_vec_r = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_wdata_fifo__DOT____Vcellinp__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr____pinNumber2 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_wdata_fifo__DOT____Vcellinp__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr____pinNumber2 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_wdata_fifo__DOT__dp_gt0__DOT__vec_nxt = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_wdata_fifo__DOT__dp_gt0__DOT__vec_en = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_wdata_fifo__DOT____Vcellinp__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl____pinNumber1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_wdata_fifo__DOT____Vcellinp__dp_gt0__DOT__fifo_rf__BRA__1__KET____DOT__fifo_rf_dffl____pinNumber1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_wdata_fifo__DOT__dp_gt0__DOT__mux_rdat = VL_RAND_RESET_Q(37);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_wdata_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_wdata_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_wdata_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_wdata_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_wdata_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_wdata_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_wdata_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r = VL_RAND_RESET_Q(37);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_wdata_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__1__KET____DOT__fifo_rf_dffl__DOT__qout_r = VL_RAND_RESET_Q(37);
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_rdata_fifo__DOT__dp_gt0__DOT__fifo_rf_r[__Vi0] = VL_RAND_RESET_Q(35);
    }
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_rdata_fifo__DOT__dp_gt0__DOT__wen = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_rdata_fifo__DOT__dp_gt0__DOT__ren = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_rdata_fifo__DOT__dp_gt0__DOT__rptr_vec_r = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_rdata_fifo__DOT__dp_gt0__DOT__wptr_vec_r = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_rdata_fifo__DOT____Vcellinp__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr____pinNumber2 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_rdata_fifo__DOT____Vcellinp__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr____pinNumber2 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_rdata_fifo__DOT__dp_gt0__DOT__vec_nxt = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_rdata_fifo__DOT__dp_gt0__DOT__vec_en = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_rdata_fifo__DOT____Vcellinp__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl____pinNumber1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_rdata_fifo__DOT____Vcellinp__dp_gt0__DOT__fifo_rf__BRA__1__KET____DOT__fifo_rf_dffl____pinNumber1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_rdata_fifo__DOT__dp_gt0__DOT__mux_rdat = VL_RAND_RESET_Q(35);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_rdata_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_rdata_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_rdata_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_rdata_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_rdata_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_rdata_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_rdata_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r = VL_RAND_RESET_Q(35);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_rdata_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__1__KET____DOT__fifo_rf_dffl__DOT__qout_r = VL_RAND_RESET_Q(35);
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_bresp_fifo__DOT__dp_gt0__DOT__fifo_rf_r[__Vi0] = VL_RAND_RESET_I(2);
    }
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_bresp_fifo__DOT__dp_gt0__DOT__wen = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_bresp_fifo__DOT__dp_gt0__DOT__ren = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_bresp_fifo__DOT__dp_gt0__DOT__rptr_vec_r = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_bresp_fifo__DOT__dp_gt0__DOT__wptr_vec_r = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_bresp_fifo__DOT____Vcellinp__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr____pinNumber2 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_bresp_fifo__DOT____Vcellinp__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr____pinNumber2 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_bresp_fifo__DOT__dp_gt0__DOT__vec_nxt = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_bresp_fifo__DOT__dp_gt0__DOT__vec_en = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_bresp_fifo__DOT____Vcellinp__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl____pinNumber1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_bresp_fifo__DOT____Vcellinp__dp_gt0__DOT__fifo_rf__BRA__1__KET____DOT__fifo_rf_dffl____pinNumber1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_bresp_fifo__DOT__dp_gt0__DOT__mux_rdat = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_bresp_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_bresp_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_bresp_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_bresp_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_bresp_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_bresp_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_bresp_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_bresp_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__1__KET____DOT__fifo_rf_dffl__DOT__qout_r = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_1__DOT__o_icb_rsp_excl_ok = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_1__DOT__o_icb_rsp_usr = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_1__DOT__i_bus_icb_cmd_burst = VL_RAND_RESET_I(4);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_1__DOT__i_bus_icb_cmd_beat = VL_RAND_RESET_I(4);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_1__DOT__i_bus_icb_cmd_lock = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_1__DOT__i_bus_icb_cmd_excl = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_1__DOT__i_bus_icb_cmd_size = VL_RAND_RESET_I(4);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_1__DOT__i_bus_icb_cmd_usr = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_1__DOT__j = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_1__DOT__i_bus_icb_cmd_sel = VL_RAND_RESET_I(2);
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_1__DOT__i_icb_cmd_read[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_1__DOT__i_icb_cmd_addr[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_1__DOT__i_icb_cmd_wdata[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_1__DOT__i_icb_cmd_wmask[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_1__DOT__i_icb_cmd_burst[__Vi0] = VL_RAND_RESET_I(2);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_1__DOT__i_icb_cmd_beat[__Vi0] = VL_RAND_RESET_I(2);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_1__DOT__i_icb_cmd_lock[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_1__DOT__i_icb_cmd_excl[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_1__DOT__i_icb_cmd_size[__Vi0] = VL_RAND_RESET_I(2);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_1__DOT__i_icb_cmd_usr[__Vi0] = VL_RAND_RESET_I(1);
    }
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_1__DOT__sel_o_icb_cmd_read = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_1__DOT__sel_o_icb_cmd_addr = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_1__DOT__sel_o_icb_cmd_wdata = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_1__DOT__sel_o_icb_cmd_wmask = VL_RAND_RESET_I(4);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_1__DOT__sel_o_icb_cmd_burst = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_1__DOT__sel_o_icb_cmd_beat = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_1__DOT__sel_o_icb_cmd_lock = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_1__DOT__sel_o_icb_cmd_excl = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_1__DOT__sel_o_icb_cmd_size = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_1__DOT__sel_o_icb_cmd_usr = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_1__DOT__o_icb_rsp_valid_pre = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_1__DOT__i_icb_rsp_port_id = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_1__DOT__rspid_fifo_i_ready = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_1__DOT__i_icb_cmd_ready_pre = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_1__DOT__i_icb_cmd_valid_pre = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_1__DOT__arbt_ena = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_1__DOT__o_icb_rsp_port_id = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_1__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_set = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_1__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_clr = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_1__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_1__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__SR = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__CTR = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__CR = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__SRC_REG = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__DST_REG = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__LEN_REG = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__dma_icb_cmd_hsk = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__state = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__next_state = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__acc_hsk = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__dma_icb_rsp_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__src_check = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__wen = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__ren = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__full = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__empty = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__overflow = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__read_rsp_cnt = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__write_rsp_cnt = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__read_cmd_cnt = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__write_cmd_cnt = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__dma_busy = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__dma_done = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__dma_cfged = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__u_icb_slave__DOT__dma_cfg_icb_cmd_hsk = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__u_sync_fifo__DOT__waddr = VL_RAND_RESET_I(9);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__u_sync_fifo__DOT__raddr = VL_RAND_RESET_I(9);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__u_sync_fifo__DOT__cnt = VL_RAND_RESET_I(10);
    for (int __Vi0 = 0; __Vi0 < 512; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__u_sync_fifo__DOT__mem[__Vi0] = VL_RAND_RESET_I(32);
    }
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__STAT_REG_CAL = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__RAM_SEL = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__WEIGHT_FINISH_REG = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__sram_wr_addr = VL_RAND_RESET_I(13);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__sram_wr_data = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__sram_rd_data = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__sram_wr_en = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(288, vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__weight_data);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__weight_addr = VL_RAND_RESET_I(13);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__ofmap_addr = VL_RAND_RESET_I(13);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__ifmap_addr = VL_RAND_RESET_I(13);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__input_read_data = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__ifmap_data = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__weight_read_en = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__ifmap_read_en = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__conv_num_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__bn_cnt = VL_RAND_RESET_I(13);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__bn_valid_cnt = VL_RAND_RESET_I(13);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__bn_input = VL_RAND_RESET_Q(64);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__bn_input_reg = VL_RAND_RESET_Q(64);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__bn_output = VL_RAND_RESET_Q(64);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__bn_start = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__ofmap_in = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__ofmap_in_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__ofmap_in_cnt = VL_RAND_RESET_I(13);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__lut_result = VL_RAND_RESET_Q(64);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__lut_addr = VL_RAND_RESET_Q(48);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__lut_sign = VL_RAND_RESET_I(4);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__bn_update = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__bn_state = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__bn_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__state = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__gelu_state = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__gelu_cnt = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__gelu_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__lut_state_next = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__lut_state = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__lut_sign_cur = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__lut_addr_cur = VL_RAND_RESET_I(12);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__lut_result_cur = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__lut_addr_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__ofmap_in_state = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__next_state = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__next_weight_addr = VL_RAND_RESET_I(13);
    VL_RAND_RESET_W(288, vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__next_weight_data);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__next_weight_read_en = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__next_WEIGHT_FINISH_REG = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__next_ifmap_addr = VL_RAND_RESET_I(13);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__next_ifmap_data = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__next_ifmap_read_en = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__next_conv_num_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_icb_slave__DOT__icb_rsp_valid_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_icb_slave__DOT__icb_cmd_addr_r = VL_RAND_RESET_I(32);
    for (int __Vi0 = 0; __Vi0 < 8192; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_sram_input__DOT__mem[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 8192; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_sram_output__DOT__mem[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 8192; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_sram_8k_32b_lut__DOT__mem[__Vi0] = VL_RAND_RESET_I(32);
    }
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__start = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__state = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__ifmap_cnt = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__conv_cnt = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__ofmap_cnt = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__dout_reg = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__of_line_num = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__dout_valid_reg = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__done_reg = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__lb_finish = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__next_state = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__next_ofmap_cnt = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__next_of_line_num = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__next_conv_cnt = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__next_dout_reg = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__next_dout_valid_reg = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__next_done_reg = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__ifmap1_1 = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__ifmap1_2 = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__ifmap1_3 = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__ifmap2_1 = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__ifmap2_2 = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__ifmap2_3 = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__ifmap3_1 = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__ifmap3_2 = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__ifmap3_3 = VL_RAND_RESET_I(16);
    for (int __Vi0 = 0; __Vi0 < 301; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__u_mem_shift_reg1__DOT__shift_reg[__Vi0] = VL_RAND_RESET_I(16);
    }
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__u_mem_shift_reg1__DOT__unnamedblk1__DOT__i = 0;
    for (int __Vi0 = 0; __Vi0 < 301; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__u_mem_shift_reg2__DOT__shift_reg[__Vi0] = VL_RAND_RESET_I(16);
    }
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__u_mem_shift_reg2__DOT__unnamedblk1__DOT__i = 0;
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__ifmap1_1 = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__ifmap1_2 = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__ifmap1_3 = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__ifmap2_1 = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__ifmap2_2 = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__ifmap2_3 = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__ifmap3_1 = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__ifmap3_2 = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__ifmap3_3 = VL_RAND_RESET_I(16);
    for (int __Vi0 = 0; __Vi0 < 301; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__u_mem_shift_reg1__DOT__shift_reg[__Vi0] = VL_RAND_RESET_I(16);
    }
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__u_mem_shift_reg1__DOT__unnamedblk1__DOT__i = 0;
    for (int __Vi0 = 0; __Vi0 < 301; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__u_mem_shift_reg2__DOT__shift_reg[__Vi0] = VL_RAND_RESET_I(16);
    }
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__u_mem_shift_reg2__DOT__unnamedblk1__DOT__i = 0;
    VL_RAND_RESET_W(144, vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__ch1_out_reg);
    VL_RAND_RESET_W(144, vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__ch2_out_reg);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__c_mid = VL_RAND_RESET_Q(48);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__c_reg = VL_RAND_RESET_Q(48);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__c_mid = VL_RAND_RESET_Q(48);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__c_reg = VL_RAND_RESET_Q(48);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__temp = VL_RAND_RESET_Q(64);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__out_temp = VL_RAND_RESET_Q(64);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__AvgOut_temp = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__x_sub_u = VL_RAND_RESET_Q(64);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__u1_2 = VL_RAND_RESET_Q(64);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__u1 = VL_RAND_RESET_Q(64);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg__DOT__add = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg__DOT__flag = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg__DOT__flag2 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg__DOT__num = VL_RAND_RESET_I(11);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg__DOT__x_temp = VL_RAND_RESET_Q(64);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg__DOT__sum_temp = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg2__DOT__add = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg2__DOT__flag = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg2__DOT__flag2 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg2__DOT__num = VL_RAND_RESET_I(11);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg2__DOT__x_temp = VL_RAND_RESET_Q(64);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg2__DOT__sum_temp = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__pre = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__ans = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__pre_i = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__a = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__yi_pai = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__out_o = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__flag1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__flag2 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__flag3 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT____Vcellinp__a5____pinNumber2 = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__in_fp16_reg = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__in_fp16_Square_reg = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__in_fp16_Cube_reg = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__coeff_mul_add_reg = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__tanh_output = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__tanh_output_reg = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__gelu_part1_reg = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__in_fp16_reg = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__in_fp16_Square_reg = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__in_fp16_Cube_reg = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__coeff_mul_add_reg = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__tanh_output = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__tanh_output_reg = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__gelu_part1_reg = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__in_fp16_reg = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__in_fp16_Square_reg = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__in_fp16_Cube_reg = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__coeff_mul_add_reg = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__tanh_output = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__tanh_output_reg = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__gelu_part1_reg = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__in_fp16_reg = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__in_fp16_Square_reg = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__in_fp16_Cube_reg = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__coeff_mul_add_reg = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__tanh_output = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__tanh_output_reg = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__gelu_part1_reg = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_2__DOT__o_icb_rsp_excl_ok = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_2__DOT__o_icb_rsp_usr = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_2__DOT__i_bus_icb_cmd_burst = VL_RAND_RESET_I(4);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_2__DOT__i_bus_icb_cmd_beat = VL_RAND_RESET_I(4);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_2__DOT__i_bus_icb_cmd_lock = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_2__DOT__i_bus_icb_cmd_excl = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_2__DOT__i_bus_icb_cmd_size = VL_RAND_RESET_I(4);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_2__DOT__i_bus_icb_cmd_usr = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_2__DOT__j = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_2__DOT__i_bus_icb_cmd_sel = VL_RAND_RESET_I(2);
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_2__DOT__i_icb_cmd_read[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_2__DOT__i_icb_cmd_addr[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_2__DOT__i_icb_cmd_wdata[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_2__DOT__i_icb_cmd_wmask[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_2__DOT__i_icb_cmd_burst[__Vi0] = VL_RAND_RESET_I(2);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_2__DOT__i_icb_cmd_beat[__Vi0] = VL_RAND_RESET_I(2);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_2__DOT__i_icb_cmd_lock[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_2__DOT__i_icb_cmd_excl[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_2__DOT__i_icb_cmd_size[__Vi0] = VL_RAND_RESET_I(2);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_2__DOT__i_icb_cmd_usr[__Vi0] = VL_RAND_RESET_I(1);
    }
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_2__DOT__sel_o_icb_cmd_read = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_2__DOT__sel_o_icb_cmd_addr = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_2__DOT__sel_o_icb_cmd_wdata = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_2__DOT__sel_o_icb_cmd_wmask = VL_RAND_RESET_I(4);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_2__DOT__sel_o_icb_cmd_burst = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_2__DOT__sel_o_icb_cmd_beat = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_2__DOT__sel_o_icb_cmd_lock = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_2__DOT__sel_o_icb_cmd_excl = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_2__DOT__sel_o_icb_cmd_size = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_2__DOT__sel_o_icb_cmd_usr = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_2__DOT__o_icb_rsp_valid_pre = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_2__DOT__i_icb_rsp_port_id = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_2__DOT__rspid_fifo_i_ready = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_2__DOT__i_icb_cmd_ready_pre = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_2__DOT__i_icb_cmd_valid_pre = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_2__DOT__arbt_ena = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_2__DOT__o_icb_rsp_port_id = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_2__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_set = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_2__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_clr = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_2__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_2__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_TDO = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_DRV_TDO = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__i_dtm_resp_ready = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__i_dtm_req_hsked = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__dtm_req_sel_dbgram = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__ram_dout = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__icb_access_dbgram_ena = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__i_dtm_req_condi = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__dtm_wr_dmcontrol = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__dtm_wr_dbgram = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__dtm_access_dbgram_ena = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__i_icb_cmd_hsked = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__icb_wr_ena = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__cleardebint_ena = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__sethaltnot_ena = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__ram_addr = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__ram_wdat = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__dm_haltnot_set = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__dm_haltnot_clr = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__dm_debint_set = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__dm_debint_clr = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT____VdfgRegularize_h3decba6f_0_0 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT____VdfgRegularize_h3decba6f_0_1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT____VdfgRegularize_h3decba6f_0_2 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_0_q = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_1_q = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_2_q = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_3_q = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_4_q = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_5_q = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_6_q = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_7_q = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_8_q = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_9_q = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_10_q = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_11_q = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_12_q = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_13_q = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_14_q = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_15_q = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_16_q = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_17_q = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_18_q = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_19_q = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__T_30 = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__T_35 = VL_RAND_RESET_I(5);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_jtag_ResetCatchAndSync_3_1__DOT__reset_n_catch_reg__DOT__reg_0_q = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_jtag_ResetCatchAndSync_3_1__DOT__reset_n_catch_reg__DOT__reg_1_q = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_jtag_ResetCatchAndSync_3_1__DOT__reset_n_catch_reg__DOT__reg_2_q = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_csr__DOT__halt_ena = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_csr__DOT__dpc_dfflr__DOT__qout_r = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_csr__DOT__dscratch_dfflr__DOT__qout_r = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_csr__DOT__ndreset_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_csr__DOT__fullreset_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_csr__DOT__dcause_dfflr__DOT__qout_r = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_csr__DOT__halt_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_csr__DOT__step_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_csr__DOT__ebreakm_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_tx__DOT__vld_set = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_tx__DOT__vld_clr = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_tx__DOT__o_rdy_nedge = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_tx__DOT__u_o_rdy_sync__DOT__sync_dat[__Vi0] = VL_RAND_RESET_I(1);
    }
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_tx__DOT__u_o_rdy_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_tx__DOT__u_o_rdy_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_tx__DOT__vld_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_tx__DOT__dat_dfflr__DOT__qout_r = VL_RAND_RESET_Q(36);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_tx__DOT__o_rdy_sync_dffr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_tx__DOT__buf_nrdy_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_rx__DOT__i_vld_sync_nedge = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_rx__DOT__buf_dat_ena = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_rx__DOT__u_i_vld_sync__DOT__sync_dat[__Vi0] = VL_RAND_RESET_I(1);
    }
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_rx__DOT__u_i_vld_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_rx__DOT__u_i_vld_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_rx__DOT__i_vld_sync_dffr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_rx__DOT__i_rdy_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_rx__DOT__buf_dat_dfflr__DOT__qout_r = VL_RAND_RESET_Q(41);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_rx__DOT__buf_vld_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__dm_hartid_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__cleardebint_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__sethaltnot_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 29; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_rom__DOT__debug_rom[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 7; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_ram__DOT__debug_ram_r[__Vi0] = VL_RAND_RESET_I(32);
    }
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_ram__DOT____Vcellinp__debug_ram_gen__BRA__0__KET____DOT__ram_dfflr____pinNumber1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_ram__DOT____Vcellinp__debug_ram_gen__BRA__1__KET____DOT__ram_dfflr____pinNumber1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_ram__DOT____Vcellinp__debug_ram_gen__BRA__2__KET____DOT__ram_dfflr____pinNumber1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_ram__DOT____Vcellinp__debug_ram_gen__BRA__3__KET____DOT__ram_dfflr____pinNumber1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_ram__DOT____Vcellinp__debug_ram_gen__BRA__4__KET____DOT__ram_dfflr____pinNumber1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_ram__DOT____Vcellinp__debug_ram_gen__BRA__5__KET____DOT__ram_dfflr____pinNumber1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_ram__DOT____Vcellinp__debug_ram_gen__BRA__6__KET____DOT__ram_dfflr____pinNumber1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_ram__DOT__debug_ram_gen__BRA__0__KET____DOT__ram_dfflr__DOT__qout_r = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_ram__DOT__debug_ram_gen__BRA__1__KET____DOT__ram_dfflr__DOT__qout_r = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_ram__DOT__debug_ram_gen__BRA__2__KET____DOT__ram_dfflr__DOT__qout_r = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_ram__DOT__debug_ram_gen__BRA__3__KET____DOT__ram_dfflr__DOT__qout_r = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_ram__DOT__debug_ram_gen__BRA__4__KET____DOT__ram_dfflr__DOT__qout_r = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_ram__DOT__debug_ram_gen__BRA__5__KET____DOT__ram_dfflr__DOT__qout_r = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_ram__DOT__debug_ram_gen__BRA__6__KET____DOT__ram_dfflr__DOT__qout_r = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__i_dtm_req_ready = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__i_dtm_resp_ready = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__irReg = VL_RAND_RESET_I(5);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__dbusReg = VL_RAND_RESET_Q(41);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__dbusValidReg = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__jtagStateReg = VL_RAND_RESET_I(4);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__shiftReg = VL_RAND_RESET_Q(41);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__doDbusWriteReg = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__doDbusReadReg = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__busyReg = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__stickyBusyReg = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__stickyNonzeroRespReg = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__skipOpReg = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__downgradeOpReg = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__busy = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__nonzeroResp = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_tx__DOT__vld_set = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_tx__DOT__vld_clr = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_tx__DOT__o_rdy_nedge = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_tx__DOT__u_o_rdy_sync__DOT__sync_dat[__Vi0] = VL_RAND_RESET_I(1);
    }
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_tx__DOT__u_o_rdy_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_tx__DOT__u_o_rdy_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_tx__DOT__vld_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_tx__DOT__dat_dfflr__DOT__qout_r = VL_RAND_RESET_Q(41);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_tx__DOT__o_rdy_sync_dffr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_tx__DOT__buf_nrdy_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_rx__DOT__i_vld_sync_nedge = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_rx__DOT__buf_dat_ena = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_rx__DOT__buf_vld_clr = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_rx__DOT__u_i_vld_sync__DOT__sync_dat[__Vi0] = VL_RAND_RESET_I(1);
    }
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_rx__DOT__u_i_vld_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_rx__DOT__u_i_vld_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_rx__DOT__i_vld_sync_dffr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_rx__DOT__i_rdy_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_rx__DOT__buf_dat_dfflr__DOT__qout_r = VL_RAND_RESET_Q(36);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_rx__DOT__buf_vld_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__dm_halt_int_gen__BRA__0__KET____DOT__dm_haltnot_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__dm_halt_int_gen__BRA__0__KET____DOT__dm_debint_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__aon_iso = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__lclkgen_icb_cmd_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__lclkgen_icb_cmd_ready = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__lclkgen_icb_cmd_addr = VL_RAND_RESET_I(15);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__lclkgen_icb_cmd_read = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__lclkgen_icb_cmd_wdata = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__lclkgen_icb_rsp_rdata = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__aon_icb_cmd_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__aon_icb_cmd_addr = VL_RAND_RESET_I(15);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__aon_icb_cmd_read = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__aon_icb_cmd_wdata = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__aon_icb_rsp_ready = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__aon_icb_rsp_rdata = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_tx__DOT__vld_set = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_tx__DOT__vld_clr = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_tx__DOT__o_rdy_nedge = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_tx__DOT__u_o_rdy_sync__DOT__sync_dat[__Vi0] = VL_RAND_RESET_I(1);
    }
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_tx__DOT__u_o_rdy_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_tx__DOT__u_o_rdy_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_tx__DOT__vld_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_tx__DOT__dat_dfflr__DOT__qout_r = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_tx__DOT__o_rdy_sync_dffr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_tx__DOT__buf_nrdy_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_rx__DOT__i_vld_sync_nedge = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_rx__DOT__buf_dat_ena = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_rx__DOT__buf_vld_clr = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_rx__DOT__u_i_vld_sync__DOT__sync_dat[__Vi0] = VL_RAND_RESET_I(1);
    }
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_rx__DOT__u_i_vld_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_rx__DOT__u_i_vld_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_rx__DOT__i_vld_sync_dffr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_rx__DOT__i_rdy_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(65, vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_rx__DOT__buf_dat_dfflr__DOT__qout_r);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_rx__DOT__buf_vld_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__buf_icb_cmd_ready = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__buf_icb_rsp_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__buf_icb_rsp_ready = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__icb_cmd_o0 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__buf_icb_splt_indic = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_sirv_gnrl_icb_buffer__DOT__outs_cnt_inc = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_sirv_gnrl_icb_buffer__DOT__outs_cnt_nxt = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_sirv_gnrl_icb_buffer__DOT__outs_cnt_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__j = VL_RAND_RESET_I(32);
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__o_icb_cmd_read[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__o_icb_cmd_addr[__Vi0] = VL_RAND_RESET_I(15);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__o_icb_cmd_wdata[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__o_icb_cmd_wmask[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__o_icb_cmd_burst[__Vi0] = VL_RAND_RESET_I(2);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__o_icb_cmd_beat[__Vi0] = VL_RAND_RESET_I(2);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__o_icb_cmd_lock[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__o_icb_cmd_excl[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__o_icb_cmd_size[__Vi0] = VL_RAND_RESET_I(2);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__o_icb_cmd_usr[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__o_icb_rsp_rdata[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__o_icb_rsp_usr[__Vi0] = VL_RAND_RESET_I(1);
    }
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__sel_o_apb_cmd_ready = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__rspid_fifo_bypass = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__o_icb_rsp_port_id = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__i_icb_cmd_valid_pre = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_rdata = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_usr = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT____VdfgRegularize_he31f533e_0_25 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_set = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_clr = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_lclkgen_regs__DOT__lfxoscen_dfflrs__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__aonrst_catch_reset = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__ResetCatchAndSync_1_1_reset = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__io_rtc_nxt = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__rtc_io_regs_cfg_write_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__rtc_io_regs_countLo_write_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__rtc_io_regs_countLo_read = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__rtc_io_regs_countHi_write_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__rtc_io_regs_cmp_0_write_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__pmu_io_regs_ie_write_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__pmu_io_regs_sleep_write_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__pmu_io_regs_wakeupProgram_0_write_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__pmu_io_regs_wakeupProgram_1_write_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__pmu_io_regs_wakeupProgram_2_write_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__pmu_io_regs_wakeupProgram_3_write_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__pmu_io_regs_wakeupProgram_4_write_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__pmu_io_regs_wakeupProgram_5_write_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__pmu_io_regs_wakeupProgram_6_write_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__pmu_io_regs_wakeupProgram_7_write_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__pmu_io_regs_sleepProgram_0_write_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__pmu_io_regs_sleepProgram_1_write_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__pmu_io_regs_sleepProgram_2_write_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__pmu_io_regs_sleepProgram_3_write_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__pmu_io_regs_sleepProgram_4_write_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__pmu_io_regs_sleepProgram_5_write_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__pmu_io_regs_sleepProgram_6_write_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__pmu_io_regs_sleepProgram_7_write_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog_io_regs_cfg_write_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog_io_regs_countLo_write_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog_io_regs_cmp_0_write_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog_io_regs_feed_write_valid = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__backupRegs_0 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_792 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__backupRegs_1 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_793 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__backupRegs_2 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_794 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__backupRegs_3 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_795 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__backupRegs_4 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_796 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__backupRegs_5 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_797 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__backupRegs_6 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_798 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__backupRegs_7 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_799 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__backupRegs_8 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_800 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__backupRegs_9 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_801 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__backupRegs_10 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_802 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__backupRegs_11 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_803 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__backupRegs_12 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_804 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__backupRegs_13 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_805 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__backupRegs_14 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_806 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__backupRegs_15 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_807 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__Queue_1_io_enq_ready = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_2482 = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_2484 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_2584 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_2664 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_2744 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_2904 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_2984 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_3104 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_3224 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_3264 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_3304 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_3424 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_3624 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_3784 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_3984 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_4024 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_4224 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_4384 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_7343 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_7358 = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_7390 = VL_RAND_RESET_I(16);
    VL_RAND_RESET_W(128, vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_7440);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_7473 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_7488 = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_7520 = VL_RAND_RESET_I(16);
    VL_RAND_RESET_W(128, vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_7570);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_7571 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_7572 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_7578 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_7581 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_7582 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_7588 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_536 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_546 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_553 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_563 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_569 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_575 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_586 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_595 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_601 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_607 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_614 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_626 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_638 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_650 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_666 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_676 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_687 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_698 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_709 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_720 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_730 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_739 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_750 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_761 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_772 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_808 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_809 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_810 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_811 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_812 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_813 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_814 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_815 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__rtc__DOT__scale = VL_RAND_RESET_I(4);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__rtc__DOT__GEN_7 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__rtc__DOT__cmp_0 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__rtc__DOT__GEN_8 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__rtc__DOT__T_145 = VL_RAND_RESET_I(6);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__rtc__DOT__GEN_10 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__rtc__DOT__T_146 = VL_RAND_RESET_I(7);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__rtc__DOT__T_148 = VL_RAND_RESET_Q(42);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__rtc__DOT__GEN_11 = VL_RAND_RESET_Q(64);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__rtc__DOT__GEN_6 = VL_RAND_RESET_Q(58);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__rtc__DOT__T_163 = VL_RAND_RESET_Q(48);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__rtc__DOT__ip = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__rtc__DOT__GEN_12 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__rtc__DOT__AsyncResetRegVec_1__DOT__reg_0_q = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__T_355 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__GEN_1 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__T_356 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__GEN_2 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__AsyncResetRegVec_1_1_io_q = VL_RAND_RESET_I(5);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__T_394 = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__por_reset = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__por_reset_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__por_reset_r_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__erst_reset_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__erst_reset_r_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__wdog_reset_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__wdog_reset_r_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__rstcause_erst_set = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__rstcause_wdog_set = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__rstcause_por_clr = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__rstcause_erst_clr = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__rstcause_wdog_clr = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__rstcause_por_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__rstcause_wdog_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__rstcause_erst_r = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__wantSleep = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_37 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__awake = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_38 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__T_381 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__T_386 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__T_388 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__unlocked = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_39 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__T_391 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_40 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_1 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__pc = VL_RAND_RESET_I(3);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_41 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__wakeupCause = VL_RAND_RESET_I(2);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_42 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__T_394 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__T_396 = VL_RAND_RESET_I(4);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_43 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__wakeupProgram_0 = VL_RAND_RESET_I(9);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_44 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__wakeupProgram_1 = VL_RAND_RESET_I(9);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_45 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__wakeupProgram_2 = VL_RAND_RESET_I(9);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_46 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__wakeupProgram_3 = VL_RAND_RESET_I(9);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_47 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__wakeupProgram_4 = VL_RAND_RESET_I(9);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_48 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__wakeupProgram_5 = VL_RAND_RESET_I(9);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_49 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__wakeupProgram_6 = VL_RAND_RESET_I(9);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_50 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__wakeupProgram_7 = VL_RAND_RESET_I(9);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_51 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__sleepProgram_0 = VL_RAND_RESET_I(9);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_52 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__sleepProgram_1 = VL_RAND_RESET_I(9);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_53 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__sleepProgram_2 = VL_RAND_RESET_I(9);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_54 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__sleepProgram_3 = VL_RAND_RESET_I(9);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_55 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__sleepProgram_4 = VL_RAND_RESET_I(9);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_56 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__sleepProgram_5 = VL_RAND_RESET_I(9);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_57 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__sleepProgram_6 = VL_RAND_RESET_I(9);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_58 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__sleepProgram_7 = VL_RAND_RESET_I(9);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_59 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__insnBits = VL_RAND_RESET_I(9);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__count = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_60 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__T_524 = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__T_526 = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_7 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_8 = VL_RAND_RESET_I(4);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__T_540 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__T_544 = VL_RAND_RESET_I(4);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__T_549 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__T_563 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_19 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_20 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_21 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_22 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_23 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_24 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_25 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_26 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_27 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_28 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_29 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_30 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_31 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_32 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_33 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_34 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__AsyncResetRegVec_1_1__DOT__reg_0_en = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__AsyncResetRegVec_1_1__DOT__reg_0_q = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__AsyncResetRegVec_1_1__DOT__reg_1_q = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__AsyncResetRegVec_1_1__DOT__reg_2_q = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__AsyncResetRegVec_1_1__DOT__reg_3_q = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__AsyncResetRegVec_1_1__DOT__reg_4_q = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__T_143 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__scale = VL_RAND_RESET_I(4);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__GEN_10 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__T_152 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__cmp_0 = VL_RAND_RESET_I(16);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__GEN_11 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__T_154 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__GEN_12 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__T_155 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__GEN_13 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__T_164 = VL_RAND_RESET_I(5);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__GEN_14 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__T_165 = VL_RAND_RESET_I(6);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__T_167 = VL_RAND_RESET_I(26);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__GEN_15 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__GEN_2 = VL_RAND_RESET_I(27);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__T_171 = VL_RAND_RESET_I(31);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__T_172 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__T_176 = VL_RAND_RESET_I(31);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__elapsed_0 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__zerocmp = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__GEN_16 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__countReset = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__T_193 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__T_195 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__ip = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__GEN_17 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__AsyncResetRegVec_2_1__DOT__reg_0_q = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__AsyncResetRegVec_3_1__DOT__reg_0_en = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__AsyncResetRegVec_3_1__DOT__reg_0_q = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__AsyncResetRegVec_4_1__DOT__reg_0_q = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__AsyncResetRegVec_5_1__DOT__reg_0_q = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__AsyncResetRegVec_6_1__DOT__reg_0_q = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_queue_1__DOT__ram_read[__Vi0] = VL_RAND_RESET_I(1);
    }
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_queue_1__DOT__GEN_0 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_queue_1__DOT__ram_read_T_69_mask = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_queue_1__DOT__ram_index[__Vi0] = VL_RAND_RESET_I(10);
    }
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_queue_1__DOT__GEN_1 = VL_RAND_RESET_I(32);
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_queue_1__DOT__ram_data[__Vi0] = VL_RAND_RESET_I(32);
    }
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_queue_1__DOT__GEN_2 = VL_RAND_RESET_I(32);
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_queue_1__DOT__ram_mask[__Vi0] = VL_RAND_RESET_I(4);
    }
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_queue_1__DOT__GEN_3 = VL_RAND_RESET_I(32);
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_queue_1__DOT__ram_extra[__Vi0] = VL_RAND_RESET_I(10);
    }
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_queue_1__DOT__GEN_4 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_queue_1__DOT__maybe_full = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_queue_1__DOT__GEN_5 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_queue_1__DOT__T_77 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__aonrst_catch__DOT__reset_n_catch_reg__DOT__reg_0_q = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__aonrst_catch__DOT__reset_n_catch_reg__DOT__reg_1_q = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__aonrst_catch__DOT__reset_n_catch_reg__DOT__reg_2_q = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__ResetCatchAndSync_1_1__DOT__reset_n_catch_reg__DOT__reg_0_q = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__ResetCatchAndSync_1_1__DOT__reset_n_catch_reg__DOT__reg_1_q = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__ResetCatchAndSync_1_1__DOT__reset_n_catch_reg__DOT__reg_2_q = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__jtagpwd_deglitch__DOT__T_8 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__jtagpwd_deglitch__DOT__GEN_0 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__jtagpwd_deglitch__DOT__T_9 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__jtagpwd_deglitch__DOT__GEN_1 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__jtagpwd_deglitch__DOT__sync = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__jtagpwd_deglitch__DOT__GEN_2 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__jtagpwd_deglitch__DOT__last = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__jtagpwd_deglitch__DOT__GEN_3 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__bootrom_deglitch__DOT__T_8 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__bootrom_deglitch__DOT__GEN_0 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__bootrom_deglitch__DOT__T_9 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__bootrom_deglitch__DOT__GEN_1 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__bootrom_deglitch__DOT__sync = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__bootrom_deglitch__DOT__GEN_2 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__bootrom_deglitch__DOT__last = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__bootrom_deglitch__DOT__GEN_3 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__dwakeup_deglitch__DOT__T_8 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__dwakeup_deglitch__DOT__GEN_0 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__dwakeup_deglitch__DOT__T_9 = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__dwakeup_deglitch__DOT__GEN_1 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__dwakeup_deglitch__DOT__sync = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__dwakeup_deglitch__DOT__GEN_2 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__dwakeup_deglitch__DOT__last = VL_RAND_RESET_I(1);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__dwakeup_deglitch__DOT__GEN_3 = VL_RAND_RESET_I(32);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__io_rtc_dffr__DOT__qout_r = VL_RAND_RESET_I(1);
    vlSelf->__VdfgRegularize_hd87f99a1_0_2 = VL_RAND_RESET_I(32);
    vlSelf->__VdfgRegularize_hd87f99a1_0_3 = VL_RAND_RESET_I(32);
    vlSelf->__VdfgRegularize_hd87f99a1_0_4 = VL_RAND_RESET_I(1);
    vlSelf->__VdfgRegularize_hd87f99a1_0_5 = VL_RAND_RESET_I(1);
    vlSelf->__VdfgRegularize_hd87f99a1_0_12 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h8858712b__0 = VL_RAND_RESET_I(6);
    vlSelf->__Vintraval_h1a791810__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_hee6f94a9__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_ha44d0701__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h3d0b4890__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_hdcd19295__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_hadfe27de__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_ha6de5fea__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h5efc6ced__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h8a24ec8e__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h9136e4dd__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h2b7a4978__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h8681e862__0 = VL_RAND_RESET_I(2);
    vlSelf->__Vintraval_h1dec1db1__0 = VL_RAND_RESET_I(2);
    vlSelf->__Vintraval_hd7a1753e__0 = VL_RAND_RESET_I(2);
    vlSelf->__Vintraval_hff0bc976__0 = VL_RAND_RESET_I(2);
    vlSelf->__Vintraval_ha248530e__0 = VL_RAND_RESET_I(2);
    vlSelf->__Vintraval_he96e6c2a__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h71538863__0 = VL_RAND_RESET_I(32);
    vlSelf->__Vintraval_h208a073c__0 = VL_RAND_RESET_I(2);
    vlSelf->__Vintraval_h11df560a__0 = VL_RAND_RESET_I(32);
    vlSelf->__Vintraval_ha0b6f30c__0 = VL_RAND_RESET_I(32);
    vlSelf->__Vintraval_h5eb95005__0 = VL_RAND_RESET_I(32);
    vlSelf->__Vintraval_h2b5f0def__0 = VL_RAND_RESET_I(32);
    vlSelf->__Vintraval_hd8595f23__0 = VL_RAND_RESET_I(32);
    vlSelf->__Vintraval_he45c9576__0 = VL_RAND_RESET_I(32);
    vlSelf->__Vintraval_h8c98e909__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_hfcfa97a5__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_hd09a1d9c__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h6ff24b37__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h067dfd0e__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h7e87fe30__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h04c95434__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h41fa28b9__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h2747d831__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h79621029__0 = VL_RAND_RESET_I(16);
    vlSelf->__Vintraval_h606f6760__0 = VL_RAND_RESET_I(16);
    vlSelf->__Vintraval_h423ee3a0__0 = VL_RAND_RESET_I(5);
    vlSelf->__Vintraval_h88483870__0 = VL_RAND_RESET_I(5);
    vlSelf->__Vintraval_hc4860fd5__0 = VL_RAND_RESET_I(32);
    vlSelf->__Vintraval_h7191d6d6__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h2ee669b7__0 = VL_RAND_RESET_I(32);
    vlSelf->__Vintraval_h78b5ec65__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_he5e0c6db__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h72301da6__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_hd206411d__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h6f55fa58__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h51b3a2a6__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h891128f3__0 = VL_RAND_RESET_I(2);
    vlSelf->__Vintraval_h018c559c__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h170e5ea7__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h46a1c7b9__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h0dd6caa2__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h44dbc541__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h19c49dcb__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_hb7a34036__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_hadbd5621__0 = VL_RAND_RESET_Q(33);
    vlSelf->__Vintraval_h4f6851f6__0 = VL_RAND_RESET_I(2);
    vlSelf->__Vintraval_hc09464ac__0 = VL_RAND_RESET_I(16);
    vlSelf->__Vintraval_hffe53c2a__0 = VL_RAND_RESET_I(32);
    vlSelf->__Vintraval_h4ace03fa__0 = VL_RAND_RESET_I(32);
    vlSelf->__Vintraval_hc725bcd8__0 = VL_RAND_RESET_I(32);
    vlSelf->__Vintraval_h7937113e__0 = VL_RAND_RESET_I(32);
    vlSelf->__Vintraval_hc08fe923__0 = VL_RAND_RESET_I(32);
    vlSelf->__Vintraval_h1f9e516a__0 = VL_RAND_RESET_I(32);
    vlSelf->__Vintraval_h251fa2ec__0 = VL_RAND_RESET_I(32);
    vlSelf->__Vintraval_h93e3738f__0 = VL_RAND_RESET_I(32);
    vlSelf->__Vintraval_h4fe21b8e__0 = VL_RAND_RESET_I(32);
    vlSelf->__Vintraval_hd8300bc4__0 = VL_RAND_RESET_I(32);
    vlSelf->__Vintraval_h64f0d98a__0 = VL_RAND_RESET_I(32);
    vlSelf->__Vintraval_hed2ac924__0 = VL_RAND_RESET_I(32);
    vlSelf->__Vintraval_h23484789__0 = VL_RAND_RESET_I(32);
    vlSelf->__Vintraval_h9efb7124__0 = VL_RAND_RESET_I(32);
    vlSelf->__Vintraval_he36450c6__0 = VL_RAND_RESET_I(32);
    vlSelf->__Vintraval_h537d230b__0 = VL_RAND_RESET_I(32);
    vlSelf->__Vintraval_hc81f2139__0 = VL_RAND_RESET_I(32);
    vlSelf->__Vintraval_h50e1fb99__0 = VL_RAND_RESET_I(32);
    vlSelf->__Vintraval_h715856df__0 = VL_RAND_RESET_I(32);
    vlSelf->__Vintraval_h8e822f67__0 = VL_RAND_RESET_I(32);
    vlSelf->__Vintraval_hc196bb00__0 = VL_RAND_RESET_I(32);
    vlSelf->__Vintraval_ha8aedb49__0 = VL_RAND_RESET_I(32);
    vlSelf->__Vintraval_h9330146d__0 = VL_RAND_RESET_I(32);
    vlSelf->__Vintraval_he79e2d49__0 = VL_RAND_RESET_I(32);
    vlSelf->__Vintraval_h5dfc2b2a__0 = VL_RAND_RESET_I(32);
    vlSelf->__Vintraval_h3d4dc4d1__0 = VL_RAND_RESET_I(32);
    vlSelf->__Vintraval_h2e8a6324__0 = VL_RAND_RESET_I(32);
    vlSelf->__Vintraval_h93485d4f__0 = VL_RAND_RESET_I(32);
    vlSelf->__Vintraval_h966a6911__0 = VL_RAND_RESET_I(32);
    vlSelf->__Vintraval_ha9a61329__0 = VL_RAND_RESET_I(32);
    vlSelf->__Vintraval_hb0d6a51e__0 = VL_RAND_RESET_I(32);
    vlSelf->__Vintraval_h036df174__0 = VL_RAND_RESET_I(5);
    vlSelf->__Vintraval_h4f1473a5__0 = VL_RAND_RESET_I(32);
    vlSelf->__Vintraval_h09626a4f__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_hee19f373__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h1efe7cb6__0 = VL_RAND_RESET_I(5);
    vlSelf->__Vintraval_h2ffa6668__0 = VL_RAND_RESET_I(32);
    vlSelf->__Vintraval_h0b08007d__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h76cac09e__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h64111c57__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h19b442e1__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h7bea3fd4__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h225ebc93__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h0c3e593f__0 = VL_RAND_RESET_Q(33);
    vlSelf->__Vintraval_h86b89664__0 = VL_RAND_RESET_Q(33);
    vlSelf->__Vintraval_h56410c7e__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h5cc0b32d__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h0bf2dae7__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h27ac28d7__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h343c827a__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h7745fb0e__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_he92fdcdb__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h2f852ed4__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h384d2a76__0 = VL_RAND_RESET_I(3);
    vlSelf->__Vintraval_h56174f88__0 = VL_RAND_RESET_I(3);
    vlSelf->__Vintraval_h925ef1f7__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h7bc1da14__0 = VL_RAND_RESET_I(4);
    vlSelf->__Vintraval_hc9591d55__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h9091c369__0 = VL_RAND_RESET_I(4);
    vlSelf->__Vintraval_ha337b1b2__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h7a6a410f__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h024a2cfa__0 = VL_RAND_RESET_I(3);
    vlSelf->__Vintraval_h02617312__0 = VL_RAND_RESET_I(6);
    vlSelf->__Vintraval_hb024a179__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_hf0fe0283__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h0667131f__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h4cd79c83__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_hf2ca8190__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h28b3d018__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_hb00d508a__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_hd2668fe3__0 = VL_RAND_RESET_I(32);
    vlSelf->__Vintraval_hec75fab7__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_hc9bd3441__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_hf0ddb8ce__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_hfe4d0d7e__0 = VL_RAND_RESET_I(32);
    vlSelf->__Vintraval_h31241af2__0 = VL_RAND_RESET_I(32);
    vlSelf->__Vintraval_h0457e33c__0 = VL_RAND_RESET_I(32);
    vlSelf->__Vintraval_he831636e__0 = VL_RAND_RESET_I(32);
    vlSelf->__Vintraval_hd9158f1d__0 = VL_RAND_RESET_I(32);
    vlSelf->__Vintraval_h1e0741f2__0 = VL_RAND_RESET_I(32);
    vlSelf->__Vintraval_hfda46b0a__0 = VL_RAND_RESET_I(32);
    vlSelf->__Vintraval_hd3a16170__0 = VL_RAND_RESET_I(32);
    vlSelf->__Vintraval_h4db91c65__0 = VL_RAND_RESET_I(32);
    vlSelf->__Vintraval_hb0c76ad6__0 = VL_RAND_RESET_I(32);
    vlSelf->__Vintraval_h85650452__0 = VL_RAND_RESET_I(32);
    vlSelf->__Vintraval_h9818a38d__0 = VL_RAND_RESET_I(32);
    vlSelf->__Vintraval_h78811775__0 = VL_RAND_RESET_I(32);
    vlSelf->__Vintraval_h54a7754b__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h86ab52b1__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h54874e38__0 = VL_RAND_RESET_I(32);
    vlSelf->__Vintraval_h2354a6cc__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h086812ef__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h7d17dc34__0 = VL_RAND_RESET_Q(44);
    vlSelf->__Vintraval_ha0850971__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_he8ca51a4__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_had680e53__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_hc27fa5f8__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h391d844e__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_haee39e8b__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h7936d275__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h1c0d57c2__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_hbdf80790__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_hf69dc58f__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h8664ca18__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h1f5a1f6c__0 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(78, vlSelf->__Vintraval_h5b2eab4e__0);
    vlSelf->__Vintraval_h502e88d7__0 = VL_RAND_RESET_Q(35);
    vlSelf->__Vintraval_hcef53c31__0 = VL_RAND_RESET_I(6);
    vlSelf->__Vintraval_hefa3bbb7__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_hf9ddefbe__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h600f9560__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h11a08201__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h3c47fb7a__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_he5c22760__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h841ef403__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h20e84604__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_hdda6d6db__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h8c84266d__0 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(91, vlSelf->__Vintraval_hfa2eeb2f__0);
    vlSelf->__Vintraval_h9fbb8313__0 = VL_RAND_RESET_I(2);
    vlSelf->__Vintraval_haf58db70__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_he63b049f__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h81373fad__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_hf991100f__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h2af2a3ae__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h779c9b62__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h2ca0f4ee__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_he8ad1072__0 = VL_RAND_RESET_Q(54);
    vlSelf->__Vintraval_he05c4e05__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_hf2559d0c__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h51be3bc4__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h07ecd432__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h4c3e3738__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_hf11bb7d5__0 = VL_RAND_RESET_I(3);
    vlSelf->__Vintraval_h81020279__0 = VL_RAND_RESET_I(17);
    vlSelf->__Vintraval_hef24e2b8__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_hbf603178__0 = VL_RAND_RESET_I(6);
    vlSelf->__Vintraval_heede8eee__0 = VL_RAND_RESET_I(3);
    vlSelf->__Vintraval_h86035dd4__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_he6711ebe__0 = VL_RAND_RESET_I(3);
    vlSelf->__Vintraval_h4bf7c7cb__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_he993da12__0 = VL_RAND_RESET_I(3);
    vlSelf->__Vintraval_hadf2e1fa__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h620e54e6__0 = VL_RAND_RESET_I(3);
    vlSelf->__Vintraval_he1f01b06__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h18e2c3db__0 = VL_RAND_RESET_I(3);
    vlSelf->__Vintraval_h638d4779__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h06222fa4__0 = VL_RAND_RESET_I(3);
    vlSelf->__Vintraval_h0114718a__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h57a3407d__0 = VL_RAND_RESET_I(3);
    vlSelf->__Vintraval_hf7254a1b__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_hf4221864__0 = VL_RAND_RESET_I(3);
    vlSelf->__Vintraval_h72dacdd0__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h9b9d371d__0 = VL_RAND_RESET_I(3);
    vlSelf->__Vintraval_h14a1bd0e__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_hd8def3b8__0 = VL_RAND_RESET_I(3);
    vlSelf->__Vintraval_hc3220250__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h5a77c92a__0 = VL_RAND_RESET_I(3);
    vlSelf->__Vintraval_h008983ec__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h4253af98__0 = VL_RAND_RESET_I(3);
    vlSelf->__Vintraval_hc641dfc7__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_he634b2bd__0 = VL_RAND_RESET_I(3);
    vlSelf->__Vintraval_h48b13000__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h24f039cc__0 = VL_RAND_RESET_I(3);
    vlSelf->__Vintraval_hb95f1635__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h1fa3c580__0 = VL_RAND_RESET_I(3);
    vlSelf->__Vintraval_h860992dd__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_ha92a47ce__0 = VL_RAND_RESET_I(3);
    vlSelf->__Vintraval_h9f5061f2__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h2ae8bc1d__0 = VL_RAND_RESET_I(3);
    vlSelf->__Vintraval_ha2297e9c__0 = VL_RAND_RESET_I(32);
    vlSelf->__Vintraval_hfbfdc58a__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_hbcc24b28__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h474a6cc9__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h5a10102d__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h29ffea6d__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_ha223dfe7__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h0c199211__0 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(65, vlSelf->__Vintraval_h936c2c82__0);
    vlSelf->__Vintraval_h691d2c27__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_hb1fae9b6__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_hd5785f1b__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h13d5053e__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h8febd654__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_he7ae423f__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h2569ba20__0 = VL_RAND_RESET_Q(33);
    vlSelf->__Vintraval_hc33c8f6f__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_he267088b__0 = VL_RAND_RESET_I(8);
    vlSelf->__Vintraval_h086add95__0 = VL_RAND_RESET_I(8);
    vlSelf->__Vintraval_heacb8cc3__0 = VL_RAND_RESET_I(8);
    vlSelf->__Vintraval_h901de27c__0 = VL_RAND_RESET_I(3);
    vlSelf->__Vintraval_h4038bdc7__0 = VL_RAND_RESET_I(3);
    vlSelf->__Vintraval_h901ca359__0 = VL_RAND_RESET_I(3);
    vlSelf->__Vintraval_h1136ff54__0 = VL_RAND_RESET_I(4);
    vlSelf->__Vintraval_h5e2b8b45__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h38b1ad1d__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h78baeb91__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h41b01574__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h825a8d99__0 = VL_RAND_RESET_I(5);
    vlSelf->__Vintraval_h29f72d84__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_hfa8313ba__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h38b1ad1d__1 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h78baeb91__1 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h41b01574__1 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h825a24bc__0 = VL_RAND_RESET_I(5);
    vlSelf->__Vintraval_h1136762f__0 = VL_RAND_RESET_I(4);
    vlSelf->__Vintraval_h8259f643__0 = VL_RAND_RESET_I(5);
    vlSelf->__Vintraval_h1134cee4__0 = VL_RAND_RESET_I(4);
    vlSelf->__Vintraval_h825a54a9__0 = VL_RAND_RESET_I(5);
    vlSelf->__Vintraval_h1133c851__0 = VL_RAND_RESET_I(4);
    vlSelf->__Vintraval_h826f8350__0 = VL_RAND_RESET_I(5);
    vlSelf->__Vintraval_h11355af3__0 = VL_RAND_RESET_I(4);
    vlSelf->__Vintraval_h78bb0326__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h8259f643__1 = VL_RAND_RESET_I(5);
    vlSelf->__Vintraval_h1134cee4__1 = VL_RAND_RESET_I(4);
    vlSelf->__Vintraval_h825a54a9__1 = VL_RAND_RESET_I(5);
    vlSelf->__Vintraval_h1133c851__1 = VL_RAND_RESET_I(4);
    vlSelf->__Vintraval_h78bb0326__1 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h825a54a9__2 = VL_RAND_RESET_I(5);
    vlSelf->__Vintraval_h1133c851__2 = VL_RAND_RESET_I(4);
    vlSelf->__Vintraval_h38b0d19a__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h825a18a0__0 = VL_RAND_RESET_I(5);
    vlSelf->__Vintraval_h1134cee4__2 = VL_RAND_RESET_I(4);
    vlSelf->__Vintraval_h8259f643__2 = VL_RAND_RESET_I(5);
    vlSelf->__Vintraval_h1134cee4__3 = VL_RAND_RESET_I(4);
    vlSelf->__Vintraval_h825a18a0__1 = VL_RAND_RESET_I(5);
    vlSelf->__Vintraval_h1133c851__3 = VL_RAND_RESET_I(4);
    vlSelf->__Vintraval_h38b0d19a__1 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h5714f750__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h826f8350__1 = VL_RAND_RESET_I(5);
    vlSelf->__Vintraval_h11355af3__1 = VL_RAND_RESET_I(4);
    vlSelf->__Vintraval_h825a8d99__1 = VL_RAND_RESET_I(5);
    vlSelf->__Vintraval_h1136ff54__1 = VL_RAND_RESET_I(4);
    vlSelf->__Vintraval_h419ea985__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_hcea0b182__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h5e2c2372__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h5714f750__1 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h825a8d99__2 = VL_RAND_RESET_I(5);
    vlSelf->__Vintraval_h1136ff54__2 = VL_RAND_RESET_I(4);
    vlSelf->__Vintraval_h419ea985__1 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h1136ff54__3 = VL_RAND_RESET_I(4);
    vlSelf->__Vintraval_h5e2b8b45__1 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h38b1ad1d__2 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h78baeb91__2 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h41b01574__2 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h825a8d99__3 = VL_RAND_RESET_I(5);
    vlSelf->__Vintraval_h29f72d84__1 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_hd140128c__0 = VL_RAND_RESET_I(8);
    vlSelf->__Vintraval_h1f3f4024__0 = VL_RAND_RESET_I(8);
    vlSelf->__Vintraval_h9a6d062b__0 = VL_RAND_RESET_I(8);
    vlSelf->__Vintraval_h954a5450__0 = VL_RAND_RESET_I(3);
    vlSelf->__Vintraval_h2f54a541__0 = VL_RAND_RESET_I(3);
    vlSelf->__Vintraval_h954920c5__0 = VL_RAND_RESET_I(3);
    vlSelf->__Vintraval_h3daee124__0 = VL_RAND_RESET_I(4);
    vlSelf->__Vintraval_h7f9eb364__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_he79a2d05__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h3514d0b6__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h0fe25a27__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h4e7adc08__0 = VL_RAND_RESET_I(5);
    vlSelf->__Vintraval_ha0973e5b__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h17e1fe2b__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_he79a2d05__1 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h3514d0b6__1 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h0fe25a27__1 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h4e79b51f__0 = VL_RAND_RESET_I(5);
    vlSelf->__Vintraval_h3daf1cbf__0 = VL_RAND_RESET_I(4);
    vlSelf->__Vintraval_h4e79461a__0 = VL_RAND_RESET_I(5);
    vlSelf->__Vintraval_h3dadae34__0 = VL_RAND_RESET_I(4);
    vlSelf->__Vintraval_h4e79a50e__0 = VL_RAND_RESET_I(5);
    vlSelf->__Vintraval_h3dac9a21__0 = VL_RAND_RESET_I(4);
    vlSelf->__Vintraval_h4e8ff1e3__0 = VL_RAND_RESET_I(5);
    vlSelf->__Vintraval_h3dae47c3__0 = VL_RAND_RESET_I(4);
    vlSelf->__Vintraval_h35156c47__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h4e79461a__1 = VL_RAND_RESET_I(5);
    vlSelf->__Vintraval_h3dadae34__1 = VL_RAND_RESET_I(4);
    vlSelf->__Vintraval_h4e79a50e__1 = VL_RAND_RESET_I(5);
    vlSelf->__Vintraval_h3dac9a21__1 = VL_RAND_RESET_I(4);
    vlSelf->__Vintraval_h35156c47__1 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h4e79a50e__2 = VL_RAND_RESET_I(5);
    vlSelf->__Vintraval_h3dac9a21__2 = VL_RAND_RESET_I(4);
    vlSelf->__Vintraval_he79951b2__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h4e7a5b03__0 = VL_RAND_RESET_I(5);
    vlSelf->__Vintraval_h3dadae34__2 = VL_RAND_RESET_I(4);
    vlSelf->__Vintraval_h4e79461a__2 = VL_RAND_RESET_I(5);
    vlSelf->__Vintraval_h3dadae34__3 = VL_RAND_RESET_I(4);
    vlSelf->__Vintraval_h4e7a5b03__1 = VL_RAND_RESET_I(5);
    vlSelf->__Vintraval_h3dac9a21__3 = VL_RAND_RESET_I(4);
    vlSelf->__Vintraval_he79951b2__1 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_he6337327__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h4e8ff1e3__1 = VL_RAND_RESET_I(5);
    vlSelf->__Vintraval_h3dae47c3__1 = VL_RAND_RESET_I(4);
    vlSelf->__Vintraval_h4e7adc08__1 = VL_RAND_RESET_I(5);
    vlSelf->__Vintraval_h3daee124__1 = VL_RAND_RESET_I(4);
    vlSelf->__Vintraval_h0fe0b2d4__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h35a00bf5__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h7f9dbb95__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_he6337327__1 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h4e7adc08__2 = VL_RAND_RESET_I(5);
    vlSelf->__Vintraval_h3daee124__2 = VL_RAND_RESET_I(4);
    vlSelf->__Vintraval_h0fe0b2d4__1 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h3daee124__3 = VL_RAND_RESET_I(4);
    vlSelf->__Vintraval_h7f9eb364__1 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_he79a2d05__2 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h3514d0b6__2 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h0fe25a27__2 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h4e7adc08__3 = VL_RAND_RESET_I(5);
    vlSelf->__Vintraval_ha0973e5b__1 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h98a57fff__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h2d0c347a__0 = VL_RAND_RESET_I(3);
    vlSelf->__Vintraval_h83995e1a__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h1404f389__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h4ae6bcde__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_hb25f5588__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h1e5e269b__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h7f5cec5e__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h55333267__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h28680870__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_hadca5816__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_hb3ecd471__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h43a16677__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h15bb05b2__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h68df2d1c__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_hdb64b16e__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h291798a4__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h9cc53a4c__0 = VL_RAND_RESET_I(6);
    vlSelf->__Vintraval_hbb997769__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h27e3e977__0 = VL_RAND_RESET_I(32);
    VL_RAND_RESET_W(78, vlSelf->__Vintraval_h82588f83__0);
    VL_RAND_RESET_W(78, vlSelf->__Vintraval_hc52a2e56__0);
    vlSelf->__Vintraval_he53e710b__0 = VL_RAND_RESET_Q(35);
    vlSelf->__Vintraval_ha3910fe4__0 = VL_RAND_RESET_Q(35);
    vlSelf->__Vintraval_hec66c310__0 = VL_RAND_RESET_I(17);
    VL_RAND_RESET_W(78, vlSelf->__Vintraval_ha4aea8b0__0);
    VL_RAND_RESET_W(78, vlSelf->__Vintraval_hd4d42deb__0);
    vlSelf->__Vintraval_hfa2e36b0__0 = VL_RAND_RESET_Q(35);
    vlSelf->__Vintraval_h8e9f9e1d__0 = VL_RAND_RESET_Q(35);
    vlSelf->__Vintraval_hf1529bf1__0 = VL_RAND_RESET_I(9);
    vlSelf->__Vintraval_ha6822212__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h379687ee__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h2e69cc6f__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_hf30e97ca__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_hc6e052d1__0 = VL_RAND_RESET_Q(50);
    vlSelf->__Vintraval_h4cddcd70__0 = VL_RAND_RESET_Q(50);
    vlSelf->__Vintraval_h903ae9b1__0 = VL_RAND_RESET_Q(50);
    vlSelf->__Vintraval_h49f91436__0 = VL_RAND_RESET_Q(50);
    vlSelf->__Vintraval_h10f248cd__0 = VL_RAND_RESET_Q(37);
    vlSelf->__Vintraval_h66326155__0 = VL_RAND_RESET_Q(37);
    vlSelf->__Vintraval_h93a210dd__0 = VL_RAND_RESET_Q(35);
    vlSelf->__Vintraval_h155d72e0__0 = VL_RAND_RESET_Q(35);
    vlSelf->__Vintraval_hb6e82648__0 = VL_RAND_RESET_I(2);
    vlSelf->__Vintraval_h19f22291__0 = VL_RAND_RESET_I(2);
    vlSelf->__Vintraval_h58761482__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h8902ce3e__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_hc6288c9b__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h5a508b67__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_ha2dd1692__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_hd9048547__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h6eb3bd07__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h8d6ce077__0 = VL_RAND_RESET_I(2);
    vlSelf->__Vintraval_hd8f72df7__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_he46e6cba__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_hb149e220__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_hcabdbbbf__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h5405b56f__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h89a370c4__0 = VL_RAND_RESET_I(2);
    vlSelf->__Vintraval_h9272e87d__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h5eafd53f__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h9e3d27e0__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h56dab330__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_hee51bdb9__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_had979aa2__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h2d73c272__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h36b6fe0c__0 = VL_RAND_RESET_I(2);
    vlSelf->__Vintraval_hdadf0d74__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h5494aacb__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_hbb2af6cf__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h588e0b56__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h99b85902__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h0492a2f6__0 = VL_RAND_RESET_I(2);
    vlSelf->__Vintraval_ha7dc31b6__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_hf7568a30__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_hf9b0ba88__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_hf80b1bfb__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h683c7a0b__0 = VL_RAND_RESET_I(3);
    vlSelf->__Vintraval_haecfdc47__0 = VL_RAND_RESET_I(3);
    vlSelf->__Vintraval_ha8c8096a__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_hb978846c__0 = VL_RAND_RESET_I(4);
    vlSelf->__Vintraval_h05f4dcf9__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_hbfbbb978__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h8e82e1e4__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h1288df8d__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_hd0980e27__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h4e1f0f8d__0 = VL_RAND_RESET_I(2);
    vlSelf->__Vintraval_he49300ef__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h6b8617ae__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h0be76a8e__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h41d2e151__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h50f259c0__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h41ee2a37__0 = VL_RAND_RESET_I(2);
    vlSelf->__Vintraval_h4a1d9381__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_hddddc98f__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h6ca80e51__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h5cf7eccc__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_hf973b832__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_hb7cf8a38__0 = VL_RAND_RESET_I(2);
    vlSelf->__Vintraval_h80ac8e0a__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h6357674e__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_heaa8be05__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h195152ba__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h97824dd5__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h3aeaa991__0 = VL_RAND_RESET_I(2);
    vlSelf->__Vintraval_h92d6ece6__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_hb8a61e2a__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_hd8a0aad9__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h7f888f70__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h65bf1286__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h1046b059__0 = VL_RAND_RESET_I(2);
    vlSelf->__Vintraval_h34cbd5a2__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_hdc45d494__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h778d2d37__0 = VL_RAND_RESET_I(32);
    vlSelf->__Vintraval_h5ad20572__0 = VL_RAND_RESET_I(32);
    vlSelf->__Vintraval_h052119e6__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h511c8085__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_he471f2cf__0 = VL_RAND_RESET_I(3);
    vlSelf->__Vintraval_h5f5b7465__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h3078c6a9__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h757f520f__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_he0eb291a__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h47f63029__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h1450b9c9__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_hd8b31b4b__0 = VL_RAND_RESET_Q(36);
    vlSelf->__Vintraval_haa0812e9__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_hda42e188__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h4ab1bd24__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_hf59bde88__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h9750e5d5__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h6491f56d__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h61ed4f87__0 = VL_RAND_RESET_Q(41);
    vlSelf->__Vintraval_h9344fe36__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h717fb646__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_hc94c5593__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_hedb2a33a__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_ha9bd3db9__0 = VL_RAND_RESET_I(32);
    vlSelf->__Vintraval_h0b3763dd__0 = VL_RAND_RESET_I(32);
    vlSelf->__Vintraval_h2f4e28e0__0 = VL_RAND_RESET_I(32);
    vlSelf->__Vintraval_h9ebf15a0__0 = VL_RAND_RESET_I(32);
    vlSelf->__Vintraval_h74942f0c__0 = VL_RAND_RESET_I(32);
    vlSelf->__Vintraval_hb2188467__0 = VL_RAND_RESET_I(32);
    vlSelf->__Vintraval_h8e72b1b3__0 = VL_RAND_RESET_I(32);
    vlSelf->__Vintraval_h4ab77e5c__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h7b644741__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h97314fe1__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h347d93a9__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_hc0400cb8__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h536403ee__0 = VL_RAND_RESET_Q(41);
    vlSelf->__Vintraval_he4942a4e__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_hbb0df517__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_hbef082f0__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_hcc283e41__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h8c9b9587__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h0573b2cf__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_hb8658286__0 = VL_RAND_RESET_Q(36);
    vlSelf->__Vintraval_h9fad8bae__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_ha0c51fb1__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h283d49b2__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h7dd4ad24__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_hbc301a32__0 = VL_RAND_RESET_I(32);
    vlSelf->__Vintraval_h546419c1__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h81b3ccfa__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h5b4539c2__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h9e1a8e4f__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h63199871__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h14940fd9__0 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(65, vlSelf->__Vintraval_hf01492aa__0);
    vlSelf->__Vintraval_h606a0d1d__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h9059179e__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h1331fe6d__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h7c86b278__0 = VL_RAND_RESET_I(2);
    vlSelf->__Vintraval_hfc19bb0d__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_h8887173c__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__tb_verilator__DOT__pc_write_to_host_cnt = VL_RAND_RESET_I(32);
    vlSelf->__Vdly__tb_verilator__DOT__cycle_count = VL_RAND_RESET_I(32);
    vlSelf->__Vdly__tb_verilator__DOT__valid_ir_cycle = VL_RAND_RESET_I(32);
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__u_e203_subsys_pllclkdiv__DOT__flag_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__u_e203_subsys_pllclkdiv__DOT__flag_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__u_e203_subsys_pllclkdiv__DOT__flag_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__u_e203_subsys_pllclkdiv__DOT__div_cnt_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(6);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__u_e203_subsys_pllclkdiv__DOT__div_cnt_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__u_e203_subsys_pllclkdiv__DOT__div_cnt_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__u_e203_subsys_gfcm__DOT__clk0_sync_r = VL_RAND_RESET_I(3);
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_clk_ctrl__DOT__dtcm_active_dffr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_clk_ctrl__DOT__dtcm_active_dffr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_clk_ctrl__DOT__itcm_active_dffr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_clk_ctrl__DOT__itcm_active_dffr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__gen_rowbuf__BRA__3__KET____DOT__rowbuf_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(32);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__gen_rowbuf__BRA__3__KET____DOT__rowbuf_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__gen_rowbuf__BRA__3__KET____DOT__rowbuf_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__gen_rowbuf__BRA__2__KET____DOT__rowbuf_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(32);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__gen_rowbuf__BRA__2__KET____DOT__rowbuf_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__gen_rowbuf__BRA__2__KET____DOT__rowbuf_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__gen_rowbuf__BRA__1__KET____DOT__rowbuf_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(32);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__gen_rowbuf__BRA__1__KET____DOT__rowbuf_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__gen_rowbuf__BRA__1__KET____DOT__rowbuf_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__gen_rowbuf__BRA__0__KET____DOT__rowbuf_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(32);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__gen_rowbuf__BRA__0__KET____DOT__rowbuf_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__gen_rowbuf__BRA__0__KET____DOT__rowbuf_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__maddr_acc_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(32);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__maddr_acc_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__maddr_acc_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__rowsum_acc_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(32);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__rowsum_acc_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__rowsum_acc_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__rowbuf_cnt_d_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(2);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__rowbuf_cnt_d_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__rowbuf_cnt_d_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__rcv_data_buf_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(32);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__rcv_data_buf_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__rcv_data_buf_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__rcv_data_buf_valid_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__rcv_data_buf_valid_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__rowbuf_cnt_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(2);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__rowbuf_cnt_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__rowbuf_cnt_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__sbuf_cmd_cnt_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(2);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__sbuf_cmd_cnt_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__sbuf_cmd_cnt_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__sbuf_cnt_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(2);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__sbuf_cnt_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__sbuf_cnt_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__lbuf_cnt_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(2);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__lbuf_cnt_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__lbuf_cnt_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__state_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(2);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__state_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__state_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_irq_sync__DOT__master_gen__DOT__u_tmr_irq_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_irq_sync__DOT__master_gen__DOT__u_tmr_irq_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_irq_sync__DOT__master_gen__DOT__u_tmr_irq_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_irq_sync__DOT__master_gen__DOT__u_tmr_irq_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_irq_sync__DOT__master_gen__DOT__u_sft_irq_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_irq_sync__DOT__master_gen__DOT__u_sft_irq_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_irq_sync__DOT__master_gen__DOT__u_sft_irq_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_irq_sync__DOT__master_gen__DOT__u_sft_irq_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_irq_sync__DOT__master_gen__DOT__u_ext_irq_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_irq_sync__DOT__master_gen__DOT__u_ext_irq_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_irq_sync__DOT__master_gen__DOT__u_ext_irq_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_irq_sync__DOT__master_gen__DOT__u_ext_irq_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_irq_sync__DOT__master_gen__DOT__u_dbg_irq_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_irq_sync__DOT__master_gen__DOT__u_dbg_irq_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_irq_sync__DOT__master_gen__DOT__u_dbg_irq_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_irq_sync__DOT__master_gen__DOT__u_dbg_irq_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__leftover_err_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__leftover_err_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__leftover_err_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__icb2mem_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__icb2mem_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__icb2mem_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__icb2itcm_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__icb2itcm_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__icb2itcm_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__req_lane_cross_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__req_lane_cross_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__req_lane_cross_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__req_need_0uop_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__req_need_0uop_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__req_need_0uop_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__req_need_2uop_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__req_need_2uop_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__req_need_2uop_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__req_same_cross_holdup_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__req_same_cross_holdup_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__req_same_cross_holdup_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__icb_state_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(2);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__icb_state_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__icb_state_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__u_e203_ifetch_rsp_bypbuf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__u_e203_ifetch_rsp_bypbuf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__u_e203_ifetch_rsp_bypbuf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__u_e203_ifetch_rsp_bypbuf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__u_e203_ifetch_rsp_bypbuf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__u_e203_ifetch_rsp_bypbuf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__u_e203_ifetch_rsp_bypbuf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__u_e203_ifetch_rsp_bypbuf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__u_e203_ifetch_rsp_bypbuf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__u_e203_ifetch_rsp_bypbuf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__u_e203_ifetch_rsp_bypbuf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__u_e203_ifetch_rsp_bypbuf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__pc_newpend_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__pc_newpend_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__pc_newpend_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__out_flag_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__out_flag_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__out_flag_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__pc_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(32);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__pc_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__pc_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_litebpu__DOT__rs1xn_rdrf_dfflrs__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_litebpu__DOT__rs1xn_rdrf_dfflrs__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_litebpu__DOT__rs1xn_rdrf_dfflrs__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ifu_pc_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(32);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ifu_pc_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ifu_pc_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ir_rs2idx_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(5);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ir_rs2idx_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ir_rs2idx_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ir_rs1idx_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(5);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ir_rs1idx_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ir_rs1idx_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ifu_lo_ir_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(16);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ifu_lo_ir_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ifu_lo_ir_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ifu_hi_ir_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(16);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ifu_hi_ir_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ifu_hi_ir_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ir_muldiv_b2b_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ir_muldiv_b2b_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ir_muldiv_b2b_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ifu_prdt_taken_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ifu_prdt_taken_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ifu_prdt_taken_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ifu_err_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ifu_err_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ifu_err_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ir_pc_vld_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ir_pc_vld_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ir_pc_vld_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ir_valid_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ir_valid_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ir_valid_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__dly_flush_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__dly_flush_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__dly_flush_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__halt_ack_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__halt_ack_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__halt_ack_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__reset_req_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__reset_req_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__reset_req_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__reset_flag_dffrs__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__reset_flag_dffrs__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__leftover_dffl__DOT__qout_r__v0 = VL_RAND_RESET_I(16);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__leftover_dffl__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__icb_addr_2_1_dffl__DOT__qout_r__v0 = VL_RAND_RESET_I(2);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__icb_addr_2_1_dffl__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__u_e203_ifetch_rsp_bypbuf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0 = VL_RAND_RESET_Q(33);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__u_e203_ifetch_rsp_bypbuf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__sbf_1_dffl__DOT__qout_r__v0 = VL_RAND_RESET_Q(33);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__sbf_1_dffl__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__sbf_0_dffl__DOT__qout_r__v0 = VL_RAND_RESET_Q(33);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__sbf_0_dffl__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_nice__DOT__u_nice_itag_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__3__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_nice__DOT__u_nice_itag_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__3__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_nice__DOT__u_nice_itag_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__2__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_nice__DOT__u_nice_itag_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__2__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_nice__DOT__u_nice_itag_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__1__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_nice__DOT__u_nice_itag_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__1__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_nice__DOT__u_nice_itag_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_nice__DOT__u_nice_itag_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__oitf_entries__BRA__1__KET____DOT__rdfpu_dfflrs__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__oitf_entries__BRA__1__KET____DOT__rdfpu_dfflrs__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__oitf_entries__BRA__1__KET____DOT__rdwen_dfflrs__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__oitf_entries__BRA__1__KET____DOT__rdwen_dfflrs__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__oitf_entries__BRA__1__KET____DOT__pc_dfflrs__DOT__qout_r__v0 = VL_RAND_RESET_I(32);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__oitf_entries__BRA__1__KET____DOT__pc_dfflrs__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__oitf_entries__BRA__1__KET____DOT__rdidx_dfflrs__DOT__qout_r__v0 = VL_RAND_RESET_I(5);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__oitf_entries__BRA__1__KET____DOT__rdidx_dfflrs__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__oitf_entries__BRA__0__KET____DOT__rdfpu_dfflrs__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__oitf_entries__BRA__0__KET____DOT__rdfpu_dfflrs__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__oitf_entries__BRA__0__KET____DOT__rdwen_dfflrs__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__oitf_entries__BRA__0__KET____DOT__rdwen_dfflrs__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__oitf_entries__BRA__0__KET____DOT__pc_dfflrs__DOT__qout_r__v0 = VL_RAND_RESET_I(32);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__oitf_entries__BRA__0__KET____DOT__pc_dfflrs__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__oitf_entries__BRA__0__KET____DOT__rdidx_dfflrs__DOT__qout_r__v0 = VL_RAND_RESET_I(5);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__oitf_entries__BRA__0__KET____DOT__rdidx_dfflrs__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__31__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0 = VL_RAND_RESET_I(32);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__31__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__30__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0 = VL_RAND_RESET_I(32);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__30__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__29__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0 = VL_RAND_RESET_I(32);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__29__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__28__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0 = VL_RAND_RESET_I(32);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__28__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__27__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0 = VL_RAND_RESET_I(32);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__27__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__26__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0 = VL_RAND_RESET_I(32);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__26__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__25__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0 = VL_RAND_RESET_I(32);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__25__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__24__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0 = VL_RAND_RESET_I(32);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__24__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__23__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0 = VL_RAND_RESET_I(32);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__23__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__22__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0 = VL_RAND_RESET_I(32);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__22__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__21__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0 = VL_RAND_RESET_I(32);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__21__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__20__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0 = VL_RAND_RESET_I(32);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__20__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__19__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0 = VL_RAND_RESET_I(32);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__19__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__18__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0 = VL_RAND_RESET_I(32);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__18__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__17__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0 = VL_RAND_RESET_I(32);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__17__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__16__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0 = VL_RAND_RESET_I(32);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__16__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__15__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0 = VL_RAND_RESET_I(32);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__15__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__14__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0 = VL_RAND_RESET_I(32);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__14__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__13__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0 = VL_RAND_RESET_I(32);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__13__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__12__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0 = VL_RAND_RESET_I(32);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__12__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__11__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0 = VL_RAND_RESET_I(32);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__11__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__10__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0 = VL_RAND_RESET_I(32);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__10__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__9__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0 = VL_RAND_RESET_I(32);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__9__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__8__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0 = VL_RAND_RESET_I(32);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__8__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__7__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0 = VL_RAND_RESET_I(32);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__7__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__6__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0 = VL_RAND_RESET_I(32);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__6__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__5__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0 = VL_RAND_RESET_I(32);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__5__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__4__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0 = VL_RAND_RESET_I(32);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__4__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__3__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0 = VL_RAND_RESET_I(32);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__3__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__2__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0 = VL_RAND_RESET_I(32);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__2__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__1__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0 = VL_RAND_RESET_I(32);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__1__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__badaddr_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(32);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__badaddr_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__badaddr_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__cause_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(32);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__cause_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__cause_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__epc_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(32);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__epc_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__epc_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mcgstop_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(32);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mcgstop_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mcgstop_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mdvnob2b_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(32);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mdvnob2b_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mdvnob2b_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__itcmnohold_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(32);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__itcmnohold_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__itcmnohold_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__counterstop_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(32);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__counterstop_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__counterstop_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__minstreth_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(32);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__minstreth_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__minstreth_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__minstret_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(32);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__minstret_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__minstret_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mscratch_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(32);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mscratch_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mscratch_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mtvec_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(32);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mtvec_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mtvec_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mtip_dffr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mtip_dffr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__msip_dffr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__msip_dffr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__meip_dffr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__meip_dffr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mie_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(32);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mie_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mie_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__status_mie_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__status_mie_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__status_mie_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__status_mpie_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__status_mpie_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__status_mpie_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__step_req_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__step_req_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__step_req_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__wfi_halt_req_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__wfi_halt_req_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__wfi_halt_req_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__wfi_flag_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__wfi_flag_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__wfi_flag_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__part_remd_sft1_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__part_remd_sft1_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__part_remd_sft1_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__part_prdt_sft1_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__part_prdt_sft1_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__part_prdt_sft1_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__exec_cnt_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(6);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__exec_cnt_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__exec_cnt_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__muldiv_state_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(3);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__muldiv_state_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__muldiv_state_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__flushed_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__flushed_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__flushed_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__icb_leftover_err_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__icb_leftover_err_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__icb_leftover_err_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__icb_state_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(4);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__icb_state_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__icb_state_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__unalgn_flg_dffl__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__unalgn_flg_dffl__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__unalgn_flg_dffl__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_nice__DOT__u_nice_itag_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(4);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_nice__DOT__u_nice_itag_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_nice__DOT__u_nice_itag_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_nice__DOT__u_nice_itag_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_nice__DOT__u_nice_itag_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_nice__DOT__u_nice_itag_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_nice__DOT__u_nice_itag_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(3);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_nice__DOT__u_nice_itag_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_nice__DOT__u_nice_itag_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_nice__DOT__u_nice_itag_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(3);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_nice__DOT__u_nice_itag_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_nice__DOT__u_nice_itag_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_nice__DOT__u_nice_itag_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_nice__DOT__u_nice_itag_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_nice__DOT__u_nice_itag_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_nice__DOT__u_nice_itag_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_nice__DOT__u_nice_itag_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_nice__DOT__u_nice_itag_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__oitf_entries__BRA__1__KET____DOT__vld_dfflrs__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__oitf_entries__BRA__1__KET____DOT__vld_dfflrs__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__oitf_entries__BRA__1__KET____DOT__vld_dfflrs__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__oitf_entries__BRA__0__KET____DOT__vld_dfflrs__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__oitf_entries__BRA__0__KET____DOT__vld_dfflrs__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__oitf_entries__BRA__0__KET____DOT__vld_dfflrs__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__depth_gt1__DOT__ret_ptr_dfflrs__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__depth_gt1__DOT__ret_ptr_dfflrs__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__depth_gt1__DOT__ret_ptr_dfflrs__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__depth_gt1__DOT__ret_ptr_flg_dfflrs__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__depth_gt1__DOT__ret_ptr_flg_dfflrs__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__depth_gt1__DOT__ret_ptr_flg_dfflrs__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__depth_gt1__DOT__alc_ptr_dfflrs__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__depth_gt1__DOT__alc_ptr_dfflrs__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__depth_gt1__DOT__alc_ptr_dfflrs__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__depth_gt1__DOT__alc_ptr_flg_dfflrs__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__depth_gt1__DOT__alc_ptr_flg_dfflrs__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__depth_gt1__DOT__alc_ptr_flg_dfflrs__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mcycleh_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(32);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mcycleh_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mcycleh_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mcycle_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(32);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mcycle_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mcycle_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_e203_lsu_splt_stage__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_e203_lsu_splt_stage__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_e203_lsu_splt_stage__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__excl_addr_dffl__DOT__qout_r__v0 = VL_RAND_RESET_I(32);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__excl_addr_dffl__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__excl_addr_dffl__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__excl_flg_dffl__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__excl_flg_dffl__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__excl_flg_dffl__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_e203_lsu_splt_stage__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_Q(44);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_e203_lsu_splt_stage__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__outs_cnt_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__outs_cnt_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__outs_cnt_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(6);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0 = VL_RAND_RESET_Q(35);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0 = 0;
    VL_RAND_RESET_W(78, vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__ifu_holdup_dffl__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__ifu_holdup_dffl__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__ifu_holdup_dffl__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_sirv_1cyc_sram_ctrl__DOT__u_e1_stage__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_sirv_1cyc_sram_ctrl__DOT__u_e1_stage__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_sirv_1cyc_sram_ctrl__DOT__u_e1_stage__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_lsu2itcm_n2w__DOT__fifo_dp_1__DOT__u_sirv_gnrl_n2w_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_lsu2itcm_n2w__DOT__fifo_dp_1__DOT__u_sirv_gnrl_n2w_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_lsu2itcm_n2w__DOT__fifo_dp_1__DOT__u_sirv_gnrl_n2w_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_sirv_1cyc_sram_ctrl__DOT__u_e1_stage__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(2);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_sirv_1cyc_sram_ctrl__DOT__u_e1_stage__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r__v0 = 0;
    VL_RAND_RESET_W(91, vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_lsu2itcm_n2w__DOT__fifo_dp_1__DOT__u_sirv_gnrl_n2w_fifo__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_lsu2itcm_n2w__DOT__fifo_dp_1__DOT__u_sirv_gnrl_n2w_fifo__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_sirv_1cyc_sram_ctrl__DOT__u_e1_stage__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_sirv_1cyc_sram_ctrl__DOT__u_e1_stage__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_sirv_1cyc_sram_ctrl__DOT__u_e1_stage__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_sirv_1cyc_sram_ctrl__DOT__u_e1_stage__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_sirv_1cyc_sram_ctrl__DOT__u_e1_stage__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0 = VL_RAND_RESET_Q(54);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__slave_wait = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__cnt = VL_RAND_RESET_I(16);
    vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__fSCL = VL_RAND_RESET_I(3);
    vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__fSDA = VL_RAND_RESET_I(3);
    vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__c_state = VL_RAND_RESET_I(18);
    vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c0_scl_o_oen = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c0_sda_o_oen = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__sda_chk = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__slave_wait = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__cnt = VL_RAND_RESET_I(16);
    vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__fSCL = VL_RAND_RESET_I(3);
    vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__fSDA = VL_RAND_RESET_I(3);
    vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__c_state = VL_RAND_RESET_I(18);
    vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c1_scl_o_oen = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c1_sda_o_oen = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__sda_chk = VL_RAND_RESET_I(1);
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__plloutdivby1_dfflrs__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__plloutdivby1_dfflrs__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__plloutdivby1_dfflrs__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__plloutdiv_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(6);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__plloutdiv_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__plloutdiv_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_ASLEEP_dfflrs__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_ASLEEP_dfflrs__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_ASLEEP_dfflrs__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_RESET_dfflrs__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_RESET_dfflrs__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_RESET_dfflrs__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pllbypass_dfflrs__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pllbypass_dfflrs__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pllbypass_dfflrs__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_OD_0_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_OD_0_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_OD_0_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_OD_1_dfflrs__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_OD_1_dfflrs__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_OD_1_dfflrs__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_M_0_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_M_0_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_M_0_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_M_1_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_M_1_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_M_1_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_M_2_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_M_2_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_M_2_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_M_3_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_M_3_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_M_3_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_M_4_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_M_4_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_M_4_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_M_5_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_M_5_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_M_5_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_M_6_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_M_6_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_M_6_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_M_7_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_M_7_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_M_7_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_N_0_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_N_0_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_N_0_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_N_1_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_N_1_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_N_1_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_N_42_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(3);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_N_42_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_N_42_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__hfxoscen_dfflrs__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__hfxoscen_dfflrs__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__hfxoscen_dfflrs__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_cmd__v0 = VL_RAND_RESET_I(4);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_cmd__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_txd__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_txd__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__shift__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__shift__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__ld__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__ld__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__s_done__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__s_done__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__c_state__v0 = VL_RAND_RESET_I(5);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__c_state__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__s_irxack__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__s_irxack__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_txd__v1 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_txd__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__shift__v1 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__shift__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__ld__v1 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__ld__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__s_done__v1 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__s_done__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__c_state__v1 = VL_RAND_RESET_I(5);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__c_state__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_cmd__v1 = VL_RAND_RESET_I(4);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_cmd__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__c_state__v2 = VL_RAND_RESET_I(5);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__c_state__v2 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_cmd__v2 = VL_RAND_RESET_I(4);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_cmd__v2 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__c_state__v3 = VL_RAND_RESET_I(5);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__c_state__v3 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_cmd__v3 = VL_RAND_RESET_I(4);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_cmd__v3 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__c_state__v4 = VL_RAND_RESET_I(5);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__c_state__v4 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_cmd__v4 = VL_RAND_RESET_I(4);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_cmd__v4 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__ld__v2 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__ld__v2 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__c_state__v5 = VL_RAND_RESET_I(5);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__c_state__v5 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_cmd__v5 = VL_RAND_RESET_I(4);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_cmd__v5 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__c_state__v6 = VL_RAND_RESET_I(5);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__c_state__v6 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_cmd__v6 = VL_RAND_RESET_I(4);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_cmd__v6 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__ld__v3 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__ld__v3 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__c_state__v7 = VL_RAND_RESET_I(5);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__c_state__v7 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_cmd__v7 = VL_RAND_RESET_I(4);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_cmd__v7 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__shift__v2 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__shift__v2 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__c_state__v8 = VL_RAND_RESET_I(5);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__c_state__v8 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_cmd__v8 = VL_RAND_RESET_I(4);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_cmd__v8 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__c_state__v9 = VL_RAND_RESET_I(5);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__c_state__v9 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_cmd__v9 = VL_RAND_RESET_I(4);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_cmd__v9 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__c_state__v10 = VL_RAND_RESET_I(5);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__c_state__v10 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_cmd__v10 = VL_RAND_RESET_I(4);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_cmd__v10 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__shift__v3 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__shift__v3 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_txd__v2 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_txd__v2 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__c_state__v11 = VL_RAND_RESET_I(5);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__c_state__v11 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_cmd__v11 = VL_RAND_RESET_I(4);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_cmd__v11 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__c_state__v12 = VL_RAND_RESET_I(5);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__c_state__v12 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_cmd__v12 = VL_RAND_RESET_I(4);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_cmd__v12 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__s_done__v2 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__s_done__v2 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__s_irxack__v1 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__s_irxack__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_txd__v3 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_txd__v3 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_txd__v4 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_txd__v4 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__c_state__v13 = VL_RAND_RESET_I(5);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__c_state__v13 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_cmd__v13 = VL_RAND_RESET_I(4);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_cmd__v13 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__s_done__v3 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__s_done__v3 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_cmd__v14 = VL_RAND_RESET_I(4);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_cmd__v14 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_txd__v5 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_txd__v5 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__shift__v4 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__shift__v4 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__ld__v4 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__ld__v4 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__s_done__v4 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__s_done__v4 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__c_state__v14 = VL_RAND_RESET_I(5);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__c_state__v14 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__s_irxack__v2 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__s_irxack__v2 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__dcnt__v0 = VL_RAND_RESET_I(3);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__dcnt__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__dcnt__v1 = VL_RAND_RESET_I(3);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__dcnt__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__dcnt__v2 = VL_RAND_RESET_I(3);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__dcnt__v2 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__sr__v0 = VL_RAND_RESET_I(8);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__sr__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__sr__v1 = VL_RAND_RESET_I(8);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__sr__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__sr__v2 = VL_RAND_RESET_I(8);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__sr__v2 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_cmd__v0 = VL_RAND_RESET_I(4);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_cmd__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_txd__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_txd__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__shift__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__shift__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__ld__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__ld__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__s_done__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__s_done__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__c_state__v0 = VL_RAND_RESET_I(5);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__c_state__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__s_irxack__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__s_irxack__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_txd__v1 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_txd__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__shift__v1 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__shift__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__ld__v1 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__ld__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__s_done__v1 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__s_done__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__c_state__v1 = VL_RAND_RESET_I(5);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__c_state__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_cmd__v1 = VL_RAND_RESET_I(4);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_cmd__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__c_state__v2 = VL_RAND_RESET_I(5);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__c_state__v2 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_cmd__v2 = VL_RAND_RESET_I(4);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_cmd__v2 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__c_state__v3 = VL_RAND_RESET_I(5);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__c_state__v3 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_cmd__v3 = VL_RAND_RESET_I(4);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_cmd__v3 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__c_state__v4 = VL_RAND_RESET_I(5);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__c_state__v4 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_cmd__v4 = VL_RAND_RESET_I(4);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_cmd__v4 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__ld__v2 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__ld__v2 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__c_state__v5 = VL_RAND_RESET_I(5);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__c_state__v5 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_cmd__v5 = VL_RAND_RESET_I(4);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_cmd__v5 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__c_state__v6 = VL_RAND_RESET_I(5);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__c_state__v6 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_cmd__v6 = VL_RAND_RESET_I(4);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_cmd__v6 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__ld__v3 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__ld__v3 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__c_state__v7 = VL_RAND_RESET_I(5);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__c_state__v7 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_cmd__v7 = VL_RAND_RESET_I(4);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_cmd__v7 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__shift__v2 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__shift__v2 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__c_state__v8 = VL_RAND_RESET_I(5);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__c_state__v8 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_cmd__v8 = VL_RAND_RESET_I(4);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_cmd__v8 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__c_state__v9 = VL_RAND_RESET_I(5);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__c_state__v9 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_cmd__v9 = VL_RAND_RESET_I(4);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_cmd__v9 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__c_state__v10 = VL_RAND_RESET_I(5);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__c_state__v10 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_cmd__v10 = VL_RAND_RESET_I(4);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_cmd__v10 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__shift__v3 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__shift__v3 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_txd__v2 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_txd__v2 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__c_state__v11 = VL_RAND_RESET_I(5);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__c_state__v11 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_cmd__v11 = VL_RAND_RESET_I(4);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_cmd__v11 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__c_state__v12 = VL_RAND_RESET_I(5);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__c_state__v12 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_cmd__v12 = VL_RAND_RESET_I(4);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_cmd__v12 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__s_done__v2 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__s_done__v2 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__s_irxack__v1 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__s_irxack__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_txd__v3 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_txd__v3 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_txd__v4 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_txd__v4 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__c_state__v13 = VL_RAND_RESET_I(5);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__c_state__v13 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_cmd__v13 = VL_RAND_RESET_I(4);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_cmd__v13 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__s_done__v3 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__s_done__v3 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_cmd__v14 = VL_RAND_RESET_I(4);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_cmd__v14 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_txd__v5 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_txd__v5 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__shift__v4 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__shift__v4 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__ld__v4 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__ld__v4 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__s_done__v4 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__s_done__v4 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__c_state__v14 = VL_RAND_RESET_I(5);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__c_state__v14 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__s_irxack__v2 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__s_irxack__v2 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__dcnt__v0 = VL_RAND_RESET_I(3);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__dcnt__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__dcnt__v1 = VL_RAND_RESET_I(3);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__dcnt__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__dcnt__v2 = VL_RAND_RESET_I(3);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__dcnt__v2 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__sr__v0 = VL_RAND_RESET_I(8);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__sr__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__sr__v1 = VL_RAND_RESET_I(8);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__sr__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__sr__v2 = VL_RAND_RESET_I(8);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__sr__v2 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_rx__DOT__buf_vld_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_rx__DOT__buf_vld_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_rx__DOT__buf_vld_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_rx__DOT__buf_dat_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_Q(33);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_rx__DOT__buf_dat_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_rx__DOT__buf_dat_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_rx__DOT__i_rdy_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_rx__DOT__i_rdy_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_rx__DOT__i_rdy_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_rx__DOT__i_vld_sync_dffr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_rx__DOT__i_vld_sync_dffr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_rx__DOT__u_i_vld_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_rx__DOT__u_i_vld_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_rx__DOT__u_i_vld_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_rx__DOT__u_i_vld_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_tx__DOT__buf_nrdy_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_tx__DOT__buf_nrdy_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_tx__DOT__buf_nrdy_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_tx__DOT__o_rdy_sync_dffr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_tx__DOT__o_rdy_sync_dffr__DOT__qout_r__v0 = 0;
    VL_RAND_RESET_W(65, vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_tx__DOT__dat_dfflr__DOT__qout_r__v0);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_tx__DOT__dat_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_tx__DOT__dat_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_tx__DOT__vld_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_tx__DOT__vld_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_tx__DOT__vld_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_tx__DOT__u_o_rdy_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_tx__DOT__u_o_rdy_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_tx__DOT__u_o_rdy_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_tx__DOT__u_o_rdy_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__io_rtcToggle_dffr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__io_rtcToggle_dffr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__u_aon_rtctoggle_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__u_aon_rtctoggle_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__u_aon_rtctoggle_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__u_aon_rtctoggle_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__flop_icb_rsp__DOT__u_buf_icb_rsp_buf__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__flop_icb_rsp__DOT__u_buf_icb_rsp_buf__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__flop_icb_rsp__DOT__u_buf_icb_rsp_buf__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__enab_r_i__BRA__0__KET____DOT__irq_enab_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(32);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__enab_r_i__BRA__0__KET____DOT__irq_enab_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__enab_r_i__BRA__0__KET____DOT__irq_enab_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__16__KET____DOT__irq_prio_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(3);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__16__KET____DOT__irq_prio_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__16__KET____DOT__irq_prio_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__16__KET____DOT__irq_pend_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__16__KET____DOT__irq_pend_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__16__KET____DOT__irq_pend_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__15__KET____DOT__irq_prio_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(3);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__15__KET____DOT__irq_prio_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__15__KET____DOT__irq_prio_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__15__KET____DOT__irq_pend_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__15__KET____DOT__irq_pend_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__15__KET____DOT__irq_pend_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__14__KET____DOT__irq_prio_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(3);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__14__KET____DOT__irq_prio_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__14__KET____DOT__irq_prio_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__14__KET____DOT__irq_pend_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__14__KET____DOT__irq_pend_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__14__KET____DOT__irq_pend_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__13__KET____DOT__irq_prio_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(3);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__13__KET____DOT__irq_prio_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__13__KET____DOT__irq_prio_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__13__KET____DOT__irq_pend_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__13__KET____DOT__irq_pend_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__13__KET____DOT__irq_pend_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__12__KET____DOT__irq_prio_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(3);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__12__KET____DOT__irq_prio_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__12__KET____DOT__irq_prio_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__12__KET____DOT__irq_pend_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__12__KET____DOT__irq_pend_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__12__KET____DOT__irq_pend_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__11__KET____DOT__irq_prio_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(3);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__11__KET____DOT__irq_prio_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__11__KET____DOT__irq_prio_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__11__KET____DOT__irq_pend_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__11__KET____DOT__irq_pend_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__11__KET____DOT__irq_pend_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__10__KET____DOT__irq_prio_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(3);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__10__KET____DOT__irq_prio_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__10__KET____DOT__irq_prio_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__10__KET____DOT__irq_pend_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__10__KET____DOT__irq_pend_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__10__KET____DOT__irq_pend_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__9__KET____DOT__irq_prio_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(3);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__9__KET____DOT__irq_prio_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__9__KET____DOT__irq_prio_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__9__KET____DOT__irq_pend_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__9__KET____DOT__irq_pend_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__9__KET____DOT__irq_pend_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__8__KET____DOT__irq_prio_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(3);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__8__KET____DOT__irq_prio_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__8__KET____DOT__irq_prio_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__8__KET____DOT__irq_pend_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__8__KET____DOT__irq_pend_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__8__KET____DOT__irq_pend_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__7__KET____DOT__irq_prio_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(3);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__7__KET____DOT__irq_prio_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__7__KET____DOT__irq_prio_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__7__KET____DOT__irq_pend_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__7__KET____DOT__irq_pend_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__7__KET____DOT__irq_pend_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__6__KET____DOT__irq_prio_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(3);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__6__KET____DOT__irq_prio_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__6__KET____DOT__irq_prio_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__6__KET____DOT__irq_pend_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__6__KET____DOT__irq_pend_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__6__KET____DOT__irq_pend_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__5__KET____DOT__irq_prio_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(3);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__5__KET____DOT__irq_prio_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__5__KET____DOT__irq_prio_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__5__KET____DOT__irq_pend_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__5__KET____DOT__irq_pend_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__5__KET____DOT__irq_pend_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__4__KET____DOT__irq_prio_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(3);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__4__KET____DOT__irq_prio_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__4__KET____DOT__irq_prio_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__4__KET____DOT__irq_pend_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__4__KET____DOT__irq_pend_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__4__KET____DOT__irq_pend_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__3__KET____DOT__irq_prio_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(3);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__3__KET____DOT__irq_prio_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__3__KET____DOT__irq_prio_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__3__KET____DOT__irq_pend_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__3__KET____DOT__irq_pend_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__3__KET____DOT__irq_pend_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__2__KET____DOT__irq_prio_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(3);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__2__KET____DOT__irq_prio_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__2__KET____DOT__irq_prio_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__2__KET____DOT__irq_pend_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__2__KET____DOT__irq_pend_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__2__KET____DOT__irq_pend_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__1__KET____DOT__irq_prio_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(3);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__1__KET____DOT__irq_prio_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__1__KET____DOT__irq_prio_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__1__KET____DOT__irq_pend_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__1__KET____DOT__irq_pend_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__1__KET____DOT__irq_pend_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__flop_o_irq__DOT__plic_irq_prio_dffr__DOT__qout_r__v0 = VL_RAND_RESET_I(3);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__flop_o_irq__DOT__plic_irq_prio_dffr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__flop_o_irq__DOT__plic_irq_id_dffr__DOT__qout_r__v0 = VL_RAND_RESET_I(6);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__flop_o_irq__DOT__plic_irq_id_dffr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__flop_o_irq__DOT__plic_irq_o_dffr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__flop_o_irq__DOT__plic_irq_o_dffr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__flop_i_irq__DOT__plic_irq_i_dffr__DOT__qout_r__v0 = VL_RAND_RESET_I(17);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__flop_i_irq__DOT__plic_irq_i_dffr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_thod_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(3);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_thod_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_thod_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_wdg_irq_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_wdg_irq_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_wdg_irq_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_wdg_irq_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_rtc_irq_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_rtc_irq_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_rtc_irq_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_rtc_irq_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_sram_output__DOT__mem__v0 = VL_RAND_RESET_I(32);
    vlSelf->__VdlyDim0__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_sram_output__DOT__mem__v0 = VL_RAND_RESET_I(13);
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_2__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_2__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_1__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_1__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_bresp_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__1__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0 = VL_RAND_RESET_I(2);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_bresp_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__1__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_bresp_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0 = VL_RAND_RESET_I(2);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_bresp_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_rdata_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__1__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0 = VL_RAND_RESET_Q(35);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_rdata_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__1__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_rdata_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0 = VL_RAND_RESET_Q(35);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_rdata_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_wdata_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__1__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0 = VL_RAND_RESET_Q(37);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_wdata_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__1__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_wdata_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0 = VL_RAND_RESET_Q(37);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_wdata_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_aw_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__1__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0 = VL_RAND_RESET_Q(50);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_aw_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__1__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_aw_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0 = VL_RAND_RESET_Q(50);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_aw_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_ar_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__1__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0 = VL_RAND_RESET_Q(50);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_ar_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__1__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_ar_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0 = VL_RAND_RESET_Q(50);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_ar_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__3__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__3__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__2__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__2__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__1__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__1__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(9);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__1__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0 = VL_RAND_RESET_Q(35);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__1__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0 = VL_RAND_RESET_Q(35);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0 = 0;
    VL_RAND_RESET_W(78, vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__1__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__1__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0 = 0;
    VL_RAND_RESET_W(78, vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(17);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__1__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0 = VL_RAND_RESET_Q(35);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__1__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0 = VL_RAND_RESET_Q(35);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0 = 0;
    VL_RAND_RESET_W(78, vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__1__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__1__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0 = 0;
    VL_RAND_RESET_W(78, vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__flop_icb_rsp__DOT__u_buf_icb_rsp_buf__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(32);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__flop_icb_rsp__DOT__u_buf_icb_rsp_buf__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__write_cmd_cnt = VL_RAND_RESET_I(32);
    vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__SR = VL_RAND_RESET_I(32);
    vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__CR = VL_RAND_RESET_I(32);
    vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__bn_input_reg = VL_RAND_RESET_Q(64);
    vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__bn_cnt = VL_RAND_RESET_I(13);
    vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__bn_update = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__gelu_cnt = VL_RAND_RESET_I(3);
    vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__in_fp16_reg = VL_RAND_RESET_I(16);
    vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__in_fp16_reg = VL_RAND_RESET_I(16);
    vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__in_fp16_reg = VL_RAND_RESET_I(16);
    vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__in_fp16_reg = VL_RAND_RESET_I(16);
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_2__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_2__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_2__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_1__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_1__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_1__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_bresp_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(2);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_bresp_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_bresp_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_bresp_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_bresp_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_bresp_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_bresp_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_bresp_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_bresp_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_bresp_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_bresp_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_bresp_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_bresp_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_bresp_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_bresp_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_bresp_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_bresp_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_bresp_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_rdata_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(2);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_rdata_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_rdata_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_rdata_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_rdata_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_rdata_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_rdata_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_rdata_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_rdata_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_rdata_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_rdata_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_rdata_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_rdata_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_rdata_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_rdata_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_rdata_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_rdata_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_rdata_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_wdata_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(2);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_wdata_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_wdata_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_wdata_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_wdata_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_wdata_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_wdata_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_wdata_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_wdata_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_wdata_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_wdata_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_wdata_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_wdata_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_wdata_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_wdata_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_wdata_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_wdata_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_wdata_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_aw_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(2);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_aw_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_aw_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_aw_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_aw_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_aw_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_aw_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_aw_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_aw_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_aw_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_aw_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_aw_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_aw_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_aw_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_aw_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_aw_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_aw_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_aw_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_ar_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(2);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_ar_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_ar_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_ar_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_ar_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_ar_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_ar_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_ar_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_ar_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_ar_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_ar_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_ar_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_ar_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_ar_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_ar_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_ar_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_ar_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_ar_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(4);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(3);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(3);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__outs_cnt_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__outs_cnt_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__outs_cnt_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(2);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(2);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__outs_cnt_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__outs_cnt_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__outs_cnt_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(2);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(2);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r__v1 = 0;
    vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__cs_assert = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg__DOT__num = VL_RAND_RESET_I(11);
    vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg2__DOT__num = VL_RAND_RESET_I(11);
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_csr__DOT__ebreakm_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_csr__DOT__ebreakm_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_csr__DOT__ebreakm_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_csr__DOT__step_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_csr__DOT__step_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_csr__DOT__step_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_csr__DOT__halt_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_csr__DOT__halt_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_csr__DOT__halt_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_csr__DOT__dcause_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(3);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_csr__DOT__dcause_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_csr__DOT__dcause_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_csr__DOT__fullreset_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_csr__DOT__fullreset_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_csr__DOT__fullreset_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_csr__DOT__ndreset_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_csr__DOT__ndreset_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_csr__DOT__ndreset_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_csr__DOT__dscratch_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(32);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_csr__DOT__dscratch_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_csr__DOT__dscratch_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_csr__DOT__dpc_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(32);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_csr__DOT__dpc_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_csr__DOT__dpc_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__dm_halt_int_gen__BRA__0__KET____DOT__dm_debint_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__dm_halt_int_gen__BRA__0__KET____DOT__dm_debint_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__dm_halt_int_gen__BRA__0__KET____DOT__dm_debint_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__dm_halt_int_gen__BRA__0__KET____DOT__dm_haltnot_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__dm_halt_int_gen__BRA__0__KET____DOT__dm_haltnot_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__dm_halt_int_gen__BRA__0__KET____DOT__dm_haltnot_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_ram__DOT__debug_ram_gen__BRA__6__KET____DOT__ram_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(32);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_ram__DOT__debug_ram_gen__BRA__6__KET____DOT__ram_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_ram__DOT__debug_ram_gen__BRA__6__KET____DOT__ram_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_ram__DOT__debug_ram_gen__BRA__5__KET____DOT__ram_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(32);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_ram__DOT__debug_ram_gen__BRA__5__KET____DOT__ram_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_ram__DOT__debug_ram_gen__BRA__5__KET____DOT__ram_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_ram__DOT__debug_ram_gen__BRA__4__KET____DOT__ram_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(32);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_ram__DOT__debug_ram_gen__BRA__4__KET____DOT__ram_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_ram__DOT__debug_ram_gen__BRA__4__KET____DOT__ram_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_ram__DOT__debug_ram_gen__BRA__3__KET____DOT__ram_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(32);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_ram__DOT__debug_ram_gen__BRA__3__KET____DOT__ram_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_ram__DOT__debug_ram_gen__BRA__3__KET____DOT__ram_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_ram__DOT__debug_ram_gen__BRA__2__KET____DOT__ram_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(32);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_ram__DOT__debug_ram_gen__BRA__2__KET____DOT__ram_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_ram__DOT__debug_ram_gen__BRA__2__KET____DOT__ram_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_ram__DOT__debug_ram_gen__BRA__1__KET____DOT__ram_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(32);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_ram__DOT__debug_ram_gen__BRA__1__KET____DOT__ram_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_ram__DOT__debug_ram_gen__BRA__1__KET____DOT__ram_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_ram__DOT__debug_ram_gen__BRA__0__KET____DOT__ram_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(32);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_ram__DOT__debug_ram_gen__BRA__0__KET____DOT__ram_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_ram__DOT__debug_ram_gen__BRA__0__KET____DOT__ram_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__sethaltnot_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__sethaltnot_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__sethaltnot_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__cleardebint_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__cleardebint_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__cleardebint_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__dm_hartid_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__dm_hartid_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__dm_hartid_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_rx__DOT__buf_vld_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_rx__DOT__buf_vld_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_rx__DOT__buf_vld_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_rx__DOT__buf_dat_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_Q(41);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_rx__DOT__buf_dat_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_rx__DOT__buf_dat_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_rx__DOT__i_rdy_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_rx__DOT__i_rdy_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_rx__DOT__i_rdy_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_rx__DOT__i_vld_sync_dffr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_rx__DOT__i_vld_sync_dffr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_rx__DOT__u_i_vld_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_rx__DOT__u_i_vld_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_rx__DOT__u_i_vld_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_rx__DOT__u_i_vld_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_tx__DOT__buf_nrdy_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_tx__DOT__buf_nrdy_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_tx__DOT__buf_nrdy_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_tx__DOT__o_rdy_sync_dffr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_tx__DOT__o_rdy_sync_dffr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_tx__DOT__dat_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_Q(36);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_tx__DOT__dat_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_tx__DOT__dat_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_tx__DOT__vld_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_tx__DOT__vld_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_tx__DOT__vld_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_tx__DOT__u_o_rdy_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_tx__DOT__u_o_rdy_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_tx__DOT__u_o_rdy_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_tx__DOT__u_o_rdy_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_rx__DOT__buf_vld_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_rx__DOT__buf_vld_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_rx__DOT__buf_vld_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_rx__DOT__buf_dat_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_Q(36);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_rx__DOT__buf_dat_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_rx__DOT__buf_dat_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_rx__DOT__i_rdy_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_rx__DOT__i_rdy_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_rx__DOT__i_rdy_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_rx__DOT__i_vld_sync_dffr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_rx__DOT__i_vld_sync_dffr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_rx__DOT__u_i_vld_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_rx__DOT__u_i_vld_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_rx__DOT__u_i_vld_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_rx__DOT__u_i_vld_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_tx__DOT__buf_nrdy_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_tx__DOT__buf_nrdy_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_tx__DOT__buf_nrdy_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_tx__DOT__o_rdy_sync_dffr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_tx__DOT__o_rdy_sync_dffr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_tx__DOT__dat_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_Q(41);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_tx__DOT__dat_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_tx__DOT__dat_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_tx__DOT__vld_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_tx__DOT__vld_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_tx__DOT__vld_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_tx__DOT__u_o_rdy_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_tx__DOT__u_o_rdy_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_tx__DOT__u_o_rdy_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_tx__DOT__u_o_rdy_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_sirv_gnrl_icb_buffer__DOT__outs_cnt_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_sirv_gnrl_icb_buffer__DOT__outs_cnt_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_sirv_gnrl_icb_buffer__DOT__outs_cnt_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_rx__DOT__buf_vld_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_rx__DOT__buf_vld_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_rx__DOT__buf_vld_dfflr__DOT__qout_r__v1 = 0;
    VL_RAND_RESET_W(65, vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_rx__DOT__buf_dat_dfflr__DOT__qout_r__v0);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_rx__DOT__buf_dat_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_rx__DOT__buf_dat_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_rx__DOT__i_rdy_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_rx__DOT__i_rdy_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_rx__DOT__i_rdy_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_rx__DOT__i_vld_sync_dffr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_rx__DOT__i_vld_sync_dffr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_rx__DOT__u_i_vld_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_rx__DOT__u_i_vld_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_rx__DOT__u_i_vld_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_rx__DOT__u_i_vld_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_tx__DOT__buf_nrdy_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_tx__DOT__buf_nrdy_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_tx__DOT__buf_nrdy_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_tx__DOT__o_rdy_sync_dffr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_tx__DOT__o_rdy_sync_dffr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_tx__DOT__dat_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(32);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_tx__DOT__dat_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_tx__DOT__dat_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_tx__DOT__vld_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_tx__DOT__vld_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_tx__DOT__vld_dfflr__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_tx__DOT__u_o_rdy_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_tx__DOT__u_o_rdy_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_tx__DOT__u_o_rdy_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_tx__DOT__u_o_rdy_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r__v0 = VL_RAND_RESET_I(2);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_lclkgen_regs__DOT__lfxoscen_dfflrs__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_lclkgen_regs__DOT__lfxoscen_dfflrs__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_lclkgen_regs__DOT__lfxoscen_dfflrs__DOT__qout_r__v1 = 0;
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_queue_1__DOT__ram_data__v0 = VL_RAND_RESET_I(32);
    vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__io_rtc_dffr__DOT__qout_r__v0 = VL_RAND_RESET_I(1);
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__io_rtc_dffr__DOT__qout_r__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_sram_output__DOT__mem__v0 = 0;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_queue_1__DOT__ram_data__v0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__arb__DOT__T_406__0 = VL_RAND_RESET_I(3);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__arbt_bus_icb_cmd_ready__0 = VL_RAND_RESET_I(2);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_float_adder_stage2_2____PVT__res_exp_same_s__0 = VL_RAND_RESET_I(5);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__u_float_adder_stage2_1____PVT__res_exp_same_s__0 = VL_RAND_RESET_I(5);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__u_float_adder_stage2_2____PVT__res_exp_same_s__0 = VL_RAND_RESET_I(5);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__0__KET____DOT__u_float_adder_stage1_1____PVT__res_exp_same_s__0 = VL_RAND_RESET_I(5);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__0__KET____DOT__u_float_adder_stage1_2____PVT__res_exp_same_s__0 = VL_RAND_RESET_I(5);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__1__KET____DOT__u_float_adder_stage1_1____PVT__res_exp_same_s__0 = VL_RAND_RESET_I(5);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__1__KET____DOT__u_float_adder_stage1_2____PVT__res_exp_same_s__0 = VL_RAND_RESET_I(5);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__2__KET____DOT__u_float_adder_stage1_1____PVT__res_exp_same_s__0 = VL_RAND_RESET_I(5);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__2__KET____DOT__u_float_adder_stage1_2____PVT__res_exp_same_s__0 = VL_RAND_RESET_I(5);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__u_float_adder_stage2_1____PVT__res_exp_same_s__0 = VL_RAND_RESET_I(5);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__u_float_adder_stage2_2____PVT__res_exp_same_s__0 = VL_RAND_RESET_I(5);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__0__KET____DOT__u_float_adder_stage1_1____PVT__res_exp_same_s__0 = VL_RAND_RESET_I(5);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__0__KET____DOT__u_float_adder_stage1_2____PVT__res_exp_same_s__0 = VL_RAND_RESET_I(5);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__1__KET____DOT__u_float_adder_stage1_1____PVT__res_exp_same_s__0 = VL_RAND_RESET_I(5);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__1__KET____DOT__u_float_adder_stage1_2____PVT__res_exp_same_s__0 = VL_RAND_RESET_I(5);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__2__KET____DOT__u_float_adder_stage1_1____PVT__res_exp_same_s__0 = VL_RAND_RESET_I(5);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__2__KET____DOT__u_float_adder_stage1_2____PVT__res_exp_same_s__0 = VL_RAND_RESET_I(5);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__0__KET____DOT__a1____PVT__res_exp_same_s__0 = VL_RAND_RESET_I(5);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__1__KET____DOT__a1____PVT__res_exp_same_s__0 = VL_RAND_RESET_I(5);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__2__KET____DOT__a1____PVT__res_exp_same_s__0 = VL_RAND_RESET_I(5);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__3__KET____DOT__a1____PVT__res_exp_same_s__0 = VL_RAND_RESET_I(5);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__0__KET____DOT__a1____PVT__res_exp_same_s__0 = VL_RAND_RESET_I(5);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__1__KET____DOT__a1____PVT__res_exp_same_s__0 = VL_RAND_RESET_I(5);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__2__KET____DOT__a1____PVT__res_exp_same_s__0 = VL_RAND_RESET_I(5);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__3__KET____DOT__a1____PVT__res_exp_same_s__0 = VL_RAND_RESET_I(5);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__0__KET____DOT__a1____PVT__res_exp_same_s__0 = VL_RAND_RESET_I(5);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__1__KET____DOT__a1____PVT__res_exp_same_s__0 = VL_RAND_RESET_I(5);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__2__KET____DOT__a1____PVT__res_exp_same_s__0 = VL_RAND_RESET_I(5);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__3__KET____DOT__a1____PVT__res_exp_same_s__0 = VL_RAND_RESET_I(5);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg__DOT__FADD1____PVT__res_exp_same_s__0 = VL_RAND_RESET_I(5);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg2__DOT__FADD1____PVT__res_exp_same_s__0 = VL_RAND_RESET_I(5);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__a1____PVT__res_exp_same_s__0 = VL_RAND_RESET_I(5);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__a5____PVT__res_exp_same_s__0 = VL_RAND_RESET_I(5);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_add_1____PVT__res_exp_same_s__0 = VL_RAND_RESET_I(5);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_add_2____PVT__res_exp_same_s__0 = VL_RAND_RESET_I(5);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_add_1____PVT__res_exp_same_s__0 = VL_RAND_RESET_I(5);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_add_2____PVT__res_exp_same_s__0 = VL_RAND_RESET_I(5);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_add_1____PVT__res_exp_same_s__0 = VL_RAND_RESET_I(5);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_add_2____PVT__res_exp_same_s__0 = VL_RAND_RESET_I(5);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_add_1____PVT__res_exp_same_s__0 = VL_RAND_RESET_I(5);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_add_2____PVT__res_exp_same_s__0 = VL_RAND_RESET_I(5);
    vlSelf->__VstlDidInit = 0;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__arb__DOT__T_406__1 = VL_RAND_RESET_I(3);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__arbt_bus_icb_cmd_ready__1 = VL_RAND_RESET_I(2);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_float_adder_stage2_2____PVT__res_exp_same_s__1 = VL_RAND_RESET_I(5);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__u_float_adder_stage2_1____PVT__res_exp_same_s__1 = VL_RAND_RESET_I(5);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__u_float_adder_stage2_2____PVT__res_exp_same_s__1 = VL_RAND_RESET_I(5);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__0__KET____DOT__u_float_adder_stage1_1____PVT__res_exp_same_s__1 = VL_RAND_RESET_I(5);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__0__KET____DOT__u_float_adder_stage1_2____PVT__res_exp_same_s__1 = VL_RAND_RESET_I(5);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__1__KET____DOT__u_float_adder_stage1_1____PVT__res_exp_same_s__1 = VL_RAND_RESET_I(5);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__1__KET____DOT__u_float_adder_stage1_2____PVT__res_exp_same_s__1 = VL_RAND_RESET_I(5);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__2__KET____DOT__u_float_adder_stage1_1____PVT__res_exp_same_s__1 = VL_RAND_RESET_I(5);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__2__KET____DOT__u_float_adder_stage1_2____PVT__res_exp_same_s__1 = VL_RAND_RESET_I(5);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__u_float_adder_stage2_1____PVT__res_exp_same_s__1 = VL_RAND_RESET_I(5);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__u_float_adder_stage2_2____PVT__res_exp_same_s__1 = VL_RAND_RESET_I(5);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__0__KET____DOT__u_float_adder_stage1_1____PVT__res_exp_same_s__1 = VL_RAND_RESET_I(5);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__0__KET____DOT__u_float_adder_stage1_2____PVT__res_exp_same_s__1 = VL_RAND_RESET_I(5);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__1__KET____DOT__u_float_adder_stage1_1____PVT__res_exp_same_s__1 = VL_RAND_RESET_I(5);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__1__KET____DOT__u_float_adder_stage1_2____PVT__res_exp_same_s__1 = VL_RAND_RESET_I(5);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__2__KET____DOT__u_float_adder_stage1_1____PVT__res_exp_same_s__1 = VL_RAND_RESET_I(5);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__2__KET____DOT__u_float_adder_stage1_2____PVT__res_exp_same_s__1 = VL_RAND_RESET_I(5);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__0__KET____DOT__a1____PVT__res_exp_same_s__1 = VL_RAND_RESET_I(5);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__1__KET____DOT__a1____PVT__res_exp_same_s__1 = VL_RAND_RESET_I(5);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__2__KET____DOT__a1____PVT__res_exp_same_s__1 = VL_RAND_RESET_I(5);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__3__KET____DOT__a1____PVT__res_exp_same_s__1 = VL_RAND_RESET_I(5);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__0__KET____DOT__a1____PVT__res_exp_same_s__1 = VL_RAND_RESET_I(5);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__1__KET____DOT__a1____PVT__res_exp_same_s__1 = VL_RAND_RESET_I(5);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__2__KET____DOT__a1____PVT__res_exp_same_s__1 = VL_RAND_RESET_I(5);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__3__KET____DOT__a1____PVT__res_exp_same_s__1 = VL_RAND_RESET_I(5);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__0__KET____DOT__a1____PVT__res_exp_same_s__1 = VL_RAND_RESET_I(5);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__1__KET____DOT__a1____PVT__res_exp_same_s__1 = VL_RAND_RESET_I(5);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__2__KET____DOT__a1____PVT__res_exp_same_s__1 = VL_RAND_RESET_I(5);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__3__KET____DOT__a1____PVT__res_exp_same_s__1 = VL_RAND_RESET_I(5);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg__DOT__FADD1____PVT__res_exp_same_s__1 = VL_RAND_RESET_I(5);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg2__DOT__FADD1____PVT__res_exp_same_s__1 = VL_RAND_RESET_I(5);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__a1____PVT__res_exp_same_s__1 = VL_RAND_RESET_I(5);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__a5____PVT__res_exp_same_s__1 = VL_RAND_RESET_I(5);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_add_1____PVT__res_exp_same_s__1 = VL_RAND_RESET_I(5);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_add_2____PVT__res_exp_same_s__1 = VL_RAND_RESET_I(5);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_add_1____PVT__res_exp_same_s__1 = VL_RAND_RESET_I(5);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_add_2____PVT__res_exp_same_s__1 = VL_RAND_RESET_I(5);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_add_1____PVT__res_exp_same_s__1 = VL_RAND_RESET_I(5);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_add_2____PVT__res_exp_same_s__1 = VL_RAND_RESET_I(5);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_add_1____PVT__res_exp_same_s__1 = VL_RAND_RESET_I(5);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_add_2____PVT__res_exp_same_s__1 = VL_RAND_RESET_I(5);
    vlSelf->__Vtrigprevexpr___TOP__clk__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__rst_n__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__pc_write_to_host_cnt__0 = VL_RAND_RESET_I(32);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_aon__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__aon_iso__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__hfclkrst_n__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__plloutclk_rst_n__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__plloutdivclk__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__hfextclk_rst_n__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_0_q__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__rst_itcm__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_itcm__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__clk_itcm_ram__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__clk_dtcm_ram__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg__DOT__FM1__result__0 = VL_RAND_RESET_I(16);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__bn_start__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg__DOT__flag__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg__DOT__flag2__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__bn_input__0 = VL_RAND_RESET_Q(64);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg__DOT__x_temp__0 = VL_RAND_RESET_Q(64);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg__DOT__num__0 = VL_RAND_RESET_I(11);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg2__DOT__flag__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg2__DOT__flag2__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg2__DOT__x_temp__0 = VL_RAND_RESET_Q(64);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__u1_2__0 = VL_RAND_RESET_Q(64);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg2__DOT__num__0 = VL_RAND_RESET_I(11);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__ans__0 = VL_RAND_RESET_I(16);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__m3__result__0 = VL_RAND_RESET_I(16);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__a5__result__0 = VL_RAND_RESET_I(16);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__flag1__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__flag2__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__flag3__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__yi_pai__0 = VL_RAND_RESET_I(16);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__m4__result__0 = VL_RAND_RESET_I(16);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_jtag_ResetCatchAndSync_3_1__DOT__reset_n_catch_reg__DOT__reg_0_q__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__lfextclk__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__aonrst_catch__DOT__reset_n_catch_reg__DOT__reg_0_q__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__por_reset__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__AsyncResetRegVec_6_1__DOT__reg_0_q__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__T_356__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__aonrst_catch_reset__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__ResetCatchAndSync_1_1_reset__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__s_clk_timer0__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__s_clk_timer1__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__s_clk_timer2__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__s_clk_timer3__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_core_ifu__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_core_exu__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_core_lsu__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_core_biu__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_dtcm__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_0_q__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__ResetCatchAndSync_1_1__DOT__reset_n_catch_reg__DOT__reg_0_q__0 = VL_RAND_RESET_I(1);
    vlSelf->__VactDidInit = 0;
    for (int __Vi0 = 0; __Vi0 < 174; ++__Vi0) {
        vlSelf->__Vm_traceActivity[__Vi0] = 0;
    }
}
