{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1528721699970 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1528721699983 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 11 09:54:59 2018 " "Processing started: Mon Jun 11 09:54:59 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1528721699983 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528721699983 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fluxoDeDados -c fluxoDeDados " "Command: quartus_map --read_settings_files=on --write_settings_files=off fluxoDeDados -c fluxoDeDados" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528721699983 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1528721701075 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1528721701076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorbcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorbcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorBCD-soma " "Found design unit 1: somadorBCD-soma" {  } { { "somadorBCD.vhd" "" { Text "C:/Users/Breno/Desktop/relogioDigital/Fluxo de Dados/somadorBCD.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528721727744 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorBCD " "Found entity 1: somadorBCD" {  } { { "somadorBCD.vhd" "" { Text "C:/Users/Breno/Desktop/relogioDigital/Fluxo de Dados/somadorBCD.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528721727744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528721727744 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fluxodedados.vhd 2 1 " "Using design file fluxodedados.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fluxoDeDados-fluxo " "Found design unit 1: fluxoDeDados-fluxo" {  } { { "fluxodedados.vhd" "" { Text "C:/Users/Breno/Desktop/relogioDigital/Fluxo de Dados/fluxodedados.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528721727844 ""} { "Info" "ISGN_ENTITY_NAME" "1 fluxoDeDados " "Found entity 1: fluxoDeDados" {  } { { "fluxodedados.vhd" "" { Text "C:/Users/Breno/Desktop/relogioDigital/Fluxo de Dados/fluxodedados.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528721727844 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1528721727844 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fluxoDeDados " "Elaborating entity \"fluxoDeDados\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1528721727846 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clock1Hz fluxodedados.vhd(36) " "Verilog HDL or VHDL warning at fluxodedados.vhd(36): object \"clock1Hz\" assigned a value but never read" {  } { { "fluxodedados.vhd" "" { Text "C:/Users/Breno/Desktop/relogioDigital/Fluxo de Dados/fluxodedados.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1528721727854 "|fluxoDeDados"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_saida1E fluxodedados.vhd(43) " "Verilog HDL or VHDL warning at fluxodedados.vhd(43): object \"s_saida1E\" assigned a value but never read" {  } { { "fluxodedados.vhd" "" { Text "C:/Users/Breno/Desktop/relogioDigital/Fluxo de Dados/fluxodedados.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1528721727854 "|fluxoDeDados"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_saida1F fluxodedados.vhd(44) " "Verilog HDL or VHDL warning at fluxodedados.vhd(44): object \"s_saida1F\" assigned a value but never read" {  } { { "fluxodedados.vhd" "" { Text "C:/Users/Breno/Desktop/relogioDigital/Fluxo de Dados/fluxodedados.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1528721727854 "|fluxoDeDados"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "soma1C fluxodedados.vhd(105) " "Verilog HDL or VHDL warning at fluxodedados.vhd(105): object \"soma1C\" assigned a value but never read" {  } { { "fluxodedados.vhd" "" { Text "C:/Users/Breno/Desktop/relogioDigital/Fluxo de Dados/fluxodedados.vhd" 105 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1528721727854 "|fluxoDeDados"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "soma1D fluxodedados.vhd(106) " "Verilog HDL or VHDL warning at fluxodedados.vhd(106): object \"soma1D\" assigned a value but never read" {  } { { "fluxodedados.vhd" "" { Text "C:/Users/Breno/Desktop/relogioDigital/Fluxo de Dados/fluxodedados.vhd" 106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1528721727854 "|fluxoDeDados"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "soma2C fluxodedados.vhd(107) " "Verilog HDL or VHDL warning at fluxodedados.vhd(107): object \"soma2C\" assigned a value but never read" {  } { { "fluxodedados.vhd" "" { Text "C:/Users/Breno/Desktop/relogioDigital/Fluxo de Dados/fluxodedados.vhd" 107 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1528721727854 "|fluxoDeDados"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "soma2D fluxodedados.vhd(108) " "Verilog HDL or VHDL warning at fluxodedados.vhd(108): object \"soma2D\" assigned a value but never read" {  } { { "fluxodedados.vhd" "" { Text "C:/Users/Breno/Desktop/relogioDigital/Fluxo de Dados/fluxodedados.vhd" 108 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1528721727854 "|fluxoDeDados"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "load1C fluxodedados.vhd(112) " "VHDL Signal Declaration warning at fluxodedados.vhd(112): used implicit default value for signal \"load1C\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fluxodedados.vhd" "" { Text "C:/Users/Breno/Desktop/relogioDigital/Fluxo de Dados/fluxodedados.vhd" 112 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1528721727854 "|fluxoDeDados"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "load1D fluxodedados.vhd(113) " "VHDL Signal Declaration warning at fluxodedados.vhd(113): used implicit default value for signal \"load1D\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fluxodedados.vhd" "" { Text "C:/Users/Breno/Desktop/relogioDigital/Fluxo de Dados/fluxodedados.vhd" 113 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1528721727854 "|fluxoDeDados"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "load1E fluxodedados.vhd(114) " "VHDL Signal Declaration warning at fluxodedados.vhd(114): used implicit default value for signal \"load1E\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fluxodedados.vhd" "" { Text "C:/Users/Breno/Desktop/relogioDigital/Fluxo de Dados/fluxodedados.vhd" 114 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1528721727854 "|fluxoDeDados"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "load1F fluxodedados.vhd(115) " "VHDL Signal Declaration warning at fluxodedados.vhd(115): used implicit default value for signal \"load1F\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fluxodedados.vhd" "" { Text "C:/Users/Breno/Desktop/relogioDigital/Fluxo de Dados/fluxodedados.vhd" 115 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1528721727854 "|fluxoDeDados"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "load2C fluxodedados.vhd(118) " "VHDL Signal Declaration warning at fluxodedados.vhd(118): used implicit default value for signal \"load2C\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fluxodedados.vhd" "" { Text "C:/Users/Breno/Desktop/relogioDigital/Fluxo de Dados/fluxodedados.vhd" 118 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1528721727854 "|fluxoDeDados"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "load2D fluxodedados.vhd(119) " "VHDL Signal Declaration warning at fluxodedados.vhd(119): used implicit default value for signal \"load2D\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fluxodedados.vhd" "" { Text "C:/Users/Breno/Desktop/relogioDigital/Fluxo de Dados/fluxodedados.vhd" 119 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1528721727854 "|fluxoDeDados"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "load2E fluxodedados.vhd(120) " "VHDL Signal Declaration warning at fluxodedados.vhd(120): used implicit default value for signal \"load2E\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fluxodedados.vhd" "" { Text "C:/Users/Breno/Desktop/relogioDigital/Fluxo de Dados/fluxodedados.vhd" 120 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1528721727854 "|fluxoDeDados"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "load2F fluxodedados.vhd(121) " "VHDL Signal Declaration warning at fluxodedados.vhd(121): used implicit default value for signal \"load2F\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fluxodedados.vhd" "" { Text "C:/Users/Breno/Desktop/relogioDigital/Fluxo de Dados/fluxodedados.vhd" 121 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1528721727854 "|fluxoDeDados"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorBCD somadorBCD:somadorF1 " "Elaborating entity \"somadorBCD\" for hierarchy \"somadorBCD:somadorF1\"" {  } { { "fluxodedados.vhd" "somadorF1" { Text "C:/Users/Breno/Desktop/relogioDigital/Fluxo de Dados/fluxodedados.vhd" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528721727854 ""}
{ "Warning" "WSGN_SEARCH_FILE" "contadordecadaupdown.vhd 2 1 " "Using design file contadordecadaupdown.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contadorDecadaUpDown-comportamental " "Found design unit 1: contadorDecadaUpDown-comportamental" {  } { { "contadordecadaupdown.vhd" "" { Text "C:/Users/Breno/Desktop/relogioDigital/Fluxo de Dados/contadordecadaupdown.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528721727875 ""} { "Info" "ISGN_ENTITY_NAME" "1 contadorDecadaUpDown " "Found entity 1: contadorDecadaUpDown" {  } { { "contadordecadaupdown.vhd" "" { Text "C:/Users/Breno/Desktop/relogioDigital/Fluxo de Dados/contadordecadaupdown.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528721727875 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1528721727875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contadorDecadaUpDown contadorDecadaUpDown:Bloco_3A " "Elaborating entity \"contadorDecadaUpDown\" for hierarchy \"contadorDecadaUpDown:Bloco_3A\"" {  } { { "fluxodedados.vhd" "Bloco_3A" { Text "C:/Users/Breno/Desktop/relogioDigital/Fluxo de Dados/fluxodedados.vhd" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528721727875 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dir contadordecadaupdown.vhd(60) " "VHDL Process Statement warning at contadordecadaupdown.vhd(60): signal \"dir\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contadordecadaupdown.vhd" "" { Text "C:/Users/Breno/Desktop/relogioDigital/Fluxo de Dados/contadordecadaupdown.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528721727875 "|fluxoDeDados|contadorDecadaUpDown:Bloco_3A"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dir contadordecadaupdown.vhd(67) " "VHDL Process Statement warning at contadordecadaupdown.vhd(67): signal \"dir\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contadordecadaupdown.vhd" "" { Text "C:/Users/Breno/Desktop/relogioDigital/Fluxo de Dados/contadordecadaupdown.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528721727875 "|fluxoDeDados|contadorDecadaUpDown:Bloco_3A"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rco contadordecadaupdown.vhd(23) " "VHDL Process Statement warning at contadordecadaupdown.vhd(23): inferring latch(es) for signal or variable \"rco\", which holds its previous value in one or more paths through the process" {  } { { "contadordecadaupdown.vhd" "" { Text "C:/Users/Breno/Desktop/relogioDigital/Fluxo de Dados/contadordecadaupdown.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1528721727875 "|fluxoDeDados|contadorDecadaUpDown:Bloco_3A"}
{ "Warning" "WSGN_SEARCH_FILE" "divisordeclock.vhd 2 1 " "Using design file divisordeclock.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorDeClock-comportamental " "Found design unit 1: divisorDeClock-comportamental" {  } { { "divisordeclock.vhd" "" { Text "C:/Users/Breno/Desktop/relogioDigital/Fluxo de Dados/divisordeclock.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528721727904 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorDeClock " "Found entity 1: divisorDeClock" {  } { { "divisordeclock.vhd" "" { Text "C:/Users/Breno/Desktop/relogioDigital/Fluxo de Dados/divisordeclock.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528721727904 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1528721727904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorDeClock divisorDeClock:CLOCK_DIV " "Elaborating entity \"divisorDeClock\" for hierarchy \"divisorDeClock:CLOCK_DIV\"" {  } { { "fluxodedados.vhd" "CLOCK_DIV" { Text "C:/Users/Breno/Desktop/relogioDigital/Fluxo de Dados/fluxodedados.vhd" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528721727904 ""}
{ "Warning" "WSGN_SEARCH_FILE" "contador6.vhd 2 1 " "Using design file contador6.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador6-comportamental " "Found design unit 1: contador6-comportamental" {  } { { "contador6.vhd" "" { Text "C:/Users/Breno/Desktop/relogioDigital/Fluxo de Dados/contador6.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528721727926 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador6 " "Found entity 1: contador6" {  } { { "contador6.vhd" "" { Text "C:/Users/Breno/Desktop/relogioDigital/Fluxo de Dados/contador6.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528721727926 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1528721727926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador6 contador6:Bloco_1D " "Elaborating entity \"contador6\" for hierarchy \"contador6:Bloco_1D\"" {  } { { "fluxodedados.vhd" "Bloco_1D" { Text "C:/Users/Breno/Desktop/relogioDigital/Fluxo de Dados/fluxodedados.vhd" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528721727926 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rco contador6.vhd(23) " "VHDL Process Statement warning at contador6.vhd(23): inferring latch(es) for signal or variable \"rco\", which holds its previous value in one or more paths through the process" {  } { { "contador6.vhd" "" { Text "C:/Users/Breno/Desktop/relogioDigital/Fluxo de Dados/contador6.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1528721727938 "|fluxoDeDados|contador6:Bloco_1D"}
{ "Warning" "WSGN_SEARCH_FILE" "setesegmentos.vhd 2 1 " "Using design file setesegmentos.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 setesegmentos-combinatorio " "Found design unit 1: setesegmentos-combinatorio" {  } { { "setesegmentos.vhd" "" { Text "C:/Users/Breno/Desktop/relogioDigital/Fluxo de Dados/setesegmentos.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528721727996 ""} { "Info" "ISGN_ENTITY_NAME" "1 setesegmentos " "Found entity 1: setesegmentos" {  } { { "setesegmentos.vhd" "" { Text "C:/Users/Breno/Desktop/relogioDigital/Fluxo de Dados/setesegmentos.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528721727996 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1528721727996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "setesegmentos setesegmentos:Bloco_D1 " "Elaborating entity \"setesegmentos\" for hierarchy \"setesegmentos:Bloco_D1\"" {  } { { "fluxodedados.vhd" "Bloco_D1" { Text "C:/Users/Breno/Desktop/relogioDigital/Fluxo de Dados/fluxodedados.vhd" 381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528721727996 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1528721729616 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1528721730776 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528721730776 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "metodo\[0\] " "No output dependent on input pin \"metodo\[0\]\"" {  } { { "fluxodedados.vhd" "" { Text "C:/Users/Breno/Desktop/relogioDigital/Fluxo de Dados/fluxodedados.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528721730926 "|fluxoDeDados|metodo[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "metodo\[1\] " "No output dependent on input pin \"metodo\[1\]\"" {  } { { "fluxodedados.vhd" "" { Text "C:/Users/Breno/Desktop/relogioDigital/Fluxo de Dados/fluxodedados.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528721730926 "|fluxoDeDados|metodo[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "estado\[0\] " "No output dependent on input pin \"estado\[0\]\"" {  } { { "fluxodedados.vhd" "" { Text "C:/Users/Breno/Desktop/relogioDigital/Fluxo de Dados/fluxodedados.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528721730926 "|fluxoDeDados|estado[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "estado\[1\] " "No output dependent on input pin \"estado\[1\]\"" {  } { { "fluxodedados.vhd" "" { Text "C:/Users/Breno/Desktop/relogioDigital/Fluxo de Dados/fluxodedados.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528721730926 "|fluxoDeDados|estado[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "estado\[2\] " "No output dependent on input pin \"estado\[2\]\"" {  } { { "fluxodedados.vhd" "" { Text "C:/Users/Breno/Desktop/relogioDigital/Fluxo de Dados/fluxodedados.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528721730926 "|fluxoDeDados|estado[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "estado\[3\] " "No output dependent on input pin \"estado\[3\]\"" {  } { { "fluxodedados.vhd" "" { Text "C:/Users/Breno/Desktop/relogioDigital/Fluxo de Dados/fluxodedados.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528721730926 "|fluxoDeDados|estado[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "estado\[4\] " "No output dependent on input pin \"estado\[4\]\"" {  } { { "fluxodedados.vhd" "" { Text "C:/Users/Breno/Desktop/relogioDigital/Fluxo de Dados/fluxodedados.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528721730926 "|fluxoDeDados|estado[4]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1528721730926 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "206 " "Implemented 206 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1528721730926 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1528721730926 ""} { "Info" "ICUT_CUT_TM_LCELLS" "150 " "Implemented 150 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1528721730926 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1528721730926 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4868 " "Peak virtual memory: 4868 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1528721731006 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 11 09:55:31 2018 " "Processing ended: Mon Jun 11 09:55:31 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1528721731006 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1528721731006 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:05 " "Total CPU time (on all processors): 00:01:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1528721731006 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1528721731006 ""}
