#-----------------------------------------------------------
# Webtalk v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Tue Sep 25 15:21:28 2018
# Process ID: 5280
# Current directory: C:/VerilogLab/lab_fin_check/lab_fin_check.sim/sim_1/synth/func
# Command line: wbtcv.exe -mode batch -source C:/VerilogLab/lab_fin_check/lab_fin_check.sim/sim_1/synth/func/xsim.dir/washing_machine_sim_func_synth/webtalk/xsim_webtalk.tcl -notrace
# Log file: C:/VerilogLab/lab_fin_check/lab_fin_check.sim/sim_1/synth/func/webtalk.log
# Journal file: C:/VerilogLab/lab_fin_check/lab_fin_check.sim/sim_1/synth/func\webtalk.jou
#-----------------------------------------------------------
source C:/VerilogLab/lab_fin_check/lab_fin_check.sim/sim_1/synth/func/xsim.dir/washing_machine_sim_func_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/VerilogLab/lab_fin_check/lab_fin_check.sim/sim_1/synth/func/xsim.dir/washing_machine_sim_func_synth/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Sep 25 15:21:30 2018. For additional details about this file, please refer to the WebTalk help file at E:/WIN/program/vivado2017.2/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Sep 25 15:21:30 2018...
