

================================================================
== Vitis HLS Report for 'getinstream'
================================================================
* Date:           Fri Feb  3 10:33:46 2023

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        proj
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.179 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_38_1  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.17>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%count = alloca i32 1"   --->   Operation 5 'alloca' 'count' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %count7, void @empty_15, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %buf_r, void @empty_15, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %inStreamTop_V_last_V, i8 %inStreamTop_V_strb_V, i8 %inStreamTop_V_keep_V, i64 %inStreamTop_V_data_V, void @empty_4, i32 1, i32 1, void @empty_9, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.38ns)   --->   "%store_ln38 = store i32 0, i32 %count" [example.cpp:38]   --->   Operation 9 'store' 'store_ln38' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln38 = br void" [example.cpp:38]   --->   Operation 10 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%count_1 = load i32 %count" [example.cpp:43]   --->   Operation 11 'load' 'count_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln36 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [example.cpp:36]   --->   Operation 12 'specpipeline' 'specpipeline_ln36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specloopname_ln36 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [example.cpp:36]   --->   Operation 13 'specloopname' 'specloopname_ln36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty = read i81 @_ssdm_op_Read.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %inStreamTop_V_data_V, i8 %inStreamTop_V_keep_V, i8 %inStreamTop_V_strb_V, i1 %inStreamTop_V_last_V"   --->   Operation 14 'read' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp = extractvalue i81 %empty"   --->   Operation 15 'extractvalue' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_4 = extractvalue i81 %empty"   --->   Operation 16 'extractvalue' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i65 @_ssdm_op_BitConcatenate.i65.i1.i64, i1 %tmp_4, i64 %tmp" [/home/u200/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 17 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i65 %tmp_5" [/home/u200/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 18 'zext' 'zext_ln174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.22ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %buf_r, i128 %zext_ln174" [/home/u200/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 19 'write' 'write_ln174' <Predicate = true> <Delay = 1.22> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.22> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4096> <FIFO>
ST_1 : Operation 20 [1/1] (0.88ns)   --->   "%count_2 = add i32 %count_1, i32 1" [example.cpp:43]   --->   Operation 20 'add' 'count_2' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %count_2, i32 6, i32 31" [example.cpp:44]   --->   Operation 21 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.79ns)   --->   "%icmp_ln44 = icmp_sgt  i26 %tmp_3, i26 0" [example.cpp:44]   --->   Operation 22 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.12ns)   --->   "%or_ln44 = or i1 %tmp_4, i1 %icmp_ln44" [example.cpp:44]   --->   Operation 23 'or' 'or_ln44' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %or_ln44, void %.._crit_edge_crit_edge, void" [example.cpp:44]   --->   Operation 24 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.38ns)   --->   "%store_ln44 = store i32 %count_2, i32 %count" [example.cpp:44]   --->   Operation 25 'store' 'store_ln44' <Predicate = (!or_ln44)> <Delay = 0.38>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln44 = br void %._crit_edge" [example.cpp:44]   --->   Operation 26 'br' 'br_ln44' <Predicate = (!or_ln44)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%store_ln47 = store i32 0, i32 %count" [example.cpp:47]   --->   Operation 27 'store' 'store_ln47' <Predicate = (or_ln44)> <Delay = 0.38>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln48 = br i1 %tmp_4, void, void" [example.cpp:48]   --->   Operation 28 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.31>
ST_2 : Operation 29 [1/1] (1.31ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %count7, i32 %count_2" [/home/u200/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 29 'write' 'write_ln174' <Predicate = (or_ln44)> <Delay = 1.31> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 64> <FIFO>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln47 = br void %._crit_edge" [example.cpp:47]   --->   Operation 30 'br' 'br_ln47' <Predicate = (or_ln44)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%ret_ln49 = ret" [example.cpp:49]   --->   Operation 31 'ret' 'ret_ln49' <Predicate = (tmp_4)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inStreamTop_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStreamTop_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStreamTop_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStreamTop_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ buf_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ count7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
count             (alloca        ) [ 010]
specinterface_ln0 (specinterface ) [ 000]
specinterface_ln0 (specinterface ) [ 000]
specinterface_ln0 (specinterface ) [ 000]
store_ln38        (store         ) [ 000]
br_ln38           (br            ) [ 000]
count_1           (load          ) [ 000]
specpipeline_ln36 (specpipeline  ) [ 000]
specloopname_ln36 (specloopname  ) [ 000]
empty             (read          ) [ 000]
tmp               (extractvalue  ) [ 000]
tmp_4             (extractvalue  ) [ 011]
tmp_5             (bitconcatenate) [ 000]
zext_ln174        (zext          ) [ 000]
write_ln174       (write         ) [ 000]
count_2           (add           ) [ 011]
tmp_3             (partselect    ) [ 000]
icmp_ln44         (icmp          ) [ 000]
or_ln44           (or            ) [ 011]
br_ln44           (br            ) [ 000]
store_ln44        (store         ) [ 000]
br_ln44           (br            ) [ 000]
store_ln47        (store         ) [ 000]
br_ln48           (br            ) [ 000]
write_ln174       (write         ) [ 000]
br_ln47           (br            ) [ 000]
ret_ln49          (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inStreamTop_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStreamTop_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inStreamTop_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStreamTop_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inStreamTop_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStreamTop_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="inStreamTop_V_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStreamTop_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="buf_r">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_r"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="count7">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="count7"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i65.i1.i64"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i26.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="count_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="count/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="empty_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="81" slack="0"/>
<pin id="56" dir="0" index="1" bw="64" slack="0"/>
<pin id="57" dir="0" index="2" bw="8" slack="0"/>
<pin id="58" dir="0" index="3" bw="8" slack="0"/>
<pin id="59" dir="0" index="4" bw="1" slack="0"/>
<pin id="60" dir="1" index="5" bw="81" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="write_ln174_write_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="128" slack="0"/>
<pin id="69" dir="0" index="2" bw="65" slack="0"/>
<pin id="70" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="write_ln174_write_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="0" slack="0"/>
<pin id="75" dir="0" index="1" bw="32" slack="0"/>
<pin id="76" dir="0" index="2" bw="32" slack="1"/>
<pin id="77" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="store_ln38_store_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="count_1_load_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="0"/>
<pin id="87" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="count_1/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="tmp_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="81" slack="0"/>
<pin id="90" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="tmp_4_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="81" slack="0"/>
<pin id="94" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="tmp_5_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="65" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="64" slack="0"/>
<pin id="100" dir="1" index="3" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="zext_ln174_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="65" slack="0"/>
<pin id="106" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="count_2_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="count_2/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="tmp_3_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="26" slack="0"/>
<pin id="117" dir="0" index="1" bw="32" slack="0"/>
<pin id="118" dir="0" index="2" bw="4" slack="0"/>
<pin id="119" dir="0" index="3" bw="6" slack="0"/>
<pin id="120" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="icmp_ln44_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="26" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln44/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="or_ln44_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln44/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="store_ln44_store_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="0" index="1" bw="32" slack="0"/>
<pin id="140" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="store_ln47_store_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/1 "/>
</bind>
</comp>

<comp id="147" class="1005" name="count_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="count "/>
</bind>
</comp>

<comp id="155" class="1005" name="tmp_4_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="1"/>
<pin id="157" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="159" class="1005" name="count_2_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="1"/>
<pin id="161" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="count_2 "/>
</bind>
</comp>

<comp id="164" class="1005" name="or_ln44_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="1"/>
<pin id="166" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln44 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="12" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="61"><net_src comp="34" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="62"><net_src comp="0" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="54" pin=2"/></net>

<net id="64"><net_src comp="4" pin="0"/><net_sink comp="54" pin=3"/></net>

<net id="65"><net_src comp="6" pin="0"/><net_sink comp="54" pin=4"/></net>

<net id="71"><net_src comp="38" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="8" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="48" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="10" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="84"><net_src comp="18" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="91"><net_src comp="54" pin="5"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="54" pin="5"/><net_sink comp="92" pin=0"/></net>

<net id="101"><net_src comp="36" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="92" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="103"><net_src comp="88" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="107"><net_src comp="96" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="108"><net_src comp="104" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="113"><net_src comp="85" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="114"><net_src comp="12" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="40" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="122"><net_src comp="109" pin="2"/><net_sink comp="115" pin=1"/></net>

<net id="123"><net_src comp="42" pin="0"/><net_sink comp="115" pin=2"/></net>

<net id="124"><net_src comp="44" pin="0"/><net_sink comp="115" pin=3"/></net>

<net id="129"><net_src comp="115" pin="4"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="46" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="135"><net_src comp="92" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="125" pin="2"/><net_sink comp="131" pin=1"/></net>

<net id="141"><net_src comp="109" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="146"><net_src comp="18" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="150"><net_src comp="50" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="147" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="152"><net_src comp="147" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="153"><net_src comp="147" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="154"><net_src comp="147" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="158"><net_src comp="92" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="162"><net_src comp="109" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="167"><net_src comp="131" pin="2"/><net_sink comp="164" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: buf_r | {1 }
	Port: count7 | {2 }
 - Input state : 
	Port: getinstream : inStreamTop_V_data_V | {1 }
	Port: getinstream : inStreamTop_V_keep_V | {1 }
	Port: getinstream : inStreamTop_V_strb_V | {1 }
	Port: getinstream : inStreamTop_V_last_V | {1 }
  - Chain level:
	State 1
		store_ln38 : 1
		count_1 : 1
		tmp_5 : 1
		zext_ln174 : 2
		write_ln174 : 3
		count_2 : 2
		tmp_3 : 3
		icmp_ln44 : 4
		or_ln44 : 5
		br_ln44 : 5
		store_ln44 : 3
		store_ln47 : 1
		br_ln48 : 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|    add   |      count_2_fu_109     |    0    |    39   |
|----------|-------------------------|---------|---------|
|   icmp   |     icmp_ln44_fu_125    |    0    |    17   |
|----------|-------------------------|---------|---------|
|    or    |      or_ln44_fu_131     |    0    |    2    |
|----------|-------------------------|---------|---------|
|   read   |     empty_read_fu_54    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  | write_ln174_write_fu_66 |    0    |    0    |
|          | write_ln174_write_fu_73 |    0    |    0    |
|----------|-------------------------|---------|---------|
|extractvalue|        tmp_fu_88        |    0    |    0    |
|          |       tmp_4_fu_92       |    0    |    0    |
|----------|-------------------------|---------|---------|
|bitconcatenate|       tmp_5_fu_96       |    0    |    0    |
|----------|-------------------------|---------|---------|
|   zext   |    zext_ln174_fu_104    |    0    |    0    |
|----------|-------------------------|---------|---------|
|partselect|       tmp_3_fu_115      |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    58   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------+--------+
|               |   FF   |
+---------------+--------+
|count_2_reg_159|   32   |
| count_reg_147 |   32   |
|or_ln44_reg_164|    1   |
| tmp_4_reg_155 |    1   |
+---------------+--------+
|     Total     |   66   |
+---------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   58   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   66   |    -   |
+-----------+--------+--------+
|   Total   |   66   |   58   |
+-----------+--------+--------+
