# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_1.gen/sources_1/bd/TaiLieu/ip/multiply_mult_gen_0_0/sim/multiply_mult_gen_0_0.vhd" \

# Do not sort compile order
nosort
