Timing Analyzer report for niosv_soc_epcs_sdram_iic_freertos_top
Tue Oct  1 21:22:34 2024
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2]'
 15. Slow 1200mV 85C Model Setup: 'EXT_CLK_50MHz'
 16. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 17. Slow 1200mV 85C Model Hold: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0]'
 18. Slow 1200mV 85C Model Hold: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2]'
 19. Slow 1200mV 85C Model Hold: 'EXT_CLK_50MHz'
 20. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 21. Slow 1200mV 85C Model Recovery: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0]'
 22. Slow 1200mV 85C Model Recovery: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2]'
 23. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 24. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 25. Slow 1200mV 85C Model Removal: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2]'
 26. Slow 1200mV 85C Model Removal: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0]'
 27. Slow 1200mV 85C Model Metastability Summary
 28. Slow 1200mV 0C Model Fmax Summary
 29. Slow 1200mV 0C Model Setup Summary
 30. Slow 1200mV 0C Model Hold Summary
 31. Slow 1200mV 0C Model Recovery Summary
 32. Slow 1200mV 0C Model Removal Summary
 33. Slow 1200mV 0C Model Minimum Pulse Width Summary
 34. Slow 1200mV 0C Model Setup: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0]'
 35. Slow 1200mV 0C Model Setup: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2]'
 36. Slow 1200mV 0C Model Setup: 'EXT_CLK_50MHz'
 37. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 38. Slow 1200mV 0C Model Hold: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0]'
 39. Slow 1200mV 0C Model Hold: 'EXT_CLK_50MHz'
 40. Slow 1200mV 0C Model Hold: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2]'
 41. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 42. Slow 1200mV 0C Model Recovery: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0]'
 43. Slow 1200mV 0C Model Recovery: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2]'
 44. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 45. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 46. Slow 1200mV 0C Model Removal: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2]'
 47. Slow 1200mV 0C Model Removal: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0]'
 48. Slow 1200mV 0C Model Metastability Summary
 49. Fast 1200mV 0C Model Setup Summary
 50. Fast 1200mV 0C Model Hold Summary
 51. Fast 1200mV 0C Model Recovery Summary
 52. Fast 1200mV 0C Model Removal Summary
 53. Fast 1200mV 0C Model Minimum Pulse Width Summary
 54. Fast 1200mV 0C Model Setup: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0]'
 55. Fast 1200mV 0C Model Setup: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2]'
 56. Fast 1200mV 0C Model Setup: 'EXT_CLK_50MHz'
 57. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 58. Fast 1200mV 0C Model Hold: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0]'
 59. Fast 1200mV 0C Model Hold: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2]'
 60. Fast 1200mV 0C Model Hold: 'EXT_CLK_50MHz'
 61. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 62. Fast 1200mV 0C Model Recovery: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0]'
 63. Fast 1200mV 0C Model Recovery: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2]'
 64. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 65. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 66. Fast 1200mV 0C Model Removal: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2]'
 67. Fast 1200mV 0C Model Removal: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0]'
 68. Fast 1200mV 0C Model Metastability Summary
 69. Multicorner Timing Analysis Summary
 70. Board Trace Model Assignments
 71. Input Transition Times
 72. Signal Integrity Metrics (Slow 1200mv 0c Model)
 73. Signal Integrity Metrics (Slow 1200mv 85c Model)
 74. Signal Integrity Metrics (Fast 1200mv 0c Model)
 75. Setup Transfers
 76. Hold Transfers
 77. Recovery Transfers
 78. Removal Transfers
 79. Report TCCS
 80. Report RSKM
 81. Unconstrained Paths Summary
 82. Clock Status Summary
 83. Unconstrained Input Ports
 84. Unconstrained Output Ports
 85. Unconstrained Input Ports
 86. Unconstrained Output Ports
 87. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                            ;
+-----------------------+------------------------------------------------------------+
; Quartus Prime Version ; Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                     ;
; Revision Name         ; niosv_soc_epcs_sdram_iic_freertos_top                      ;
; Device Family         ; Cyclone IV E                                               ;
; Device Name           ; EP4CE22F17C6                                               ;
; Timing Models         ; Final                                                      ;
; Delay Model           ; Combined                                                   ;
; Rise/Fall Delays      ; Enabled                                                    ;
+-----------------------+------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.94        ;
; Maximum used               ; 14          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  20.9%      ;
;     Processor 3            ;  18.4%      ;
;     Processor 4            ;  16.3%      ;
;     Processors 5-14        ;   3.8%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                                           ;
+-------------------------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                                       ; Status ; Read at                  ;
+-------------------------------------------------------------------------------------+--------+--------------------------+
; ../qsys/NIOSV_SOC/synthesis/submodules/altera_reset_controller.sdc                  ; OK     ; Tue Oct  1 21:22:32 2024 ;
; ../qsys/NIOSV_SOC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc ; OK     ; Tue Oct  1 21:22:32 2024 ;
; ../constraints/timing_de0nano_brd.sdc                                               ; OK     ; Tue Oct  1 21:22:32 2024 ;
+-------------------------------------------------------------------------------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------------+----------------------------------------------+------------------------------------------------+
; Clock Name                                 ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master        ; Source                                       ; Targets                                        ;
+--------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------------+----------------------------------------------+------------------------------------------------+
; altera_reserved_tck                        ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;               ;                                              ; { altera_reserved_tck }                        ;
; EXT_CLK_50MHz                              ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;               ;                                              ; { EXT_CLK_50MHz }                              ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; Generated ; 10.000  ; 100.0 MHz ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; EXT_CLK_50MHz ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|inclk[0] ; { NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] } ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[1] ; Generated ; 10.000  ; 100.0 MHz ; -1.666 ; 3.334  ; 50.00      ; 1         ; 2           ; -60.0 ;        ;           ;            ; false    ; EXT_CLK_50MHz ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|inclk[0] ; { NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[1] } ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; Generated ; 40.000  ; 25.0 MHz  ; 0.000  ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; EXT_CLK_50MHz ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|inclk[0] ; { NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] } ;
+--------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------------+----------------------------------------------+------------------------------------------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                               ;
+------------+-----------------+--------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                 ; Note ;
+------------+-----------------+--------------------------------------------+------+
; 86.84 MHz  ; 86.84 MHz       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ;      ;
; 105.23 MHz ; 105.23 MHz      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ;      ;
; 125.31 MHz ; 125.31 MHz      ; altera_reserved_tck                        ;      ;
; 177.56 MHz ; 177.56 MHz      ; EXT_CLK_50MHz                              ;      ;
+------------+-----------------+--------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                 ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.497  ; 0.000         ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 14.242 ; 0.000         ;
; EXT_CLK_50MHz                              ; 14.368 ; 0.000         ;
; altera_reserved_tck                        ; 46.010 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                 ;
+--------------------------------------------+-------+---------------+
; Clock                                      ; Slack ; End Point TNS ;
+--------------------------------------------+-------+---------------+
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.308 ; 0.000         ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.322 ; 0.000         ;
; EXT_CLK_50MHz                              ; 0.344 ; 0.000         ;
; altera_reserved_tck                        ; 0.344 ; 0.000         ;
+--------------------------------------------+-------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                              ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 5.994  ; 0.000         ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 17.323 ; 0.000         ;
; altera_reserved_tck                        ; 48.258 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                              ;
+--------------------------------------------+-------+---------------+
; Clock                                      ; Slack ; End Point TNS ;
+--------------------------------------------+-------+---------------+
; altera_reserved_tck                        ; 0.885 ; 0.000         ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 1.818 ; 0.000         ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 2.547 ; 0.000         ;
+--------------------------------------------+-------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                   ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 4.734  ; 0.000         ;
; EXT_CLK_50MHz                              ; 9.583  ; 0.000         ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 19.744 ; 0.000         ;
; altera_reserved_tck                        ; 49.523 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                               ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.497 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[22]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 9.455      ;
; 0.523 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[22]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.059     ; 9.413      ;
; 0.530 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[20]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.015     ; 9.450      ;
; 0.530 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[26]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.015     ; 9.450      ;
; 0.530 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[30]_OTERM178                                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.015     ; 9.450      ;
; 0.549 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[5]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.046     ; 9.400      ;
; 0.555 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[20]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.031     ; 9.409      ;
; 0.555 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[26]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.031     ; 9.409      ;
; 0.555 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[30]_OTERM178                                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.031     ; 9.409      ;
; 0.568 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[10]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.012     ; 9.415      ;
; 0.568 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[25]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.012     ; 9.415      ;
; 0.569 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[31]_OTERM172                                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 9.376      ;
; 0.585 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[11]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.059     ; 9.351      ;
; 0.597 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[5]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.062     ; 9.336      ;
; 0.603 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[10]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.028     ; 9.364      ;
; 0.603 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[25]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.028     ; 9.364      ;
; 0.627 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[30]_OTERM180                                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.002      ; 9.370      ;
; 0.627 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[31]_OTERM176                                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.002      ; 9.370      ;
; 0.633 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[14]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.040     ; 9.322      ;
; 0.637 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[31]_OTERM172                                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 9.292      ;
; 0.642 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[11]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 9.278      ;
; 0.653 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[14]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 9.286      ;
; 0.668 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[29]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.016     ; 9.311      ;
; 0.673 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[29]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.032     ; 9.290      ;
; 0.676 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[30]_OTERM180                                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.014     ; 9.305      ;
; 0.676 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[31]_OTERM176                                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.014     ; 9.305      ;
; 0.687 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[9]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.018     ; 9.290      ;
; 0.687 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[6]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.018     ; 9.290      ;
; 0.687 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[23]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.018     ; 9.290      ;
; 0.716 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[9]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.034     ; 9.245      ;
; 0.716 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[6]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.034     ; 9.245      ;
; 0.716 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[23]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.034     ; 9.245      ;
; 0.759 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[27]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 9.179      ;
; 0.771 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[16]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.054     ; 9.170      ;
; 0.784 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[15]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.035     ; 9.176      ;
; 0.794 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[19]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 9.145      ;
; 0.794 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[27]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 9.128      ;
; 0.801 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[18]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.055     ; 9.139      ;
; 0.802 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[16]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 9.123      ;
; 0.811 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[24]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.028     ; 9.156      ;
; 0.811 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[7]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.030     ; 9.154      ;
; 0.817 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[18]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 9.107      ;
; 0.821 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[15]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 9.123      ;
; 0.830 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[7]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.046     ; 9.119      ;
; 0.834 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[2]_OTERM13                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.015     ; 9.146      ;
; 0.839 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[19]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 9.084      ;
; 0.839 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[24]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 9.112      ;
; 0.849 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[8]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.032     ; 9.114      ;
; 0.861 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[1]_OTERM15                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.035     ; 9.099      ;
; 0.868 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[22]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 9.080      ;
; 0.900 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[20]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.019     ; 9.076      ;
; 0.900 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[30]_OTERM178                                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.019     ; 9.076      ;
; 0.900 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[26]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.019     ; 9.076      ;
; 0.903 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[8]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 9.044      ;
; 0.920 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem_used[0]                                                                                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.253      ; 9.361      ;
; 0.927 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[21]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.022     ; 9.046      ;
; 0.939 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_decoder:instr_decoder_inst|D_exe_s1[3]~3_OTERM168                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.032     ; 9.024      ;
; 0.942 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[5]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 9.003      ;
; 0.942 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[1]_OTERM15                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 9.002      ;
; 0.945 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_decoder:instr_decoder_inst|D_exe_s1[4]~74_OTERM170                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.028     ; 9.022      ;
; 0.948 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[10]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.016     ; 9.031      ;
; 0.948 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[25]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.016     ; 9.031      ;
; 0.949 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[0]_OTERM5_OTERM150                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.028     ; 9.018      ;
; 0.982 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[31]_OTERM172                                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.054     ; 8.959      ;
; 0.986 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[21]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.038     ; 8.971      ;
; 0.987 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[11]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.063     ; 8.945      ;
; 0.989 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_reg_incorrect                                                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.390     ; 8.616      ;
; 0.990 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[0]_OTERM5_OTERM150                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_nxt_pc[22]                                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.412     ; 8.593      ;
; 0.998 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[14]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 8.953      ;
; 1.002 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[4]_OTERM7                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.028     ; 8.965      ;
; 1.007 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_d_expn_type[3]                                                                                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.391     ; 8.597      ;
; 1.018 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[29]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.020     ; 8.957      ;
; 1.021 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[30]_OTERM180                                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.002     ; 8.972      ;
; 1.021 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[31]_OTERM176                                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.002     ; 8.972      ;
; 1.041 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_reg_incorrect                                                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.374     ; 8.580      ;
; 1.047 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[2]_OTERM13                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.031     ; 8.917      ;
; 1.052 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[0]_OTERM5_OTERM150                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_e_mtval[1]                                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.416     ; 8.527      ;
; 1.052 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[0]_OTERM5_OTERM150                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_e_mtval[0]                                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.416     ; 8.527      ;
; 1.059 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_d_expn_type[3]                                                                                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.375     ; 8.561      ;
; 1.061 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[6]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.022     ; 8.912      ;
; 1.061 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[23]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.022     ; 8.912      ;
; 1.061 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[9]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.022     ; 8.912      ;
; 1.070 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|hart_readdatavalid                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.254      ; 9.212      ;
; 1.085 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[13]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.028     ; 8.882      ;
; 1.110 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[0]_OTERM3                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.028     ; 8.857      ;
; 1.119 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[0]_OTERM5_OTERM150                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 8.832      ;
; 1.131 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[13]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 8.820      ;
; 1.139 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[27]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 8.795      ;
; 1.147 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[16]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 8.790      ;
; 1.152 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_decoder:instr_decoder_inst|D_exe_s1[3]~3_OTERM168                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 8.795      ;
; 1.158 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_decoder:instr_decoder_inst|D_exe_s1[4]~74_OTERM170                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 8.793      ;
; 1.161 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[4]_OTERM7                                                                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_nxt_pc[22]                                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.412     ; 8.422      ;
; 1.162 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[18]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.059     ; 8.774      ;
; 1.166 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[15]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.039     ; 8.790      ;
; 1.171 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_lsu:lsu_inst|ld_instr_done                                                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.253      ; 9.110      ;
; 1.175 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[7]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.034     ; 8.786      ;
; 1.176 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem_used[0]                                                                                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.238      ; 9.090      ;
; 1.178 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[4]_OTERM7                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 8.773      ;
; 1.184 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[24]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.032     ; 8.779      ;
; 1.184 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[19]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.060     ; 8.751      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                                                                                                                                                ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 14.242 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[7]                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.047     ; 5.706      ;
; 14.242 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[3]                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.047     ; 5.706      ;
; 14.271 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[7]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.058     ; 5.666      ;
; 14.271 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[3]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.058     ; 5.666      ;
; 14.271 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[6]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.058     ; 5.666      ;
; 14.271 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[5]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.058     ; 5.666      ;
; 14.271 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[2]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.058     ; 5.666      ;
; 14.271 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[1]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.058     ; 5.666      ;
; 14.271 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[0]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.058     ; 5.666      ;
; 14.306 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[4]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.058     ; 5.631      ;
; 14.307 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[2]                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.264      ; 5.952      ;
; 14.307 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[0]                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.264      ; 5.952      ;
; 14.307 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[1]                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.264      ; 5.952      ;
; 14.307 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[4]                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.264      ; 5.952      ;
; 14.307 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[5]                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.264      ; 5.952      ;
; 14.307 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[6]                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.264      ; 5.952      ;
; 14.318 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[16]                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.055     ; 5.622      ;
; 14.318 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[17]                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.055     ; 5.622      ;
; 14.318 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[18]                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.055     ; 5.622      ;
; 14.345 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_burstcount[2]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.051     ; 5.599      ;
; 14.451 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[8]                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.046     ; 5.498      ;
; 14.451 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[10]                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.046     ; 5.498      ;
; 14.451 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[14]                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.046     ; 5.498      ;
; 14.524 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[7]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.066     ; 5.405      ;
; 14.524 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[3]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.066     ; 5.405      ;
; 14.524 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[6]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.066     ; 5.405      ;
; 14.524 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[5]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.066     ; 5.405      ;
; 14.524 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[2]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.066     ; 5.405      ;
; 14.524 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[1]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.066     ; 5.405      ;
; 14.524 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[0]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.066     ; 5.405      ;
; 14.531 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~portb_address_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.204      ; 5.701      ;
; 14.533 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.062     ; 5.400      ;
; 14.533 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.062     ; 5.400      ;
; 14.533 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe1                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.062     ; 5.400      ;
; 14.555 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|write_prot_reg                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.067     ; 5.373      ;
; 14.559 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[4]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.066     ; 5.370      ;
; 14.560 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end1_cyc_reg                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.064     ; 5.371      ;
; 14.569 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|fast_read_reg                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[7]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.066     ; 5.360      ;
; 14.569 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|fast_read_reg                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[3]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.066     ; 5.360      ;
; 14.569 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|fast_read_reg                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[6]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.066     ; 5.360      ;
; 14.569 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|fast_read_reg                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[5]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.066     ; 5.360      ;
; 14.569 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|fast_read_reg                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[2]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.066     ; 5.360      ;
; 14.569 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|fast_read_reg                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[1]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.066     ; 5.360      ;
; 14.569 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|fast_read_reg                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[0]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.066     ; 5.360      ;
; 14.581 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|dvalid_reg                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.060     ; 5.354      ;
; 14.590 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_det_reg                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.051     ; 5.354      ;
; 14.599 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[2]                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.043     ; 5.353      ;
; 14.599 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[3]                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.043     ; 5.353      ;
; 14.599 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[4]                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.043     ; 5.353      ;
; 14.599 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[5]                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.043     ; 5.353      ;
; 14.599 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[6]                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.043     ; 5.353      ;
; 14.599 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[9]                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.043     ; 5.353      ;
; 14.599 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[10]                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.043     ; 5.353      ;
; 14.599 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[11]                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.043     ; 5.353      ;
; 14.604 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|fast_read_reg                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[4]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.066     ; 5.325      ;
; 14.620 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[7]                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.047     ; 5.328      ;
; 14.620 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[8]                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.047     ; 5.328      ;
; 14.620 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[19]                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.047     ; 5.328      ;
; 14.628 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[8]                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.064     ; 5.303      ;
; 14.628 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[0]                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.064     ; 5.303      ;
; 14.628 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[1]                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.064     ; 5.303      ;
; 14.628 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[2]                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.064     ; 5.303      ;
; 14.628 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[3]                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.064     ; 5.303      ;
; 14.628 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[4]                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.064     ; 5.303      ;
; 14.628 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[5]                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.064     ; 5.303      ;
; 14.628 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[6]                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.064     ; 5.303      ;
; 14.628 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[7]                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.064     ; 5.303      ;
; 14.641 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|clr_write_reg                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.063     ; 5.291      ;
; 14.683 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.045     ; 5.267      ;
; 14.683 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.045     ; 5.267      ;
; 14.683 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[3]                                                                                                                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.045     ; 5.267      ;
; 14.683 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[2]                                                                                                                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.045     ; 5.267      ;
; 14.703 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.062     ; 5.230      ;
; 14.703 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.062     ; 5.230      ;
; 14.703 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe1                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.062     ; 5.230      ;
; 14.710 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[19]                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.273      ; 5.558      ;
; 14.729 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[22]                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.273      ; 5.539      ;
; 14.730 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[21]                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.273      ; 5.538      ;
; 14.737 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[20]                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.273      ; 5.531      ;
; 14.737 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[18]                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.273      ; 5.531      ;
; 14.737 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[16]                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.273      ; 5.531      ;
; 14.737 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[15]                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.273      ; 5.531      ;
; 14.737 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[12]                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.273      ; 5.531      ;
; 14.737 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[9]                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.273      ; 5.531      ;
; 14.737 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[11]                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.273      ; 5.531      ;
; 14.737 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[13]                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.273      ; 5.531      ;
; 14.737 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[17]                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.273      ; 5.531      ;
; 14.743 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~portb_address_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.204      ; 5.489      ;
; 14.774 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|add_msb_reg                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.062     ; 5.159      ;
; 14.808 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[12]                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.041     ; 5.146      ;
; 14.808 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[13]                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.041     ; 5.146      ;
; 14.808 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[14]                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.041     ; 5.146      ;
; 14.808 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[15]                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.041     ; 5.146      ;
; 14.808 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[20]                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.041     ; 5.146      ;
; 14.808 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[21]                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.041     ; 5.146      ;
; 14.808 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[22]                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.041     ; 5.146      ;
; 14.808 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|write_prot_reg                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.075     ; 5.112      ;
; 14.813 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end1_cyc_reg                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.072     ; 5.110      ;
; 14.835 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|dvalid_reg                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.060     ; 5.100      ;
; 14.840 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[8]                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.064     ; 5.091      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'EXT_CLK_50MHz'                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                ; To Node                                                                                                                                                                                      ; Launch Clock  ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------------+
; 14.368 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.433     ; 5.194      ;
; 14.368 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.433     ; 5.194      ;
; 14.369 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.433     ; 5.193      ;
; 14.369 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.433     ; 5.193      ;
; 14.585 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 5.348      ;
; 14.585 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 5.348      ;
; 14.619 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 5.314      ;
; 14.619 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 5.314      ;
; 14.623 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.433     ; 4.939      ;
; 14.623 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.433     ; 4.939      ;
; 14.626 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.433     ; 4.936      ;
; 14.626 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.433     ; 4.936      ;
; 14.914 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.434     ; 4.647      ;
; 14.914 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.434     ; 4.647      ;
; 14.915 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.434     ; 4.646      ;
; 14.915 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.434     ; 4.646      ;
; 14.959 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.433     ; 4.603      ;
; 14.960 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.433     ; 4.602      ;
; 14.961 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.433     ; 4.601      ;
; 14.962 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.433     ; 4.600      ;
; 15.131 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.063     ; 4.801      ;
; 15.131 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.063     ; 4.801      ;
; 15.165 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.063     ; 4.767      ;
; 15.165 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.063     ; 4.767      ;
; 15.176 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 4.757      ;
; 15.178 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 4.755      ;
; 15.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.434     ; 4.381      ;
; 15.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.434     ; 4.381      ;
; 15.183 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.434     ; 4.378      ;
; 15.183 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.434     ; 4.378      ;
; 15.210 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 4.723      ;
; 15.212 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 4.721      ;
; 15.216 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.066     ; 4.713      ;
; 15.216 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.066     ; 4.713      ;
; 15.224 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.066     ; 4.705      ;
; 15.224 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.066     ; 4.705      ;
; 15.242 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.433     ; 4.320      ;
; 15.244 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.433     ; 4.318      ;
; 15.289 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.433     ; 4.273      ;
; 15.291 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.433     ; 4.271      ;
; 15.351 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.434     ; 4.210      ;
; 15.352 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.434     ; 4.209      ;
; 15.408 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][122]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.435     ; 4.152      ;
; 15.409 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][122]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.435     ; 4.151      ;
; 15.479 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.066     ; 4.450      ;
; 15.479 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.066     ; 4.450      ;
; 15.481 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.066     ; 4.448      ;
; 15.481 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.066     ; 4.448      ;
; 15.495 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.435     ; 4.065      ;
; 15.496 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.435     ; 4.064      ;
; 15.502 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.435     ; 4.058      ;
; 15.503 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.435     ; 4.057      ;
; 15.568 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.063     ; 4.364      ;
; 15.602 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.063     ; 4.330      ;
; 15.613 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.434     ; 3.948      ;
; 15.616 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.434     ; 3.945      ;
; 15.625 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][122]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.064     ; 4.306      ;
; 15.659 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][122]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.064     ; 4.272      ;
; 15.691 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][122]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.435     ; 3.869      ;
; 15.712 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.064     ; 4.219      ;
; 15.719 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.064     ; 4.212      ;
; 15.738 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][122]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.435     ; 3.822      ;
; 15.746 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.064     ; 4.185      ;
; 15.753 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.064     ; 4.178      ;
; 15.762 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.067     ; 4.166      ;
; 15.762 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.067     ; 4.166      ;
; 15.762 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.435     ; 3.798      ;
; 15.763 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.435     ; 3.797      ;
; 15.765 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.435     ; 3.795      ;
; 15.766 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.435     ; 3.794      ;
; 15.770 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.067     ; 4.158      ;
; 15.770 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.067     ; 4.158      ;
; 15.807 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.066     ; 4.122      ;
; 15.809 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.066     ; 4.120      ;
; 15.815 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.066     ; 4.114      ;
; 15.817 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.066     ; 4.112      ;
; 16.009 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|av_readdata_pre[0]                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.434     ; 3.552      ;
; 16.010 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|av_readdata_pre[0]                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.434     ; 3.551      ;
; 16.012 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|av_readdata_pre[1]                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.434     ; 3.549      ;
; 16.013 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|av_readdata_pre[1]                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.434     ; 3.548      ;
; 16.024 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][122]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.434     ; 3.537      ;
; 16.025 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][122]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.434     ; 3.536      ;
; 16.036 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.067     ; 3.892      ;
; 16.036 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.067     ; 3.892      ;
; 16.038 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.067     ; 3.890      ;
; 16.038 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.067     ; 3.890      ;
; 16.092 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.066     ; 3.837      ;
; 16.094 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.066     ; 3.835      ;
; 16.141 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.066     ; 3.788      ;
; 16.143 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.066     ; 3.786      ;
; 16.195 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|pfdena_reg                                                                                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.063     ; 3.737      ;
; 16.196 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|prev_reset                                                                                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.063     ; 3.736      ;
; 16.199 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.067     ; 3.729      ;
; 16.207 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.067     ; 3.721      ;
; 16.226 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|av_readdata_pre[0]                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.063     ; 3.706      ;
; 16.229 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|av_readdata_pre[1]                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.063     ; 3.703      ;
; 16.230 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|pfdena_reg                                                                                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.063     ; 3.702      ;
; 16.231 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|prev_reset                                                                                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.063     ; 3.701      ;
; 16.241 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][122]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.063     ; 3.691      ;
; 16.256 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][122]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.068     ; 3.671      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.010 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[0]                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.145     ; 3.840      ;
; 46.762 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.221      ; 3.454      ;
; 46.824 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.221      ; 3.392      ;
; 46.840 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.222      ; 3.377      ;
; 46.843 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.222      ; 3.374      ;
; 46.939 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.210      ; 3.266      ;
; 46.950 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.222      ; 3.267      ;
; 46.999 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.222      ; 3.218      ;
; 47.113 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.211      ; 3.093      ;
; 47.126 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.210      ; 3.079      ;
; 47.128 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.222      ; 3.089      ;
; 47.162 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.211      ; 3.044      ;
; 47.177 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.222      ; 3.040      ;
; 47.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.222      ; 3.028      ;
; 47.254 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.207      ; 2.948      ;
; 47.288 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.207      ; 2.914      ;
; 47.301 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.210      ; 2.904      ;
; 47.358 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[0]                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.222      ; 2.859      ;
; 48.225 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|jupdate                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.221      ; 1.991      ;
; 48.297 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|jupdate                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.220      ; 1.918      ;
; 48.329 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|jupdate                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.219      ; 1.885      ;
; 48.597 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|jupdate                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.209      ; 1.607      ;
; 48.634 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.211      ; 1.572      ;
; 49.147 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.210      ; 1.058      ;
; 49.185 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.210      ; 1.020      ;
; 93.927 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[12]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 6.016      ;
; 93.927 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[13]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 6.016      ;
; 93.927 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[15]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 6.016      ;
; 93.927 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[14]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 6.016      ;
; 93.930 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[12]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 6.013      ;
; 93.930 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[13]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 6.013      ;
; 93.930 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[15]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 6.013      ;
; 93.930 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[14]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 6.013      ;
; 94.037 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[12]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.906      ;
; 94.037 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[13]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.906      ;
; 94.037 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[15]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.906      ;
; 94.037 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[14]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.906      ;
; 94.086 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[12]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.857      ;
; 94.086 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[13]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.857      ;
; 94.086 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[15]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.857      ;
; 94.086 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[14]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.857      ;
; 94.149 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[12]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 5.793      ;
; 94.149 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[13]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 5.793      ;
; 94.149 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[15]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 5.793      ;
; 94.149 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[14]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 5.793      ;
; 94.273 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[21]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.294      ; 6.016      ;
; 94.273 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[18]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.294      ; 6.016      ;
; 94.273 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[19]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.294      ; 6.016      ;
; 94.273 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[5]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.294      ; 6.016      ;
; 94.273 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[10]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.294      ; 6.016      ;
; 94.273 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[4]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.294      ; 6.016      ;
; 94.273 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[2]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.294      ; 6.016      ;
; 94.273 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[11]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.294      ; 6.016      ;
; 94.276 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[21]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.294      ; 6.013      ;
; 94.276 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[18]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.294      ; 6.013      ;
; 94.276 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[19]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.294      ; 6.013      ;
; 94.276 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[5]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.294      ; 6.013      ;
; 94.276 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[10]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.294      ; 6.013      ;
; 94.276 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[4]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.294      ; 6.013      ;
; 94.276 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[2]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.294      ; 6.013      ;
; 94.276 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[11]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.294      ; 6.013      ;
; 94.290 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[20]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.272      ; 5.977      ;
; 94.290 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[22]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.272      ; 5.977      ;
; 94.290 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[26]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.272      ; 5.977      ;
; 94.290 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[6]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.272      ; 5.977      ;
; 94.293 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[30]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.271      ; 5.973      ;
; 94.293 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[23]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.271      ; 5.973      ;
; 94.293 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[28]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.271      ; 5.973      ;
; 94.293 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[27]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.271      ; 5.973      ;
; 94.293 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[31]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.271      ; 5.973      ;
; 94.293 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[29]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.271      ; 5.973      ;
; 94.293 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[7]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.271      ; 5.973      ;
; 94.293 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.271      ; 5.973      ;
; 94.293 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[20]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.272      ; 5.974      ;
; 94.293 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[22]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.272      ; 5.974      ;
; 94.293 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[26]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.272      ; 5.974      ;
; 94.293 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[6]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.272      ; 5.974      ;
; 94.296 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[30]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.271      ; 5.970      ;
; 94.296 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[23]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.271      ; 5.970      ;
; 94.296 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[28]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.271      ; 5.970      ;
; 94.296 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[27]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.271      ; 5.970      ;
; 94.296 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[31]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.271      ; 5.970      ;
; 94.296 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[29]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.271      ; 5.970      ;
; 94.296 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[7]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.271      ; 5.970      ;
; 94.296 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.271      ; 5.970      ;
; 94.383 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[21]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.294      ; 5.906      ;
; 94.383 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[18]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.294      ; 5.906      ;
; 94.383 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[19]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.294      ; 5.906      ;
; 94.383 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[5]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.294      ; 5.906      ;
; 94.383 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[10]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.294      ; 5.906      ;
; 94.383 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[4]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.294      ; 5.906      ;
; 94.383 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[2]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.294      ; 5.906      ;
; 94.383 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[11]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.294      ; 5.906      ;
; 94.400 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[20]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.272      ; 5.867      ;
; 94.400 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[22]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.272      ; 5.867      ;
; 94.400 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[26]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.272      ; 5.867      ;
; 94.400 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[6]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.272      ; 5.867      ;
; 94.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[30]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.271      ; 5.863      ;
; 94.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[23]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.271      ; 5.863      ;
; 94.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[28]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.271      ; 5.863      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                   ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.308 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.379      ; 0.874      ;
; 0.309 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.379      ; 0.875      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.379      ; 0.877      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.379      ; 0.877      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.379      ; 0.878      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.379      ; 0.878      ;
; 0.316 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.379      ; 0.882      ;
; 0.321 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|csr_write_data[4]                                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_coj1:auto_generated|ram_block1a0~porta_datain_reg0                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.383      ; 0.891      ;
; 0.326 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|csr_write_data[12]                                                                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_coj1:auto_generated|ram_block1a0~porta_datain_reg0                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.383      ; 0.896      ;
; 0.327 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.379      ; 0.893      ;
; 0.328 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.379      ; 0.894      ;
; 0.340 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[28]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[28]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.577      ;
; 0.340 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[21]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[21]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.577      ;
; 0.341 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rsp_fifo|mem_used[2]                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rsp_fifo|mem_used[2]                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][6]                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][6]                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[21]                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[21]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[3]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[3]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[8]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[8]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[16]                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[16]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[17]                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[17]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[26]                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[26]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[18]                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[18]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[20]                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[20]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[23]                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[23]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[27]                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[27]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[29]                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[29]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[2]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[2]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[13]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[13]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_lsu:lsu_inst|niosv_mem_op_state:wr_addr|state[0]                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_lsu:lsu_inst|niosv_mem_op_state:wr_addr|state[0]                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_lsu:lsu_inst|niosv_mem_op_state:wr_addr|state[1]                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_lsu:lsu_inst|niosv_mem_op_state:wr_addr|state[1]                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[1]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[1]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[0]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[0]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[11]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[11]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[8]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[8]                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[28]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[28]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[20]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[20]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[27]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[27]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[21]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[21]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[23]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[23]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[14]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[14]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[18]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[18]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[3]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[3]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|niosv_instr_buffer:buffer_inst|read_addr[1]                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|niosv_instr_buffer:buffer_inst|read_addr[1]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|niosv_instr_buffer:buffer_inst|read_addr[2]                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|niosv_instr_buffer:buffer_inst|read_addr[2]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|niosv_instr_buffer:buffer_inst|read_addr[0]                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|niosv_instr_buffer:buffer_inst|read_addr[0]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|NIOSV_SOC_EXT_SDRAM_PROGMEM_input_efifo_module:the_NIOSV_SOC_EXT_SDRAM_PROGMEM_input_efifo_module|entries[0]                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|NIOSV_SOC_EXT_SDRAM_PROGMEM_input_efifo_module:the_NIOSV_SOC_EXT_SDRAM_PROGMEM_input_efifo_module|entries[0]                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|NIOSV_SOC_EXT_SDRAM_PROGMEM_input_efifo_module:the_NIOSV_SOC_EXT_SDRAM_PROGMEM_input_efifo_module|entries[1]                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|NIOSV_SOC_EXT_SDRAM_PROGMEM_input_efifo_module:the_NIOSV_SOC_EXT_SDRAM_PROGMEM_input_efifo_module|entries[1]                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|NIOSV_SOC_EXT_SDRAM_PROGMEM_input_efifo_module:the_NIOSV_SOC_EXT_SDRAM_PROGMEM_input_efifo_module|wr_address                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|NIOSV_SOC_EXT_SDRAM_PROGMEM_input_efifo_module:the_NIOSV_SOC_EXT_SDRAM_PROGMEM_input_efifo_module|wr_address                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|count[0]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|count[0]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|use_reg                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|use_reg                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|dbg_vector[4]                                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|dbg_vector[4]                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.343 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][10]                                                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][10]                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][20]                                                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][20]                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[13]                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[13]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[15]                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[15]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[19]                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[19]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[25]                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[25]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[14]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[14]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[10]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[10]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mcause.code[27]                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mcause.code[27]                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mcause.code[15]                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mcause.code[15]                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[5]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[5]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[19]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[19]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.344 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][8]                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][8]                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][9]                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][9]                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][25]                                                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][25]                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][11]                                                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][11]                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.msie                                                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.msie                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|total_lookahead[2]                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|total_lookahead[2]                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:niosv_m_cpu_instruction_manager_rd_limiter|has_pending_responses                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:niosv_m_cpu_instruction_manager_rd_limiter|has_pending_responses                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:niosv_m_cpu_instruction_manager_rd_limiter|pending_response_count[0]                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:niosv_m_cpu_instruction_manager_rd_limiter|pending_response_count[0]                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.346 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|baud_rate_counter[0]                                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|baud_rate_counter[0]                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.580      ;
; 0.347 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.379      ; 0.913      ;
; 0.351 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.379      ; 0.917      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpi1_dipsw_s1_translator|wait_latency_counter[1]                                                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpi1_dipsw_s1_translator|wait_latency_counter[1]                                                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][17]                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][17]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][29]                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][29]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][31]                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][31]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|dm_state.RESUMING                                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|dm_state.RESUMING                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[6]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[6]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[14]                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[14]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[22]                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[22]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[28]                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[28]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mcontrol.dmode                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mcontrol.dmode                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mcontrol.select                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mcontrol.select                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mcontrol.action                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mcontrol.action                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mcontrol.mmode                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mcontrol.mmode                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mcontrol.execute                                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mcontrol.execute                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mcontrol.load                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mcontrol.load                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[11]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[11]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[5]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[5]                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[25]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[25]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[28]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[28]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[20]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[20]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[17]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[17]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[9]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[9]                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[18]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[18]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[29]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[29]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                                                                                                                                                ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.322 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[8] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.382      ; 0.891      ;
; 0.326 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.382      ; 0.895      ;
; 0.327 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[6] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.382      ; 0.896      ;
; 0.337 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[5] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.382      ; 0.906      ;
; 0.340 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[7] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.382      ; 0.909      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|illegal_erase_reg                                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|illegal_erase_reg                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|illegal_write_reg                                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|illegal_write_reg                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.078      ; 0.577      ;
; 0.343 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_cnt[1]                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_cnt[1]                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_cnt[0]                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_cnt[0]                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.077      ; 0.577      ;
; 0.344 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[2] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.382      ; 0.913      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:read_flag_status_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:read_flag_status_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator|in_transfer                                                                                                                                                                                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator|in_transfer                                                                                                                                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][9]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][9]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][16]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][16]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][8]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][8]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][15]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][15]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|ncs_reg                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|ncs_reg                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[1]                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[1]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[2]                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[2]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|start_sppoll_reg                                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|start_sppoll_reg                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|start_wrpoll_reg                                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|start_wrpoll_reg                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|dvalid_reg                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|dvalid_reg                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end_pgwrop_reg                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end_pgwrop_reg                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|fast_read_reg                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|fast_read_reg                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_status_reg                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_status_reg                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[1]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[1]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[5]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[5]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[2]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[2]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[0]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[0]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[3]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[3]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[4]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[4]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[6]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[6]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[8]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[8]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[7]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[7]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_mem_burstcount[2]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_mem_burstcount[2]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator|end_begintransfer                                                                                                                                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator|end_begintransfer                                                                                                                                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|back_pressured_ctrl                                                                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|back_pressured_ctrl                                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rsp_fifo|mem[1][122]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rsp_fifo|mem[1][122]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem[1][123]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem[1][123]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem[1][101]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem[1][101]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem[1][122]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem[1][122]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_cnt[1]                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_cnt[1]                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_cnt[0]                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_cnt[0]                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][4]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][4]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][0]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][0]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][1]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][1]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][2]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][2]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][5]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][5]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][6]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][6]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][3]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][3]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][21]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][21]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][13]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][13]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][7]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][7]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][7]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][7]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][0]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][0]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][1]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][1]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][4]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][4]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][6]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][6]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'EXT_CLK_50MHz'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                           ; Launch Clock  ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------------+
; 0.344 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                   ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                   ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.076      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|pfdena_reg                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|pfdena_reg                                                                                                                                                             ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][122]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][122]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                           ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 0.577      ;
; 0.361 ; pwrup_timer[0]                                                                                                                                                                                                                    ; pwrup_timer[0]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 0.580      ;
; 0.374 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 0.593      ;
; 0.377 ; pwrup_timer[7]                                                                                                                                                                                                                    ; pwrup_timer[7]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 0.596      ;
; 0.502 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.076      ; 0.735      ;
; 0.502 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.076      ; 0.735      ;
; 0.514 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.061      ; 0.732      ;
; 0.557 ; pwrup_timer[6]                                                                                                                                                                                                                    ; pwrup_timer[6]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 0.776      ;
; 0.558 ; pwrup_timer[4]                                                                                                                                                                                                                    ; pwrup_timer[4]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 0.777      ;
; 0.560 ; pwrup_timer[2]                                                                                                                                                                                                                    ; pwrup_timer[2]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 0.779      ;
; 0.561 ; pwrup_timer[5]                                                                                                                                                                                                                    ; pwrup_timer[5]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 0.780      ;
; 0.562 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                   ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.076      ; 0.795      ;
; 0.563 ; pwrup_timer[3]                                                                                                                                                                                                                    ; pwrup_timer[3]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 0.782      ;
; 0.569 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|pfdena_reg                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|av_readdata_pre[1]                                                                         ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.063      ; 0.789      ;
; 0.573 ; pwrup_timer[0]                                                                                                                                                                                                                    ; pwrup_timer[1]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 0.792      ;
; 0.577 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|prev_reset                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|av_readdata_pre[0]                                                                         ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.063      ; 0.797      ;
; 0.580 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.063      ; 0.800      ;
; 0.583 ; pwrup_timer[1]                                                                                                                                                                                                                    ; pwrup_timer[1]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 0.802      ;
; 0.608 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.063      ; 0.828      ;
; 0.609 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.063      ; 0.829      ;
; 0.611 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                           ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 0.830      ;
; 0.633 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.063      ; 0.853      ;
; 0.643 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                   ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.076      ; 0.876      ;
; 0.649 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][70]                                                                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.063      ; 0.869      ;
; 0.650 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 0.869      ;
; 0.662 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                                                             ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 0.881      ;
; 0.668 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.076      ; 0.901      ;
; 0.681 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_SOC_ALTPLL_CLKS_stdsync_sv6:stdsync2|NIOSV_SOC_ALTPLL_CLKS_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_SOC_ALTPLL_CLKS_stdsync_sv6:stdsync2|NIOSV_SOC_ALTPLL_CLKS_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.061      ; 0.899      ;
; 0.686 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_SOC_ALTPLL_CLKS_stdsync_sv6:stdsync2|NIOSV_SOC_ALTPLL_CLKS_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|av_readdata_pre[0]                                                                         ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.063      ; 0.906      ;
; 0.699 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                           ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 0.918      ;
; 0.711 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.063      ; 0.931      ;
; 0.711 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.063      ; 0.931      ;
; 0.761 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 0.980      ;
; 0.771 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; -0.290     ; 0.638      ;
; 0.782 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|av_readdata_pre[1]                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.051      ; 0.990      ;
; 0.784 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.076      ; 1.017      ;
; 0.793 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.012      ;
; 0.794 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][71]                                                                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.063      ; 1.014      ;
; 0.803 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][122]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.063      ; 1.023      ;
; 0.810 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                                                         ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.063      ; 1.030      ;
; 0.815 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.034      ;
; 0.823 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.042      ;
; 0.832 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|read_latency_shift_reg[0]                                                                  ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.063      ; 1.052      ;
; 0.832 ; pwrup_timer[6]                                                                                                                                                                                                                    ; pwrup_timer[7]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.051      ;
; 0.833 ; pwrup_timer[4]                                                                                                                                                                                                                    ; pwrup_timer[5]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.052      ;
; 0.834 ; pwrup_timer[2]                                                                                                                                                                                                                    ; pwrup_timer[3]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.053      ;
; 0.847 ; pwrup_timer[0]                                                                                                                                                                                                                    ; pwrup_timer[2]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.066      ;
; 0.848 ; pwrup_timer[5]                                                                                                                                                                                                                    ; pwrup_timer[6]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.067      ;
; 0.849 ; pwrup_timer[0]                                                                                                                                                                                                                    ; pwrup_timer[3]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.068      ;
; 0.850 ; pwrup_timer[3]                                                                                                                                                                                                                    ; pwrup_timer[4]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.069      ;
; 0.850 ; pwrup_timer[5]                                                                                                                                                                                                                    ; pwrup_timer[7]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.069      ;
; 0.852 ; pwrup_timer[3]                                                                                                                                                                                                                    ; pwrup_timer[5]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.071      ;
; 0.854 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                                                             ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.073      ;
; 0.861 ; pwrup_timer[1]                                                                                                                                                                                                                    ; pwrup_timer[2]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.080      ;
; 0.862 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|read_latency_shift_reg[0]                                                                  ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.064      ; 1.083      ;
; 0.862 ; pwrup_timer[5]                                                                                                                                                                                                                    ; pwrup_timer[0]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.081      ;
; 0.863 ; pwrup_timer[1]                                                                                                                                                                                                                    ; pwrup_timer[3]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.082      ;
; 0.864 ; pwrup_timer[2]                                                                                                                                                                                                                    ; pwrup_timer[0]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.083      ;
; 0.878 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.076      ; 1.111      ;
; 0.883 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                                                             ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.102      ;
; 0.893 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                           ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.112      ;
; 0.900 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; -0.289     ; 0.768      ;
; 0.901 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; -0.289     ; 0.769      ;
; 0.901 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][70]                                                                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.063      ; 1.121      ;
; 0.902 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|pfdena_reg                                                                                                                                                             ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.064      ; 1.123      ;
; 0.910 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.076      ; 1.143      ;
; 0.932 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                                                             ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.151      ;
; 0.939 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.158      ;
; 0.943 ; pwrup_timer[4]                                                                                                                                                                                                                    ; pwrup_timer[6]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.162      ;
; 0.944 ; pwrup_timer[2]                                                                                                                                                                                                                    ; pwrup_timer[4]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.163      ;
; 0.945 ; pwrup_timer[4]                                                                                                                                                                                                                    ; pwrup_timer[7]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.164      ;
; 0.946 ; pwrup_timer[2]                                                                                                                                                                                                                    ; pwrup_timer[5]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.165      ;
; 0.947 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_SOC_ALTPLL_CLKS_stdsync_sv6:stdsync2|NIOSV_SOC_ALTPLL_CLKS_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_SOC_ALTPLL_CLKS_stdsync_sv6:stdsync2|NIOSV_SOC_ALTPLL_CLKS_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.074      ; 1.178      ;
; 0.949 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.061      ; 1.167      ;
; 0.959 ; pwrup_timer[0]                                                                                                                                                                                                                    ; pwrup_timer[4]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.178      ;
; 0.960 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][122]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][122]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.179      ;
; 0.960 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|waitrequest_reset_override                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|read_latency_shift_reg[0]                                                                  ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.074      ; 1.191      ;
; 0.961 ; pwrup_timer[0]                                                                                                                                                                                                                    ; pwrup_timer[5]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.180      ;
; 0.962 ; pwrup_timer[3]                                                                                                                                                                                                                    ; pwrup_timer[6]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.181      ;
; 0.964 ; pwrup_timer[3]                                                                                                                                                                                                                    ; pwrup_timer[7]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.183      ;
; 0.966 ; pwrup_timer[4]                                                                                                                                                                                                                    ; pwrup_timer[0]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.185      ;
; 0.969 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][122]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.064      ; 1.190      ;
; 0.969 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; -0.290     ; 0.836      ;
; 0.970 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][122]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.063      ; 1.190      ;
; 0.973 ; pwrup_timer[1]                                                                                                                                                                                                                    ; pwrup_timer[4]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.192      ;
; 0.974 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|pfdena_reg                                                                                                                                                             ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.063      ; 1.194      ;
; 0.975 ; pwrup_timer[1]                                                                                                                                                                                                                    ; pwrup_timer[5]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.194      ;
; 0.978 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|prev_reset                                                                                                                                                             ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.063      ; 1.198      ;
; 0.990 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                                                         ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.063      ; 1.210      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.344 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[0]                                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[0]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[1]                                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[1]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.577      ;
; 0.358 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|read_rsp_pndg                                                                                                                                                                                                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|read_rsp_pndg                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[13]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.592      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|dmi_status[0]                                                                                                                                                                                                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|dmi_status[0]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.360 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.593      ;
; 0.360 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[8]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.592      ;
; 0.360 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[9]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.593      ;
; 0.360 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[3]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.592      ;
; 0.360 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[28]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.593      ;
; 0.361 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[24]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.594      ;
; 0.361 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[29]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.593      ;
; 0.361 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.594      ;
; 0.362 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[25]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.595      ;
; 0.362 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.580      ;
; 0.364 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|full1                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.597      ;
; 0.367 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.600      ;
; 0.373 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[17]                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[19]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.591      ;
; 0.373 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[1]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[20]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[0]                                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[7]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[6]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[10]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[9]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[2]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[12]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[14]                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[16]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[15]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[16]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[22]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[22]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[21]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[31]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[27]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[20]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[19]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.375 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[7]                                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[4]                                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[6]                                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[8]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[7]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[13]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[12]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[14]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[13]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[4]                                                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[6]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[12]                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[14]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[19]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[26]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.376 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[3]                                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[37]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[5]                                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[9]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[8]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[15]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[14]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[22]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.595      ;
; 0.376 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[16]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[15]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.378 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.596      ;
; 0.379 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.597      ;
; 0.380 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.598      ;
; 0.380 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.598      ;
; 0.381 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.599      ;
; 0.381 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[21]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[19]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.428      ; 0.966      ;
; 0.381 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.599      ;
; 0.381 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.599      ;
; 0.381 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.599      ;
; 0.382 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[13]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[11]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.428      ; 0.967      ;
; 0.382 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.600      ;
; 0.382 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.600      ;
; 0.382 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.600      ;
; 0.382 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.600      ;
; 0.383 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.601      ;
; 0.383 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.601      ;
; 0.383 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.601      ;
; 0.383 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.601      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                              ; To Node                                                                                                                                                                                  ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 5.994 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[9]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.175     ; 3.723      ;
; 5.994 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[10]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.175     ; 3.723      ;
; 5.994 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[13]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.175     ; 3.723      ;
; 5.994 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[11]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.175     ; 3.723      ;
; 5.994 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[14]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.175     ; 3.723      ;
; 5.995 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[8]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.175     ; 3.722      ;
; 5.995 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[2]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.177     ; 3.720      ;
; 5.995 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[7]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.178     ; 3.719      ;
; 5.995 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[12]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.178     ; 3.719      ;
; 6.058 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[3]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.205     ; 3.629      ;
; 6.061 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[6]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.198     ; 3.633      ;
; 6.061 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[5]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.198     ; 3.633      ;
; 6.062 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[10]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.112     ; 3.726      ;
; 6.064 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[3]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.110     ; 3.726      ;
; 6.064 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[11]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.110     ; 3.726      ;
; 6.065 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[0]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.104     ; 3.731      ;
; 6.065 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[9]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.104     ; 3.731      ;
; 6.067 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[8]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.116     ; 3.717      ;
; 6.067 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[5]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.103     ; 3.730      ;
; 6.067 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[6]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.103     ; 3.730      ;
; 6.077 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[4]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.095     ; 3.726      ;
; 6.077 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[9]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.096     ; 3.725      ;
; 6.077 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[10]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.096     ; 3.725      ;
; 6.077 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[11]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.096     ; 3.725      ;
; 6.077 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[13]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.096     ; 3.725      ;
; 6.077 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[14]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.096     ; 3.725      ;
; 6.077 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_bank[0]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.098     ; 3.723      ;
; 6.077 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_bank[1]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.097     ; 3.724      ;
; 6.078 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[15]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.200     ; 3.614      ;
; 6.078 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[4]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.200     ; 3.614      ;
; 6.078 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[1]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.096     ; 3.724      ;
; 6.078 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[2]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.096     ; 3.724      ;
; 6.078 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[3]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.097     ; 3.723      ;
; 6.078 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[5]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.098     ; 3.722      ;
; 6.078 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[6]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.097     ; 3.723      ;
; 6.078 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[7]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.099     ; 3.721      ;
; 6.078 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[2]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.098     ; 3.722      ;
; 6.078 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[7]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.099     ; 3.721      ;
; 6.078 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[8]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.096     ; 3.724      ;
; 6.078 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[12]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.099     ; 3.721      ;
; 6.078 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[12]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.106     ; 3.716      ;
; 6.078 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_dqm[0]                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.099     ; 3.721      ;
; 6.078 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_dqm[1]                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.099     ; 3.721      ;
; 6.084 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[4]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.105     ; 3.711      ;
; 6.084 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[15]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.105     ; 3.711      ;
; 6.088 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[0]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.186     ; 3.618      ;
; 6.088 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[1]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.186     ; 3.618      ;
; 6.094 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[0]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.091     ; 3.715      ;
; 6.094 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[1]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.091     ; 3.715      ;
; 6.164 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[122]     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.092     ; 3.739      ;
; 6.164 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.092     ; 3.739      ;
; 6.174 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.091     ; 3.730      ;
; 6.174 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.091     ; 3.730      ;
; 6.174 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[122] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.091     ; 3.730      ;
; 6.174 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.091     ; 3.730      ;
; 6.174 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.091     ; 3.730      ;
; 6.174 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.091     ; 3.730      ;
; 6.174 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.091     ; 3.730      ;
; 6.174 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.091     ; 3.730      ;
; 6.174 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.091     ; 3.730      ;
; 6.178 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.085     ; 3.732      ;
; 6.178 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.085     ; 3.732      ;
; 6.252 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_9                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.093     ; 3.534      ;
; 6.252 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_10                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.093     ; 3.534      ;
; 6.252 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_11                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.093     ; 3.534      ;
; 6.252 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_13                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.093     ; 3.534      ;
; 6.252 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_14                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.093     ; 3.534      ;
; 6.253 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_2                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.095     ; 3.531      ;
; 6.253 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_7                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.096     ; 3.530      ;
; 6.253 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_8                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.093     ; 3.533      ;
; 6.253 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_12                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.096     ; 3.530      ;
; 6.256 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_3                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.123     ; 3.501      ;
; 6.259 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_5                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.116     ; 3.505      ;
; 6.259 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_6                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.116     ; 3.505      ;
; 6.276 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_15                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.118     ; 3.486      ;
; 6.276 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_4                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.118     ; 3.486      ;
; 6.285 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_cmd[3]                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.098     ; 3.515      ;
; 6.286 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.104     ; 3.490      ;
; 6.286 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_1                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.104     ; 3.490      ;
; 6.306 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_cmd[1]                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.105     ; 3.489      ;
; 6.306 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_cmd[2]                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.105     ; 3.489      ;
; 6.320 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_cmd[0]                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.084     ; 3.496      ;
; 6.380 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|rdata[0]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.201      ; 3.750      ;
; 6.380 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|rdata[1]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.201      ; 3.750      ;
; 6.380 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|rdata[2]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.201      ; 3.750      ;
; 6.380 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|rdata[3]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.201      ; 3.750      ;
; 6.380 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|rdata[4]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.201      ; 3.750      ;
; 6.380 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|rdata[5]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.201      ; 3.750      ;
; 6.380 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|rdata[6]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.201      ; 3.750      ;
; 6.380 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|rdata[7]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.201      ; 3.750      ;
; 6.497 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem_used[2]                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.086     ; 3.412      ;
; 6.497 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem_used[1]                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.086     ; 3.412      ;
; 6.497 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[0][9]                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.086     ; 3.412      ;
; 6.497 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][31]                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.086     ; 3.412      ;
; 6.497 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[1][31]                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.087     ; 3.411      ;
; 6.497 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[0][31]                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.087     ; 3.411      ;
; 6.497 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][28]                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.086     ; 3.412      ;
; 6.497 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[1][28]                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.087     ; 3.411      ;
; 6.497 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[0][28]                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.087     ; 3.411      ;
; 6.497 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][1]                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.086     ; 3.412      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                                                                                                 ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 17.323 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end1_cyc_reg                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.080     ; 2.592      ;
; 17.323 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|stage4_reg                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.076     ; 2.596      ;
; 17.323 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|ncs_reg                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.076     ; 2.596      ;
; 17.323 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|buf_empty_reg                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.077     ; 2.595      ;
; 17.323 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[4]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.074     ; 2.598      ;
; 17.323 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end_read_reg                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.076     ; 2.596      ;
; 17.323 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|cnt_bfend_reg                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.080     ; 2.592      ;
; 17.324 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|add_msb_reg                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.078     ; 2.593      ;
; 17.324 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|streg_datain_reg                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.078     ; 2.593      ;
; 17.324 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[0]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.079     ; 2.592      ;
; 17.324 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[1]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.079     ; 2.592      ;
; 17.324 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[2]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.079     ; 2.592      ;
; 17.324 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[3]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.079     ; 2.592      ;
; 17.324 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[4]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.079     ; 2.592      ;
; 17.324 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[5]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.079     ; 2.592      ;
; 17.324 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[6]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.079     ; 2.592      ;
; 17.324 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[7]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.079     ; 2.592      ;
; 17.324 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|maxcnt_shift_reg2                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.079     ; 2.592      ;
; 17.324 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[5]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.079     ; 2.592      ;
; 17.324 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[2]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.079     ; 2.592      ;
; 17.324 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[1]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.079     ; 2.592      ;
; 17.324 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[3]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.079     ; 2.592      ;
; 17.324 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[4]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.079     ; 2.592      ;
; 17.324 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[6]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.079     ; 2.592      ;
; 17.324 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[7]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.079     ; 2.592      ;
; 17.324 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[0]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.079     ; 2.592      ;
; 17.324 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.074     ; 2.597      ;
; 17.324 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[1] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.074     ; 2.597      ;
; 17.324 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe1     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.074     ; 2.597      ;
; 17.324 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.074     ; 2.597      ;
; 17.324 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|shftpgwr_data_reg                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.078     ; 2.593      ;
; 17.324 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|stage2_reg                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.078     ; 2.593      ;
; 17.324 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|clr_read_reg                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.075     ; 2.596      ;
; 17.324 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|clr_write_reg                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.079     ; 2.592      ;
; 17.324 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.072     ; 2.599      ;
; 17.324 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.072     ; 2.599      ;
; 17.324 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe1     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.072     ; 2.599      ;
; 17.324 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end_op_hdlyreg                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.075     ; 2.596      ;
; 17.324 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.082     ; 2.589      ;
; 17.324 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[7]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.074     ; 2.597      ;
; 17.324 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[3]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.074     ; 2.597      ;
; 17.324 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[6]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.074     ; 2.597      ;
; 17.324 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[5]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.074     ; 2.597      ;
; 17.324 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[2]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.074     ; 2.597      ;
; 17.324 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[1]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.074     ; 2.597      ;
; 17.324 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[0]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.074     ; 2.597      ;
; 17.324 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|write_prot_reg                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.083     ; 2.588      ;
; 17.324 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|illegal_erase_dly_reg                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.082     ; 2.589      ;
; 17.324 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|illegal_write_dly_reg                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.082     ; 2.589      ;
; 17.324 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[7]                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.074     ; 2.597      ;
; 17.324 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[3]                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.074     ; 2.597      ;
; 17.324 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[6]                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.074     ; 2.597      ;
; 17.324 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[5]                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.074     ; 2.597      ;
; 17.324 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[2]                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.074     ; 2.597      ;
; 17.324 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[1]                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.074     ; 2.597      ;
; 17.324 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[0]                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.074     ; 2.597      ;
; 17.324 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[4]                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.074     ; 2.597      ;
; 17.324 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|max_cnt_reg                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.079     ; 2.592      ;
; 17.324 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|clr_sid_reg                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.075     ; 2.596      ;
; 17.324 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|clr_write_reg2                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.079     ; 2.592      ;
; 17.324 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|do_wrmemadd_reg                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.078     ; 2.593      ;
; 17.336 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe1     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.064     ; 2.595      ;
; 17.336 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.064     ; 2.595      ;
; 17.336 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.064     ; 2.595      ;
; 17.336 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|clr_secprot_reg                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.064     ; 2.595      ;
; 17.337 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|stage3_reg                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.067     ; 2.591      ;
; 17.337 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_det_reg                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.067     ; 2.591      ;
; 17.641 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[1]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.237      ; 2.591      ;
; 17.641 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[0]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.237      ; 2.591      ;
; 17.641 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[6]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.237      ; 2.591      ;
; 17.641 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[5]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.237      ; 2.591      ;
; 17.641 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[4]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.237      ; 2.591      ;
; 17.641 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[3]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.237      ; 2.591      ;
; 17.641 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[2]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.237      ; 2.591      ;
; 17.641 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[7]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.237      ; 2.591      ;
; 36.933 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.096     ; 2.966      ;
; 36.933 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.100     ; 2.962      ;
; 36.933 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.100     ; 2.962      ;
; 36.933 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.100     ; 2.962      ;
; 36.934 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.096     ; 2.965      ;
; 36.934 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.096     ; 2.965      ;
; 36.943 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.096     ; 2.956      ;
; 36.954 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.062     ; 2.979      ;
; 36.954 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                                                                                                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.063     ; 2.978      ;
; 36.954 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                                                                                                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.063     ; 2.978      ;
; 36.954 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                                                                                                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.063     ; 2.978      ;
; 36.954 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                                                                                                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.063     ; 2.978      ;
; 36.954 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.062     ; 2.979      ;
; 36.954 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.062     ; 2.979      ;
; 36.954 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.062     ; 2.979      ;
; 36.956 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.069     ; 2.970      ;
; 36.956 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.069     ; 2.970      ;
; 36.956 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.069     ; 2.970      ;
; 36.956 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.069     ; 2.970      ;
; 36.957 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.064     ; 2.974      ;
; 36.957 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.064     ; 2.974      ;
; 36.957 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.064     ; 2.974      ;
; 36.957 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.064     ; 2.974      ;
; 36.957 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.064     ; 2.974      ;
; 36.957 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.064     ; 2.974      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.258 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.219      ; 1.956      ;
; 48.315 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|jupdate                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.220      ; 1.900      ;
; 97.957 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.988      ;
; 97.990 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.956      ;
; 97.990 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|write                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.956      ;
; 97.990 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.956      ;
; 98.015 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|read_req                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.931      ;
; 98.015 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|read                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.931      ;
; 98.015 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|write_stalled                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.931      ;
; 98.015 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|write_valid                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.931      ;
; 98.015 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.931      ;
; 98.015 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.931      ;
; 98.015 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.931      ;
; 98.016 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.909      ;
; 98.016 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.909      ;
; 98.016 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.909      ;
; 98.016 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.909      ;
; 98.016 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.909      ;
; 98.016 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.909      ;
; 98.016 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.909      ;
; 98.016 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.909      ;
; 98.016 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.909      ;
; 98.016 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.909      ;
; 98.016 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.909      ;
; 98.016 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.909      ;
; 98.016 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.909      ;
; 98.024 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.919      ;
; 98.024 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[1]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.919      ;
; 98.024 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[0]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.919      ;
; 98.024 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[9]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.919      ;
; 98.024 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[8]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.919      ;
; 98.024 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[7]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.919      ;
; 98.024 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[6]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.919      ;
; 98.024 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[5]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.919      ;
; 98.024 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[4]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.919      ;
; 98.024 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[3]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.919      ;
; 98.024 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[2]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.919      ;
; 98.024 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|state                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.919      ;
; 98.024 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.919      ;
; 98.024 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.919      ;
; 98.245 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.699      ;
; 98.245 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.699      ;
; 98.245 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.699      ;
; 98.245 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.699      ;
; 98.245 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.699      ;
; 98.257 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.676      ;
; 98.257 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.676      ;
; 98.257 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.676      ;
; 98.257 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.676      ;
; 98.257 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.676      ;
; 98.257 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.676      ;
; 98.257 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.676      ;
; 98.257 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.676      ;
; 98.257 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.676      ;
; 98.257 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.676      ;
; 98.267 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.677      ;
; 98.267 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.677      ;
; 98.314 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.620      ;
; 98.314 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.620      ;
; 98.314 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.620      ;
; 98.314 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.620      ;
; 98.314 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.620      ;
; 98.314 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.620      ;
; 98.314 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.620      ;
; 98.314 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.620      ;
; 98.314 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.620      ;
; 98.314 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.620      ;
; 98.314 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.620      ;
; 98.314 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.620      ;
; 98.547 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.388      ;
; 98.547 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.388      ;
; 98.703 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.231      ;
; 98.703 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.231      ;
; 98.703 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.231      ;
; 98.703 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.231      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.885  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.103      ;
; 0.885  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.103      ;
; 0.885  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.103      ;
; 0.885  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.103      ;
; 1.034  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.253      ;
; 1.034  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.253      ;
; 1.262  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.480      ;
; 1.262  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.480      ;
; 1.262  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.480      ;
; 1.262  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.480      ;
; 1.262  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.480      ;
; 1.262  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.480      ;
; 1.262  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.480      ;
; 1.262  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.480      ;
; 1.262  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.480      ;
; 1.262  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.480      ;
; 1.262  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.480      ;
; 1.262  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.480      ;
; 1.290  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.519      ;
; 1.290  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.519      ;
; 1.314  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.543      ;
; 1.314  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.543      ;
; 1.314  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.543      ;
; 1.314  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.543      ;
; 1.314  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.543      ;
; 1.322  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.539      ;
; 1.322  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.539      ;
; 1.322  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.539      ;
; 1.322  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.539      ;
; 1.322  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.539      ;
; 1.322  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.539      ;
; 1.322  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.539      ;
; 1.322  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.539      ;
; 1.322  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.539      ;
; 1.322  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.539      ;
; 1.507  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.748      ;
; 1.507  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.748      ;
; 1.507  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.748      ;
; 1.507  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.748      ;
; 1.507  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.748      ;
; 1.507  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.748      ;
; 1.507  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.748      ;
; 1.507  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.748      ;
; 1.507  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.748      ;
; 1.507  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.748      ;
; 1.507  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.748      ;
; 1.507  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.748      ;
; 1.507  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.748      ;
; 1.530  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.757      ;
; 1.530  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[1]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.757      ;
; 1.530  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[0]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.757      ;
; 1.530  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[9]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.757      ;
; 1.530  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[8]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.757      ;
; 1.530  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[7]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.757      ;
; 1.530  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[6]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.757      ;
; 1.530  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[5]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.757      ;
; 1.530  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[4]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.757      ;
; 1.530  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[3]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.757      ;
; 1.530  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[2]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.757      ;
; 1.530  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|state                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.757      ;
; 1.530  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.757      ;
; 1.530  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.757      ;
; 1.532  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|read_req                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.763      ;
; 1.532  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|read                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.763      ;
; 1.532  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|write_stalled                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.763      ;
; 1.532  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|write_valid                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.763      ;
; 1.532  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.763      ;
; 1.532  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.763      ;
; 1.532  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.763      ;
; 1.559  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.790      ;
; 1.559  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|write                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.790      ;
; 1.559  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.790      ;
; 1.591  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.820      ;
; 51.237 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|jupdate                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.344      ; 1.758      ;
; 51.268 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.343      ; 1.788      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                                        ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 1.818 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|read_status_en                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.446      ; 2.421      ;
; 1.818 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_read_rdid                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.446      ; 2.421      ;
; 1.818 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_read_status                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.446      ; 2.421      ;
; 1.818 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_read_sid                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.446      ; 2.421      ;
; 1.833 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem_used[0]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.423      ; 2.413      ;
; 1.833 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem_used[1]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.423      ; 2.413      ;
; 1.833 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.431      ; 2.421      ;
; 1.833 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.431      ; 2.421      ;
; 1.833 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.431      ; 2.421      ;
; 1.834 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_cnt[1]                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.428      ; 2.419      ;
; 1.834 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_cnt[0]                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.428      ; 2.419      ;
; 1.834 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.428      ; 2.419      ;
; 1.834 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.428      ; 2.419      ;
; 1.834 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.428      ; 2.419      ;
; 1.834 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.428      ; 2.419      ;
; 1.834 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.428      ; 2.419      ;
; 1.837 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[23]                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.422      ; 2.416      ;
; 1.837 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.422      ; 2.416      ;
; 1.843 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|local_waitrequest                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.415      ; 2.415      ;
; 1.843 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_sector_erase                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.415      ; 2.415      ;
; 1.843 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_bulk_erase                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.415      ; 2.415      ;
; 1.843 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wren_internal                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.415      ; 2.415      ;
; 1.843 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_sector_protect               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.415      ; 2.415      ;
; 1.843 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|illegal_erase_reg                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.415      ; 2.415      ;
; 1.843 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|illegal_write_reg                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.415      ; 2.415      ;
; 1.843 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.415      ; 2.415      ;
; 1.844 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.429      ; 2.430      ;
; 1.844 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.429      ; 2.430      ;
; 1.847 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.418      ; 2.422      ;
; 1.847 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.418      ; 2.422      ;
; 1.861 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem[0][123]                                                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.395      ; 2.413      ;
; 1.864 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[20]                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.394      ; 2.415      ;
; 1.864 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[18]                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.394      ; 2.415      ;
; 1.864 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[16]                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.394      ; 2.415      ;
; 1.864 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[15]                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.394      ; 2.415      ;
; 1.864 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[12]                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.394      ; 2.415      ;
; 1.864 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[9]                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.394      ; 2.415      ;
; 1.864 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[11]                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.394      ; 2.415      ;
; 1.864 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[13]                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.394      ; 2.415      ;
; 1.864 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[17]                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.394      ; 2.415      ;
; 1.864 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[19]                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.394      ; 2.415      ;
; 1.864 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[21]                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.394      ; 2.415      ;
; 1.864 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[22]                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.394      ; 2.415      ;
; 1.869 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[7]                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.393      ; 2.419      ;
; 1.869 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[3]                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.393      ; 2.419      ;
; 1.869 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[6]                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.393      ; 2.419      ;
; 1.869 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[5]                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.393      ; 2.419      ;
; 1.869 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[2]                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.393      ; 2.419      ;
; 1.869 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[1]                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.393      ; 2.419      ;
; 1.869 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[0]                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.393      ; 2.419      ;
; 1.869 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[4]                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.393      ; 2.419      ;
; 1.869 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[2]                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.385      ; 2.411      ;
; 1.869 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[0]                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.385      ; 2.411      ;
; 1.869 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[1]                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.385      ; 2.411      ;
; 1.869 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[4]                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.385      ; 2.411      ;
; 1.869 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[5]                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.385      ; 2.411      ;
; 1.869 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[6]                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.385      ; 2.411      ;
; 1.869 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator|address_reg[5]                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.394      ; 2.420      ;
; 1.869 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator|address_reg[6]                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.394      ; 2.420      ;
; 1.869 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator|address_reg[8]                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.394      ; 2.420      ;
; 1.869 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator|address_reg[14]                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.394      ; 2.420      ;
; 1.869 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator|address_reg[15]                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.394      ; 2.420      ;
; 1.869 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator|address_reg[16]                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.394      ; 2.420      ;
; 1.873 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.386      ; 2.416      ;
; 1.873 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.386      ; 2.416      ;
; 1.875 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg_full[2]               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.383      ; 2.415      ;
; 1.875 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg_full[1]               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.383      ; 2.415      ;
; 1.875 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg_full[3]               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.383      ; 2.415      ;
; 2.166 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.426      ; 2.749      ;
; 2.189 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.401      ; 2.747      ;
; 2.189 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.401      ; 2.747      ;
; 2.189 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.401      ; 2.747      ;
; 2.190 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.398      ; 2.745      ;
; 2.190 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.398      ; 2.745      ;
; 2.193 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.060      ; 2.410      ;
; 2.193 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.060      ; 2.410      ;
; 2.193 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.060      ; 2.410      ;
; 2.193 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.060      ; 2.410      ;
; 2.193 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.060      ; 2.410      ;
; 2.196 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[12]                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.067      ; 2.420      ;
; 2.196 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[13]                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.067      ; 2.420      ;
; 2.196 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[14]                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.067      ; 2.420      ;
; 2.196 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[15]                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.067      ; 2.420      ;
; 2.196 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[20]                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.067      ; 2.420      ;
; 2.196 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[21]                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.067      ; 2.420      ;
; 2.196 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[22]                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.067      ; 2.420      ;
; 2.196 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|mem_addr[10]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.067      ; 2.420      ;
; 2.196 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|mem_addr[11]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.067      ; 2.420      ;
; 2.196 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|mem_addr[12]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.067      ; 2.420      ;
; 2.196 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|mem_addr[13]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.067      ; 2.420      ;
; 2.196 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|mem_addr[17]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.067      ; 2.420      ;
; 2.196 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|mem_addr[18]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.067      ; 2.420      ;
; 2.196 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|mem_addr[19]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.067      ; 2.420      ;
; 2.196 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|mem_addr[20]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.067      ; 2.420      ;
; 2.196 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.071      ; 2.424      ;
; 2.196 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.071      ; 2.424      ;
; 2.196 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.071      ; 2.424      ;
; 2.196 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.071      ; 2.424      ;
; 2.197 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|addr_reg[23] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 2.416      ;
; 2.197 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_datain[4]                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.065      ; 2.419      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                              ; To Node                                                                                                                                                                                                                           ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 2.547 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_lsu:lsu_inst|niosv_mem_op_state:wr_addr|state[1]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.469      ; 3.173      ;
; 2.547 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_lsu:lsu_inst|niosv_mem_op_state:wr_addr|state[0]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.469      ; 3.173      ;
; 2.559 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|count[0]                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.453      ; 3.169      ;
; 2.559 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|use_reg                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.453      ; 3.169      ;
; 2.559 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_010|packet_in_progress                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.453      ; 3.169      ;
; 2.559 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rsp_fifo|mem_used[2]                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.459      ; 3.175      ;
; 2.560 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.461      ; 3.178      ;
; 2.560 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.461      ; 3.178      ;
; 2.560 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.461      ; 3.178      ;
; 2.560 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.461      ; 3.178      ;
; 2.560 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.461      ; 3.178      ;
; 2.560 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.461      ; 3.178      ;
; 2.560 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][6]                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.470      ; 3.187      ;
; 2.560 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.470      ; 3.187      ;
; 2.560 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.461      ; 3.178      ;
; 2.560 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.461      ; 3.178      ;
; 2.560 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.470      ; 3.187      ;
; 2.560 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.470      ; 3.187      ;
; 2.560 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.470      ; 3.187      ;
; 2.560 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.470      ; 3.187      ;
; 2.560 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.461      ; 3.178      ;
; 2.560 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.461      ; 3.178      ;
; 2.560 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[122]                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.461      ; 3.178      ;
; 2.560 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.461      ; 3.178      ;
; 2.571 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[21]                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.460      ; 3.188      ;
; 2.571 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[3]                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.460      ; 3.188      ;
; 2.571 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[8]                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.460      ; 3.188      ;
; 2.571 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[16]                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.460      ; 3.188      ;
; 2.571 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[17]                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.460      ; 3.188      ;
; 2.571 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[26]                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.460      ; 3.188      ;
; 2.571 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[18]                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.460      ; 3.188      ;
; 2.571 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[20]                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.460      ; 3.188      ;
; 2.571 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[23]                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.460      ; 3.188      ;
; 2.571 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[27]                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.460      ; 3.188      ;
; 2.571 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[29]                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.460      ; 3.188      ;
; 2.571 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[2]                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.460      ; 3.188      ;
; 2.572 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.454      ; 3.183      ;
; 2.575 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|niosv_instr_buffer:buffer_inst|read_addr[0]                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.446      ; 3.178      ;
; 2.575 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|niosv_instr_buffer:buffer_inst|read_addr[1]                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.446      ; 3.178      ;
; 2.575 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|niosv_instr_buffer:buffer_inst|read_addr[2]                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.446      ; 3.178      ;
; 2.583 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|NIOSV_SOC_EXT_SDRAM_PROGMEM_input_efifo_module:the_NIOSV_SOC_EXT_SDRAM_PROGMEM_input_efifo_module|entries[0]                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.428      ; 3.168      ;
; 2.583 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|NIOSV_SOC_EXT_SDRAM_PROGMEM_input_efifo_module:the_NIOSV_SOC_EXT_SDRAM_PROGMEM_input_efifo_module|entries[1]                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.428      ; 3.168      ;
; 2.583 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|NIOSV_SOC_EXT_SDRAM_PROGMEM_input_efifo_module:the_NIOSV_SOC_EXT_SDRAM_PROGMEM_input_efifo_module|wr_address                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.428      ; 3.168      ;
; 2.584 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.441      ; 3.182      ;
; 2.584 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.441      ; 3.182      ;
; 2.584 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.441      ; 3.182      ;
; 2.586 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|dbg_vector[4]                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.429      ; 3.172      ;
; 2.587 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.442      ; 3.186      ;
; 2.587 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|delayed_unxsync_rxdxx1                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.442      ; 3.186      ;
; 2.587 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|baud_rate_counter[0]                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.442      ; 3.186      ;
; 2.587 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|baud_rate_counter[1]                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.442      ; 3.186      ;
; 2.587 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|baud_rate_counter[2]                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.442      ; 3.186      ;
; 2.587 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|baud_rate_counter[3]                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.442      ; 3.186      ;
; 2.587 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|baud_rate_counter[4]                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.442      ; 3.186      ;
; 2.587 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|baud_rate_counter[5]                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.442      ; 3.186      ;
; 2.587 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|baud_rate_counter[6]                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.442      ; 3.186      ;
; 2.587 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|baud_rate_counter[7]                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.442      ; 3.186      ;
; 2.587 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|baud_rate_counter[8]                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.442      ; 3.186      ;
; 2.587 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|baud_rate_counter[9]                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.442      ; 3.186      ;
; 2.587 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|baud_clk_en                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.442      ; 3.186      ;
; 2.587 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|do_start_rx                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.442      ; 3.186      ;
; 2.588 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rsp_fifo|mem[1][122]                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.431      ; 3.176      ;
; 2.588 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rsp_fifo|mem[1][101]                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.431      ; 3.176      ;
; 2.588 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rsp_fifo|mem[1][123]                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.431      ; 3.176      ;
; 2.588 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rsp_fifo|mem[1][71]                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.431      ; 3.176      ;
; 2.588 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rsp_fifo|mem[1][70]                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.431      ; 3.176      ;
; 2.589 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][20]                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.428      ; 3.174      ;
; 2.589 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][10]                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.428      ; 3.174      ;
; 2.592 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.436      ; 3.185      ;
; 2.592 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.436      ; 3.185      ;
; 2.592 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.436      ; 3.185      ;
; 2.592 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.436      ; 3.185      ;
; 2.592 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.436      ; 3.185      ;
; 2.592 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.436      ; 3.185      ;
; 2.592 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.430      ; 3.179      ;
; 2.592 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.430      ; 3.179      ;
; 2.592 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.436      ; 3.185      ;
; 2.592 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.436      ; 3.185      ;
; 2.592 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.436      ; 3.185      ;
; 2.592 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.436      ; 3.185      ;
; 2.592 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.436      ; 3.185      ;
; 2.592 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.436      ; 3.185      ;
; 2.593 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.435      ; 3.185      ;
; 2.593 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.434      ; 3.184      ;
; 2.593 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.434      ; 3.184      ;
; 2.593 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.434      ; 3.184      ;
; 2.593 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.435      ; 3.185      ;
; 2.593 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.435      ; 3.185      ;
; 2.593 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.435      ; 3.185      ;
; 2.593 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.435      ; 3.185      ;
; 2.593 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.434      ; 3.184      ;
; 2.593 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.435      ; 3.185      ;
; 2.593 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.435      ; 3.185      ;
; 2.593 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.435      ; 3.185      ;
; 2.593 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.435      ; 3.185      ;
; 2.593 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.435      ; 3.185      ;
; 2.593 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.434      ; 3.184      ;
; 2.593 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.434      ; 3.184      ;
; 2.593 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.435      ; 3.185      ;
; 2.593 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.435      ; 3.185      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 120
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.700
Worst Case Available Settling Time: 11.435 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                ;
+------------+-----------------+--------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                 ; Note ;
+------------+-----------------+--------------------------------------------+------+
; 96.34 MHz  ; 96.34 MHz       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ;      ;
; 116.85 MHz ; 116.85 MHz      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ;      ;
; 142.41 MHz ; 142.41 MHz      ; altera_reserved_tck                        ;      ;
; 195.77 MHz ; 195.77 MHz      ; EXT_CLK_50MHz                              ;      ;
+------------+-----------------+--------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                  ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 1.442  ; 0.000         ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 14.810 ; 0.000         ;
; EXT_CLK_50MHz                              ; 14.892 ; 0.000         ;
; altera_reserved_tck                        ; 46.489 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                  ;
+--------------------------------------------+-------+---------------+
; Clock                                      ; Slack ; End Point TNS ;
+--------------------------------------------+-------+---------------+
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.297 ; 0.000         ;
; EXT_CLK_50MHz                              ; 0.299 ; 0.000         ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.299 ; 0.000         ;
; altera_reserved_tck                        ; 0.299 ; 0.000         ;
+--------------------------------------------+-------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                               ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 6.421  ; 0.000         ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 17.621 ; 0.000         ;
; altera_reserved_tck                        ; 48.505 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                               ;
+--------------------------------------------+-------+---------------+
; Clock                                      ; Slack ; End Point TNS ;
+--------------------------------------------+-------+---------------+
; altera_reserved_tck                        ; 0.790 ; 0.000         ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 1.615 ; 0.000         ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 2.294 ; 0.000         ;
+--------------------------------------------+-------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                    ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 4.736  ; 0.000         ;
; EXT_CLK_50MHz                              ; 9.593  ; 0.000         ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 19.739 ; 0.000         ;
; altera_reserved_tck                        ; 49.484 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                               ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 1.442 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[22]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.038     ; 8.515      ;
; 1.472 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[20]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.011     ; 8.512      ;
; 1.472 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[26]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.011     ; 8.512      ;
; 1.472 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[30]_OTERM178                                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.011     ; 8.512      ;
; 1.479 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[22]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 8.465      ;
; 1.486 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[5]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 8.467      ;
; 1.509 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[10]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.009     ; 8.477      ;
; 1.509 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[25]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.009     ; 8.477      ;
; 1.510 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[20]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.024     ; 8.461      ;
; 1.510 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[26]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.024     ; 8.461      ;
; 1.510 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[30]_OTERM178                                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.024     ; 8.461      ;
; 1.513 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[31]_OTERM172                                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.046     ; 8.436      ;
; 1.527 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[11]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 8.412      ;
; 1.539 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[5]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.055     ; 8.401      ;
; 1.550 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[31]_OTERM172                                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.059     ; 8.386      ;
; 1.552 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[14]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.036     ; 8.407      ;
; 1.563 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[29]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.013     ; 8.419      ;
; 1.563 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[30]_OTERM180                                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.004      ; 8.436      ;
; 1.563 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[31]_OTERM176                                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.004      ; 8.436      ;
; 1.565 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[10]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.022     ; 8.408      ;
; 1.565 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[25]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.022     ; 8.408      ;
; 1.570 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[11]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.069     ; 8.356      ;
; 1.584 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[14]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.049     ; 8.362      ;
; 1.595 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[29]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.026     ; 8.374      ;
; 1.605 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[30]_OTERM180                                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.009     ; 8.381      ;
; 1.605 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[31]_OTERM176                                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.009     ; 8.381      ;
; 1.609 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[9]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.015     ; 8.371      ;
; 1.609 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[6]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.015     ; 8.371      ;
; 1.609 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[23]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.015     ; 8.371      ;
; 1.641 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[9]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.028     ; 8.326      ;
; 1.641 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[6]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.028     ; 8.326      ;
; 1.641 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[23]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.028     ; 8.326      ;
; 1.673 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[27]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.055     ; 8.267      ;
; 1.685 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[16]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 8.259      ;
; 1.700 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[18]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 8.244      ;
; 1.703 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[15]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.032     ; 8.260      ;
; 1.705 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[27]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 8.222      ;
; 1.712 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[19]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 8.230      ;
; 1.713 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[7]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.028     ; 8.254      ;
; 1.717 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[16]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.064     ; 8.214      ;
; 1.728 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[22]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.040     ; 8.227      ;
; 1.732 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[24]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.025     ; 8.238      ;
; 1.732 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[18]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.064     ; 8.199      ;
; 1.735 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[15]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.045     ; 8.215      ;
; 1.744 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[19]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 8.185      ;
; 1.745 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[7]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 8.209      ;
; 1.752 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[2]_OTERM13                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.012     ; 8.231      ;
; 1.759 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[20]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.013     ; 8.223      ;
; 1.759 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[30]_OTERM178                                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.013     ; 8.223      ;
; 1.759 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[26]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.013     ; 8.223      ;
; 1.761 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem_used[0]                                                                                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.218      ; 8.477      ;
; 1.762 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[8]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.030     ; 8.203      ;
; 1.769 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[1]_OTERM15                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.032     ; 8.194      ;
; 1.771 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[24]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.038     ; 8.186      ;
; 1.788 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[5]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 8.163      ;
; 1.799 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[31]_OTERM172                                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 8.148      ;
; 1.808 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[8]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 8.144      ;
; 1.814 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[10]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.011     ; 8.170      ;
; 1.814 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[25]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.011     ; 8.170      ;
; 1.819 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[11]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 8.118      ;
; 1.833 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[14]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.038     ; 8.124      ;
; 1.837 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[21]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.021     ; 8.137      ;
; 1.840 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_decoder:instr_decoder_inst|D_exe_s1[3]~3_OTERM168                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.030     ; 8.125      ;
; 1.844 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[29]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.015     ; 8.136      ;
; 1.848 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[1]_OTERM15                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.045     ; 8.102      ;
; 1.853 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_decoder:instr_decoder_inst|D_exe_s1[4]~74_OTERM170                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.027     ; 8.115      ;
; 1.854 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[30]_OTERM180                                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.002      ; 8.143      ;
; 1.854 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[31]_OTERM176                                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.002      ; 8.143      ;
; 1.871 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[0]_OTERM5_OTERM150                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.027     ; 8.097      ;
; 1.879 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[4]_OTERM7                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.027     ; 8.089      ;
; 1.884 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[21]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.034     ; 8.077      ;
; 1.890 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[6]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.017     ; 8.088      ;
; 1.890 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[23]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.017     ; 8.088      ;
; 1.890 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[9]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.017     ; 8.088      ;
; 1.913 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[2]_OTERM13                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.025     ; 8.057      ;
; 1.914 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|hart_readdatavalid                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.219      ; 8.325      ;
; 1.917 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_reg_incorrect                                                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.349     ; 7.729      ;
; 1.926 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_d_expn_type[3]                                                                                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.350     ; 7.719      ;
; 1.954 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[27]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 7.984      ;
; 1.964 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[0]_OTERM5_OTERM150                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_nxt_pc[22]                                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.366     ; 7.665      ;
; 1.966 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[16]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 7.976      ;
; 1.979 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_lsu:lsu_inst|ld_instr_done                                                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.219      ; 8.260      ;
; 1.981 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[18]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 7.961      ;
; 1.984 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[15]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.034     ; 7.977      ;
; 1.985 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[13]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.025     ; 7.985      ;
; 1.990 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_reg_incorrect                                                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.336     ; 7.669      ;
; 1.993 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[19]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.055     ; 7.947      ;
; 1.994 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[7]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.030     ; 7.971      ;
; 1.997 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem_used[0]                                                                                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.205      ; 8.228      ;
; 1.999 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_d_expn_type[3]                                                                                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.337     ; 7.659      ;
; 2.009 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[0]_OTERM3                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.027     ; 7.959      ;
; 2.010 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[0]_OTERM5_OTERM150                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_e_mtval[1]                                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.369     ; 7.616      ;
; 2.010 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[0]_OTERM5_OTERM150                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_e_mtval[0]                                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.369     ; 7.616      ;
; 2.017 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[13]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.038     ; 7.940      ;
; 2.019 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_decoder:instr_decoder_inst|D_exe_s1[3]~3_OTERM168                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 7.933      ;
; 2.020 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[24]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.027     ; 7.948      ;
; 2.020 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[0]_OTERM5_OTERM150                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.040     ; 7.935      ;
; 2.025 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_decoder:instr_decoder_inst|D_exe_s1[4]~74_OTERM170                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.040     ; 7.930      ;
; 2.041 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rsp_fifo|mem_used[0]                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.219      ; 8.198      ;
; 2.056 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[1]_OTERM15                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.034     ; 7.905      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                                                                                                                                                ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 14.810 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[7]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.062     ; 5.123      ;
; 14.810 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[3]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.062     ; 5.123      ;
; 14.810 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[6]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.062     ; 5.123      ;
; 14.810 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[5]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.062     ; 5.123      ;
; 14.810 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[2]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.062     ; 5.123      ;
; 14.810 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[1]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.062     ; 5.123      ;
; 14.810 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[0]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.062     ; 5.123      ;
; 14.820 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[7]                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.031     ; 5.144      ;
; 14.820 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[3]                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.031     ; 5.144      ;
; 14.847 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[4]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.061     ; 5.087      ;
; 14.876 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[2]                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.245      ; 5.364      ;
; 14.876 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[0]                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.245      ; 5.364      ;
; 14.876 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[1]                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.245      ; 5.364      ;
; 14.876 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[4]                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.245      ; 5.364      ;
; 14.876 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[5]                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.245      ; 5.364      ;
; 14.876 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[6]                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.245      ; 5.364      ;
; 14.901 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[16]                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.040     ; 5.054      ;
; 14.901 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[17]                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.040     ; 5.054      ;
; 14.901 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[18]                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.040     ; 5.054      ;
; 14.914 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_burstcount[2]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.036     ; 5.045      ;
; 14.999 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[8]                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.031     ; 4.965      ;
; 14.999 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[10]                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.031     ; 4.965      ;
; 14.999 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[14]                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.031     ; 4.965      ;
; 15.056 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[7]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.068     ; 4.871      ;
; 15.056 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[3]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.068     ; 4.871      ;
; 15.056 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[6]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.068     ; 4.871      ;
; 15.056 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[5]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.068     ; 4.871      ;
; 15.056 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[2]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.068     ; 4.871      ;
; 15.056 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[1]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.068     ; 4.871      ;
; 15.056 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[0]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.068     ; 4.871      ;
; 15.069 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~portb_address_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.187      ; 5.138      ;
; 15.082 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|write_prot_reg                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.067     ; 4.846      ;
; 15.088 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.046     ; 4.861      ;
; 15.088 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.046     ; 4.861      ;
; 15.088 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe1                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.046     ; 4.861      ;
; 15.089 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end1_cyc_reg                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.064     ; 4.842      ;
; 15.092 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|fast_read_reg                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[7]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.068     ; 4.835      ;
; 15.092 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|fast_read_reg                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[3]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.068     ; 4.835      ;
; 15.092 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|fast_read_reg                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[6]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.068     ; 4.835      ;
; 15.092 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|fast_read_reg                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[5]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.068     ; 4.835      ;
; 15.092 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|fast_read_reg                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[2]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.068     ; 4.835      ;
; 15.092 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|fast_read_reg                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[1]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.068     ; 4.835      ;
; 15.092 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|fast_read_reg                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[0]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.068     ; 4.835      ;
; 15.093 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[4]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.067     ; 4.835      ;
; 15.116 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_det_reg                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.056     ; 4.823      ;
; 15.129 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|fast_read_reg                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[4]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.067     ; 4.799      ;
; 15.141 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[2]                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.028     ; 4.826      ;
; 15.141 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[3]                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.028     ; 4.826      ;
; 15.141 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[4]                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.028     ; 4.826      ;
; 15.141 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[5]                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.028     ; 4.826      ;
; 15.141 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[6]                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.028     ; 4.826      ;
; 15.141 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[9]                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.028     ; 4.826      ;
; 15.141 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[10]                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.028     ; 4.826      ;
; 15.141 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[11]                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.028     ; 4.826      ;
; 15.141 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|clr_write_reg                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.063     ; 4.791      ;
; 15.151 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[7]                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.031     ; 4.813      ;
; 15.151 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[8]                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.031     ; 4.813      ;
; 15.151 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[19]                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.031     ; 4.813      ;
; 15.157 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|dvalid_reg                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.044     ; 4.794      ;
; 15.164 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[8]                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.047     ; 4.784      ;
; 15.164 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[0]                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.047     ; 4.784      ;
; 15.164 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[1]                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.047     ; 4.784      ;
; 15.164 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[2]                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.047     ; 4.784      ;
; 15.164 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[3]                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.047     ; 4.784      ;
; 15.164 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[4]                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.047     ; 4.784      ;
; 15.164 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[5]                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.047     ; 4.784      ;
; 15.164 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[6]                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.047     ; 4.784      ;
; 15.164 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[7]                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.047     ; 4.784      ;
; 15.167 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.046     ; 4.782      ;
; 15.167 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.046     ; 4.782      ;
; 15.167 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe1                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.046     ; 4.782      ;
; 15.217 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[19]                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.254      ; 5.032      ;
; 15.235 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[21]                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.254      ; 5.014      ;
; 15.239 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[22]                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.254      ; 5.010      ;
; 15.240 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~portb_address_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.187      ; 4.967      ;
; 15.242 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.031     ; 4.722      ;
; 15.242 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.031     ; 4.722      ;
; 15.242 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[3]                                                                                                                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.031     ; 4.722      ;
; 15.242 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[2]                                                                                                                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.031     ; 4.722      ;
; 15.255 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[20]                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.254      ; 4.994      ;
; 15.255 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[18]                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.254      ; 4.994      ;
; 15.255 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[16]                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.254      ; 4.994      ;
; 15.255 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[15]                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.254      ; 4.994      ;
; 15.255 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[12]                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.254      ; 4.994      ;
; 15.255 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[9]                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.254      ; 4.994      ;
; 15.255 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[11]                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.254      ; 4.994      ;
; 15.255 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[13]                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.254      ; 4.994      ;
; 15.255 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[17]                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.254      ; 4.994      ;
; 15.289 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|add_msb_reg                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.062     ; 4.644      ;
; 15.313 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[8]                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.047     ; 4.635      ;
; 15.313 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[0]                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.047     ; 4.635      ;
; 15.313 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[1]                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.047     ; 4.635      ;
; 15.313 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[2]                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.047     ; 4.635      ;
; 15.313 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[3]                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.047     ; 4.635      ;
; 15.313 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[4]                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.047     ; 4.635      ;
; 15.313 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[5]                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.047     ; 4.635      ;
; 15.313 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[6]                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.047     ; 4.635      ;
; 15.313 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[7]                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.047     ; 4.635      ;
; 15.328 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|write_prot_reg                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.073     ; 4.594      ;
; 15.329 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.067     ; 4.599      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'EXT_CLK_50MHz'                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                ; To Node                                                                                                                                                                                      ; Launch Clock  ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------------+
; 14.892 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.389     ; 4.714      ;
; 14.892 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.389     ; 4.714      ;
; 14.896 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.389     ; 4.710      ;
; 14.896 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.389     ; 4.710      ;
; 15.073 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 4.867      ;
; 15.073 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 4.867      ;
; 15.098 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 4.842      ;
; 15.098 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 4.842      ;
; 15.118 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.389     ; 4.488      ;
; 15.118 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.389     ; 4.488      ;
; 15.123 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.389     ; 4.483      ;
; 15.123 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.389     ; 4.483      ;
; 15.394 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.389     ; 4.212      ;
; 15.394 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.389     ; 4.212      ;
; 15.398 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.389     ; 4.208      ;
; 15.398 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.389     ; 4.208      ;
; 15.489 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.389     ; 4.117      ;
; 15.489 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.389     ; 4.117      ;
; 15.490 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.389     ; 4.116      ;
; 15.490 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.389     ; 4.116      ;
; 15.575 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 4.365      ;
; 15.575 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 4.365      ;
; 15.600 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 4.340      ;
; 15.600 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 4.340      ;
; 15.620 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.389     ; 3.986      ;
; 15.620 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.389     ; 3.986      ;
; 15.625 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.389     ; 3.981      ;
; 15.625 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.389     ; 3.981      ;
; 15.674 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.060     ; 4.261      ;
; 15.674 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.060     ; 4.261      ;
; 15.676 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.060     ; 4.259      ;
; 15.676 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.060     ; 4.259      ;
; 15.692 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 4.248      ;
; 15.692 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 4.248      ;
; 15.717 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 4.223      ;
; 15.717 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 4.223      ;
; 15.737 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.389     ; 3.869      ;
; 15.737 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.389     ; 3.869      ;
; 15.742 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.389     ; 3.864      ;
; 15.742 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.389     ; 3.864      ;
; 15.790 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.389     ; 3.816      ;
; 15.794 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.389     ; 3.812      ;
; 15.882 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][122]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.390     ; 3.723      ;
; 15.882 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][122]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.390     ; 3.723      ;
; 15.898 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.060     ; 4.037      ;
; 15.898 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.060     ; 4.037      ;
; 15.904 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.060     ; 4.031      ;
; 15.904 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.060     ; 4.031      ;
; 15.923 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.390     ; 3.682      ;
; 15.927 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.390     ; 3.678      ;
; 15.933 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.390     ; 3.672      ;
; 15.937 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.390     ; 3.668      ;
; 15.971 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 3.969      ;
; 15.996 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 3.944      ;
; 16.016 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.389     ; 3.590      ;
; 16.021 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.389     ; 3.585      ;
; 16.097 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][122]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.056     ; 3.842      ;
; 16.104 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.056     ; 3.835      ;
; 16.111 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][122]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.056     ; 3.828      ;
; 16.114 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.056     ; 3.825      ;
; 16.129 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.056     ; 3.810      ;
; 16.133 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][122]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.390     ; 3.472      ;
; 16.139 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.056     ; 3.800      ;
; 16.147 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][122]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.390     ; 3.458      ;
; 16.149 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.390     ; 3.456      ;
; 16.154 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.390     ; 3.451      ;
; 16.159 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.390     ; 3.446      ;
; 16.164 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.390     ; 3.441      ;
; 16.176 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.060     ; 3.759      ;
; 16.176 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.060     ; 3.759      ;
; 16.178 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.060     ; 3.757      ;
; 16.178 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.060     ; 3.757      ;
; 16.249 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.060     ; 3.686      ;
; 16.250 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.060     ; 3.685      ;
; 16.256 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.060     ; 3.679      ;
; 16.257 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.060     ; 3.678      ;
; 16.400 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.060     ; 3.535      ;
; 16.400 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.060     ; 3.535      ;
; 16.406 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.060     ; 3.529      ;
; 16.406 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.060     ; 3.529      ;
; 16.451 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][122]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.389     ; 3.155      ;
; 16.451 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][122]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.389     ; 3.155      ;
; 16.455 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|av_readdata_pre[0]                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.389     ; 3.151      ;
; 16.455 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|av_readdata_pre[0]                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.389     ; 3.151      ;
; 16.457 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|av_readdata_pre[1]                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.389     ; 3.149      ;
; 16.457 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|av_readdata_pre[1]                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.389     ; 3.149      ;
; 16.501 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.060     ; 3.434      ;
; 16.502 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.060     ; 3.433      ;
; 16.523 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.060     ; 3.412      ;
; 16.523 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.060     ; 3.412      ;
; 16.572 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.060     ; 3.363      ;
; 16.574 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.060     ; 3.361      ;
; 16.616 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|pfdena_reg                                                                                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 3.324      ;
; 16.625 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|prev_reset                                                                                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 3.315      ;
; 16.631 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|pfdena_reg                                                                                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 3.309      ;
; 16.640 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|prev_reset                                                                                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 3.300      ;
; 16.642 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][122]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.061     ; 3.292      ;
; 16.649 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][122]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.061     ; 3.285      ;
; 16.651 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][122]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 3.289      ;
; 16.670 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|av_readdata_pre[0]                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 3.270      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.489 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[0]                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.064     ; 3.442      ;
; 47.132 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.265      ; 3.128      ;
; 47.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.265      ; 3.063      ;
; 47.231 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.265      ; 3.029      ;
; 47.232 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.265      ; 3.028      ;
; 47.329 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.265      ; 2.931      ;
; 47.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.255      ; 2.912      ;
; 47.378 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.265      ; 2.882      ;
; 47.476 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.256      ; 2.775      ;
; 47.511 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.255      ; 2.739      ;
; 47.522 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.265      ; 2.738      ;
; 47.538 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.257      ; 2.714      ;
; 47.546 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.265      ; 2.714      ;
; 47.554 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.266      ; 2.707      ;
; 47.624 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.253      ; 2.624      ;
; 47.643 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.253      ; 2.605      ;
; 47.655 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.255      ; 2.595      ;
; 47.704 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[0]                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.266      ; 2.557      ;
; 48.464 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|jupdate                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.265      ; 1.796      ;
; 48.543 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|jupdate                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.264      ; 1.716      ;
; 48.567 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|jupdate                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 1.691      ;
; 48.806 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|jupdate                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.254      ; 1.443      ;
; 48.851 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.256      ; 1.400      ;
; 49.305 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.255      ; 0.945      ;
; 49.344 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.255      ; 0.906      ;
; 94.514 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[12]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 5.433      ;
; 94.514 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[13]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 5.433      ;
; 94.514 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[15]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 5.433      ;
; 94.514 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[14]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 5.433      ;
; 94.520 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[12]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 5.427      ;
; 94.520 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[13]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 5.427      ;
; 94.520 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[15]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 5.427      ;
; 94.520 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[14]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 5.427      ;
; 94.616 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[12]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 5.331      ;
; 94.616 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[13]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 5.331      ;
; 94.616 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[15]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 5.331      ;
; 94.616 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[14]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 5.331      ;
; 94.685 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[12]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 5.262      ;
; 94.685 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[13]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 5.262      ;
; 94.685 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[15]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 5.262      ;
; 94.685 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[14]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 5.262      ;
; 94.720 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[12]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 5.227      ;
; 94.720 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[13]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 5.227      ;
; 94.720 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[15]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 5.227      ;
; 94.720 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[14]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 5.227      ;
; 94.818 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[21]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.262      ; 5.439      ;
; 94.818 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[18]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.262      ; 5.439      ;
; 94.818 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[19]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.262      ; 5.439      ;
; 94.818 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[5]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.262      ; 5.439      ;
; 94.818 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[10]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.262      ; 5.439      ;
; 94.818 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[4]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.262      ; 5.439      ;
; 94.818 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[2]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.262      ; 5.439      ;
; 94.818 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[11]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.262      ; 5.439      ;
; 94.824 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[21]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.262      ; 5.433      ;
; 94.824 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[18]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.262      ; 5.433      ;
; 94.824 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[19]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.262      ; 5.433      ;
; 94.824 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[5]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.262      ; 5.433      ;
; 94.824 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[10]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.262      ; 5.433      ;
; 94.824 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[4]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.262      ; 5.433      ;
; 94.824 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[2]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.262      ; 5.433      ;
; 94.824 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[11]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.262      ; 5.433      ;
; 94.828 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[20]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.241      ; 5.408      ;
; 94.828 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[22]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.241      ; 5.408      ;
; 94.828 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[26]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.241      ; 5.408      ;
; 94.828 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[6]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.241      ; 5.408      ;
; 94.830 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[30]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.241      ; 5.406      ;
; 94.830 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[23]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.241      ; 5.406      ;
; 94.830 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[28]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.241      ; 5.406      ;
; 94.830 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[27]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.241      ; 5.406      ;
; 94.830 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[31]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.241      ; 5.406      ;
; 94.830 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[29]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.241      ; 5.406      ;
; 94.830 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[7]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.241      ; 5.406      ;
; 94.830 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.241      ; 5.406      ;
; 94.834 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[20]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.241      ; 5.402      ;
; 94.834 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[22]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.241      ; 5.402      ;
; 94.834 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[26]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.241      ; 5.402      ;
; 94.834 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[6]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.241      ; 5.402      ;
; 94.836 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[30]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.241      ; 5.400      ;
; 94.836 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[23]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.241      ; 5.400      ;
; 94.836 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[28]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.241      ; 5.400      ;
; 94.836 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[27]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.241      ; 5.400      ;
; 94.836 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[31]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.241      ; 5.400      ;
; 94.836 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[29]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.241      ; 5.400      ;
; 94.836 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[7]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.241      ; 5.400      ;
; 94.836 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.241      ; 5.400      ;
; 94.920 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[21]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.262      ; 5.337      ;
; 94.920 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[18]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.262      ; 5.337      ;
; 94.920 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[19]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.262      ; 5.337      ;
; 94.920 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[5]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.262      ; 5.337      ;
; 94.920 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[10]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.262      ; 5.337      ;
; 94.920 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[4]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.262      ; 5.337      ;
; 94.920 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[2]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.262      ; 5.337      ;
; 94.920 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[11]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.262      ; 5.337      ;
; 94.930 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[20]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.241      ; 5.306      ;
; 94.930 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[22]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.241      ; 5.306      ;
; 94.930 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[26]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.241      ; 5.306      ;
; 94.930 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[6]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.241      ; 5.306      ;
; 94.932 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[30]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.241      ; 5.304      ;
; 94.932 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[23]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.241      ; 5.304      ;
; 94.932 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[28]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.241      ; 5.304      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                   ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.297 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[28]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[28]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[21]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[21]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.511      ;
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rsp_fifo|mem_used[2]                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rsp_fifo|mem_used[2]                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][6]                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][6]                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[21]                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[21]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[3]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[3]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[8]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[8]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[16]                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[16]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[17]                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[17]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[26]                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[26]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[18]                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[18]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[20]                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[20]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[23]                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[23]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[27]                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[27]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[29]                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[29]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[2]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[2]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[13]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[13]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[8]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[8]                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[14]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[14]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[18]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[18]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[3]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[3]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_lsu:lsu_inst|niosv_mem_op_state:wr_addr|state[0]                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_lsu:lsu_inst|niosv_mem_op_state:wr_addr|state[0]                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_lsu:lsu_inst|niosv_mem_op_state:wr_addr|state[1]                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_lsu:lsu_inst|niosv_mem_op_state:wr_addr|state[1]                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|count[0]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|count[0]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|use_reg                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|use_reg                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[14]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[14]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[11]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[11]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[5]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[5]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[20]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[20]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[27]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[27]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[23]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[23]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[19]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[19]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|niosv_instr_buffer:buffer_inst|read_addr[1]                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|niosv_instr_buffer:buffer_inst|read_addr[1]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|niosv_instr_buffer:buffer_inst|read_addr[2]                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|niosv_instr_buffer:buffer_inst|read_addr[2]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|niosv_instr_buffer:buffer_inst|read_addr[0]                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|niosv_instr_buffer:buffer_inst|read_addr[0]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|NIOSV_SOC_EXT_SDRAM_PROGMEM_input_efifo_module:the_NIOSV_SOC_EXT_SDRAM_PROGMEM_input_efifo_module|entries[0]                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|NIOSV_SOC_EXT_SDRAM_PROGMEM_input_efifo_module:the_NIOSV_SOC_EXT_SDRAM_PROGMEM_input_efifo_module|entries[0]                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|NIOSV_SOC_EXT_SDRAM_PROGMEM_input_efifo_module:the_NIOSV_SOC_EXT_SDRAM_PROGMEM_input_efifo_module|entries[1]                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|NIOSV_SOC_EXT_SDRAM_PROGMEM_input_efifo_module:the_NIOSV_SOC_EXT_SDRAM_PROGMEM_input_efifo_module|entries[1]                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|NIOSV_SOC_EXT_SDRAM_PROGMEM_input_efifo_module:the_NIOSV_SOC_EXT_SDRAM_PROGMEM_input_efifo_module|wr_address                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|NIOSV_SOC_EXT_SDRAM_PROGMEM_input_efifo_module:the_NIOSV_SOC_EXT_SDRAM_PROGMEM_input_efifo_module|wr_address                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|dbg_vector[4]                                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|dbg_vector[4]                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[1]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[1]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[0]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[0]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.300 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|csr_write_data[4]                                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_coj1:auto_generated|ram_block1a0~porta_datain_reg0                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.342      ; 0.811      ;
; 0.300 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][8]                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][8]                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][9]                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][9]                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][10]                                                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][10]                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][20]                                                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][20]                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][25]                                                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][25]                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][11]                                                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][11]                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[13]                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[13]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[15]                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[15]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[19]                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[19]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[25]                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[25]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[10]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[10]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.msie                                                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.msie                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mcause.code[27]                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mcause.code[27]                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mcause.code[15]                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mcause.code[15]                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[28]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[28]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[21]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[21]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.301 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|total_lookahead[2]                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|total_lookahead[2]                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 0.511      ;
; 0.301 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:niosv_m_cpu_instruction_manager_rd_limiter|has_pending_responses                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:niosv_m_cpu_instruction_manager_rd_limiter|has_pending_responses                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 0.511      ;
; 0.301 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:niosv_m_cpu_instruction_manager_rd_limiter|pending_response_count[0]                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:niosv_m_cpu_instruction_manager_rd_limiter|pending_response_count[0]                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 0.511      ;
; 0.303 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.337      ; 0.809      ;
; 0.303 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.337      ; 0.809      ;
; 0.304 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.338      ; 0.811      ;
; 0.304 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.338      ; 0.811      ;
; 0.305 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.337      ; 0.811      ;
; 0.306 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|baud_rate_counter[0]                                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|baud_rate_counter[0]                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.519      ;
; 0.306 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|csr_write_data[12]                                                                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_coj1:auto_generated|ram_block1a0~porta_datain_reg0                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.342      ; 0.817      ;
; 0.306 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.338      ; 0.813      ;
; 0.310 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.337      ; 0.816      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][4]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][4]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi1_dipsw_s1_agent_rdata_fifo|mem[1][0]                                                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi1_dipsw_s1_agent_rdata_fifo|mem[1][0]                                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][1]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][1]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi1_dipsw_s1_agent_rdata_fifo|mem[1][1]                                                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi1_dipsw_s1_agent_rdata_fifo|mem[1][1]                                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi1_dipsw_s1_agent_rdata_fifo|mem[1][2]                                                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi1_dipsw_s1_agent_rdata_fifo|mem[1][2]                                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][5]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][5]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][6]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][6]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][22]                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][22]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][10]                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][10]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][30]                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][30]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][3]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][3]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi1_dipsw_s1_agent_rdata_fifo|mem[1][3]                                                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi1_dipsw_s1_agent_rdata_fifo|mem[1][3]                                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi1_dipsw_s1_agent_rdata_fifo|mem_used[0]                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi1_dipsw_s1_agent_rdata_fifo|mem_used[0]                                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi1_dipsw_s1_agent_rdata_fifo|mem_used[1]                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi1_dipsw_s1_agent_rdata_fifo|mem_used[1]                                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][9]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][9]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][19]                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][19]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][27]                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][27]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|rx_overrun                                                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|rx_overrun                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|break_detect                                                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|break_detect                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|framing_error                                                                                       ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|framing_error                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][21]                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][21]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][13]                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][13]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][16]                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][16]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][20]                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][20]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][28]                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][28]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][23]                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][23]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|rx_char_ready                                                                                       ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|rx_char_ready                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][14]                                                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][14]                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rdata_fifo|mem[1][1]                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rdata_fifo|mem[1][1]                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'EXT_CLK_50MHz'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                           ; Launch Clock  ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------------+
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                   ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                   ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.068      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                           ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|pfdena_reg                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|pfdena_reg                                                                                                                                                             ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][122]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][122]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.511      ;
; 0.319 ; pwrup_timer[0]                                                                                                                                                                                                                    ; pwrup_timer[0]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.056      ; 0.519      ;
; 0.333 ; pwrup_timer[7]                                                                                                                                                                                                                    ; pwrup_timer[7]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.056      ; 0.533      ;
; 0.339 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.056      ; 0.539      ;
; 0.452 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.068      ; 0.664      ;
; 0.452 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.068      ; 0.664      ;
; 0.475 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.054      ; 0.673      ;
; 0.499 ; pwrup_timer[4]                                                                                                                                                                                                                    ; pwrup_timer[4]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.056      ; 0.699      ;
; 0.500 ; pwrup_timer[6]                                                                                                                                                                                                                    ; pwrup_timer[6]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.056      ; 0.700      ;
; 0.503 ; pwrup_timer[2]                                                                                                                                                                                                                    ; pwrup_timer[2]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.056      ; 0.703      ;
; 0.504 ; pwrup_timer[5]                                                                                                                                                                                                                    ; pwrup_timer[5]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.056      ; 0.704      ;
; 0.504 ; pwrup_timer[3]                                                                                                                                                                                                                    ; pwrup_timer[3]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.056      ; 0.704      ;
; 0.505 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                   ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.068      ; 0.717      ;
; 0.511 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|pfdena_reg                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|av_readdata_pre[1]                                                                         ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.710      ;
; 0.516 ; pwrup_timer[0]                                                                                                                                                                                                                    ; pwrup_timer[1]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.056      ; 0.716      ;
; 0.520 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|prev_reset                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|av_readdata_pre[0]                                                                         ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.719      ;
; 0.521 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.056      ; 0.721      ;
; 0.526 ; pwrup_timer[1]                                                                                                                                                                                                                    ; pwrup_timer[1]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.056      ; 0.726      ;
; 0.540 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                           ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.056      ; 0.740      ;
; 0.549 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.056      ; 0.749      ;
; 0.550 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.056      ; 0.750      ;
; 0.567 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.056      ; 0.767      ;
; 0.575 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                   ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.068      ; 0.787      ;
; 0.576 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][70]                                                                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.056      ; 0.776      ;
; 0.577 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.776      ;
; 0.595 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.068      ; 0.807      ;
; 0.603 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                                                             ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.802      ;
; 0.621 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_SOC_ALTPLL_CLKS_stdsync_sv6:stdsync2|NIOSV_SOC_ALTPLL_CLKS_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|av_readdata_pre[0]                                                                         ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.820      ;
; 0.624 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_SOC_ALTPLL_CLKS_stdsync_sv6:stdsync2|NIOSV_SOC_ALTPLL_CLKS_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_SOC_ALTPLL_CLKS_stdsync_sv6:stdsync2|NIOSV_SOC_ALTPLL_CLKS_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.823      ;
; 0.627 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                           ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.056      ; 0.827      ;
; 0.649 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.056      ; 0.849      ;
; 0.659 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.056      ; 0.859      ;
; 0.686 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; -0.260     ; 0.570      ;
; 0.704 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.903      ;
; 0.706 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|av_readdata_pre[1]                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.047      ; 0.897      ;
; 0.710 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.068      ; 0.922      ;
; 0.713 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.912      ;
; 0.714 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][71]                                                                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.056      ; 0.914      ;
; 0.728 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                                                         ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.927      ;
; 0.729 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][122]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.928      ;
; 0.738 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.056      ; 0.938      ;
; 0.743 ; pwrup_timer[4]                                                                                                                                                                                                                    ; pwrup_timer[5]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.056      ; 0.943      ;
; 0.744 ; pwrup_timer[6]                                                                                                                                                                                                                    ; pwrup_timer[7]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.056      ; 0.944      ;
; 0.746 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.056      ; 0.946      ;
; 0.748 ; pwrup_timer[2]                                                                                                                                                                                                                    ; pwrup_timer[3]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.056      ; 0.948      ;
; 0.751 ; pwrup_timer[0]                                                                                                                                                                                                                    ; pwrup_timer[2]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.056      ; 0.951      ;
; 0.753 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|read_latency_shift_reg[0]                                                                  ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.952      ;
; 0.753 ; pwrup_timer[3]                                                                                                                                                                                                                    ; pwrup_timer[4]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.056      ; 0.953      ;
; 0.753 ; pwrup_timer[5]                                                                                                                                                                                                                    ; pwrup_timer[6]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.056      ; 0.953      ;
; 0.757 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                                                             ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.956      ;
; 0.758 ; pwrup_timer[0]                                                                                                                                                                                                                    ; pwrup_timer[3]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.056      ; 0.958      ;
; 0.760 ; pwrup_timer[3]                                                                                                                                                                                                                    ; pwrup_timer[5]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.056      ; 0.960      ;
; 0.760 ; pwrup_timer[5]                                                                                                                                                                                                                    ; pwrup_timer[7]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.056      ; 0.960      ;
; 0.765 ; pwrup_timer[1]                                                                                                                                                                                                                    ; pwrup_timer[2]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.056      ; 0.965      ;
; 0.772 ; pwrup_timer[1]                                                                                                                                                                                                                    ; pwrup_timer[3]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.056      ; 0.972      ;
; 0.777 ; pwrup_timer[5]                                                                                                                                                                                                                    ; pwrup_timer[0]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.056      ; 0.977      ;
; 0.779 ; pwrup_timer[2]                                                                                                                                                                                                                    ; pwrup_timer[0]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.056      ; 0.979      ;
; 0.788 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|read_latency_shift_reg[0]                                                                  ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.056      ; 0.988      ;
; 0.800 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.068      ; 1.012      ;
; 0.808 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                           ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.056      ; 1.008      ;
; 0.811 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                                                             ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 1.010      ;
; 0.813 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; -0.259     ; 0.698      ;
; 0.813 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; -0.259     ; 0.698      ;
; 0.817 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][70]                                                                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.056      ; 1.017      ;
; 0.819 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|pfdena_reg                                                                                                                                                             ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.056      ; 1.019      ;
; 0.832 ; pwrup_timer[4]                                                                                                                                                                                                                    ; pwrup_timer[6]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.056      ; 1.032      ;
; 0.837 ; pwrup_timer[2]                                                                                                                                                                                                                    ; pwrup_timer[4]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.056      ; 1.037      ;
; 0.837 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.068      ; 1.049      ;
; 0.839 ; pwrup_timer[4]                                                                                                                                                                                                                    ; pwrup_timer[7]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.056      ; 1.039      ;
; 0.841 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                                                             ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 1.040      ;
; 0.844 ; pwrup_timer[2]                                                                                                                                                                                                                    ; pwrup_timer[5]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.056      ; 1.044      ;
; 0.847 ; pwrup_timer[0]                                                                                                                                                                                                                    ; pwrup_timer[4]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.056      ; 1.047      ;
; 0.849 ; pwrup_timer[3]                                                                                                                                                                                                                    ; pwrup_timer[6]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.056      ; 1.049      ;
; 0.854 ; pwrup_timer[0]                                                                                                                                                                                                                    ; pwrup_timer[5]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.056      ; 1.054      ;
; 0.856 ; pwrup_timer[3]                                                                                                                                                                                                                    ; pwrup_timer[7]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.056      ; 1.056      ;
; 0.858 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 1.057      ;
; 0.860 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][122]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][122]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 1.059      ;
; 0.861 ; pwrup_timer[1]                                                                                                                                                                                                                    ; pwrup_timer[4]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.056      ; 1.061      ;
; 0.868 ; pwrup_timer[1]                                                                                                                                                                                                                    ; pwrup_timer[5]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.056      ; 1.068      ;
; 0.870 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.054      ; 1.068      ;
; 0.871 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_SOC_ALTPLL_CLKS_stdsync_sv6:stdsync2|NIOSV_SOC_ALTPLL_CLKS_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_SOC_ALTPLL_CLKS_stdsync_sv6:stdsync2|NIOSV_SOC_ALTPLL_CLKS_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.063      ; 1.078      ;
; 0.871 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; -0.260     ; 0.755      ;
; 0.871 ; pwrup_timer[4]                                                                                                                                                                                                                    ; pwrup_timer[0]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.056      ; 1.071      ;
; 0.874 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|waitrequest_reset_override                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|read_latency_shift_reg[0]                                                                  ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.063      ; 1.081      ;
; 0.878 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|pfdena_reg                                                                                                                                                             ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 1.077      ;
; 0.880 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][122]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 1.079      ;
; 0.883 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][122]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.056      ; 1.083      ;
; 0.887 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|prev_reset                                                                                                                                                             ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 1.086      ;
; 0.891 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                                                         ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 1.090      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                                                                                                                          ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|illegal_erase_reg                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|illegal_erase_reg                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|illegal_write_reg                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|illegal_write_reg                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_cnt[1]                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_cnt[1]                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_cnt[0]                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_cnt[0]                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.068      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|start_sppoll_reg                                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|start_sppoll_reg                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|dvalid_reg                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|dvalid_reg                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rsp_fifo|mem[1][122]                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rsp_fifo|mem[1][122]                                                                                                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][9]                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][9]                                                                                                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][16]                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][16]                                                                                                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][8]                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][8]                                                                                                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][15]                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][15]                                                                                                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|ncs_reg                                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|ncs_reg                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[1]              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[1]              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[2]              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[2]              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|start_wrpoll_reg                                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|start_wrpoll_reg                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:read_flag_status_cntr|a_graycounter_9vg:auto_generated|dffe2a[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:read_flag_status_cntr|a_graycounter_9vg:auto_generated|dffe2a[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end_pgwrop_reg                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end_pgwrop_reg                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|fast_read_reg                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|fast_read_reg                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_status_reg                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_status_reg                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[1]                                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[1]                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[5]                                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[5]                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[2]                                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[2]                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[0]                                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[0]                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[3]                                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[3]                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[4]                                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[4]                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[6]                                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[6]                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[8]                                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[8]                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[7]                                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[7]                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_mem_burstcount[2]                                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_mem_burstcount[2]                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator|end_begintransfer                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator|end_begintransfer                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|back_pressured_ctrl                                                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|back_pressured_ctrl                                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem[1][123]                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem[1][123]                                                                                                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem[1][101]                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem[1][101]                                                                                                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator|in_transfer                                                                                                                                                                                                       ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator|in_transfer                                                                                                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem[1][122]                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem[1][122]                                                                                                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_cnt[1]                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_cnt[1]                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_cnt[0]                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_cnt[0]                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][4]                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][4]                                                                                                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][0]                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][0]                                                                                                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|detect_addroffset_reg                                                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|detect_addroffset_reg                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][1]                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][1]                                                                                                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][2]                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][2]                                                                                                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][2]                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][2]                                                                                                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][5]                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][5]                                                                                                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][5]                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][5]                                                                                                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][6]                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][6]                                                                                                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][3]                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][3]                                                                                                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][3]                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][3]                                                                                                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][21]                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][21]                                                                                                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][13]                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][13]                                                                                                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][7]                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][7]                                                                                                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][7]                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][7]                                                                                                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][0]                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][0]                                                                                                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][1]                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][1]                                                                                                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][4]                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][4]                                                                                                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][6]                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][6]                                                                                                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][18]                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][18]                                                                                                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][11]                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][11]                                                                                                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][19]                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][19]                                                                                                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][14]                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][14]                                                                                                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][17]                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][17]                                                                                                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][12]                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][12]                                                                                                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[0]                                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[0]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[1]                                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[1]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|dmi_status[0]                                                                                                                                                                                                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|dmi_status[0]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|read_rsp_pndg                                                                                                                                                                                                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|read_rsp_pndg                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.319 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.519      ;
; 0.323 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|full1                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.536      ;
; 0.324 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[8]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.537      ;
; 0.325 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[3]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.538      ;
; 0.325 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[13]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 0.537      ;
; 0.326 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[9]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.539      ;
; 0.326 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[28]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.539      ;
; 0.326 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[29]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.539      ;
; 0.326 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.539      ;
; 0.327 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 0.539      ;
; 0.327 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[24]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.540      ;
; 0.327 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[25]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.540      ;
; 0.332 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.545      ;
; 0.335 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.535      ;
; 0.336 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.536      ;
; 0.337 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[17]                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[19]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[20]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.338 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[10]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[9]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[2]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[1]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[12]                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[14]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[12]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[31]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[20]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[19]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.339 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[0]                                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[4]                                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[6]                                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[7]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[6]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[14]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[13]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[4]                                                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[6]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[15]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[16]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[19]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[22]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[22]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[27]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[7]                                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[5]                                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[8]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[7]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[13]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[12]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[15]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[14]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[14]                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[16]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[21]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[26]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[22]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.540      ;
; 0.340 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.540      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.341 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[3]                                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[37]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[9]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[8]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[16]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[15]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.540      ;
; 0.343 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.543      ;
; 0.344 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.544      ;
; 0.344 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.544      ;
; 0.345 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.545      ;
; 0.346 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.546      ;
; 0.347 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.546      ;
; 0.347 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.546      ;
; 0.347 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.546      ;
; 0.352 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.551      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                              ; To Node                                                                                                                                                                                  ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 6.421 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[8]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.162     ; 3.314      ;
; 6.421 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[2]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.164     ; 3.312      ;
; 6.422 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[9]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.161     ; 3.314      ;
; 6.422 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[10]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.161     ; 3.314      ;
; 6.422 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[7]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.164     ; 3.311      ;
; 6.422 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[12]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.165     ; 3.310      ;
; 6.422 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[13]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.161     ; 3.314      ;
; 6.422 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[11]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.161     ; 3.314      ;
; 6.422 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[14]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.161     ; 3.314      ;
; 6.482 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[3]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.189     ; 3.226      ;
; 6.489 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[6]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.181     ; 3.227      ;
; 6.489 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[5]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.181     ; 3.227      ;
; 6.496 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[0]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.091     ; 3.318      ;
; 6.496 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[9]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.091     ; 3.318      ;
; 6.497 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[1]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.087     ; 3.319      ;
; 6.497 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[2]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.087     ; 3.319      ;
; 6.497 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[3]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 3.318      ;
; 6.497 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[4]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.086     ; 3.320      ;
; 6.497 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[5]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 3.317      ;
; 6.497 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[6]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 3.318      ;
; 6.497 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[2]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 3.317      ;
; 6.497 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[8]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.087     ; 3.319      ;
; 6.498 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[7]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.090     ; 3.315      ;
; 6.498 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[3]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.096     ; 3.311      ;
; 6.498 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[7]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 3.316      ;
; 6.498 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[9]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.086     ; 3.319      ;
; 6.498 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[10]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.086     ; 3.319      ;
; 6.498 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[11]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.086     ; 3.319      ;
; 6.498 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[12]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.090     ; 3.315      ;
; 6.498 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[13]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.086     ; 3.319      ;
; 6.498 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[14]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.086     ; 3.319      ;
; 6.498 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[10]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.099     ; 3.308      ;
; 6.498 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[11]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.096     ; 3.311      ;
; 6.498 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_bank[0]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 3.317      ;
; 6.498 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_bank[1]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.087     ; 3.318      ;
; 6.498 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_dqm[0]                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.090     ; 3.315      ;
; 6.498 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_dqm[1]                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.090     ; 3.315      ;
; 6.501 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[15]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.184     ; 3.212      ;
; 6.501 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[4]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.184     ; 3.212      ;
; 6.502 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[8]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.100     ; 3.303      ;
; 6.505 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[5]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 3.312      ;
; 6.505 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[6]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 3.312      ;
; 6.508 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[0]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.173     ; 3.216      ;
; 6.508 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[1]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.173     ; 3.216      ;
; 6.515 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[12]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.093     ; 3.297      ;
; 6.517 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[4]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.091     ; 3.297      ;
; 6.517 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[15]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.091     ; 3.297      ;
; 6.524 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[0]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 3.301      ;
; 6.524 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[1]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 3.301      ;
; 6.593 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[122]     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 3.321      ;
; 6.593 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 3.321      ;
; 6.596 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 3.318      ;
; 6.596 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 3.318      ;
; 6.596 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[122] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 3.318      ;
; 6.596 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 3.318      ;
; 6.596 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 3.318      ;
; 6.596 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 3.318      ;
; 6.596 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 3.318      ;
; 6.596 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 3.318      ;
; 6.596 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 3.318      ;
; 6.607 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 3.314      ;
; 6.607 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 3.314      ;
; 6.648 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_2                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.085     ; 3.149      ;
; 6.648 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_8                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.083     ; 3.151      ;
; 6.648 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_9                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 3.152      ;
; 6.648 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_10                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 3.152      ;
; 6.648 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_11                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 3.152      ;
; 6.648 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_12                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.086     ; 3.148      ;
; 6.648 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_13                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 3.152      ;
; 6.648 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_14                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 3.152      ;
; 6.649 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_7                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.085     ; 3.148      ;
; 6.671 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_3                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.108     ; 3.102      ;
; 6.678 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_5                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.100     ; 3.103      ;
; 6.678 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_6                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.100     ; 3.103      ;
; 6.681 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_cmd[3]                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 3.134      ;
; 6.690 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_15                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.103     ; 3.088      ;
; 6.690 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_4                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.103     ; 3.088      ;
; 6.697 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.092     ; 3.092      ;
; 6.697 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_1                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.092     ; 3.092      ;
; 6.725 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_cmd[1]                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.091     ; 3.089      ;
; 6.725 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_cmd[2]                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.091     ; 3.089      ;
; 6.738 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_cmd[0]                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 3.096      ;
; 6.779 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|rdata[0]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.173      ; 3.332      ;
; 6.779 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|rdata[1]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.173      ; 3.332      ;
; 6.779 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|rdata[2]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.173      ; 3.332      ;
; 6.779 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|rdata[3]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.173      ; 3.332      ;
; 6.779 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|rdata[4]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.173      ; 3.332      ;
; 6.779 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|rdata[5]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.173      ; 3.332      ;
; 6.779 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|rdata[6]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.173      ; 3.332      ;
; 6.779 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|rdata[7]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.173      ; 3.332      ;
; 6.893 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem_used[2]                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 3.027      ;
; 6.893 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem_used[1]                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 3.027      ;
; 6.893 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[0][9]                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 3.028      ;
; 6.893 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][31]                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 3.027      ;
; 6.893 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[1][31]                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 3.027      ;
; 6.893 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[0][31]                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 3.027      ;
; 6.893 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][28]                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 3.027      ;
; 6.893 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[1][28]                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 3.027      ;
; 6.893 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[0][28]                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 3.027      ;
; 6.893 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][1]                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 3.027      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                                                                                                 ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 17.621 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|stage4_reg                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.076     ; 2.298      ;
; 17.621 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|ncs_reg                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.076     ; 2.298      ;
; 17.621 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end_read_reg                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.076     ; 2.298      ;
; 17.622 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|add_msb_reg                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.078     ; 2.295      ;
; 17.622 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|streg_datain_reg                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.078     ; 2.295      ;
; 17.622 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[0]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.079     ; 2.294      ;
; 17.622 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[1]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.079     ; 2.294      ;
; 17.622 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[2]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.079     ; 2.294      ;
; 17.622 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[3]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.079     ; 2.294      ;
; 17.622 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[4]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.079     ; 2.294      ;
; 17.622 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[5]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.079     ; 2.294      ;
; 17.622 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[6]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.079     ; 2.294      ;
; 17.622 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[7]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.079     ; 2.294      ;
; 17.622 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|maxcnt_shift_reg2                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.079     ; 2.294      ;
; 17.622 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[5]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.079     ; 2.294      ;
; 17.622 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[2]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.079     ; 2.294      ;
; 17.622 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[1]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.079     ; 2.294      ;
; 17.622 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[3]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.079     ; 2.294      ;
; 17.622 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[4]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.079     ; 2.294      ;
; 17.622 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[6]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.079     ; 2.294      ;
; 17.622 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[7]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.079     ; 2.294      ;
; 17.622 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[0]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.079     ; 2.294      ;
; 17.622 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.078     ; 2.295      ;
; 17.622 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[1] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.078     ; 2.295      ;
; 17.622 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe1     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.078     ; 2.295      ;
; 17.622 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.078     ; 2.295      ;
; 17.622 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|shftpgwr_data_reg                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.078     ; 2.295      ;
; 17.622 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end1_cyc_reg                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.080     ; 2.293      ;
; 17.622 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|stage2_reg                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.078     ; 2.295      ;
; 17.622 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|clr_read_reg                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.078     ; 2.295      ;
; 17.622 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|clr_write_reg                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.079     ; 2.294      ;
; 17.622 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.075     ; 2.298      ;
; 17.622 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.075     ; 2.298      ;
; 17.622 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe1     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.075     ; 2.298      ;
; 17.622 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end_op_hdlyreg                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.078     ; 2.295      ;
; 17.622 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|buf_empty_reg                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.076     ; 2.297      ;
; 17.622 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.083     ; 2.290      ;
; 17.622 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[7]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.078     ; 2.295      ;
; 17.622 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[3]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.078     ; 2.295      ;
; 17.622 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[6]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.078     ; 2.295      ;
; 17.622 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[5]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.078     ; 2.295      ;
; 17.622 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[2]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.078     ; 2.295      ;
; 17.622 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[1]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.078     ; 2.295      ;
; 17.622 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[0]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.078     ; 2.295      ;
; 17.622 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[4]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.077     ; 2.296      ;
; 17.622 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|write_prot_reg                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.083     ; 2.290      ;
; 17.622 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|illegal_erase_dly_reg                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.083     ; 2.290      ;
; 17.622 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|illegal_write_dly_reg                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.083     ; 2.290      ;
; 17.622 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[7]                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.078     ; 2.295      ;
; 17.622 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[3]                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.078     ; 2.295      ;
; 17.622 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[6]                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.078     ; 2.295      ;
; 17.622 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[5]                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.078     ; 2.295      ;
; 17.622 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[2]                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.078     ; 2.295      ;
; 17.622 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[1]                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.078     ; 2.295      ;
; 17.622 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[0]                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.078     ; 2.295      ;
; 17.622 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[4]                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.078     ; 2.295      ;
; 17.622 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|cnt_bfend_reg                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.080     ; 2.293      ;
; 17.622 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|max_cnt_reg                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.079     ; 2.294      ;
; 17.622 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|clr_sid_reg                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.078     ; 2.295      ;
; 17.622 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|clr_write_reg2                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.079     ; 2.294      ;
; 17.622 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|do_wrmemadd_reg                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.078     ; 2.295      ;
; 17.631 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|stage3_reg                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.072     ; 2.292      ;
; 17.631 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe1     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.068     ; 2.296      ;
; 17.631 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.068     ; 2.296      ;
; 17.631 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.068     ; 2.296      ;
; 17.631 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_det_reg                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.072     ; 2.292      ;
; 17.631 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|clr_secprot_reg                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.068     ; 2.296      ;
; 17.901 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[1]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.199      ; 2.293      ;
; 17.901 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[0]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.199      ; 2.293      ;
; 17.901 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[6]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.199      ; 2.293      ;
; 17.901 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[5]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.199      ; 2.293      ;
; 17.901 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[4]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.199      ; 2.293      ;
; 17.901 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[3]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.199      ; 2.293      ;
; 17.901 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[2]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.199      ; 2.293      ;
; 17.901 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[7]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.199      ; 2.293      ;
; 37.288 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.086     ; 2.621      ;
; 37.288 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.085     ; 2.622      ;
; 37.288 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.085     ; 2.622      ;
; 37.289 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.091     ; 2.615      ;
; 37.289 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.091     ; 2.615      ;
; 37.289 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.091     ; 2.615      ;
; 37.296 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.085     ; 2.614      ;
; 37.305 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.062     ; 2.628      ;
; 37.305 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.056     ; 2.634      ;
; 37.305 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.062     ; 2.628      ;
; 37.305 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.062     ; 2.628      ;
; 37.305 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.056     ; 2.634      ;
; 37.305 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.062     ; 2.628      ;
; 37.305 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.056     ; 2.634      ;
; 37.305 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.056     ; 2.634      ;
; 37.306 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.057     ; 2.632      ;
; 37.306 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.057     ; 2.632      ;
; 37.306 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.057     ; 2.632      ;
; 37.306 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.057     ; 2.632      ;
; 37.306 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.057     ; 2.632      ;
; 37.306 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.057     ; 2.632      ;
; 37.306 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[122]                                                                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.061     ; 2.628      ;
; 37.306 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[122]                                                                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.057     ; 2.632      ;
; 37.306 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[122]                                                                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.057     ; 2.632      ;
; 37.306 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                                                                                                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.057     ; 2.632      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.505 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 1.753      ;
; 48.552 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|jupdate                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.264      ; 1.707      ;
; 98.176 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.774      ;
; 98.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.758      ;
; 98.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|write                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.758      ;
; 98.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.758      ;
; 98.207 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|read_req                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.744      ;
; 98.207 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|read                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.744      ;
; 98.207 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|write_stalled                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.744      ;
; 98.207 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|write_valid                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.744      ;
; 98.207 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.744      ;
; 98.207 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.744      ;
; 98.207 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.744      ;
; 98.217 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.716      ;
; 98.217 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.716      ;
; 98.217 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.716      ;
; 98.217 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.716      ;
; 98.217 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.716      ;
; 98.217 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.716      ;
; 98.217 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.716      ;
; 98.217 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.716      ;
; 98.217 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.716      ;
; 98.217 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.716      ;
; 98.217 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.716      ;
; 98.217 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.716      ;
; 98.217 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.716      ;
; 98.220 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.727      ;
; 98.220 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[1]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.727      ;
; 98.220 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[0]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.727      ;
; 98.220 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[9]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.727      ;
; 98.220 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[8]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.727      ;
; 98.220 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[7]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.727      ;
; 98.220 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[6]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.727      ;
; 98.220 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[5]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.727      ;
; 98.220 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[4]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.727      ;
; 98.220 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[3]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.727      ;
; 98.220 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[2]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.727      ;
; 98.220 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|state                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.727      ;
; 98.220 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.727      ;
; 98.220 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.727      ;
; 98.415 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.534      ;
; 98.415 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.534      ;
; 98.415 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.534      ;
; 98.415 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.534      ;
; 98.415 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.534      ;
; 98.438 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.502      ;
; 98.438 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.502      ;
; 98.438 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.502      ;
; 98.438 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.502      ;
; 98.438 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.502      ;
; 98.438 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.502      ;
; 98.438 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.502      ;
; 98.438 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.502      ;
; 98.438 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.502      ;
; 98.438 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.502      ;
; 98.446 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.503      ;
; 98.446 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.503      ;
; 98.489 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.450      ;
; 98.489 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.450      ;
; 98.489 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.450      ;
; 98.489 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.450      ;
; 98.489 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.450      ;
; 98.489 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.450      ;
; 98.489 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.450      ;
; 98.489 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.450      ;
; 98.489 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.450      ;
; 98.489 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.450      ;
; 98.489 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.450      ;
; 98.489 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.450      ;
; 98.697 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.244      ;
; 98.697 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.244      ;
; 98.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.105      ;
; 98.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.105      ;
; 98.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.105      ;
; 98.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.105      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.790  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.989      ;
; 0.790  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.989      ;
; 0.790  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.989      ;
; 0.790  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.989      ;
; 0.936  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.136      ;
; 0.936  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.136      ;
; 1.159  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.357      ;
; 1.159  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.357      ;
; 1.159  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.357      ;
; 1.159  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.357      ;
; 1.159  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.357      ;
; 1.159  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.357      ;
; 1.159  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.357      ;
; 1.159  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.357      ;
; 1.159  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.357      ;
; 1.159  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.357      ;
; 1.159  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.357      ;
; 1.159  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.357      ;
; 1.168  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.377      ;
; 1.168  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.377      ;
; 1.193  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.392      ;
; 1.193  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.392      ;
; 1.193  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.392      ;
; 1.193  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.392      ;
; 1.193  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.392      ;
; 1.193  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.392      ;
; 1.193  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.392      ;
; 1.193  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.392      ;
; 1.193  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.392      ;
; 1.193  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.392      ;
; 1.194  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.403      ;
; 1.194  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.403      ;
; 1.194  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.403      ;
; 1.194  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.403      ;
; 1.194  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.403      ;
; 1.375  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.594      ;
; 1.375  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.594      ;
; 1.375  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.594      ;
; 1.375  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.594      ;
; 1.375  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.594      ;
; 1.375  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.594      ;
; 1.375  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.594      ;
; 1.375  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.594      ;
; 1.375  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.594      ;
; 1.375  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.594      ;
; 1.375  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.594      ;
; 1.375  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.594      ;
; 1.375  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.594      ;
; 1.392  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.599      ;
; 1.392  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[1]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.599      ;
; 1.392  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[0]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.599      ;
; 1.392  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[9]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.599      ;
; 1.392  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[8]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.599      ;
; 1.392  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[7]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.599      ;
; 1.392  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[6]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.599      ;
; 1.392  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[5]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.599      ;
; 1.392  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[4]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.599      ;
; 1.392  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[3]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.599      ;
; 1.392  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[2]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.599      ;
; 1.392  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|state                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.599      ;
; 1.392  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.599      ;
; 1.392  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.599      ;
; 1.395  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|read_req                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.606      ;
; 1.395  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|read                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.606      ;
; 1.395  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|write_stalled                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.606      ;
; 1.395  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|write_valid                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.606      ;
; 1.395  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.606      ;
; 1.395  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.606      ;
; 1.395  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.606      ;
; 1.417  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.627      ;
; 1.417  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|write                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.627      ;
; 1.417  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.627      ;
; 1.449  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.658      ;
; 51.056 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|jupdate                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.377      ; 1.597      ;
; 51.086 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.376      ; 1.626      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                                            ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 1.615 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|read_status_en                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.399      ; 2.158      ;
; 1.615 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_read_rdid                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.399      ; 2.158      ;
; 1.615 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_read_status                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.399      ; 2.158      ;
; 1.615 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_read_sid                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.399      ; 2.158      ;
; 1.627 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.387      ; 2.158      ;
; 1.627 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.387      ; 2.158      ;
; 1.627 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.387      ; 2.158      ;
; 1.628 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_cnt[1]                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.384      ; 2.156      ;
; 1.628 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_cnt[0]                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.384      ; 2.156      ;
; 1.628 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.384      ; 2.156      ;
; 1.628 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.384      ; 2.156      ;
; 1.628 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.384      ; 2.156      ;
; 1.628 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.384      ; 2.156      ;
; 1.628 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.384      ; 2.156      ;
; 1.630 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem_used[0]                                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.378      ; 2.152      ;
; 1.630 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem_used[1]                                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.378      ; 2.152      ;
; 1.632 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[23]                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.377      ; 2.153      ;
; 1.632 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.377      ; 2.153      ;
; 1.639 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.383      ; 2.166      ;
; 1.639 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.383      ; 2.166      ;
; 1.640 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|local_waitrequest                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.370      ; 2.154      ;
; 1.640 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_sector_erase                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.370      ; 2.154      ;
; 1.640 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_bulk_erase                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.370      ; 2.154      ;
; 1.640 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wren_internal                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.370      ; 2.154      ;
; 1.640 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_sector_protect                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.370      ; 2.154      ;
; 1.640 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|illegal_erase_reg                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.370      ; 2.154      ;
; 1.640 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|illegal_write_reg                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.370      ; 2.154      ;
; 1.640 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.370      ; 2.154      ;
; 1.643 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.372      ; 2.159      ;
; 1.643 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.372      ; 2.159      ;
; 1.656 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem[0][123]                                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.352      ; 2.152      ;
; 1.658 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[20]                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.350      ; 2.152      ;
; 1.658 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[18]                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.350      ; 2.152      ;
; 1.658 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[16]                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.350      ; 2.152      ;
; 1.658 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[15]                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.350      ; 2.152      ;
; 1.658 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[12]                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.350      ; 2.152      ;
; 1.658 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[9]                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.350      ; 2.152      ;
; 1.658 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[11]                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.350      ; 2.152      ;
; 1.658 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[13]                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.350      ; 2.152      ;
; 1.658 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[17]                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.350      ; 2.152      ;
; 1.658 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[19]                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.350      ; 2.152      ;
; 1.658 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[21]                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.350      ; 2.152      ;
; 1.658 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[22]                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.350      ; 2.152      ;
; 1.664 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator|address_reg[5]                                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.349      ; 2.157      ;
; 1.664 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator|address_reg[6]                                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.349      ; 2.157      ;
; 1.664 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator|address_reg[8]                                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.349      ; 2.157      ;
; 1.664 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator|address_reg[14]                                                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.349      ; 2.157      ;
; 1.664 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator|address_reg[15]                                                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.349      ; 2.157      ;
; 1.664 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator|address_reg[16]                                                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.349      ; 2.157      ;
; 1.665 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[7]                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.347      ; 2.156      ;
; 1.665 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[3]                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.347      ; 2.156      ;
; 1.665 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[6]                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.347      ; 2.156      ;
; 1.665 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[5]                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.347      ; 2.156      ;
; 1.665 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[2]                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.347      ; 2.156      ;
; 1.665 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[1]                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.347      ; 2.156      ;
; 1.665 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[0]                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.347      ; 2.156      ;
; 1.665 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[4]                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.347      ; 2.156      ;
; 1.665 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[2]                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.341      ; 2.150      ;
; 1.665 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[0]                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.341      ; 2.150      ;
; 1.665 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[1]                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.341      ; 2.150      ;
; 1.665 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[4]                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.341      ; 2.150      ;
; 1.665 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[5]                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.341      ; 2.150      ;
; 1.665 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[6]                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.341      ; 2.150      ;
; 1.669 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg_full[2]                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.340      ; 2.153      ;
; 1.669 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg_full[1]                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.340      ; 2.153      ;
; 1.669 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg_full[3]                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.340      ; 2.153      ;
; 1.670 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.340      ; 2.154      ;
; 1.670 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.340      ; 2.154      ;
; 1.927 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.380      ; 2.451      ;
; 1.949 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.357      ; 2.450      ;
; 1.949 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.357      ; 2.450      ;
; 1.949 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.357      ; 2.450      ;
; 1.951 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.353      ; 2.448      ;
; 1.951 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.353      ; 2.448      ;
; 1.952 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 2.151      ;
; 1.952 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 2.151      ;
; 1.952 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 2.151      ;
; 1.952 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 2.151      ;
; 1.952 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54]                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 2.151      ;
; 1.954 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|start_sppoll_reg ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.058      ; 2.156      ;
; 1.954 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[8]                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 2.152      ;
; 1.954 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[10]                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 2.152      ;
; 1.954 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[14]                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 2.152      ;
; 1.954 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[2]                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.057      ; 2.155      ;
; 1.954 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[3]                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.057      ; 2.155      ;
; 1.954 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[4]                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.057      ; 2.155      ;
; 1.954 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[5]                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.057      ; 2.155      ;
; 1.954 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[6]                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.057      ; 2.155      ;
; 1.954 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[9]                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.057      ; 2.155      ;
; 1.954 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[10]                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.057      ; 2.155      ;
; 1.954 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[11]                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.057      ; 2.155      ;
; 1.954 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[12]                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.059      ; 2.157      ;
; 1.954 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[13]                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.059      ; 2.157      ;
; 1.954 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[14]                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.059      ; 2.157      ;
; 1.954 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[15]                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.059      ; 2.157      ;
; 1.954 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[20]                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.059      ; 2.157      ;
; 1.954 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[21]                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.059      ; 2.157      ;
; 1.954 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[22]                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.059      ; 2.157      ;
; 1.954 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|mem_addr[0]                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.057      ; 2.155      ;
; 1.954 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|mem_addr[1]                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.057      ; 2.155      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                              ; To Node                                                                                                                                                                                                                           ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 2.294 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_lsu:lsu_inst|niosv_mem_op_state:wr_addr|state[1]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.419      ; 2.857      ;
; 2.294 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_lsu:lsu_inst|niosv_mem_op_state:wr_addr|state[0]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.419      ; 2.857      ;
; 2.301 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.416      ; 2.861      ;
; 2.301 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.416      ; 2.861      ;
; 2.301 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.416      ; 2.861      ;
; 2.301 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.416      ; 2.861      ;
; 2.301 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.416      ; 2.861      ;
; 2.301 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.416      ; 2.861      ;
; 2.301 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.416      ; 2.861      ;
; 2.301 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.416      ; 2.861      ;
; 2.301 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.416      ; 2.861      ;
; 2.301 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.416      ; 2.861      ;
; 2.301 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[122]                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.416      ; 2.861      ;
; 2.301 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.416      ; 2.861      ;
; 2.302 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rsp_fifo|mem_used[2]                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.414      ; 2.860      ;
; 2.302 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][6]                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.425      ; 2.871      ;
; 2.302 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.425      ; 2.871      ;
; 2.302 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.425      ; 2.871      ;
; 2.302 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.425      ; 2.871      ;
; 2.302 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.425      ; 2.871      ;
; 2.302 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.425      ; 2.871      ;
; 2.304 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|count[0]                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.406      ; 2.854      ;
; 2.304 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|use_reg                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.406      ; 2.854      ;
; 2.304 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_010|packet_in_progress                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.406      ; 2.854      ;
; 2.315 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[21]                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.413      ; 2.872      ;
; 2.315 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[3]                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.413      ; 2.872      ;
; 2.315 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[8]                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.413      ; 2.872      ;
; 2.315 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[16]                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.413      ; 2.872      ;
; 2.315 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[17]                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.413      ; 2.872      ;
; 2.315 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[26]                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.413      ; 2.872      ;
; 2.315 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[18]                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.413      ; 2.872      ;
; 2.315 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[20]                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.413      ; 2.872      ;
; 2.315 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[23]                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.413      ; 2.872      ;
; 2.315 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[27]                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.413      ; 2.872      ;
; 2.315 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[29]                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.413      ; 2.872      ;
; 2.315 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[2]                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.413      ; 2.872      ;
; 2.316 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.406      ; 2.866      ;
; 2.322 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|niosv_instr_buffer:buffer_inst|read_addr[0]                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.397      ; 2.863      ;
; 2.322 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|niosv_instr_buffer:buffer_inst|read_addr[1]                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.397      ; 2.863      ;
; 2.322 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|niosv_instr_buffer:buffer_inst|read_addr[2]                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.397      ; 2.863      ;
; 2.325 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.397      ; 2.866      ;
; 2.325 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.397      ; 2.866      ;
; 2.325 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.397      ; 2.866      ;
; 2.327 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|NIOSV_SOC_EXT_SDRAM_PROGMEM_input_efifo_module:the_NIOSV_SOC_EXT_SDRAM_PROGMEM_input_efifo_module|entries[0]                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.382      ; 2.853      ;
; 2.327 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|NIOSV_SOC_EXT_SDRAM_PROGMEM_input_efifo_module:the_NIOSV_SOC_EXT_SDRAM_PROGMEM_input_efifo_module|entries[1]                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.382      ; 2.853      ;
; 2.327 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|NIOSV_SOC_EXT_SDRAM_PROGMEM_input_efifo_module:the_NIOSV_SOC_EXT_SDRAM_PROGMEM_input_efifo_module|wr_address                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.382      ; 2.853      ;
; 2.329 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|dbg_vector[4]                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.384      ; 2.857      ;
; 2.329 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.398      ; 2.871      ;
; 2.329 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|delayed_unxsync_rxdxx1                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.398      ; 2.871      ;
; 2.329 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|baud_rate_counter[0]                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.398      ; 2.871      ;
; 2.329 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|baud_rate_counter[1]                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.398      ; 2.871      ;
; 2.329 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|baud_rate_counter[2]                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.398      ; 2.871      ;
; 2.329 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|baud_rate_counter[3]                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.398      ; 2.871      ;
; 2.329 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|baud_rate_counter[4]                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.398      ; 2.871      ;
; 2.329 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|baud_rate_counter[5]                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.398      ; 2.871      ;
; 2.329 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|baud_rate_counter[6]                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.398      ; 2.871      ;
; 2.329 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|baud_rate_counter[7]                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.398      ; 2.871      ;
; 2.329 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|baud_rate_counter[8]                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.398      ; 2.871      ;
; 2.329 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|baud_rate_counter[9]                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.398      ; 2.871      ;
; 2.329 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|baud_clk_en                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.398      ; 2.871      ;
; 2.329 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|do_start_rx                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.398      ; 2.871      ;
; 2.329 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][20]                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.384      ; 2.857      ;
; 2.329 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][10]                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.384      ; 2.857      ;
; 2.330 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rsp_fifo|mem[1][122]                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.387      ; 2.861      ;
; 2.330 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rsp_fifo|mem[1][101]                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.387      ; 2.861      ;
; 2.330 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rsp_fifo|mem[1][123]                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.387      ; 2.861      ;
; 2.330 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rsp_fifo|mem[1][71]                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.387      ; 2.861      ;
; 2.330 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rsp_fifo|mem[1][70]                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.387      ; 2.861      ;
; 2.334 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.392      ; 2.870      ;
; 2.334 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.392      ; 2.870      ;
; 2.334 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.392      ; 2.870      ;
; 2.334 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.392      ; 2.870      ;
; 2.334 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.392      ; 2.870      ;
; 2.334 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.392      ; 2.870      ;
; 2.334 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.391      ; 2.869      ;
; 2.334 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.385      ; 2.863      ;
; 2.334 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.385      ; 2.863      ;
; 2.334 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.391      ; 2.869      ;
; 2.334 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.391      ; 2.869      ;
; 2.334 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.391      ; 2.869      ;
; 2.334 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.391      ; 2.869      ;
; 2.334 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.392      ; 2.870      ;
; 2.334 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.391      ; 2.869      ;
; 2.334 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.391      ; 2.869      ;
; 2.334 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.392      ; 2.870      ;
; 2.334 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.392      ; 2.870      ;
; 2.334 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.392      ; 2.870      ;
; 2.334 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.392      ; 2.870      ;
; 2.334 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.391      ; 2.869      ;
; 2.334 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.392      ; 2.870      ;
; 2.335 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.391      ; 2.870      ;
; 2.335 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.390      ; 2.869      ;
; 2.335 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.390      ; 2.869      ;
; 2.335 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.390      ; 2.869      ;
; 2.335 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.391      ; 2.870      ;
; 2.335 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.391      ; 2.870      ;
; 2.335 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.390      ; 2.869      ;
; 2.335 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.390      ; 2.869      ;
; 2.335 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.390      ; 2.869      ;
; 2.335 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.391      ; 2.870      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 120
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.700
Worst Case Available Settling Time: 12.252 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                  ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 4.604  ; 0.000         ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 16.690 ; 0.000         ;
; EXT_CLK_50MHz                              ; 16.840 ; 0.000         ;
; altera_reserved_tck                        ; 48.031 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                  ;
+--------------------------------------------+-------+---------------+
; Clock                                      ; Slack ; End Point TNS ;
+--------------------------------------------+-------+---------------+
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.147 ; 0.000         ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.157 ; 0.000         ;
; EXT_CLK_50MHz                              ; 0.178 ; 0.000         ;
; altera_reserved_tck                        ; 0.181 ; 0.000         ;
+--------------------------------------------+-------+---------------+


+---------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                               ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 7.626  ; 0.000         ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 18.438 ; 0.000         ;
; altera_reserved_tck                        ; 49.303 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                               ;
+--------------------------------------------+-------+---------------+
; Clock                                      ; Slack ; End Point TNS ;
+--------------------------------------------+-------+---------------+
; altera_reserved_tck                        ; 0.493 ; 0.000         ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 1.071 ; 0.000         ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 1.485 ; 0.000         ;
+--------------------------------------------+-------+---------------+


+---------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                    ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 4.749  ; 0.000         ;
; EXT_CLK_50MHz                              ; 9.247  ; 0.000         ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 19.751 ; 0.000         ;
; altera_reserved_tck                        ; 49.304 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                                                                ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 4.604 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem_used[0]                                                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.135      ; 5.540      ;
; 4.724 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|hart_readdatavalid                                                                                                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.136      ; 5.421      ;
; 4.760 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_lsu:lsu_inst|ld_instr_done                                                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.136      ; 5.385      ;
; 4.772 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem_used[0]                                                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.124      ; 5.361      ;
; 4.811 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rsp_fifo|mem_used[0]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.136      ; 5.334      ;
; 4.819 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|mem[0][104]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.138      ; 5.328      ;
; 4.822 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem_used[0]                                                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~porta_datain_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.129      ; 5.316      ;
; 4.823 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[22]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 5.113      ;
; 4.841 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[20]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.037     ; 5.109      ;
; 4.841 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[26]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.037     ; 5.109      ;
; 4.841 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[30]_OTERM178                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.037     ; 5.109      ;
; 4.843 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[22]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.039     ; 5.105      ;
; 4.847 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rsp_fifo|mem[0][122]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.136      ; 5.298      ;
; 4.861 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[20]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.025     ; 5.101      ;
; 4.861 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[26]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.025     ; 5.101      ;
; 4.861 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[30]_OTERM178                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.025     ; 5.101      ;
; 4.866 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[5]                                                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.054     ; 5.067      ;
; 4.872 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|mem[0][74]                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.138      ; 5.275      ;
; 4.873 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[0]_OTERM5_OTERM150                                                                                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_nxt_pc[22]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.221     ; 4.893      ;
; 4.875 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[10]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.035     ; 5.077      ;
; 4.875 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[25]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.035     ; 5.077      ;
; 4.885 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[14]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 5.052      ;
; 4.886 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[5]                                                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 5.059      ;
; 4.887 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[29]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.038     ; 5.062      ;
; 4.890 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_serial_com_s1_translator|read_latency_shift_reg[0]                                                                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.153      ; 5.272      ;
; 4.892 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|hart_readdatavalid                                                                                                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.125      ; 5.242      ;
; 4.895 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[10]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.023     ; 5.069      ;
; 4.895 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[25]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.023     ; 5.069      ;
; 4.895 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[0]_OTERM5_OTERM150                                                                                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_e_mtval[1]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.224     ; 4.868      ;
; 4.895 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[0]_OTERM5_OTERM150                                                                                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_e_mtval[0]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.224     ; 4.868      ;
; 4.897 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[31]_OTERM172                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 5.037      ;
; 4.905 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[14]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.038     ; 5.044      ;
; 4.905 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[11]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 5.021      ;
; 4.907 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[29]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.026     ; 5.054      ;
; 4.907 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem_used[0]                                                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.147      ; 5.249      ;
; 4.916 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[9]                                                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.040     ; 5.031      ;
; 4.916 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[6]                                                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.040     ; 5.031      ;
; 4.916 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[23]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.040     ; 5.031      ;
; 4.917 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[31]_OTERM172                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 5.029      ;
; 4.925 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[11]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.049     ; 5.013      ;
; 4.925 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[30]_OTERM180                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.025     ; 5.037      ;
; 4.925 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[31]_OTERM176                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.025     ; 5.037      ;
; 4.928 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_lsu:lsu_inst|ld_instr_done                                                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.125      ; 5.206      ;
; 4.930 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpi0_butn_s1_translator|read_latency_shift_reg[0]                                                                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.147      ; 5.226      ;
; 4.935 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_csr_addr[8]                                                                                                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s2[20]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 5.001      ;
; 4.936 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[9]                                                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.028     ; 5.023      ;
; 4.936 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[6]                                                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.028     ; 5.023      ;
; 4.936 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[23]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.028     ; 5.023      ;
; 4.936 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_serial_com_s1_agent_rsp_fifo|mem[0][122]                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.153      ; 5.226      ;
; 4.942 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|hart_readdatavalid                                                                                                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~porta_datain_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.130      ; 5.197      ;
; 4.945 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[30]_OTERM180                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.013     ; 5.029      ;
; 4.945 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[31]_OTERM176                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.013     ; 5.029      ;
; 4.947 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_csr_addr[8]                                                                                                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s2[23]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.055     ; 4.985      ;
; 4.949 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rdata_fifo|out_valid                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.141      ; 5.201      ;
; 4.970 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[4]_OTERM7                                                                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_nxt_pc[22]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.221     ; 4.796      ;
; 4.972 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_csr_addr[5]                                                                                                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s2[20]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 4.964      ;
; 4.977 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpi1_dipsw_s1_translator|read_latency_shift_reg[0]                                                                                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.135      ; 5.167      ;
; 4.978 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_lsu:lsu_inst|ld_instr_done                                                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~porta_datain_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.130      ; 5.161      ;
; 4.979 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rsp_fifo|mem_used[0]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.125      ; 5.155      ;
; 4.984 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_csr_addr[5]                                                                                                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s2[23]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.055     ; 4.948      ;
; 4.987 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|mem[0][104]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.127      ; 5.149      ;
; 4.991 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[27]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.059     ; 4.937      ;
; 4.992 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[4]_OTERM7                                                                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_e_mtval[1]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.224     ; 4.771      ;
; 4.992 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[4]_OTERM7                                                                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_e_mtval[0]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.224     ; 4.771      ;
; 4.999 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[16]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 4.932      ;
; 4.999 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi0_butn_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.147      ; 5.157      ;
; 5.008 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[18]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 4.922      ;
; 5.008 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[15]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.049     ; 4.930      ;
; 5.009 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_serial_com_s1_agent_rsp_fifo|mem_used[0]                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.153      ; 5.153      ;
; 5.010 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem_used[0]                                                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~porta_datain_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.126      ; 5.125      ;
; 5.011 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[27]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 4.929      ;
; 5.014 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[7]                                                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.045     ; 4.928      ;
; 5.014 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem_used[0]                                                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[25]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.143      ; 5.116      ;
; 5.015 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rsp_fifo|mem[0][122]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.125      ; 5.119      ;
; 5.019 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[16]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 4.924      ;
; 5.019 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi0_butn_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.147      ; 5.137      ;
; 5.021 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_exe_result[22]                                                                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_coj1:auto_generated|ram_block1a0~porta_datain_reg0                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 4.940      ;
; 5.022 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_exe_result[22]                                                                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_coj1:auto_generated|ram_block1a0~porta_address_reg0                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 4.936      ;
; 5.024 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|mem_used[0]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.141      ; 5.126      ;
; 5.026 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[19]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.059     ; 4.902      ;
; 5.028 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[18]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.045     ; 4.914      ;
; 5.028 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[15]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.037     ; 4.922      ;
; 5.029 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rsp_fifo|mem_used[0]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~porta_datain_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.130      ; 5.110      ;
; 5.030 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[1]_OTERM15                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.037     ; 4.920      ;
; 5.032 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[24]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 4.914      ;
; 5.034 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[7]                                                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.033     ; 4.920      ;
; 5.034 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|mem[0][105]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.138      ; 5.113      ;
; 5.034 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem_used[0]                                                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|tdata2[27]                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.037     ; 4.916      ;
; 5.035 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem_used[0]                                                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|tdata2[15]                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.037     ; 4.915      ;
; 5.037 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|mem[0][104]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~porta_datain_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.132      ; 5.104      ;
; 5.040 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[2]_OTERM13                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.025     ; 4.922      ;
; 5.040 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|mem[0][74]                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.127      ; 5.096      ;
; 5.041 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_csr_addr[7]                                                                                                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s2[20]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 4.895      ;
; 5.042 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_exe_result[22]                                                                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|mem_used[1]                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.234     ; 4.711      ;
; 5.042 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_exe_result[22]                                                                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|mem_used[6]                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.234     ; 4.711      ;
; 5.042 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_exe_result[22]                                                                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|mem_used[5]                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.234     ; 4.711      ;
; 5.042 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_exe_result[22]                                                                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|mem_used[4]                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.234     ; 4.711      ;
; 5.042 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_exe_result[22]                                                                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|mem_used[3]                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.234     ; 4.711      ;
; 5.042 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_exe_result[22]                                                                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|mem_used[2]                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.234     ; 4.711      ;
; 5.043 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpo2_ledg_s1_translator|read_latency_shift_reg[0]                                                                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.148      ; 5.114      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                                                                                                                                                ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 16.690 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[7]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.013     ; 3.284      ;
; 16.690 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[3]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.013     ; 3.284      ;
; 16.690 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[6]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.013     ; 3.284      ;
; 16.690 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[5]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.013     ; 3.284      ;
; 16.690 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[2]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.013     ; 3.284      ;
; 16.690 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[1]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.013     ; 3.284      ;
; 16.690 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[0]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.013     ; 3.284      ;
; 16.712 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[16]                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.055     ; 3.220      ;
; 16.712 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[17]                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.055     ; 3.220      ;
; 16.712 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[18]                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.055     ; 3.220      ;
; 16.716 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[4]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.012     ; 3.259      ;
; 16.728 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[7]                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.050     ; 3.209      ;
; 16.728 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[3]                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.050     ; 3.209      ;
; 16.735 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[2]                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.118      ; 3.370      ;
; 16.735 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[0]                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.118      ; 3.370      ;
; 16.735 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[1]                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.118      ; 3.370      ;
; 16.735 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[4]                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.118      ; 3.370      ;
; 16.735 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[5]                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.118      ; 3.370      ;
; 16.735 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[6]                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.118      ; 3.370      ;
; 16.738 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_burstcount[2]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.050     ; 3.199      ;
; 16.797 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.058     ; 3.132      ;
; 16.797 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.058     ; 3.132      ;
; 16.797 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe1                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.058     ; 3.132      ;
; 16.820 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~portb_address_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.090      ; 3.279      ;
; 16.839 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[7]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.019     ; 3.129      ;
; 16.839 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[3]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.019     ; 3.129      ;
; 16.839 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[6]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.019     ; 3.129      ;
; 16.839 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[5]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.019     ; 3.129      ;
; 16.839 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[2]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.019     ; 3.129      ;
; 16.839 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[1]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.019     ; 3.129      ;
; 16.839 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[0]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.019     ; 3.129      ;
; 16.849 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|dvalid_reg                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.056     ; 3.082      ;
; 16.852 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[8]                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.049     ; 3.086      ;
; 16.852 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[10]                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.049     ; 3.086      ;
; 16.852 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[14]                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.049     ; 3.086      ;
; 16.865 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[4]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.018     ; 3.104      ;
; 16.868 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|fast_read_reg                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[7]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.019     ; 3.100      ;
; 16.868 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|fast_read_reg                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[3]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.019     ; 3.100      ;
; 16.868 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|fast_read_reg                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[6]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.019     ; 3.100      ;
; 16.868 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|fast_read_reg                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[5]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.019     ; 3.100      ;
; 16.868 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|fast_read_reg                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[2]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.019     ; 3.100      ;
; 16.868 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|fast_read_reg                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[1]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.019     ; 3.100      ;
; 16.868 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|fast_read_reg                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[0]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.019     ; 3.100      ;
; 16.885 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|clr_write_reg                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.013     ; 3.089      ;
; 16.885 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|write_prot_reg                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.018     ; 3.084      ;
; 16.886 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[8]                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.060     ; 3.041      ;
; 16.886 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[0]                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.060     ; 3.041      ;
; 16.886 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[1]                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.060     ; 3.041      ;
; 16.886 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[2]                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.060     ; 3.041      ;
; 16.886 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[3]                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.060     ; 3.041      ;
; 16.886 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[4]                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.060     ; 3.041      ;
; 16.886 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[5]                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.060     ; 3.041      ;
; 16.886 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[6]                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.060     ; 3.041      ;
; 16.886 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[7]                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.060     ; 3.041      ;
; 16.892 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end1_cyc_reg                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.015     ; 3.080      ;
; 16.894 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_det_reg                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.008     ; 3.085      ;
; 16.894 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|fast_read_reg                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[4]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.018     ; 3.075      ;
; 16.901 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[2]                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.047     ; 3.039      ;
; 16.901 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[3]                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.047     ; 3.039      ;
; 16.901 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[4]                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.047     ; 3.039      ;
; 16.901 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[5]                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.047     ; 3.039      ;
; 16.901 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[6]                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.047     ; 3.039      ;
; 16.901 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[7]                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.050     ; 3.036      ;
; 16.901 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[8]                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.050     ; 3.036      ;
; 16.901 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[9]                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.047     ; 3.039      ;
; 16.901 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[10]                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.047     ; 3.039      ;
; 16.901 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[11]                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.047     ; 3.039      ;
; 16.901 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[19]                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.050     ; 3.036      ;
; 16.945 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.058     ; 2.984      ;
; 16.945 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.058     ; 2.984      ;
; 16.945 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe1                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.058     ; 2.984      ;
; 16.963 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.046     ; 2.978      ;
; 16.963 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.046     ; 2.978      ;
; 16.963 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[3]                                                                                                                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.046     ; 2.978      ;
; 16.963 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[2]                                                                                                                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.046     ; 2.978      ;
; 16.968 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~portb_address_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.090      ; 3.131      ;
; 16.986 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[19]                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.124      ; 3.125      ;
; 16.997 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|dvalid_reg                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.056     ; 2.934      ;
; 16.999 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[22]                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.124      ; 3.112      ;
; 17.003 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[21]                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.124      ; 3.108      ;
; 17.003 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|add_msb_reg                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.014     ; 2.970      ;
; 17.004 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[20]                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.124      ; 3.107      ;
; 17.004 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[18]                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.124      ; 3.107      ;
; 17.004 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[16]                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.124      ; 3.107      ;
; 17.004 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[15]                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.124      ; 3.107      ;
; 17.004 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[12]                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.124      ; 3.107      ;
; 17.004 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[9]                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.124      ; 3.107      ;
; 17.004 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[11]                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.124      ; 3.107      ;
; 17.004 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[13]                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.124      ; 3.107      ;
; 17.004 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[17]                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.124      ; 3.107      ;
; 17.032 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[12]                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.045     ; 2.910      ;
; 17.032 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[13]                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.045     ; 2.910      ;
; 17.032 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[14]                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.045     ; 2.910      ;
; 17.032 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[15]                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.045     ; 2.910      ;
; 17.032 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[20]                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.045     ; 2.910      ;
; 17.032 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[21]                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.045     ; 2.910      ;
; 17.032 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[22]                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.045     ; 2.910      ;
; 17.034 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[1] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|dvalid_reg                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.055     ; 2.898      ;
; 17.034 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[8]                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.060     ; 2.893      ;
; 17.034 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[0]                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.060     ; 2.893      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'EXT_CLK_50MHz'                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                ; To Node                                                                                                                                                                                      ; Launch Clock  ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------------+
; 16.840 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.239     ; 2.908      ;
; 16.840 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.239     ; 2.908      ;
; 16.840 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.239     ; 2.908      ;
; 16.840 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.239     ; 2.908      ;
; 16.905 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.037     ; 3.045      ;
; 16.905 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.037     ; 3.045      ;
; 16.921 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.037     ; 3.029      ;
; 16.921 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.037     ; 3.029      ;
; 16.997 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.239     ; 2.751      ;
; 16.997 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.239     ; 2.751      ;
; 17.018 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.239     ; 2.730      ;
; 17.018 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.239     ; 2.730      ;
; 17.125 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.239     ; 2.623      ;
; 17.125 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.239     ; 2.623      ;
; 17.125 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.239     ; 2.623      ;
; 17.125 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.239     ; 2.623      ;
; 17.160 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.239     ; 2.588      ;
; 17.160 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.239     ; 2.588      ;
; 17.163 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.239     ; 2.585      ;
; 17.163 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.239     ; 2.585      ;
; 17.190 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.037     ; 2.760      ;
; 17.190 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.037     ; 2.760      ;
; 17.206 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.037     ; 2.744      ;
; 17.206 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.037     ; 2.744      ;
; 17.225 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.037     ; 2.725      ;
; 17.228 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.037     ; 2.722      ;
; 17.241 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.037     ; 2.709      ;
; 17.244 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.037     ; 2.706      ;
; 17.282 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.239     ; 2.466      ;
; 17.282 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.239     ; 2.466      ;
; 17.303 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.239     ; 2.445      ;
; 17.303 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.239     ; 2.445      ;
; 17.317 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.239     ; 2.431      ;
; 17.319 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.040     ; 2.628      ;
; 17.319 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.040     ; 2.628      ;
; 17.320 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.239     ; 2.428      ;
; 17.324 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.040     ; 2.623      ;
; 17.324 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.040     ; 2.623      ;
; 17.338 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.239     ; 2.410      ;
; 17.341 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.239     ; 2.407      ;
; 17.363 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.239     ; 2.385      ;
; 17.363 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.239     ; 2.385      ;
; 17.419 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][122]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.239     ; 2.329      ;
; 17.419 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][122]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.239     ; 2.329      ;
; 17.428 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.037     ; 2.522      ;
; 17.437 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.239     ; 2.311      ;
; 17.437 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.239     ; 2.311      ;
; 17.444 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.037     ; 2.506      ;
; 17.447 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.239     ; 2.301      ;
; 17.447 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.239     ; 2.301      ;
; 17.477 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.040     ; 2.470      ;
; 17.477 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.040     ; 2.470      ;
; 17.484 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][122]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.037     ; 2.466      ;
; 17.499 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.040     ; 2.448      ;
; 17.499 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.040     ; 2.448      ;
; 17.500 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][122]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.037     ; 2.450      ;
; 17.502 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.037     ; 2.448      ;
; 17.512 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.037     ; 2.438      ;
; 17.518 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.037     ; 2.432      ;
; 17.520 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.239     ; 2.228      ;
; 17.528 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.037     ; 2.422      ;
; 17.541 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.239     ; 2.207      ;
; 17.576 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][122]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.239     ; 2.172      ;
; 17.594 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.239     ; 2.154      ;
; 17.597 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][122]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.239     ; 2.151      ;
; 17.604 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.040     ; 2.343      ;
; 17.604 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.040     ; 2.343      ;
; 17.604 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.239     ; 2.144      ;
; 17.609 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.040     ; 2.338      ;
; 17.609 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.040     ; 2.338      ;
; 17.615 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.239     ; 2.133      ;
; 17.625 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.239     ; 2.123      ;
; 17.639 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.040     ; 2.308      ;
; 17.642 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.040     ; 2.305      ;
; 17.644 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.040     ; 2.303      ;
; 17.647 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.040     ; 2.300      ;
; 17.716 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|av_readdata_pre[0]                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.239     ; 2.032      ;
; 17.716 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|av_readdata_pre[0]                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.239     ; 2.032      ;
; 17.718 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|av_readdata_pre[1]                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.239     ; 2.030      ;
; 17.718 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|av_readdata_pre[1]                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.239     ; 2.030      ;
; 17.734 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][122]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.239     ; 2.014      ;
; 17.734 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][122]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.239     ; 2.014      ;
; 17.744 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|prev_reset                                                                                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.037     ; 2.206      ;
; 17.744 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|pfdena_reg                                                                                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.037     ; 2.206      ;
; 17.762 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.040     ; 2.185      ;
; 17.762 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.040     ; 2.185      ;
; 17.763 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|prev_reset                                                                                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.037     ; 2.187      ;
; 17.763 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|pfdena_reg                                                                                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.037     ; 2.187      ;
; 17.781 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|av_readdata_pre[0]                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.037     ; 2.169      ;
; 17.783 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|av_readdata_pre[1]                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.037     ; 2.167      ;
; 17.784 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.040     ; 2.163      ;
; 17.784 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.040     ; 2.163      ;
; 17.797 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.040     ; 2.150      ;
; 17.797 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|av_readdata_pre[0]                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.037     ; 2.153      ;
; 17.799 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|av_readdata_pre[1]                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.037     ; 2.151      ;
; 17.799 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][122]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.037     ; 2.151      ;
; 17.800 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.040     ; 2.147      ;
; 17.815 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][122]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.037     ; 2.135      ;
; 17.819 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.040     ; 2.128      ;
; 17.822 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.040     ; 2.125      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.031 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[0]                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.257      ; 2.213      ;
; 48.485 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.455      ; 1.957      ;
; 48.524 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.455      ; 1.918      ;
; 48.546 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.455      ; 1.896      ;
; 48.548 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.455      ; 1.894      ;
; 48.575 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 1.860      ;
; 48.604 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.455      ; 1.838      ;
; 48.628 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.455      ; 1.814      ;
; 48.637 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.449      ; 1.799      ;
; 48.650 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.456      ; 1.793      ;
; 48.685 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.457      ; 1.759      ;
; 48.686 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 1.749      ;
; 48.709 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.450      ; 1.728      ;
; 48.721 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.455      ; 1.721      ;
; 48.749 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 1.684      ;
; 48.773 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 1.660      ;
; 48.799 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 1.636      ;
; 48.821 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[0]                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.456      ; 1.622      ;
; 49.314 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|jupdate                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.455      ; 1.128      ;
; 49.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|jupdate                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.453      ; 1.102      ;
; 49.343 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|jupdate                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.453      ; 1.097      ;
; 49.503 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|jupdate                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 0.930      ;
; 49.567 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.449      ; 0.869      ;
; 49.858 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 0.577      ;
; 49.876 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 0.559      ;
; 96.485 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[12]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.471      ;
; 96.485 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[13]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.471      ;
; 96.485 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[15]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.471      ;
; 96.485 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[14]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.471      ;
; 96.487 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[12]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.469      ;
; 96.487 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[13]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.469      ;
; 96.487 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[15]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.469      ;
; 96.487 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[14]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.469      ;
; 96.543 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[12]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.413      ;
; 96.543 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[13]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.413      ;
; 96.543 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[15]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.413      ;
; 96.543 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[14]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.413      ;
; 96.544 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[12]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.412      ;
; 96.544 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[13]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.412      ;
; 96.544 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[15]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.412      ;
; 96.544 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[14]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.412      ;
; 96.567 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[12]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.389      ;
; 96.567 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[13]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.389      ;
; 96.567 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[15]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.389      ;
; 96.567 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[14]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.389      ;
; 96.671 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[21]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.154      ; 3.470      ;
; 96.671 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[18]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.154      ; 3.470      ;
; 96.671 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[19]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.154      ; 3.470      ;
; 96.671 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[5]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.154      ; 3.470      ;
; 96.671 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[10]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.154      ; 3.470      ;
; 96.671 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[4]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.154      ; 3.470      ;
; 96.671 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[2]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.154      ; 3.470      ;
; 96.671 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[11]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.154      ; 3.470      ;
; 96.673 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[21]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.154      ; 3.468      ;
; 96.673 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[18]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.154      ; 3.468      ;
; 96.673 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[19]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.154      ; 3.468      ;
; 96.673 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[5]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.154      ; 3.468      ;
; 96.673 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[10]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.154      ; 3.468      ;
; 96.673 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[4]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.154      ; 3.468      ;
; 96.673 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[2]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.154      ; 3.468      ;
; 96.673 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[11]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.154      ; 3.468      ;
; 96.685 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[20]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.146      ; 3.448      ;
; 96.685 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[22]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.146      ; 3.448      ;
; 96.685 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[26]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.146      ; 3.448      ;
; 96.685 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[6]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.146      ; 3.448      ;
; 96.687 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[30]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.145      ; 3.445      ;
; 96.687 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[23]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.145      ; 3.445      ;
; 96.687 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[28]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.145      ; 3.445      ;
; 96.687 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[27]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.145      ; 3.445      ;
; 96.687 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[31]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.145      ; 3.445      ;
; 96.687 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[29]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.145      ; 3.445      ;
; 96.687 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[7]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.145      ; 3.445      ;
; 96.687 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.145      ; 3.445      ;
; 96.687 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[20]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.146      ; 3.446      ;
; 96.687 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[22]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.146      ; 3.446      ;
; 96.687 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[26]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.146      ; 3.446      ;
; 96.687 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[6]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.146      ; 3.446      ;
; 96.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[30]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.145      ; 3.443      ;
; 96.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[23]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.145      ; 3.443      ;
; 96.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[28]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.145      ; 3.443      ;
; 96.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[27]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.145      ; 3.443      ;
; 96.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[31]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.145      ; 3.443      ;
; 96.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[29]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.145      ; 3.443      ;
; 96.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[7]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.145      ; 3.443      ;
; 96.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.145      ; 3.443      ;
; 96.729 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[21]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.154      ; 3.412      ;
; 96.729 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[18]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.154      ; 3.412      ;
; 96.729 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[19]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.154      ; 3.412      ;
; 96.729 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[5]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.154      ; 3.412      ;
; 96.729 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[10]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.154      ; 3.412      ;
; 96.729 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[4]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.154      ; 3.412      ;
; 96.729 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[2]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.154      ; 3.412      ;
; 96.729 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[11]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.154      ; 3.412      ;
; 96.730 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[21]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.154      ; 3.411      ;
; 96.730 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[18]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.154      ; 3.411      ;
; 96.730 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[19]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.154      ; 3.411      ;
; 96.730 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[5]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.154      ; 3.411      ;
; 96.730 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[10]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.154      ; 3.411      ;
; 96.730 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[4]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.154      ; 3.411      ;
; 96.730 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[2]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.154      ; 3.411      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                   ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.147 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|csr_write_data[4]                                                                                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_coj1:auto_generated|ram_block1a0~porta_datain_reg0                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.471      ;
; 0.151 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|csr_write_data[12]                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_coj1:auto_generated|ram_block1a0~porta_datain_reg0                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.475      ;
; 0.153 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]       ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.475      ;
; 0.155 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]       ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.219      ; 0.478      ;
; 0.156 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]       ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.478      ;
; 0.156 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]       ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.219      ; 0.479      ;
; 0.157 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]       ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.219      ; 0.480      ;
; 0.158 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]       ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.480      ;
; 0.159 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]       ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.481      ;
; 0.165 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]       ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.487      ;
; 0.167 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]       ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.489      ;
; 0.175 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]       ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.219      ; 0.498      ;
; 0.176 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]       ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.219      ; 0.499      ;
; 0.178 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][6]                                                                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][6]                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[21]                                                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[21]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[3]                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[3]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[8]                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[8]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[16]                                                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[16]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[17]                                                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[17]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[26]                                                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[26]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[18]                                                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[18]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[20]                                                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[20]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[23]                                                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[23]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[27]                                                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[27]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[29]                                                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[29]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[2]                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[2]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[13]                                                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[13]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[10]                                                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[10]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[8]                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[8]                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[28]                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[28]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[20]                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[20]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[27]                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[27]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[21]                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[21]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[23]                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[23]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[28]                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[28]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[19]                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[19]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[14]                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[14]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[18]                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[18]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[21]                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[21]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[3]                                                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[3]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|niosv_instr_buffer:buffer_inst|read_addr[1]                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|niosv_instr_buffer:buffer_inst|read_addr[1]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|niosv_instr_buffer:buffer_inst|read_addr[2]                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|niosv_instr_buffer:buffer_inst|read_addr[2]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|niosv_instr_buffer:buffer_inst|read_addr[0]                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|niosv_instr_buffer:buffer_inst|read_addr[0]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_lsu:lsu_inst|niosv_mem_op_state:wr_addr|state[0]                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_lsu:lsu_inst|niosv_mem_op_state:wr_addr|state[0]                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_lsu:lsu_inst|niosv_mem_op_state:wr_addr|state[1]                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_lsu:lsu_inst|niosv_mem_op_state:wr_addr|state[1]                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|dbg_vector[4]                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|dbg_vector[4]                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rsp_fifo|mem_used[2]                                                                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rsp_fifo|mem_used[2]                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][10]                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][10]                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][20]                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][20]                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[13]                                                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[13]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[15]                                                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[15]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[19]                                                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[19]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[25]                                                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[25]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[14]                                                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[14]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[11]                                                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[11]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.msie                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.msie                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mcause.code[27]                                                                                       ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mcause.code[27]                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mcause.code[15]                                                                                       ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mcause.code[15]                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[5]                                                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[5]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|NIOSV_SOC_EXT_SDRAM_PROGMEM_input_efifo_module:the_NIOSV_SOC_EXT_SDRAM_PROGMEM_input_efifo_module|entries[0]                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|NIOSV_SOC_EXT_SDRAM_PROGMEM_input_efifo_module:the_NIOSV_SOC_EXT_SDRAM_PROGMEM_input_efifo_module|entries[0]                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|NIOSV_SOC_EXT_SDRAM_PROGMEM_input_efifo_module:the_NIOSV_SOC_EXT_SDRAM_PROGMEM_input_efifo_module|entries[1]                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|NIOSV_SOC_EXT_SDRAM_PROGMEM_input_efifo_module:the_NIOSV_SOC_EXT_SDRAM_PROGMEM_input_efifo_module|entries[1]                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|NIOSV_SOC_EXT_SDRAM_PROGMEM_input_efifo_module:the_NIOSV_SOC_EXT_SDRAM_PROGMEM_input_efifo_module|wr_address                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|NIOSV_SOC_EXT_SDRAM_PROGMEM_input_efifo_module:the_NIOSV_SOC_EXT_SDRAM_PROGMEM_input_efifo_module|wr_address                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|count[0]                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|count[0]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|use_reg                                                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|use_reg                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[1]                                                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[1]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[0]                                                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[0]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][8]                                                                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][8]                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][9]                                                                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][9]                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][25]                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][25]                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][11]                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][11]                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|total_lookahead[2]                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|total_lookahead[2]                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:niosv_m_cpu_instruction_manager_rd_limiter|has_pending_responses                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:niosv_m_cpu_instruction_manager_rd_limiter|has_pending_responses                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:niosv_m_cpu_instruction_manager_rd_limiter|pending_response_count[0]                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:niosv_m_cpu_instruction_manager_rd_limiter|pending_response_count[0]                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~portb_address_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.181      ; 0.467      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|baud_rate_counter[0]                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|baud_rate_counter[0]                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[11]                                                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[11]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[9]                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[9]                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[29]                                                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[29]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[10]                                                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[10]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[26]                                                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[26]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[7]                                                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[7]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[11]                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[11]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[9]                                                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[9]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[29]                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[29]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[31]                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[31]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[6]                                                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[6]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[26]                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[26]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[8]                                                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[8]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][4]                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][4]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi1_dipsw_s1_agent_rdata_fifo|mem[1][0]                                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi1_dipsw_s1_agent_rdata_fifo|mem[1][0]                                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpo2_ledg_s1_agent_rdata_fifo|mem[1][1]                                                                                                       ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpo2_ledg_s1_agent_rdata_fifo|mem[1][1]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][1]                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][1]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi1_dipsw_s1_agent_rdata_fifo|mem[1][1]                                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi1_dipsw_s1_agent_rdata_fifo|mem[1][1]                                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpo2_ledg_s1_agent_rdata_fifo|mem[1][2]                                                                                                       ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpo2_ledg_s1_agent_rdata_fifo|mem[1][2]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi1_dipsw_s1_agent_rdata_fifo|mem[1][2]                                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi1_dipsw_s1_agent_rdata_fifo|mem[1][2]                                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rdata_fifo|mem[1][2]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rdata_fifo|mem[1][2]                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                                                                                                                                                ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.157 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[8] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.221      ; 0.482      ;
; 0.163 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.221      ; 0.488      ;
; 0.164 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[5] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.221      ; 0.489      ;
; 0.164 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[6] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.221      ; 0.489      ;
; 0.166 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[7] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.221      ; 0.491      ;
; 0.169 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[2] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.221      ; 0.494      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|illegal_erase_reg                                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|illegal_erase_reg                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|illegal_write_reg                                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|illegal_write_reg                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_cnt[1]                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_cnt[1]                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_cnt[0]                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_cnt[0]                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.043      ; 0.307      ;
; 0.184 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|add_msb_reg                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|add_msb_reg                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|streg_datain_reg                                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|streg_datain_reg                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|ncs_reg                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|ncs_reg                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[2]                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[2]                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[1]                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[1]                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|start_sppoll_reg                                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|start_sppoll_reg                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|start_wrpoll_reg                                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|start_wrpoll_reg                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator|end_begintransfer                                                                                                                                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator|end_begintransfer                                                                                                                                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem[1][123]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem[1][123]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem[1][101]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem[1][101]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator|in_transfer                                                                                                                                                                                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator|in_transfer                                                                                                                                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem[1][122]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem[1][122]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][4]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][4]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][0]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][0]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][1]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][1]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][2]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][2]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][5]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][5]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][6]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][6]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][3]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][3]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][7]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][7]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][9]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][9]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][16]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][16]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][8]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][8]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][15]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][15]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[1]                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[1]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[2]                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[2]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|dvalid_reg                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|dvalid_reg                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:read_flag_status_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:read_flag_status_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end_pgwrop_reg                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end_pgwrop_reg                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|fast_read_reg                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|fast_read_reg                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_status_reg                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_status_reg                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[1]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[1]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[5]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[5]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[2]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[2]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[0]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[0]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[3]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[3]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[4]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[4]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[6]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[6]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[8]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[8]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[7]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[7]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_mem_burstcount[2]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_mem_burstcount[2]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|back_pressured_ctrl                                                                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|back_pressured_ctrl                                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rsp_fifo|mem[1][122]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rsp_fifo|mem[1][122]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_cnt[1]                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_cnt[1]                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_cnt[0]                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_cnt[0]                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|detect_addroffset_reg                                                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|detect_addroffset_reg                                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][2]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][2]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][5]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][5]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][3]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][3]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'EXT_CLK_50MHz'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                           ; Launch Clock  ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------------+
; 0.178 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                   ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                   ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.045      ; 0.307      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|pfdena_reg                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|pfdena_reg                                                                                                                                                             ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                           ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][122]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][122]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; pwrup_timer[0]                                                                                                                                                                                                                    ; pwrup_timer[0]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.316      ;
; 0.197 ; pwrup_timer[7]                                                                                                                                                                                                                    ; pwrup_timer[7]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.317      ;
; 0.258 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.045      ; 0.387      ;
; 0.259 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.045      ; 0.388      ;
; 0.263 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.383      ;
; 0.298 ; pwrup_timer[6]                                                                                                                                                                                                                    ; pwrup_timer[6]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; pwrup_timer[4]                                                                                                                                                                                                                    ; pwrup_timer[4]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; pwrup_timer[2]                                                                                                                                                                                                                    ; pwrup_timer[2]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; pwrup_timer[5]                                                                                                                                                                                                                    ; pwrup_timer[5]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; pwrup_timer[3]                                                                                                                                                                                                                    ; pwrup_timer[3]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.421      ;
; 0.301 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                   ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.045      ; 0.430      ;
; 0.302 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|pfdena_reg                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|av_readdata_pre[1]                                                                         ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.423      ;
; 0.306 ; pwrup_timer[0]                                                                                                                                                                                                                    ; pwrup_timer[1]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.426      ;
; 0.309 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|prev_reset                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|av_readdata_pre[0]                                                                         ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.430      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.432      ;
; 0.312 ; pwrup_timer[1]                                                                                                                                                                                                                    ; pwrup_timer[1]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.432      ;
; 0.327 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                           ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.448      ;
; 0.329 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.449      ;
; 0.330 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.450      ;
; 0.338 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.459      ;
; 0.339 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][70]                                                                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.459      ;
; 0.343 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.463      ;
; 0.346 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                                                             ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.467      ;
; 0.347 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_SOC_ALTPLL_CLKS_stdsync_sv6:stdsync2|NIOSV_SOC_ALTPLL_CLKS_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_SOC_ALTPLL_CLKS_stdsync_sv6:stdsync2|NIOSV_SOC_ALTPLL_CLKS_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.467      ;
; 0.348 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                   ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.045      ; 0.477      ;
; 0.360 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_SOC_ALTPLL_CLKS_stdsync_sv6:stdsync2|NIOSV_SOC_ALTPLL_CLKS_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|av_readdata_pre[0]                                                                         ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.481      ;
; 0.362 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.045      ; 0.491      ;
; 0.368 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.488      ;
; 0.370 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                           ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.491      ;
; 0.374 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.494      ;
; 0.397 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.517      ;
; 0.412 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.533      ;
; 0.412 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.045      ; 0.541      ;
; 0.413 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|av_readdata_pre[1]                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.031      ; 0.528      ;
; 0.414 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; -0.153     ; 0.345      ;
; 0.414 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][71]                                                                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.534      ;
; 0.422 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.543      ;
; 0.424 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][122]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.545      ;
; 0.426 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.547      ;
; 0.436 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                                                         ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.557      ;
; 0.441 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|read_latency_shift_reg[0]                                                                  ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.562      ;
; 0.444 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                                                             ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.565      ;
; 0.447 ; pwrup_timer[6]                                                                                                                                                                                                                    ; pwrup_timer[7]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.567      ;
; 0.448 ; pwrup_timer[4]                                                                                                                                                                                                                    ; pwrup_timer[5]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.568      ;
; 0.448 ; pwrup_timer[2]                                                                                                                                                                                                                    ; pwrup_timer[3]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.568      ;
; 0.454 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|read_latency_shift_reg[0]                                                                  ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.575      ;
; 0.458 ; pwrup_timer[5]                                                                                                                                                                                                                    ; pwrup_timer[0]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.578      ;
; 0.458 ; pwrup_timer[5]                                                                                                                                                                                                                    ; pwrup_timer[6]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.578      ;
; 0.458 ; pwrup_timer[0]                                                                                                                                                                                                                    ; pwrup_timer[2]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.578      ;
; 0.459 ; pwrup_timer[2]                                                                                                                                                                                                                    ; pwrup_timer[0]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.579      ;
; 0.459 ; pwrup_timer[3]                                                                                                                                                                                                                    ; pwrup_timer[4]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.579      ;
; 0.461 ; pwrup_timer[5]                                                                                                                                                                                                                    ; pwrup_timer[7]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.581      ;
; 0.461 ; pwrup_timer[0]                                                                                                                                                                                                                    ; pwrup_timer[3]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.581      ;
; 0.462 ; pwrup_timer[3]                                                                                                                                                                                                                    ; pwrup_timer[5]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.582      ;
; 0.464 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.045      ; 0.593      ;
; 0.465 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                                                             ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.586      ;
; 0.465 ; pwrup_timer[1]                                                                                                                                                                                                                    ; pwrup_timer[2]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.585      ;
; 0.468 ; pwrup_timer[1]                                                                                                                                                                                                                    ; pwrup_timer[3]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.588      ;
; 0.473 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; -0.152     ; 0.405      ;
; 0.474 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; -0.152     ; 0.406      ;
; 0.474 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|pfdena_reg                                                                                                                                                             ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.595      ;
; 0.475 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.045      ; 0.604      ;
; 0.476 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                           ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.597      ;
; 0.481 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                                                             ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.602      ;
; 0.482 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][70]                                                                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.602      ;
; 0.491 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_SOC_ALTPLL_CLKS_stdsync_sv6:stdsync2|NIOSV_SOC_ALTPLL_CLKS_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_SOC_ALTPLL_CLKS_stdsync_sv6:stdsync2|NIOSV_SOC_ALTPLL_CLKS_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.043      ; 0.618      ;
; 0.493 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.613      ;
; 0.494 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][122]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][122]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.614      ;
; 0.497 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.617      ;
; 0.507 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][122]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.628      ;
; 0.511 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|waitrequest_reset_override                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|read_latency_shift_reg[0]                                                                  ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.043      ; 0.638      ;
; 0.511 ; pwrup_timer[4]                                                                                                                                                                                                                    ; pwrup_timer[6]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.631      ;
; 0.511 ; pwrup_timer[2]                                                                                                                                                                                                                    ; pwrup_timer[4]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.631      ;
; 0.513 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|prev_reset                                                                                                                                                             ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.634      ;
; 0.513 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|pfdena_reg                                                                                                                                                             ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.634      ;
; 0.513 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][122]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.634      ;
; 0.514 ; pwrup_timer[4]                                                                                                                                                                                                                    ; pwrup_timer[7]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.634      ;
; 0.514 ; pwrup_timer[2]                                                                                                                                                                                                                    ; pwrup_timer[5]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.634      ;
; 0.518 ; pwrup_timer[4]                                                                                                                                                                                                                    ; pwrup_timer[0]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.638      ;
; 0.520 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][70]                                                                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.640      ;
; 0.521 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; -0.153     ; 0.452      ;
; 0.523 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                                                         ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.644      ;
; 0.524 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|read_latency_shift_reg[0]                                                                  ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.645      ;
; 0.524 ; pwrup_timer[0]                                                                                                                                                                                                                    ; pwrup_timer[4]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.644      ;
; 0.525 ; pwrup_timer[3]                                                                                                                                                                                                                    ; pwrup_timer[6]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.645      ;
; 0.527 ; pwrup_timer[0]                                                                                                                                                                                                                    ; pwrup_timer[5]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.647      ;
; 0.528 ; pwrup_timer[3]                                                                                                                                                                                                                    ; pwrup_timer[7]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.648      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.181 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[0]                                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[0]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[1]                                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[1]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[13]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.313      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[9]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[28]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.188 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|dmi_status[0]                                                                                                                                                                                                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|dmi_status[0]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|read_rsp_pndg                                                                                                                                                                                                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|read_rsp_pndg                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[8]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[3]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[29]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.189 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.307      ;
; 0.189 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[24]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.316      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.307      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.307      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.307      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.307      ;
; 0.190 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[25]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.317      ;
; 0.190 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.317      ;
; 0.191 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|full1                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.318      ;
; 0.194 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[10]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[9]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[20]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[19]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.195 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[14]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[13]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[17]                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[19]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.313      ;
; 0.195 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[1]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[14]                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[16]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[15]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[31]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[26]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[20]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.196 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[0]                                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.314      ;
; 0.196 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[4]                                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.314      ;
; 0.196 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[6]                                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.314      ;
; 0.196 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[7]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[6]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[8]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[7]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[13]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[12]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[15]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[14]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[2]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.314      ;
; 0.196 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[4]                                                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[6]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.314      ;
; 0.196 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[12]                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[14]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.314      ;
; 0.196 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[12]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.314      ;
; 0.196 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[16]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[22]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[22]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[21]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[27]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.314      ;
; 0.196 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.314      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.314      ;
; 0.197 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[7]                                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.315      ;
; 0.197 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[9]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[8]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[19]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[22]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[16]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[15]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.315      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.198 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[3]                                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[37]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.316      ;
; 0.198 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[5]                                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.316      ;
; 0.198 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[21]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[19]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.233      ; 0.515      ;
; 0.198 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[13]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[11]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.233      ; 0.515      ;
; 0.198 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.316      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.200 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.318      ;
; 0.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.319      ;
; 0.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.319      ;
; 0.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.319      ;
; 0.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.320      ;
; 0.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.319      ;
; 0.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.319      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                              ; To Node                                                                                                                                                                                  ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 7.626 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[9]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.104     ; 2.207      ;
; 7.626 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[10]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.104     ; 2.207      ;
; 7.626 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[13]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.104     ; 2.207      ;
; 7.626 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[11]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.104     ; 2.207      ;
; 7.626 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[14]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.104     ; 2.207      ;
; 7.627 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[8]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.104     ; 2.206      ;
; 7.627 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[2]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.105     ; 2.205      ;
; 7.627 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[7]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.106     ; 2.204      ;
; 7.627 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[12]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.107     ; 2.203      ;
; 7.659 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[0]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 2.220      ;
; 7.659 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[9]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 2.220      ;
; 7.661 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[3]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 2.213      ;
; 7.661 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[10]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 2.211      ;
; 7.661 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[11]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 2.213      ;
; 7.663 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[3]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.120     ; 2.155      ;
; 7.664 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[8]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 2.208      ;
; 7.667 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[5]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 2.215      ;
; 7.667 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[6]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 2.215      ;
; 7.668 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[12]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.064     ; 2.208      ;
; 7.669 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[6]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.112     ; 2.157      ;
; 7.669 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[5]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.112     ; 2.157      ;
; 7.671 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[4]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 2.211      ;
; 7.671 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[9]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 2.210      ;
; 7.671 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[10]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 2.210      ;
; 7.671 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[11]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 2.210      ;
; 7.671 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[13]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 2.210      ;
; 7.671 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[14]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 2.210      ;
; 7.672 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[1]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 2.209      ;
; 7.672 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[2]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 2.209      ;
; 7.672 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[3]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 2.209      ;
; 7.672 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[5]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.059     ; 2.208      ;
; 7.672 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[6]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 2.209      ;
; 7.672 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[7]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 2.206      ;
; 7.672 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[2]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.059     ; 2.208      ;
; 7.672 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[7]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.060     ; 2.207      ;
; 7.672 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[8]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 2.209      ;
; 7.672 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[12]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 2.206      ;
; 7.672 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_bank[0]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.059     ; 2.208      ;
; 7.672 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_bank[1]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 2.209      ;
; 7.672 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_dqm[0]                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 2.206      ;
; 7.672 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_dqm[1]                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 2.206      ;
; 7.674 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[4]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 2.205      ;
; 7.674 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[15]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 2.205      ;
; 7.676 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[15]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.115     ; 2.147      ;
; 7.676 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[4]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.115     ; 2.147      ;
; 7.679 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[0]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.054     ; 2.207      ;
; 7.679 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[1]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.054     ; 2.207      ;
; 7.681 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[0]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.108     ; 2.149      ;
; 7.681 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[1]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.108     ; 2.149      ;
; 7.696 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[122]     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.054     ; 2.237      ;
; 7.696 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.054     ; 2.237      ;
; 7.702 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 2.232      ;
; 7.702 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 2.232      ;
; 7.702 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[122] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 2.232      ;
; 7.702 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 2.232      ;
; 7.702 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 2.232      ;
; 7.702 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 2.232      ;
; 7.702 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 2.232      ;
; 7.702 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 2.232      ;
; 7.702 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 2.232      ;
; 7.707 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.046     ; 2.234      ;
; 7.707 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.046     ; 2.234      ;
; 7.760 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_9                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 2.111      ;
; 7.760 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_10                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 2.111      ;
; 7.760 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_11                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 2.111      ;
; 7.760 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_13                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 2.111      ;
; 7.760 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_14                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 2.111      ;
; 7.761 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_2                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 2.109      ;
; 7.761 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_7                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.059     ; 2.108      ;
; 7.761 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_8                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 2.110      ;
; 7.761 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_12                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.060     ; 2.107      ;
; 7.762 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_3                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 2.092      ;
; 7.768 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_5                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 2.094      ;
; 7.768 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_6                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 2.094      ;
; 7.775 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_15                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.069     ; 2.084      ;
; 7.775 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_4                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.069     ; 2.084      ;
; 7.780 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.062     ; 2.086      ;
; 7.780 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_1                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.062     ; 2.086      ;
; 7.782 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_cmd[3]                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.059     ; 2.098      ;
; 7.792 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_cmd[1]                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.062     ; 2.086      ;
; 7.792 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_cmd[2]                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.062     ; 2.086      ;
; 7.803 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_cmd[0]                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.046     ; 2.091      ;
; 7.841 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|rdata[0]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.111      ; 2.225      ;
; 7.841 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|rdata[1]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.111      ; 2.225      ;
; 7.841 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|rdata[2]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.111      ; 2.225      ;
; 7.841 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|rdata[3]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.111      ; 2.225      ;
; 7.841 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|rdata[4]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.111      ; 2.225      ;
; 7.841 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|rdata[5]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.111      ; 2.225      ;
; 7.841 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|rdata[6]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.111      ; 2.225      ;
; 7.841 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|rdata[7]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.111      ; 2.225      ;
; 7.892 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_next.000000001                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 2.048      ;
; 7.892 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_state.000000001                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 2.048      ;
; 7.892 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_count[2]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 2.048      ;
; 7.892 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_next.010000000                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 2.048      ;
; 7.892 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_state.010000000                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 2.048      ;
; 7.892 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|ack_refresh_request                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 2.048      ;
; 7.892 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|refresh_request                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 2.048      ;
; 7.893 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|i_next.010                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 2.044      ;
; 7.893 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|i_state.010                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 2.044      ;
; 7.893 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|i_count[0]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 2.044      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                                                                                                 ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 18.438 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|stage4_reg                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.026     ; 1.523      ;
; 18.438 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|ncs_reg                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.026     ; 1.523      ;
; 18.438 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.025     ; 1.524      ;
; 18.438 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.025     ; 1.524      ;
; 18.438 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe1     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.025     ; 1.524      ;
; 18.438 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end_read_reg                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.026     ; 1.523      ;
; 18.439 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|add_msb_reg                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.028     ; 1.520      ;
; 18.439 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|streg_datain_reg                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.028     ; 1.520      ;
; 18.439 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[0]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.028     ; 1.520      ;
; 18.439 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[1]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.028     ; 1.520      ;
; 18.439 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[2]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.028     ; 1.520      ;
; 18.439 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[3]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.028     ; 1.520      ;
; 18.439 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[4]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.028     ; 1.520      ;
; 18.439 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[5]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.028     ; 1.520      ;
; 18.439 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[6]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.028     ; 1.520      ;
; 18.439 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[7]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.028     ; 1.520      ;
; 18.439 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|maxcnt_shift_reg2                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.027     ; 1.521      ;
; 18.439 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[5]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.029     ; 1.519      ;
; 18.439 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[2]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.029     ; 1.519      ;
; 18.439 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[1]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.029     ; 1.519      ;
; 18.439 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[3]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.029     ; 1.519      ;
; 18.439 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[4]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.029     ; 1.519      ;
; 18.439 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[6]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.029     ; 1.519      ;
; 18.439 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[7]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.029     ; 1.519      ;
; 18.439 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[0]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.029     ; 1.519      ;
; 18.439 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.026     ; 1.522      ;
; 18.439 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[1] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.026     ; 1.522      ;
; 18.439 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe1     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.026     ; 1.522      ;
; 18.439 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.026     ; 1.522      ;
; 18.439 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|shftpgwr_data_reg                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.028     ; 1.520      ;
; 18.439 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end1_cyc_reg                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.029     ; 1.519      ;
; 18.439 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|stage2_reg                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.028     ; 1.520      ;
; 18.439 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|clr_read_reg                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.027     ; 1.521      ;
; 18.439 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|clr_write_reg                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.027     ; 1.521      ;
; 18.439 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end_op_hdlyreg                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.027     ; 1.521      ;
; 18.439 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|buf_empty_reg                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.025     ; 1.523      ;
; 18.439 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.031     ; 1.517      ;
; 18.439 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[7]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.027     ; 1.521      ;
; 18.439 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[3]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.027     ; 1.521      ;
; 18.439 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[6]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.027     ; 1.521      ;
; 18.439 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[5]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.027     ; 1.521      ;
; 18.439 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[2]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.027     ; 1.521      ;
; 18.439 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[1]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.027     ; 1.521      ;
; 18.439 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[0]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.027     ; 1.521      ;
; 18.439 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[4]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.026     ; 1.522      ;
; 18.439 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|write_prot_reg                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.032     ; 1.516      ;
; 18.439 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|illegal_erase_dly_reg                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.031     ; 1.517      ;
; 18.439 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|illegal_write_dly_reg                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.031     ; 1.517      ;
; 18.439 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[7]                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.027     ; 1.521      ;
; 18.439 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[3]                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.027     ; 1.521      ;
; 18.439 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[6]                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.027     ; 1.521      ;
; 18.439 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[5]                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.027     ; 1.521      ;
; 18.439 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[2]                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.027     ; 1.521      ;
; 18.439 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[1]                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.027     ; 1.521      ;
; 18.439 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[0]                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.027     ; 1.521      ;
; 18.439 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[4]                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.027     ; 1.521      ;
; 18.439 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|cnt_bfend_reg                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.029     ; 1.519      ;
; 18.439 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|max_cnt_reg                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.027     ; 1.521      ;
; 18.439 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|clr_sid_reg                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.027     ; 1.521      ;
; 18.439 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|clr_write_reg2                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.027     ; 1.521      ;
; 18.439 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|do_wrmemadd_reg                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.028     ; 1.520      ;
; 18.447 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|stage3_reg                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.022     ; 1.518      ;
; 18.447 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe1     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.019     ; 1.521      ;
; 18.447 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.019     ; 1.521      ;
; 18.447 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.019     ; 1.521      ;
; 18.447 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_det_reg                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.022     ; 1.518      ;
; 18.447 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|clr_secprot_reg                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.019     ; 1.521      ;
; 18.626 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[1]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.158      ; 1.519      ;
; 18.626 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[0]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.158      ; 1.519      ;
; 18.626 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[6]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.158      ; 1.519      ;
; 18.626 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[5]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.158      ; 1.519      ;
; 18.626 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[4]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.158      ; 1.519      ;
; 18.626 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[3]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.158      ; 1.519      ;
; 18.626 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[2]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.158      ; 1.519      ;
; 18.626 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[7]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.158      ; 1.519      ;
; 38.187 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.056     ; 1.744      ;
; 38.187 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.056     ; 1.744      ;
; 38.187 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.056     ; 1.744      ;
; 38.188 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.061     ; 1.738      ;
; 38.188 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.061     ; 1.738      ;
; 38.188 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.061     ; 1.738      ;
; 38.192 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.056     ; 1.739      ;
; 38.200 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.036     ; 1.751      ;
; 38.200 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[122]                                                                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.041     ; 1.746      ;
; 38.200 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                                                                                                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.037     ; 1.750      ;
; 38.200 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                                                                                                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.037     ; 1.750      ;
; 38.200 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                                                                                                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.037     ; 1.750      ;
; 38.200 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                                                                                                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.037     ; 1.750      ;
; 38.200 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.036     ; 1.751      ;
; 38.200 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.036     ; 1.751      ;
; 38.200 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.036     ; 1.751      ;
; 38.201 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.037     ; 1.749      ;
; 38.201 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.041     ; 1.745      ;
; 38.201 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.037     ; 1.749      ;
; 38.201 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.037     ; 1.749      ;
; 38.201 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.037     ; 1.749      ;
; 38.201 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.037     ; 1.749      ;
; 38.201 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.037     ; 1.749      ;
; 38.201 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.041     ; 1.745      ;
; 38.201 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[122]                                                                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.037     ; 1.749      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.303 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.452      ; 1.136      ;
; 49.331 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|jupdate                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.453      ; 1.109      ;
; 98.794 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.166      ;
; 98.821 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.139      ;
; 98.821 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|write                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.139      ;
; 98.821 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.139      ;
; 98.827 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|read_req                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.133      ;
; 98.827 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.118      ;
; 98.827 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.118      ;
; 98.827 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|read                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.133      ;
; 98.827 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|write_stalled                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.133      ;
; 98.827 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|write_valid                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.133      ;
; 98.827 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.118      ;
; 98.827 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.118      ;
; 98.827 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.118      ;
; 98.827 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.118      ;
; 98.827 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.133      ;
; 98.827 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.133      ;
; 98.827 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.133      ;
; 98.827 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.118      ;
; 98.827 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.118      ;
; 98.827 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.118      ;
; 98.827 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.118      ;
; 98.827 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.118      ;
; 98.827 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.118      ;
; 98.827 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.118      ;
; 98.834 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.123      ;
; 98.834 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[1]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.123      ;
; 98.834 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[0]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.123      ;
; 98.834 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[9]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.123      ;
; 98.834 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[8]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.123      ;
; 98.834 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[7]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.123      ;
; 98.834 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[6]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.123      ;
; 98.834 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[5]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.123      ;
; 98.834 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[4]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.123      ;
; 98.834 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[3]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.123      ;
; 98.834 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[2]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.123      ;
; 98.834 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|state                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.123      ;
; 98.834 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.123      ;
; 98.834 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.123      ;
; 98.968 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 0.991      ;
; 98.968 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 0.991      ;
; 98.968 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 0.991      ;
; 98.968 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 0.991      ;
; 98.968 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 0.991      ;
; 98.987 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.965      ;
; 98.987 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.965      ;
; 98.987 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.965      ;
; 98.987 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.965      ;
; 98.987 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.965      ;
; 98.987 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.965      ;
; 98.987 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.965      ;
; 98.987 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.965      ;
; 98.987 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.965      ;
; 98.987 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.965      ;
; 98.989 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 0.970      ;
; 98.989 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 0.970      ;
; 99.022 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.929      ;
; 99.022 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.929      ;
; 99.022 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.929      ;
; 99.022 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.929      ;
; 99.022 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.929      ;
; 99.022 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.929      ;
; 99.022 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.929      ;
; 99.022 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.929      ;
; 99.022 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.929      ;
; 99.022 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.929      ;
; 99.022 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.929      ;
; 99.022 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.929      ;
; 99.173 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.780      ;
; 99.173 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.780      ;
; 99.266 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.686      ;
; 99.266 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.686      ;
; 99.266 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.686      ;
; 99.266 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.686      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.493  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.612      ;
; 0.493  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.612      ;
; 0.493  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.612      ;
; 0.493  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.612      ;
; 0.571  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.690      ;
; 0.571  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.690      ;
; 0.683  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.801      ;
; 0.683  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.801      ;
; 0.683  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.801      ;
; 0.683  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.801      ;
; 0.683  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.801      ;
; 0.683  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.801      ;
; 0.683  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.801      ;
; 0.683  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.801      ;
; 0.683  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.801      ;
; 0.683  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.801      ;
; 0.683  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.801      ;
; 0.683  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.801      ;
; 0.719  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.845      ;
; 0.719  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.845      ;
; 0.724  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.843      ;
; 0.724  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.843      ;
; 0.724  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.843      ;
; 0.724  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.843      ;
; 0.724  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.843      ;
; 0.724  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.843      ;
; 0.724  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.843      ;
; 0.724  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.843      ;
; 0.724  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.843      ;
; 0.724  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.843      ;
; 0.738  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.864      ;
; 0.738  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.864      ;
; 0.738  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.864      ;
; 0.738  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.864      ;
; 0.738  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.864      ;
; 0.845  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.979      ;
; 0.845  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.979      ;
; 0.845  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.979      ;
; 0.845  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.979      ;
; 0.845  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.979      ;
; 0.845  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.979      ;
; 0.845  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.979      ;
; 0.845  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.979      ;
; 0.845  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.979      ;
; 0.845  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.979      ;
; 0.845  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.979      ;
; 0.845  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.979      ;
; 0.845  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.979      ;
; 0.857  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.984      ;
; 0.858  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.981      ;
; 0.858  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.985      ;
; 0.858  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|write                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.985      ;
; 0.858  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[1]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.981      ;
; 0.858  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[0]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.981      ;
; 0.858  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.985      ;
; 0.858  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[9]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.981      ;
; 0.858  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[8]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.981      ;
; 0.858  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[7]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.981      ;
; 0.858  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[6]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.981      ;
; 0.858  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[5]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.981      ;
; 0.858  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[4]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.981      ;
; 0.858  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[3]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.981      ;
; 0.858  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[2]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.981      ;
; 0.858  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|state                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.981      ;
; 0.858  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.981      ;
; 0.858  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.981      ;
; 0.862  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|read_req                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.989      ;
; 0.862  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|read                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.989      ;
; 0.862  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|write_stalled                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.989      ;
; 0.862  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|write_valid                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.989      ;
; 0.862  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.989      ;
; 0.862  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.989      ;
; 0.862  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.989      ;
; 50.342 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|jupdate                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.528      ; 0.974      ;
; 50.347 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.527      ; 0.978      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                                            ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 1.071 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|read_status_en                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.237      ; 1.392      ;
; 1.071 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_read_rdid                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.237      ; 1.392      ;
; 1.071 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_read_status                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.237      ; 1.392      ;
; 1.071 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_read_sid                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.237      ; 1.392      ;
; 1.075 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem_used[0]                                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.229      ; 1.388      ;
; 1.075 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem_used[1]                                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.229      ; 1.388      ;
; 1.075 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.232      ; 1.391      ;
; 1.075 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.232      ; 1.391      ;
; 1.075 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.232      ; 1.391      ;
; 1.076 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_cnt[1]                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.230      ; 1.390      ;
; 1.076 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_cnt[0]                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.230      ; 1.390      ;
; 1.076 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.230      ; 1.390      ;
; 1.076 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.230      ; 1.390      ;
; 1.076 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.230      ; 1.390      ;
; 1.076 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.230      ; 1.390      ;
; 1.076 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.230      ; 1.390      ;
; 1.079 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[23]                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.225      ; 1.388      ;
; 1.079 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.225      ; 1.388      ;
; 1.081 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|local_waitrequest                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.222      ; 1.387      ;
; 1.081 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_sector_erase                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.222      ; 1.387      ;
; 1.081 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_bulk_erase                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.222      ; 1.387      ;
; 1.081 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wren_internal                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.222      ; 1.387      ;
; 1.081 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_sector_protect                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.222      ; 1.387      ;
; 1.081 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|illegal_erase_reg                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.222      ; 1.387      ;
; 1.081 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|illegal_write_reg                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.222      ; 1.387      ;
; 1.081 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.222      ; 1.387      ;
; 1.081 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.234      ; 1.399      ;
; 1.081 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.234      ; 1.399      ;
; 1.085 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.224      ; 1.393      ;
; 1.085 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.224      ; 1.393      ;
; 1.090 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem[0][123]                                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.214      ; 1.388      ;
; 1.093 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[20]                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.210      ; 1.387      ;
; 1.093 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[18]                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.210      ; 1.387      ;
; 1.093 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[16]                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.210      ; 1.387      ;
; 1.093 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[15]                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.210      ; 1.387      ;
; 1.093 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[12]                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.210      ; 1.387      ;
; 1.093 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[9]                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.210      ; 1.387      ;
; 1.093 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[11]                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.210      ; 1.387      ;
; 1.093 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[13]                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.210      ; 1.387      ;
; 1.093 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[17]                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.210      ; 1.387      ;
; 1.093 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[19]                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.210      ; 1.387      ;
; 1.093 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[21]                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.210      ; 1.387      ;
; 1.093 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[22]                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.210      ; 1.387      ;
; 1.095 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator|address_reg[5]                                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.212      ; 1.391      ;
; 1.095 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator|address_reg[6]                                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.212      ; 1.391      ;
; 1.095 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator|address_reg[8]                                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.212      ; 1.391      ;
; 1.095 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator|address_reg[14]                                                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.212      ; 1.391      ;
; 1.095 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator|address_reg[15]                                                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.212      ; 1.391      ;
; 1.095 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator|address_reg[16]                                                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.212      ; 1.391      ;
; 1.096 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[7]                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.210      ; 1.390      ;
; 1.096 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[3]                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.210      ; 1.390      ;
; 1.096 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[6]                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.210      ; 1.390      ;
; 1.096 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[5]                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.210      ; 1.390      ;
; 1.096 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[2]                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.210      ; 1.390      ;
; 1.096 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[1]                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.210      ; 1.390      ;
; 1.096 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[0]                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.210      ; 1.390      ;
; 1.096 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[4]                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.210      ; 1.390      ;
; 1.096 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[2]                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.204      ; 1.384      ;
; 1.096 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[0]                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.204      ; 1.384      ;
; 1.096 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[1]                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.204      ; 1.384      ;
; 1.096 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[4]                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.204      ; 1.384      ;
; 1.096 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[5]                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.204      ; 1.384      ;
; 1.096 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[6]                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.204      ; 1.384      ;
; 1.098 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.205      ; 1.387      ;
; 1.098 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.205      ; 1.387      ;
; 1.099 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg_full[2]                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.204      ; 1.387      ;
; 1.099 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg_full[1]                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.204      ; 1.387      ;
; 1.099 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg_full[3]                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.204      ; 1.387      ;
; 1.257 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.231      ; 1.572      ;
; 1.267 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.038      ; 1.389      ;
; 1.267 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.038      ; 1.389      ;
; 1.267 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.038      ; 1.389      ;
; 1.267 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.038      ; 1.389      ;
; 1.267 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54]                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.038      ; 1.389      ;
; 1.268 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.218      ; 1.570      ;
; 1.268 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.218      ; 1.570      ;
; 1.268 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.218      ; 1.570      ;
; 1.269 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.215      ; 1.568      ;
; 1.269 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.215      ; 1.568      ;
; 1.271 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.039      ; 1.394      ;
; 1.271 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.039      ; 1.394      ;
; 1.271 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.039      ; 1.394      ;
; 1.271 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.039      ; 1.394      ;
; 1.272 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|addr_reg[23]     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.032      ; 1.388      ;
; 1.272 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|start_sppoll_reg ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.034      ; 1.390      ;
; 1.272 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[7]                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.030      ; 1.386      ;
; 1.272 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[3]                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.030      ; 1.386      ;
; 1.272 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[8]                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.031      ; 1.387      ;
; 1.272 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[10]                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.031      ; 1.387      ;
; 1.272 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[14]                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.031      ; 1.387      ;
; 1.272 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[2]                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.033      ; 1.389      ;
; 1.272 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[3]                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.033      ; 1.389      ;
; 1.272 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[4]                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.033      ; 1.389      ;
; 1.272 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[5]                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.033      ; 1.389      ;
; 1.272 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[6]                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.033      ; 1.389      ;
; 1.272 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[7]                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.030      ; 1.386      ;
; 1.272 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[8]                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.030      ; 1.386      ;
; 1.272 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[9]                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.033      ; 1.389      ;
; 1.272 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[10]                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.033      ; 1.389      ;
; 1.272 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[11]                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.033      ; 1.389      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                              ; To Node                                                                                                                                                                                                                           ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 1.485 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_lsu:lsu_inst|niosv_mem_op_state:wr_addr|state[1]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.256      ; 1.825      ;
; 1.485 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_lsu:lsu_inst|niosv_mem_op_state:wr_addr|state[0]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.256      ; 1.825      ;
; 1.490 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][6]                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.261      ; 1.835      ;
; 1.490 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.261      ; 1.835      ;
; 1.490 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.261      ; 1.835      ;
; 1.490 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.261      ; 1.835      ;
; 1.490 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.261      ; 1.835      ;
; 1.490 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.261      ; 1.835      ;
; 1.491 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rsp_fifo|mem_used[2]                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.252      ; 1.827      ;
; 1.491 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.254      ; 1.829      ;
; 1.491 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.254      ; 1.829      ;
; 1.491 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.254      ; 1.829      ;
; 1.491 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.254      ; 1.829      ;
; 1.491 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.254      ; 1.829      ;
; 1.491 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.254      ; 1.829      ;
; 1.491 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.254      ; 1.829      ;
; 1.491 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.254      ; 1.829      ;
; 1.491 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.254      ; 1.829      ;
; 1.491 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.254      ; 1.829      ;
; 1.491 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[122]                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.254      ; 1.829      ;
; 1.491 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.254      ; 1.829      ;
; 1.493 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|count[0]                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.244      ; 1.821      ;
; 1.493 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|use_reg                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.244      ; 1.821      ;
; 1.493 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_010|packet_in_progress                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.244      ; 1.821      ;
; 1.495 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[21]                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.254      ; 1.833      ;
; 1.495 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[3]                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.254      ; 1.833      ;
; 1.495 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[8]                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.254      ; 1.833      ;
; 1.495 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[16]                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.254      ; 1.833      ;
; 1.495 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[17]                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.254      ; 1.833      ;
; 1.495 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[26]                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.254      ; 1.833      ;
; 1.495 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[18]                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.254      ; 1.833      ;
; 1.495 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[20]                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.254      ; 1.833      ;
; 1.495 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[23]                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.254      ; 1.833      ;
; 1.495 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[27]                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.254      ; 1.833      ;
; 1.495 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[29]                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.254      ; 1.833      ;
; 1.495 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[2]                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.254      ; 1.833      ;
; 1.498 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|niosv_instr_buffer:buffer_inst|read_addr[0]                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.247      ; 1.829      ;
; 1.498 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|niosv_instr_buffer:buffer_inst|read_addr[1]                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.247      ; 1.829      ;
; 1.498 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|niosv_instr_buffer:buffer_inst|read_addr[2]                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.247      ; 1.829      ;
; 1.502 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.245      ; 1.831      ;
; 1.503 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|NIOSV_SOC_EXT_SDRAM_PROGMEM_input_efifo_module:the_NIOSV_SOC_EXT_SDRAM_PROGMEM_input_efifo_module|entries[0]                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.234      ; 1.821      ;
; 1.503 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|NIOSV_SOC_EXT_SDRAM_PROGMEM_input_efifo_module:the_NIOSV_SOC_EXT_SDRAM_PROGMEM_input_efifo_module|entries[1]                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.234      ; 1.821      ;
; 1.503 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|NIOSV_SOC_EXT_SDRAM_PROGMEM_input_efifo_module:the_NIOSV_SOC_EXT_SDRAM_PROGMEM_input_efifo_module|wr_address                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.234      ; 1.821      ;
; 1.503 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|dbg_vector[4]                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.237      ; 1.824      ;
; 1.503 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.244      ; 1.831      ;
; 1.503 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.244      ; 1.831      ;
; 1.503 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.244      ; 1.831      ;
; 1.504 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.248      ; 1.836      ;
; 1.504 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|delayed_unxsync_rxdxx1                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.248      ; 1.836      ;
; 1.504 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|baud_rate_counter[0]                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.248      ; 1.836      ;
; 1.504 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|baud_rate_counter[1]                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.248      ; 1.836      ;
; 1.504 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|baud_rate_counter[2]                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.248      ; 1.836      ;
; 1.504 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|baud_rate_counter[3]                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.248      ; 1.836      ;
; 1.504 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|baud_rate_counter[4]                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.248      ; 1.836      ;
; 1.504 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|baud_rate_counter[5]                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.248      ; 1.836      ;
; 1.504 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|baud_rate_counter[6]                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.248      ; 1.836      ;
; 1.504 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|baud_rate_counter[7]                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.248      ; 1.836      ;
; 1.504 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|baud_rate_counter[8]                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.248      ; 1.836      ;
; 1.504 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|baud_rate_counter[9]                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.248      ; 1.836      ;
; 1.504 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|baud_clk_en                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.248      ; 1.836      ;
; 1.504 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|do_start_rx                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.248      ; 1.836      ;
; 1.505 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rsp_fifo|mem[1][122]                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.238      ; 1.827      ;
; 1.505 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rsp_fifo|mem[1][101]                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.238      ; 1.827      ;
; 1.505 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][20]                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.236      ; 1.825      ;
; 1.505 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][10]                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.236      ; 1.825      ;
; 1.505 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rsp_fifo|mem[1][123]                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.238      ; 1.827      ;
; 1.505 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rsp_fifo|mem[1][71]                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.238      ; 1.827      ;
; 1.505 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rsp_fifo|mem[1][70]                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.238      ; 1.827      ;
; 1.508 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.236      ; 1.828      ;
; 1.508 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.236      ; 1.828      ;
; 1.509 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.242      ; 1.835      ;
; 1.509 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.242      ; 1.835      ;
; 1.509 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.242      ; 1.835      ;
; 1.509 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.242      ; 1.835      ;
; 1.509 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.242      ; 1.835      ;
; 1.509 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.242      ; 1.835      ;
; 1.509 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.240      ; 1.833      ;
; 1.509 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.240      ; 1.833      ;
; 1.509 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.242      ; 1.835      ;
; 1.509 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.240      ; 1.833      ;
; 1.509 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.241      ; 1.834      ;
; 1.509 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.242      ; 1.835      ;
; 1.509 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.242      ; 1.835      ;
; 1.509 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.241      ; 1.834      ;
; 1.509 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.240      ; 1.833      ;
; 1.509 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.241      ; 1.834      ;
; 1.509 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.241      ; 1.834      ;
; 1.509 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.241      ; 1.834      ;
; 1.509 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.242      ; 1.835      ;
; 1.509 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.241      ; 1.834      ;
; 1.509 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.241      ; 1.834      ;
; 1.509 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.242      ; 1.835      ;
; 1.509 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.242      ; 1.835      ;
; 1.509 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.240      ; 1.833      ;
; 1.509 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.242      ; 1.835      ;
; 1.509 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.240      ; 1.833      ;
; 1.509 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.242      ; 1.835      ;
; 1.509 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.242      ; 1.835      ;
; 1.509 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.241      ; 1.834      ;
; 1.509 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.242      ; 1.835      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 120
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.700
Worst Case Available Settling Time: 15.039 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                     ;
+---------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                       ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                            ; 0.497  ; 0.147 ; 5.994    ; 0.493   ; 4.734               ;
;  EXT_CLK_50MHz                              ; 14.368 ; 0.178 ; N/A      ; N/A     ; 9.247               ;
;  NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.497  ; 0.147 ; 5.994    ; 1.485   ; 4.734               ;
;  NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 14.242 ; 0.157 ; 17.323   ; 1.071   ; 19.739              ;
;  altera_reserved_tck                        ; 46.010 ; 0.181 ; 48.258   ; 0.493   ; 49.304              ;
; Design-wide TNS                             ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  EXT_CLK_50MHz                              ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altera_reserved_tck                        ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+---------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                                                                                                                                                                                                                                                                                   ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; SDRAM_ADDR[0]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR[1]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR[2]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR[3]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR[4]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR[5]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR[6]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR[7]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR[8]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR[9]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR[10]                                                                                                                                                                                                                                                                        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR[11]                                                                                                                                                                                                                                                                        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR[12]                                                                                                                                                                                                                                                                        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_BA[0]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_BA[1]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_CAS_n                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_CKE                                                                                                                                                                                                                                                                             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_CLK                                                                                                                                                                                                                                                                             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_CS_n                                                                                                                                                                                                                                                                            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQM[0]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQM[1]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_RAS_n                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_WE_n                                                                                                                                                                                                                                                                            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]                                                                                                                                                                                                                                                                               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]                                                                                                                                                                                                                                                                               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]                                                                                                                                                                                                                                                                               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]                                                                                                                                                                                                                                                                               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]                                                                                                                                                                                                                                                                               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]                                                                                                                                                                                                                                                                               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]                                                                                                                                                                                                                                                                               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]                                                                                                                                                                                                                                                                               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_TXD                                                                                                                                                                                                                                                                              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[0]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[1]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[2]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[3]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[4]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[5]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[6]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[7]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[8]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[9]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[10]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[11]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[12]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[13]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[14]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[15]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo                                                                                                                                                                                                                                                                   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Transition Times                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------+-----------------+
; Pin                                                                                                                                                                                                                                                                                   ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------+-----------------+
; SDRAM_DQ[0]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[1]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[2]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[3]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[4]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[5]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[6]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[7]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[8]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[9]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[10]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[11]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[12]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[13]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[14]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[15]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EXT_CLK_50MHz                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; BTN_RESET_n                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; BTN_USER_n                                                                                                                                                                                                                                                                            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DIPSW[0]                                                                                                                                                                                                                                                                              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DIPSW[1]                                                                                                                                                                                                                                                                              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DIPSW[3]                                                                                                                                                                                                                                                                              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DIPSW[2]                                                                                                                                                                                                                                                                              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_RXD                                                                                                                                                                                                                                                                              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms                                                                                                                                                                                                                                                                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck                                                                                                                                                                                                                                                                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi                                                                                                                                                                                                                                                                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                                                                                                                                                                                                                                                                                   ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SDRAM_ADDR[0]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[1]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[2]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[3]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[4]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[5]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[6]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[7]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[8]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; SDRAM_ADDR[9]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[10]                                                                                                                                                                                                                                                                        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[11]                                                                                                                                                                                                                                                                        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[12]                                                                                                                                                                                                                                                                        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; SDRAM_BA[0]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_BA[1]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_CAS_n                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; SDRAM_CKE                                                                                                                                                                                                                                                                             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_CLK                                                                                                                                                                                                                                                                             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_CS_n                                                                                                                                                                                                                                                                            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; SDRAM_DQM[0]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_DQM[1]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_RAS_n                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; SDRAM_WE_n                                                                                                                                                                                                                                                                            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LEDG[0]                                                                                                                                                                                                                                                                               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LEDG[1]                                                                                                                                                                                                                                                                               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LEDG[2]                                                                                                                                                                                                                                                                               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LEDG[3]                                                                                                                                                                                                                                                                               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LEDG[4]                                                                                                                                                                                                                                                                               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LEDG[5]                                                                                                                                                                                                                                                                               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; LEDG[6]                                                                                                                                                                                                                                                                               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; LEDG[7]                                                                                                                                                                                                                                                                               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; UART_TXD                                                                                                                                                                                                                                                                              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-08 V                   ; 3.1 V               ; -0.0261 V           ; 0.227 V                              ; 0.278 V                              ; 1.5e-09 s                   ; 1.32e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-08 V                  ; 3.1 V              ; -0.0261 V          ; 0.227 V                             ; 0.278 V                             ; 1.5e-09 s                  ; 1.32e-09 s                 ; Yes                       ; Yes                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-08 V                   ; 3.1 V               ; -0.0261 V           ; 0.227 V                              ; 0.278 V                              ; 1.5e-09 s                   ; 1.32e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-08 V                  ; 3.1 V              ; -0.0261 V          ; 0.227 V                             ; 0.278 V                             ; 1.5e-09 s                  ; 1.32e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[0]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[1]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[2]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[3]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[4]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[5]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[6]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[7]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[8]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[9]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[10]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[11]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[12]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[13]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[14]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[15]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo                                                                                                                                                                                                                                                                   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.07e-08 V                   ; 3.12 V              ; -0.0141 V           ; 0.213 V                              ; 0.204 V                              ; 6.63e-10 s                  ; 1.57e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.07e-08 V                  ; 3.12 V             ; -0.0141 V          ; 0.213 V                             ; 0.204 V                             ; 6.63e-10 s                 ; 1.57e-09 s                 ; Yes                       ; No                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                                                                                                                                                                                                                                                                                   ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SDRAM_ADDR[0]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; SDRAM_ADDR[1]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_ADDR[2]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_ADDR[3]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_ADDR[4]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_ADDR[5]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_ADDR[6]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_ADDR[7]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_ADDR[8]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; SDRAM_ADDR[9]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; SDRAM_ADDR[10]                                                                                                                                                                                                                                                                        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; SDRAM_ADDR[11]                                                                                                                                                                                                                                                                        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; SDRAM_ADDR[12]                                                                                                                                                                                                                                                                        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; SDRAM_BA[0]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_BA[1]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_CAS_n                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; SDRAM_CKE                                                                                                                                                                                                                                                                             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_CLK                                                                                                                                                                                                                                                                             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_CS_n                                                                                                                                                                                                                                                                            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; SDRAM_DQM[0]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQM[1]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_RAS_n                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; SDRAM_WE_n                                                                                                                                                                                                                                                                            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LEDG[0]                                                                                                                                                                                                                                                                               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LEDG[1]                                                                                                                                                                                                                                                                               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LEDG[2]                                                                                                                                                                                                                                                                               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LEDG[3]                                                                                                                                                                                                                                                                               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LEDG[4]                                                                                                                                                                                                                                                                               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LEDG[5]                                                                                                                                                                                                                                                                               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; LEDG[6]                                                                                                                                                                                                                                                                               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; LEDG[7]                                                                                                                                                                                                                                                                               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; UART_TXD                                                                                                                                                                                                                                                                              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.54e-06 V                   ; 3.09 V              ; -0.0134 V           ; 0.121 V                              ; 0.243 V                              ; 1.77e-09 s                  ; 1.7e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.54e-06 V                  ; 3.09 V             ; -0.0134 V          ; 0.121 V                             ; 0.243 V                             ; 1.77e-09 s                 ; 1.7e-09 s                  ; Yes                       ; Yes                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.54e-06 V                   ; 3.09 V              ; -0.0134 V           ; 0.121 V                              ; 0.243 V                              ; 1.77e-09 s                  ; 1.7e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.54e-06 V                  ; 3.09 V             ; -0.0134 V          ; 0.121 V                             ; 0.243 V                             ; 1.77e-09 s                 ; 1.7e-09 s                  ; Yes                       ; Yes                       ;
; SDRAM_DQ[0]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[1]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[2]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[3]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; SDRAM_DQ[4]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[5]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[6]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[7]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[8]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[9]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[10]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[11]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[12]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[13]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[14]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[15]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo                                                                                                                                                                                                                                                                   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.88e-06 V                   ; 3.1 V               ; -0.00497 V          ; 0.088 V                              ; 0.154 V                              ; 8.34e-10 s                  ; 1.96e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.88e-06 V                  ; 3.1 V              ; -0.00497 V         ; 0.088 V                             ; 0.154 V                             ; 8.34e-10 s                 ; 1.96e-09 s                 ; Yes                       ; Yes                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                                                                                                                                                                                                                                                                                   ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SDRAM_ADDR[0]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[1]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_ADDR[2]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_ADDR[3]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_ADDR[4]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_ADDR[5]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_ADDR[6]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_ADDR[7]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_ADDR[8]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[9]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[10]                                                                                                                                                                                                                                                                        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[11]                                                                                                                                                                                                                                                                        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[12]                                                                                                                                                                                                                                                                        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; SDRAM_BA[0]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_BA[1]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_CAS_n                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_CKE                                                                                                                                                                                                                                                                             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_CLK                                                                                                                                                                                                                                                                             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_CS_n                                                                                                                                                                                                                                                                            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SDRAM_DQM[0]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_DQM[1]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_RAS_n                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_WE_n                                                                                                                                                                                                                                                                            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LEDG[0]                                                                                                                                                                                                                                                                               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDG[1]                                                                                                                                                                                                                                                                               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDG[2]                                                                                                                                                                                                                                                                               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDG[3]                                                                                                                                                                                                                                                                               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDG[4]                                                                                                                                                                                                                                                                               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LEDG[5]                                                                                                                                                                                                                                                                               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LEDG[6]                                                                                                                                                                                                                                                                               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; LEDG[7]                                                                                                                                                                                                                                                                               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; UART_TXD                                                                                                                                                                                                                                                                              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; SDRAM_DQ[0]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[1]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[2]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_DQ[3]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[4]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[5]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[6]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[7]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_DQ[8]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_DQ[9]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_DQ[10]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_DQ[11]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_DQ[12]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_DQ[13]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_DQ[14]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_DQ[15]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo                                                                                                                                                                                                                                                                   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                         ;
+--------------------------------------------+--------------------------------------------+------------+------------+----------+----------+
; From Clock                                 ; To Clock                                   ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+--------------------------------------------+--------------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                        ; altera_reserved_tck                        ; 5021       ; 0          ; 43       ; 2        ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; altera_reserved_tck                        ; false path ; 0          ; 0        ; 0        ;
; EXT_CLK_50MHz                              ; EXT_CLK_50MHz                              ; 735        ; 0          ; 0        ; 0        ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; EXT_CLK_50MHz                              ; 22         ; 0          ; 0        ; 0        ;
; altera_reserved_tck                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; false path ; false path ; 0        ; 0        ;
; EXT_CLK_50MHz                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 6          ; 0          ; 0        ; 0        ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 1418810    ; 0          ; 0        ; 0        ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 87         ; 0          ; 0        ; 0        ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 155        ; 0          ; 0        ; 0        ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 41409      ; 1150       ; 1094     ; 201      ;
+--------------------------------------------+--------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                          ;
+--------------------------------------------+--------------------------------------------+------------+------------+----------+----------+
; From Clock                                 ; To Clock                                   ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+--------------------------------------------+--------------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                        ; altera_reserved_tck                        ; 5021       ; 0          ; 43       ; 2        ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; altera_reserved_tck                        ; false path ; 0          ; 0        ; 0        ;
; EXT_CLK_50MHz                              ; EXT_CLK_50MHz                              ; 735        ; 0          ; 0        ; 0        ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; EXT_CLK_50MHz                              ; 22         ; 0          ; 0        ; 0        ;
; altera_reserved_tck                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; false path ; false path ; 0        ; 0        ;
; EXT_CLK_50MHz                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 6          ; 0          ; 0        ; 0        ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 1418810    ; 0          ; 0        ; 0        ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 87         ; 0          ; 0        ; 0        ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 155        ; 0          ; 0        ; 0        ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 41409      ; 1150       ; 1094     ; 201      ;
+--------------------------------------------+--------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                    ;
+--------------------------------------------+--------------------------------------------+------------+----------+----------+----------+
; From Clock                                 ; To Clock                                   ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------+--------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                        ; altera_reserved_tck                        ; 73         ; 0        ; 2        ; 0        ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; altera_reserved_tck                        ; false path ; 0        ; 0        ; 0        ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 1853       ; 0        ; 0        ; 0        ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 772        ; 0        ; 75       ; 0        ;
+--------------------------------------------+--------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                     ;
+--------------------------------------------+--------------------------------------------+------------+----------+----------+----------+
; From Clock                                 ; To Clock                                   ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------+--------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                        ; altera_reserved_tck                        ; 73         ; 0        ; 2        ; 0        ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; altera_reserved_tck                        ; false path ; 0        ; 0        ; 0        ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 1853       ; 0        ; 0        ; 0        ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 772        ; 0        ; 75       ; 0        ;
+--------------------------------------------+--------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 25    ; 25   ;
; Unconstrained Input Port Paths  ; 152   ; 152  ;
; Unconstrained Output Ports      ; 51    ; 51   ;
; Unconstrained Output Port Paths ; 79    ; 79   ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                              ;
+--------------------------------------------+--------------------------------------------+-----------+-------------+
; Target                                     ; Clock                                      ; Type      ; Status      ;
+--------------------------------------------+--------------------------------------------+-----------+-------------+
; EXT_CLK_50MHz                              ; EXT_CLK_50MHz                              ; Base      ; Constrained ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; Generated ; Constrained ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[1] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[1] ; Generated ; Constrained ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; Generated ; Constrained ;
; altera_reserved_tck                        ; altera_reserved_tck                        ; Base      ; Constrained ;
+--------------------------------------------+--------------------------------------------+-----------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
; Input Port                                                                                                                                                                                                                                                                                         ; Comment                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
; BTN_RESET_n                                                                                                                                                                                                                                                                                        ; Partially constrained                                                                ;
; BTN_USER_n                                                                                                                                                                                                                                                                                         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIPSW[0]                                                                                                                                                                                                                                                                                           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIPSW[1]                                                                                                                                                                                                                                                                                           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIPSW[2]                                                                                                                                                                                                                                                                                           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIPSW[3]                                                                                                                                                                                                                                                                                           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3~ALTERA_DATA0 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[0]                                                                                                                                                                                                                                                                                        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[1]                                                                                                                                                                                                                                                                                        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[2]                                                                                                                                                                                                                                                                                        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[3]                                                                                                                                                                                                                                                                                        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[4]                                                                                                                                                                                                                                                                                        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[5]                                                                                                                                                                                                                                                                                        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[6]                                                                                                                                                                                                                                                                                        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[7]                                                                                                                                                                                                                                                                                        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[8]                                                                                                                                                                                                                                                                                        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[9]                                                                                                                                                                                                                                                                                        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[10]                                                                                                                                                                                                                                                                                       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[11]                                                                                                                                                                                                                                                                                       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[12]                                                                                                                                                                                                                                                                                       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[13]                                                                                                                                                                                                                                                                                       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[14]                                                                                                                                                                                                                                                                                       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[15]                                                                                                                                                                                                                                                                                       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi                                                                                                                                                                                                                                                                                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms                                                                                                                                                                                                                                                                                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+
; Output Port                                                                                                                                                                                                                                                                                       ; Comment                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+
; LEDG[0]                                                                                                                                                                                                                                                                                           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[1]                                                                                                                                                                                                                                                                                           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[2]                                                                                                                                                                                                                                                                                           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[3]                                                                                                                                                                                                                                                                                           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[4]                                                                                                                                                                                                                                                                                           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[5]                                                                                                                                                                                                                                                                                           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[6]                                                                                                                                                                                                                                                                                           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[7]                                                                                                                                                                                                                                                                                           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3~ALTERA_DCLK ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3~ALTERA_SCE  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3~ALTERA_SDO  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[0]                                                                                                                                                                                                                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[1]                                                                                                                                                                                                                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[2]                                                                                                                                                                                                                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[3]                                                                                                                                                                                                                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[4]                                                                                                                                                                                                                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[5]                                                                                                                                                                                                                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[6]                                                                                                                                                                                                                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[7]                                                                                                                                                                                                                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[8]                                                                                                                                                                                                                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[9]                                                                                                                                                                                                                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[10]                                                                                                                                                                                                                                                                                    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[11]                                                                                                                                                                                                                                                                                    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[12]                                                                                                                                                                                                                                                                                    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_BA[0]                                                                                                                                                                                                                                                                                       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_BA[1]                                                                                                                                                                                                                                                                                       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_CAS_n                                                                                                                                                                                                                                                                                       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_CLK                                                                                                                                                                                                                                                                                         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_CS_n                                                                                                                                                                                                                                                                                        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQM[0]                                                                                                                                                                                                                                                                                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQM[1]                                                                                                                                                                                                                                                                                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[0]                                                                                                                                                                                                                                                                                       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[1]                                                                                                                                                                                                                                                                                       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[2]                                                                                                                                                                                                                                                                                       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[3]                                                                                                                                                                                                                                                                                       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[4]                                                                                                                                                                                                                                                                                       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[5]                                                                                                                                                                                                                                                                                       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[6]                                                                                                                                                                                                                                                                                       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[7]                                                                                                                                                                                                                                                                                       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[8]                                                                                                                                                                                                                                                                                       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[9]                                                                                                                                                                                                                                                                                       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[10]                                                                                                                                                                                                                                                                                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[11]                                                                                                                                                                                                                                                                                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[12]                                                                                                                                                                                                                                                                                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[13]                                                                                                                                                                                                                                                                                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[14]                                                                                                                                                                                                                                                                                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[15]                                                                                                                                                                                                                                                                                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_RAS_n                                                                                                                                                                                                                                                                                       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_WE_n                                                                                                                                                                                                                                                                                        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_TXD                                                                                                                                                                                                                                                                                          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo                                                                                                                                                                                                                                                                               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
; Input Port                                                                                                                                                                                                                                                                                         ; Comment                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
; BTN_RESET_n                                                                                                                                                                                                                                                                                        ; Partially constrained                                                                ;
; BTN_USER_n                                                                                                                                                                                                                                                                                         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIPSW[0]                                                                                                                                                                                                                                                                                           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIPSW[1]                                                                                                                                                                                                                                                                                           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIPSW[2]                                                                                                                                                                                                                                                                                           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIPSW[3]                                                                                                                                                                                                                                                                                           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3~ALTERA_DATA0 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[0]                                                                                                                                                                                                                                                                                        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[1]                                                                                                                                                                                                                                                                                        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[2]                                                                                                                                                                                                                                                                                        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[3]                                                                                                                                                                                                                                                                                        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[4]                                                                                                                                                                                                                                                                                        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[5]                                                                                                                                                                                                                                                                                        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[6]                                                                                                                                                                                                                                                                                        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[7]                                                                                                                                                                                                                                                                                        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[8]                                                                                                                                                                                                                                                                                        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[9]                                                                                                                                                                                                                                                                                        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[10]                                                                                                                                                                                                                                                                                       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[11]                                                                                                                                                                                                                                                                                       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[12]                                                                                                                                                                                                                                                                                       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[13]                                                                                                                                                                                                                                                                                       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[14]                                                                                                                                                                                                                                                                                       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[15]                                                                                                                                                                                                                                                                                       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi                                                                                                                                                                                                                                                                                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms                                                                                                                                                                                                                                                                                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+
; Output Port                                                                                                                                                                                                                                                                                       ; Comment                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+
; LEDG[0]                                                                                                                                                                                                                                                                                           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[1]                                                                                                                                                                                                                                                                                           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[2]                                                                                                                                                                                                                                                                                           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[3]                                                                                                                                                                                                                                                                                           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[4]                                                                                                                                                                                                                                                                                           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[5]                                                                                                                                                                                                                                                                                           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[6]                                                                                                                                                                                                                                                                                           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[7]                                                                                                                                                                                                                                                                                           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3~ALTERA_DCLK ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3~ALTERA_SCE  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3~ALTERA_SDO  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[0]                                                                                                                                                                                                                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[1]                                                                                                                                                                                                                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[2]                                                                                                                                                                                                                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[3]                                                                                                                                                                                                                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[4]                                                                                                                                                                                                                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[5]                                                                                                                                                                                                                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[6]                                                                                                                                                                                                                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[7]                                                                                                                                                                                                                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[8]                                                                                                                                                                                                                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[9]                                                                                                                                                                                                                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[10]                                                                                                                                                                                                                                                                                    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[11]                                                                                                                                                                                                                                                                                    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[12]                                                                                                                                                                                                                                                                                    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_BA[0]                                                                                                                                                                                                                                                                                       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_BA[1]                                                                                                                                                                                                                                                                                       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_CAS_n                                                                                                                                                                                                                                                                                       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_CLK                                                                                                                                                                                                                                                                                         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_CS_n                                                                                                                                                                                                                                                                                        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQM[0]                                                                                                                                                                                                                                                                                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQM[1]                                                                                                                                                                                                                                                                                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[0]                                                                                                                                                                                                                                                                                       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[1]                                                                                                                                                                                                                                                                                       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[2]                                                                                                                                                                                                                                                                                       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[3]                                                                                                                                                                                                                                                                                       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[4]                                                                                                                                                                                                                                                                                       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[5]                                                                                                                                                                                                                                                                                       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[6]                                                                                                                                                                                                                                                                                       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[7]                                                                                                                                                                                                                                                                                       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[8]                                                                                                                                                                                                                                                                                       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[9]                                                                                                                                                                                                                                                                                       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[10]                                                                                                                                                                                                                                                                                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[11]                                                                                                                                                                                                                                                                                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[12]                                                                                                                                                                                                                                                                                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[13]                                                                                                                                                                                                                                                                                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[14]                                                                                                                                                                                                                                                                                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[15]                                                                                                                                                                                                                                                                                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_RAS_n                                                                                                                                                                                                                                                                                       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_WE_n                                                                                                                                                                                                                                                                                        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_TXD                                                                                                                                                                                                                                                                                          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo                                                                                                                                                                                                                                                                               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition
    Info: Processing started: Tue Oct  1 21:22:31 2024
Info: Command: quartus_sta niosv_soc_epcs_sdram_iic_freertos -c niosv_soc_epcs_sdram_iic_freertos_top
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 14 of the 14 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: '../qsys/NIOSV_SOC/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: '../qsys/NIOSV_SOC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: '../constraints/timing_de0nano_brd.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {NIOSV_SOC_inst|altpll_clks|sd1|pll7|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0]} {NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0]}
    Info (332110): create_generated_clock -source {NIOSV_SOC_inst|altpll_clks|sd1|pll7|inclk[0]} -multiply_by 2 -phase -60.00 -duty_cycle 50.00 -name {NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[1]} {NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[1]}
    Info (332110): create_generated_clock -source {NIOSV_SOC_inst|altpll_clks|sd1|pll7|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2]} {NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.497
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.497               0.000 NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] 
    Info (332119):    14.242               0.000 NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] 
    Info (332119):    14.368               0.000 EXT_CLK_50MHz 
    Info (332119):    46.010               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.308
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.308               0.000 NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] 
    Info (332119):     0.322               0.000 NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] 
    Info (332119):     0.344               0.000 EXT_CLK_50MHz 
    Info (332119):     0.344               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 5.994
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.994               0.000 NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] 
    Info (332119):    17.323               0.000 NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] 
    Info (332119):    48.258               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.885
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.885               0.000 altera_reserved_tck 
    Info (332119):     1.818               0.000 NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] 
    Info (332119):     2.547               0.000 NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.734
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.734               0.000 NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] 
    Info (332119):     9.583               0.000 EXT_CLK_50MHz 
    Info (332119):    19.744               0.000 NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] 
    Info (332119):    49.523               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 120 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 120
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.700
    Info (332114): Worst Case Available Settling Time: 11.435 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 1.442
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.442               0.000 NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] 
    Info (332119):    14.810               0.000 NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] 
    Info (332119):    14.892               0.000 EXT_CLK_50MHz 
    Info (332119):    46.489               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.297
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.297               0.000 NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] 
    Info (332119):     0.299               0.000 EXT_CLK_50MHz 
    Info (332119):     0.299               0.000 NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] 
    Info (332119):     0.299               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 6.421
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.421               0.000 NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] 
    Info (332119):    17.621               0.000 NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] 
    Info (332119):    48.505               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.790
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.790               0.000 altera_reserved_tck 
    Info (332119):     1.615               0.000 NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] 
    Info (332119):     2.294               0.000 NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.736
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.736               0.000 NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] 
    Info (332119):     9.593               0.000 EXT_CLK_50MHz 
    Info (332119):    19.739               0.000 NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] 
    Info (332119):    49.484               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 120 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 120
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.700
    Info (332114): Worst Case Available Settling Time: 12.252 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 4.604
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.604               0.000 NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] 
    Info (332119):    16.690               0.000 NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] 
    Info (332119):    16.840               0.000 EXT_CLK_50MHz 
    Info (332119):    48.031               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.147
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.147               0.000 NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] 
    Info (332119):     0.157               0.000 NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] 
    Info (332119):     0.178               0.000 EXT_CLK_50MHz 
    Info (332119):     0.181               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 7.626
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.626               0.000 NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] 
    Info (332119):    18.438               0.000 NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] 
    Info (332119):    49.303               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.493
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.493               0.000 altera_reserved_tck 
    Info (332119):     1.071               0.000 NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] 
    Info (332119):     1.485               0.000 NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.749
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.749               0.000 NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] 
    Info (332119):     9.247               0.000 EXT_CLK_50MHz 
    Info (332119):    19.751               0.000 NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] 
    Info (332119):    49.304               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 120 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 120
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.700
    Info (332114): Worst Case Available Settling Time: 15.039 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 5015 megabytes
    Info: Processing ended: Tue Oct  1 21:22:34 2024
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:05


