<module name="USBHOST_CM" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="CM_FCLKEN_USBHOST" acronym="CM_FCLKEN_USBHOST" offset="0x0" width="32" description="Controls the modules functional clock activity.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x00000000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="EN_USBHOST2" width="1" begin="1" end="1" resetval="0x0" description="USB HOST 120-MHz functional clock control" range="" rwaccess="RW">
      <bitenum value="0" token="EN_USBHOST2_0" description="USBHOST_120M_FCLK is disabled"/>
      <bitenum value="1" token="EN_USBHOST2_1" description="USBHOST_120M_FCLK is enabled"/>
    </bitfield>
    <bitfield id="EN_USBHOST1" width="1" begin="0" end="0" resetval="0x0" description="USB HOST 48-MHz functional clock control" range="" rwaccess="RW">
      <bitenum value="0" token="EN_USBHOST1_0" description="USBHOST_48M_FCLK is disabled"/>
      <bitenum value="1" token="EN_USBHOST1_1" description="USBHOST_48M_FCLK is enabled"/>
    </bitfield>
  </register>
  <register id="CM_ICLKEN_USBHOST" acronym="CM_ICLKEN_USBHOST" offset="0x10" width="32" description="Controls the modules interface clock activity.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x00000000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="EN_USBHOST" width="1" begin="0" end="0" resetval="0x0" description="USB HOST interface clock control" range="" rwaccess="RW">
      <bitenum value="0" token="EN_USBHOST_0" description="USB HOST interface clock is disabled"/>
      <bitenum value="1" token="EN_USBHOST_1" description="USB HOST interface clock is enabled"/>
    </bitfield>
  </register>
  <register id="CM_IDLEST_USBHOST" acronym="CM_IDLEST_USBHOST" offset="0x20" width="32" description="Modules access availability monitoring. This register is read only and automatically updated.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x00000000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="ST_USBHOST_IDLE" width="1" begin="1" end="1" resetval="0x1" description="USB HOST idle status." range="" rwaccess="R">
      <bitenum value="0" token="ST_USBHOST_IDLE_0" description="USB HOST is active."/>
      <bitenum value="1" token="ST_USBHOST_IDLE_1" description="USB HOST is in idle mode and cannot be accessed."/>
    </bitfield>
    <bitfield id="ST_USBHOST_STDBY" width="1" begin="0" end="0" resetval="0x1" description="USB HOST standby status." range="" rwaccess="R">
      <bitenum value="0" token="ST_USBHOST_STDBY_0" description="USB HOST is active."/>
      <bitenum value="1" token="ST_USBHOST_STDBY_1" description="USB HOST is in standby mode."/>
    </bitfield>
  </register>
  <register id="CM_AUTOIDLE_USBHOST" acronym="CM_AUTOIDLE_USBHOST" offset="0x30" width="32" description="This register controls the automatic control of the modules interface clock activity.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x00000000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="AUTO_USBHOST" width="1" begin="0" end="0" resetval="0x0" description="USB HOST auto clock control." range="" rwaccess="RW">
      <bitenum value="0" token="AUTO_USBHOST_0" description="USB HOST interface clock is unrelated to the domain state transition."/>
      <bitenum value="1" token="AUTO_USBHOST_1" description="USB HOST interface clock is automatically enabled or disabled along with the domain state transition."/>
    </bitfield>
  </register>
  <register id="CM_SLEEPDEP_USBHOST" acronym="CM_SLEEPDEP_USBHOST" offset="0x44" width="32" description="This register allows enabling or disabling the sleep transition dependency of USB HOST domain with respect to other domain.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x00000000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="EN_IVA2" width="1" begin="2" end="2" resetval="0x0" description="IVA2 domain dependency" range="" rwaccess="RW">
      <bitenum value="0" token="EN_IVA2_0" description="USB HOST domain sleep dependency with IVA2 domain is disabled."/>
      <bitenum value="1" token="EN_IVA2_1" description="USB HOST domain sleep dependency with IVA2 domain is enabled."/>
    </bitfield>
    <bitfield id="EN_MPU" width="1" begin="1" end="1" resetval="0x0" description="MPU domain dependency" range="" rwaccess="RW">
      <bitenum value="0" token="EN_MPU_0" description="USB HOST domain sleep dependency with MPU domain is disabled."/>
      <bitenum value="1" token="EN_MPU_1" description="USB HOST domain sleep dependency with MPU domain is enabled."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
  </register>
  <register id="CM_CLKSTCTRL_USBHOST" acronym="CM_CLKSTCTRL_USBHOST" offset="0x48" width="32" description="This register enables the domain power state transition. It controls the HW supervised domain power state transition between ACTIVE and INACTIVE states.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x00000000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="CLKTRCTRL_USBHOST" width="2" begin="1" end="0" resetval="0x0" description="Controls the clock state transition of the USB HOST clock domain." range="" rwaccess="RW">
      <bitenum value="0" token="CLKTRCTRL_USBHOST_0" description="Automatic transition is disabled"/>
      <bitenum value="1" token="CLKTRCTRL_USBHOST_1" description="Start a software supervised sleep transition on the domain"/>
      <bitenum value="2" token="CLKTRCTRL_USBHOST_2" description="Start a software supervised wake-up transition on the domain"/>
      <bitenum value="3" token="CLKTRCTRL_USBHOST_3" description="Automatic transition is enabled. Transition is supervised by the HardWare."/>
    </bitfield>
  </register>
  <register id="CM_CLKSTST_USBHOST" acronym="CM_CLKSTST_USBHOST" offset="0x4C" width="32" description="This register provides a status on the interface clock activity in the domain.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x00000000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="CLKACTIVITY_USBHOST" width="1" begin="0" end="0" resetval="0x0" description="Interface clock activity status" range="" rwaccess="R">
      <bitenum value="0" token="CLKACTIVITY_USBHOST_0" description="No domain interface clock activity"/>
      <bitenum value="1" token="CLKACTIVITY_USBHOST_1" description="Domain interface clock is active"/>
    </bitfield>
  </register>
</module>
