

================================================================
== Vivado HLS Report for 'deta_LUT'
================================================================
* Date:           Mon Aug 20 16:37:53 2018

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        hls_deta_LUT
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1927-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.11|      3.37|        0.51|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    6|    6|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      1|       -|       -|
|Expression       |        -|      -|       0|      77|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        1|      -|       0|       0|
|Multiplexer      |        -|      -|       -|       -|
|Register         |        -|      -|      72|       1|
+-----------------+---------+-------+--------+--------+
|Total            |        1|      1|      72|      78|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------+----------------------+-----------+
    |         Instance        |        Module        | Expression|
    +-------------------------+----------------------+-----------+
    |deta_LUT_mul_mul_cud_U1  |deta_LUT_mul_mul_cud  |  i0 * i1  |
    +-------------------------+----------------------+-----------+

    * Memory: 
    +---------------+----------------------+---------+---+----+------+-----+------+-------------+
    |     Memory    |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------------+----------------------+---------+---+----+------+-----+------+-------------+
    |deta_table1_U  |deta_LUT_deta_tabbkb  |        1|  0|   0|  1024|    5|     1|         5120|
    +---------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total          |                      |        1|  0|   0|  1024|    5|     1|         5120|
    +---------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |neg_mul_fu_119_p2       |     -    |      0|  0|  23|           1|          23|
    |neg_ti_fu_151_p2        |     -    |      0|  0|   9|           1|           9|
    |r_V_fu_168_p2           |     -    |      0|  0|   9|           7|           9|
    |sel_tmp2_fu_218_p2      |    and   |      0|  0|   1|           1|           1|
    |icmp_fu_203_p2          |   icmp   |      0|  0|   2|           3|           1|
    |tmp_4_fu_231_p2         |    or    |      0|  0|   1|           1|           1|
    |p_v_fu_140_p3           |  select  |      0|  0|  12|           1|          12|
    |sel_tmp_cast_fu_223_p3  |  select  |      0|  0|   4|           1|           1|
    |storemerge1_fu_236_p3   |  select  |      0|  0|   5|           1|           5|
    |tmp_9_fu_161_p3         |  select  |      0|  0|   9|           1|           9|
    |sel_tmp1_fu_213_p2      |    xor   |      0|  0|   2|           1|           2|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0|  77|          19|          73|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                   |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter3_tmp_8_reg_273   |   9|   0|    9|          0|
    |ap_pipeline_reg_pp0_iter5_tmp_12_reg_288  |   1|   0|    1|          0|
    |icmp_reg_299                              |   1|   0|    1|          0|
    |r_V_reg_283                               |   9|   0|    9|          0|
    |tmp_12_reg_288                            |   1|   0|    1|          0|
    |tmp_13_reg_294                            |   3|   0|    3|          0|
    |tmp_1_reg_268                             |  23|   0|   23|          0|
    |tmp_6_reg_262                             |   1|   0|    1|          0|
    |tmp_7_reg_278                             |   8|   0|    8|          0|
    |tmp_8_reg_273                             |   9|   0|    9|          0|
    |tmp_6_reg_262                             |   0|   1|    1|          0|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     |  72|   1|   73|          0|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------------------------------------------------------------------------------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |                                                  Source Object                                                 |    C Type    |
+--------------+-----+-----+------------+----------------------------------------------------------------------------------------------------------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs | deta_LUT<ap_fixed<11, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 1024> | return value |
|ap_rst        |  in |    1| ap_ctrl_hs | deta_LUT<ap_fixed<11, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 1024> | return value |
|ap_start      |  in |    1| ap_ctrl_hs | deta_LUT<ap_fixed<11, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 1024> | return value |
|ap_done       | out |    1| ap_ctrl_hs | deta_LUT<ap_fixed<11, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 1024> | return value |
|ap_idle       | out |    1| ap_ctrl_hs | deta_LUT<ap_fixed<11, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 1024> | return value |
|ap_ready      | out |    1| ap_ctrl_hs | deta_LUT<ap_fixed<11, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 1024> | return value |
|data_V        |  in |   11|   ap_none  |                                                     data_V                                                     |    pointer   |
|res_V         | out |   14|   ap_vld   |                                                      res_V                                                     |    pointer   |
|res_V_ap_vld  | out |    1|   ap_vld   |                                                      res_V                                                     |    pointer   |
+--------------+-----+-----+------------+----------------------------------------------------------------------------------------------------------------+--------------+

