# do ShiftReg6Bits_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /opt/intelFPGA_lite/19.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/maomv/Repositories/laboratorio-de-sistemas-digitais/mini-projeto/ShiftReg6BitsLeft.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:32 on May 19,2022
# vcom -reportprogress 300 -93 -work work /home/maomv/Repositories/laboratorio-de-sistemas-digitais/mini-projeto/ShiftReg6BitsLeft.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ShiftReg6BitsLeft
# -- Compiling architecture Behavioral of ShiftReg6BitsLeft
# End time: 10:57:33 on May 19,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# 
# stdin: <EOF>
vcom -reportprogress 300 -work work /home/maomv/Repositories/laboratorio-de-sistemas-digitais/mini-projeto/ShiftReg6BitsLeftTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:41 on May 19,2022
# vcom -reportprogress 300 -work work /home/maomv/Repositories/laboratorio-de-sistemas-digitais/mini-projeto/ShiftReg6BitsLeftTb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ShiftReg6BitsLeftTb
# -- Compiling architecture stimulus of ShiftReg6BitsLeftTb
# -- Loading entity ShiftReg6BitsLeft
# End time: 10:57:41 on May 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.shiftreg6bitslefttb(stimulus)
# vsim work.shiftreg6bitslefttb(stimulus) 
# Start time: 10:57:44 on May 19,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.shiftreg6bitslefttb(stimulus)
# Loading work.shiftreg6bitsleft(behavioral)
add wave -position end  sim:/shiftreg6bitslefttb/s_ClockIn
add wave -position end  sim:/shiftreg6bitslefttb/s_Reset
add wave -position end  sim:/shiftreg6bitslefttb/s_AddedBit
add wave -position end  sim:/shiftreg6bitslefttb/s_DataOut
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_files.so.2 : module was loaded at an absolute address.
quit
# End time: 11:00:56 on May 19,2022, Elapsed time: 0:03:12
# Errors: 0, Warnings: 8
