Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Fri Oct 26 15:11:51 2018
| Host         : travis-job-timvideos-hdmi2usb-litex-446726604.travisci.net running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
--------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 48 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.614        0.000                      0                11290        0.035        0.000                      0                11288        0.264        0.000                       0                  3552  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)         Period(ns)      Frequency(MHz)
-----            ------------         ----------      --------------
clk100           {0.000 5.000}        10.000          100.000         
  pll_clk200     {0.000 2.500}        5.000           200.000         
  pll_fb         {0.000 5.000}        10.000          100.000         
  pll_sys        {0.000 5.000}        10.000          100.000         
  pll_sys4x      {0.000 1.250}        2.500           400.000         
  pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         
sys_clk          {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                             3.000        0.000                       0                     1  
  pll_clk200           3.064        0.000                      0                   13        0.248        0.000                      0                   13        0.264        0.000                       0                    10  
  pll_fb                                                                                                                                                           8.751        0.000                       0                     2  
  pll_sys                                                                                                                                                          7.845        0.000                       0                     2  
  pll_sys4x                                                                                                                                                        0.345        0.000                       0                    77  
  pll_sys4x_dqs                                                                                                                                                    0.345        0.000                       0                     4  
sys_clk                0.614        0.000                      0                11275        0.035        0.000                      0                11275        3.750        0.000                       0                  3456  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
              pll_clk200          3.641        0.000                      0                    1                                                                        
              sys_clk             2.369        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk200
  To Clock:  pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.064ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.248ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.449%)  route 1.072ns (62.551%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.988ns = ( 10.988 - 5.000 ) 
    Source Clock Delay      (SCD):    6.337ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.725    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.813 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.713     4.526    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.622 r  BUFG_3/O
                         net (fo=8, routed)           1.714     6.337    clk200_clk
    SLICE_X88Y76         FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDSE (Prop_fdse_C_Q)         0.518     6.855 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.883     7.737    reset_counter[2]
    SLICE_X88Y76         LUT4 (Prop_lut4_I2_O)        0.124     7.861 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     8.051    reset_counter[3]_i_1_n_0
    SLICE_X88Y76         FDSE                                         r  reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    F4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.401     6.401 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.582    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.665 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.634     9.299    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.390 r  BUFG_3/O
                         net (fo=8, routed)           1.597    10.988    clk200_clk
    SLICE_X88Y76         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.349    11.337    
                         clock uncertainty           -0.053    11.284    
    SLICE_X88Y76         FDSE (Setup_fdse_C_CE)      -0.169    11.115    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.115    
                         arrival time                          -8.051    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.449%)  route 1.072ns (62.551%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.988ns = ( 10.988 - 5.000 ) 
    Source Clock Delay      (SCD):    6.337ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.725    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.813 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.713     4.526    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.622 r  BUFG_3/O
                         net (fo=8, routed)           1.714     6.337    clk200_clk
    SLICE_X88Y76         FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDSE (Prop_fdse_C_Q)         0.518     6.855 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.883     7.737    reset_counter[2]
    SLICE_X88Y76         LUT4 (Prop_lut4_I2_O)        0.124     7.861 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     8.051    reset_counter[3]_i_1_n_0
    SLICE_X88Y76         FDSE                                         r  reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    F4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.401     6.401 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.582    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.665 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.634     9.299    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.390 r  BUFG_3/O
                         net (fo=8, routed)           1.597    10.988    clk200_clk
    SLICE_X88Y76         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.349    11.337    
                         clock uncertainty           -0.053    11.284    
    SLICE_X88Y76         FDSE (Setup_fdse_C_CE)      -0.169    11.115    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.115    
                         arrival time                          -8.051    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.449%)  route 1.072ns (62.551%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.988ns = ( 10.988 - 5.000 ) 
    Source Clock Delay      (SCD):    6.337ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.725    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.813 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.713     4.526    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.622 r  BUFG_3/O
                         net (fo=8, routed)           1.714     6.337    clk200_clk
    SLICE_X88Y76         FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDSE (Prop_fdse_C_Q)         0.518     6.855 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.883     7.737    reset_counter[2]
    SLICE_X88Y76         LUT4 (Prop_lut4_I2_O)        0.124     7.861 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     8.051    reset_counter[3]_i_1_n_0
    SLICE_X88Y76         FDSE                                         r  reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    F4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.401     6.401 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.582    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.665 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.634     9.299    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.390 r  BUFG_3/O
                         net (fo=8, routed)           1.597    10.988    clk200_clk
    SLICE_X88Y76         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism              0.349    11.337    
                         clock uncertainty           -0.053    11.284    
    SLICE_X88Y76         FDSE (Setup_fdse_C_CE)      -0.169    11.115    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.115    
                         arrival time                          -8.051    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.449%)  route 1.072ns (62.551%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.988ns = ( 10.988 - 5.000 ) 
    Source Clock Delay      (SCD):    6.337ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.725    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.813 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.713     4.526    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.622 r  BUFG_3/O
                         net (fo=8, routed)           1.714     6.337    clk200_clk
    SLICE_X88Y76         FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDSE (Prop_fdse_C_Q)         0.518     6.855 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.883     7.737    reset_counter[2]
    SLICE_X88Y76         LUT4 (Prop_lut4_I2_O)        0.124     7.861 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     8.051    reset_counter[3]_i_1_n_0
    SLICE_X88Y76         FDSE                                         r  reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    F4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.401     6.401 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.582    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.665 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.634     9.299    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.390 r  BUFG_3/O
                         net (fo=8, routed)           1.597    10.988    clk200_clk
    SLICE_X88Y76         FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism              0.349    11.337    
                         clock uncertainty           -0.053    11.284    
    SLICE_X88Y76         FDSE (Setup_fdse_C_CE)      -0.169    11.115    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.115    
                         arrival time                          -8.051    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.206ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.020ns  (logic 0.478ns (46.854%)  route 0.542ns (53.146%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.988ns = ( 10.988 - 5.000 ) 
    Source Clock Delay      (SCD):    6.341ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.725    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.813 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.713     4.526    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.622 r  BUFG_3/O
                         net (fo=8, routed)           1.718     6.341    clk200_clk
    SLICE_X88Y78         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y78         FDPE (Prop_fdpe_C_Q)         0.478     6.819 r  FDPE_3/Q
                         net (fo=5, routed)           0.542     7.361    clk200_rst
    SLICE_X88Y76         FDSE                                         r  reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    F4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.401     6.401 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.582    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.665 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.634     9.299    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.390 r  BUFG_3/O
                         net (fo=8, routed)           1.597    10.988    clk200_clk
    SLICE_X88Y76         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.327    11.315    
                         clock uncertainty           -0.053    11.262    
    SLICE_X88Y76         FDSE (Setup_fdse_C_S)       -0.695    10.567    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.567    
                         arrival time                          -7.361    
  -------------------------------------------------------------------
                         slack                                  3.206    

Slack (MET) :             3.206ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.020ns  (logic 0.478ns (46.854%)  route 0.542ns (53.146%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.988ns = ( 10.988 - 5.000 ) 
    Source Clock Delay      (SCD):    6.341ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.725    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.813 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.713     4.526    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.622 r  BUFG_3/O
                         net (fo=8, routed)           1.718     6.341    clk200_clk
    SLICE_X88Y78         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y78         FDPE (Prop_fdpe_C_Q)         0.478     6.819 r  FDPE_3/Q
                         net (fo=5, routed)           0.542     7.361    clk200_rst
    SLICE_X88Y76         FDSE                                         r  reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    F4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.401     6.401 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.582    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.665 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.634     9.299    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.390 r  BUFG_3/O
                         net (fo=8, routed)           1.597    10.988    clk200_clk
    SLICE_X88Y76         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.327    11.315    
                         clock uncertainty           -0.053    11.262    
    SLICE_X88Y76         FDSE (Setup_fdse_C_S)       -0.695    10.567    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.567    
                         arrival time                          -7.361    
  -------------------------------------------------------------------
                         slack                                  3.206    

Slack (MET) :             3.206ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.020ns  (logic 0.478ns (46.854%)  route 0.542ns (53.146%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.988ns = ( 10.988 - 5.000 ) 
    Source Clock Delay      (SCD):    6.341ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.725    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.813 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.713     4.526    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.622 r  BUFG_3/O
                         net (fo=8, routed)           1.718     6.341    clk200_clk
    SLICE_X88Y78         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y78         FDPE (Prop_fdpe_C_Q)         0.478     6.819 r  FDPE_3/Q
                         net (fo=5, routed)           0.542     7.361    clk200_rst
    SLICE_X88Y76         FDSE                                         r  reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    F4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.401     6.401 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.582    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.665 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.634     9.299    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.390 r  BUFG_3/O
                         net (fo=8, routed)           1.597    10.988    clk200_clk
    SLICE_X88Y76         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism              0.327    11.315    
                         clock uncertainty           -0.053    11.262    
    SLICE_X88Y76         FDSE (Setup_fdse_C_S)       -0.695    10.567    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.567    
                         arrival time                          -7.361    
  -------------------------------------------------------------------
                         slack                                  3.206    

Slack (MET) :             3.206ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.020ns  (logic 0.478ns (46.854%)  route 0.542ns (53.146%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.988ns = ( 10.988 - 5.000 ) 
    Source Clock Delay      (SCD):    6.341ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.725    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.813 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.713     4.526    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.622 r  BUFG_3/O
                         net (fo=8, routed)           1.718     6.341    clk200_clk
    SLICE_X88Y78         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y78         FDPE (Prop_fdpe_C_Q)         0.478     6.819 r  FDPE_3/Q
                         net (fo=5, routed)           0.542     7.361    clk200_rst
    SLICE_X88Y76         FDSE                                         r  reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    F4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.401     6.401 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.582    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.665 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.634     9.299    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.390 r  BUFG_3/O
                         net (fo=8, routed)           1.597    10.988    clk200_clk
    SLICE_X88Y76         FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism              0.327    11.315    
                         clock uncertainty           -0.053    11.262    
    SLICE_X88Y76         FDSE (Setup_fdse_C_S)       -0.695    10.567    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.567    
                         arrival time                          -7.361    
  -------------------------------------------------------------------
                         slack                                  3.206    

Slack (MET) :             3.263ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.738ns  (logic 0.773ns (44.484%)  route 0.965ns (55.516%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.986ns = ( 10.986 - 5.000 ) 
    Source Clock Delay      (SCD):    6.341ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.725    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.813 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.713     4.526    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.622 r  BUFG_3/O
                         net (fo=8, routed)           1.718     6.341    clk200_clk
    SLICE_X88Y78         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y78         FDPE (Prop_fdpe_C_Q)         0.478     6.819 r  FDPE_3/Q
                         net (fo=5, routed)           0.965     7.783    clk200_rst
    SLICE_X88Y75         LUT6 (Prop_lut6_I5_O)        0.295     8.078 r  ic_reset_i_1/O
                         net (fo=1, routed)           0.000     8.078    ic_reset_i_1_n_0
    SLICE_X88Y75         FDRE                                         r  ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    F4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.401     6.401 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.582    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.665 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.634     9.299    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.390 r  BUFG_3/O
                         net (fo=8, routed)           1.595    10.986    clk200_clk
    SLICE_X88Y75         FDRE                                         r  ic_reset_reg/C
                         clock pessimism              0.327    11.313    
                         clock uncertainty           -0.053    11.260    
    SLICE_X88Y75         FDRE (Setup_fdre_C_D)        0.081    11.341    ic_reset_reg
  -------------------------------------------------------------------
                         required time                         11.341    
                         arrival time                          -8.078    
  -------------------------------------------------------------------
                         slack                                  3.263    

Slack (MET) :             3.554ns  (required time - arrival time)
  Source:                 reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.512ns  (logic 0.807ns (53.385%)  route 0.705ns (46.615%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.988ns = ( 10.988 - 5.000 ) 
    Source Clock Delay      (SCD):    6.337ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.725    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.813 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.713     4.526    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.622 r  BUFG_3/O
                         net (fo=8, routed)           1.714     6.337    clk200_clk
    SLICE_X88Y76         FDSE                                         r  reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDSE (Prop_fdse_C_Q)         0.478     6.815 r  reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.705     7.519    reset_counter[3]
    SLICE_X88Y76         LUT4 (Prop_lut4_I3_O)        0.329     7.848 r  reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     7.848    reset_counter[3]_i_2_n_0
    SLICE_X88Y76         FDSE                                         r  reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    F4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.401     6.401 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.582    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.665 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.634     9.299    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.390 r  BUFG_3/O
                         net (fo=8, routed)           1.597    10.988    clk200_clk
    SLICE_X88Y76         FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism              0.349    11.337    
                         clock uncertainty           -0.053    11.284    
    SLICE_X88Y76         FDSE (Setup_fdse_C_D)        0.118    11.402    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.402    
                         arrival time                          -7.848    
  -------------------------------------------------------------------
                         slack                                  3.554    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.246ns (64.610%)  route 0.135ns (35.390%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.680    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.730 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.514     1.244    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.270 r  BUFG_3/O
                         net (fo=8, routed)           0.595     1.864    clk200_clk
    SLICE_X88Y76         FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDSE (Prop_fdse_C_Q)         0.148     2.012 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.135     2.147    reset_counter[1]
    SLICE_X88Y75         LUT6 (Prop_lut6_I0_O)        0.098     2.245 r  ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.245    ic_reset_i_1_n_0
    SLICE_X88Y75         FDRE                                         r  ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.909    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.962 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.560     1.521    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.550 r  BUFG_3/O
                         net (fo=8, routed)           0.863     2.413    clk200_clk
    SLICE_X88Y75         FDRE                                         r  ic_reset_reg/C
                         clock pessimism             -0.536     1.876    
    SLICE_X88Y75         FDRE (Hold_fdre_C_D)         0.121     1.997    ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.997    
                         arrival time                           2.245    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.207ns (51.051%)  route 0.198ns (48.949%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.414ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.680    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.730 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.514     1.244    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.270 r  BUFG_3/O
                         net (fo=8, routed)           0.595     1.864    clk200_clk
    SLICE_X88Y76         FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDSE (Prop_fdse_C_Q)         0.164     2.028 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.198     2.227    reset_counter[0]
    SLICE_X88Y76         LUT2 (Prop_lut2_I0_O)        0.043     2.270 r  reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.270    reset_counter[1]_i_1_n_0
    SLICE_X88Y76         FDSE                                         r  reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.909    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.962 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.560     1.521    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.550 r  BUFG_3/O
                         net (fo=8, routed)           0.864     2.414    clk200_clk
    SLICE_X88Y76         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism             -0.549     1.864    
    SLICE_X88Y76         FDSE (Hold_fdse_C_D)         0.131     1.995    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.270    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.207ns (51.051%)  route 0.198ns (48.949%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.414ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.680    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.730 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.514     1.244    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.270 r  BUFG_3/O
                         net (fo=8, routed)           0.595     1.864    clk200_clk
    SLICE_X88Y76         FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDSE (Prop_fdse_C_Q)         0.164     2.028 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.198     2.227    reset_counter[0]
    SLICE_X88Y76         LUT4 (Prop_lut4_I1_O)        0.043     2.270 r  reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.270    reset_counter[3]_i_2_n_0
    SLICE_X88Y76         FDSE                                         r  reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.909    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.962 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.560     1.521    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.550 r  BUFG_3/O
                         net (fo=8, routed)           0.864     2.414    clk200_clk
    SLICE_X88Y76         FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism             -0.549     1.864    
    SLICE_X88Y76         FDSE (Hold_fdse_C_D)         0.131     1.995    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.270    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.291%)  route 0.198ns (48.709%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.414ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.680    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.730 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.514     1.244    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.270 r  BUFG_3/O
                         net (fo=8, routed)           0.595     1.864    clk200_clk
    SLICE_X88Y76         FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDSE (Prop_fdse_C_Q)         0.164     2.028 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.198     2.227    reset_counter[0]
    SLICE_X88Y76         LUT3 (Prop_lut3_I1_O)        0.045     2.272 r  reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.272    reset_counter[2]_i_1_n_0
    SLICE_X88Y76         FDSE                                         r  reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.909    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.962 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.560     1.521    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.550 r  BUFG_3/O
                         net (fo=8, routed)           0.864     2.414    clk200_clk
    SLICE_X88Y76         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism             -0.549     1.864    
    SLICE_X88Y76         FDSE (Hold_fdse_C_D)         0.121     1.985    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.985    
                         arrival time                           2.272    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.291%)  route 0.198ns (48.709%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.414ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.680    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.730 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.514     1.244    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.270 r  BUFG_3/O
                         net (fo=8, routed)           0.595     1.864    clk200_clk
    SLICE_X88Y76         FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDSE (Prop_fdse_C_Q)         0.164     2.028 f  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.198     2.227    reset_counter[0]
    SLICE_X88Y76         LUT1 (Prop_lut1_I0_O)        0.045     2.272 r  reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.272    reset_counter0[0]
    SLICE_X88Y76         FDSE                                         r  reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.909    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.962 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.560     1.521    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.550 r  BUFG_3/O
                         net (fo=8, routed)           0.864     2.414    clk200_clk
    SLICE_X88Y76         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism             -0.549     1.864    
    SLICE_X88Y76         FDSE (Hold_fdse_C_D)         0.120     1.984    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.984    
                         arrival time                           2.272    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.148ns (43.505%)  route 0.192ns (56.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.414ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.680    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.730 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.514     1.244    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.270 r  BUFG_3/O
                         net (fo=8, routed)           0.597     1.866    clk200_clk
    SLICE_X88Y78         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y78         FDPE (Prop_fdpe_C_Q)         0.148     2.014 r  FDPE_3/Q
                         net (fo=5, routed)           0.192     2.207    clk200_rst
    SLICE_X88Y76         FDSE                                         r  reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.909    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.962 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.560     1.521    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.550 r  BUFG_3/O
                         net (fo=8, routed)           0.864     2.414    clk200_clk
    SLICE_X88Y76         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism             -0.536     1.877    
    SLICE_X88Y76         FDSE (Hold_fdse_C_S)        -0.044     1.833    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           2.207    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.148ns (43.505%)  route 0.192ns (56.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.414ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.680    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.730 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.514     1.244    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.270 r  BUFG_3/O
                         net (fo=8, routed)           0.597     1.866    clk200_clk
    SLICE_X88Y78         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y78         FDPE (Prop_fdpe_C_Q)         0.148     2.014 r  FDPE_3/Q
                         net (fo=5, routed)           0.192     2.207    clk200_rst
    SLICE_X88Y76         FDSE                                         r  reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.909    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.962 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.560     1.521    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.550 r  BUFG_3/O
                         net (fo=8, routed)           0.864     2.414    clk200_clk
    SLICE_X88Y76         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism             -0.536     1.877    
    SLICE_X88Y76         FDSE (Hold_fdse_C_S)        -0.044     1.833    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           2.207    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.148ns (43.505%)  route 0.192ns (56.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.414ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.680    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.730 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.514     1.244    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.270 r  BUFG_3/O
                         net (fo=8, routed)           0.597     1.866    clk200_clk
    SLICE_X88Y78         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y78         FDPE (Prop_fdpe_C_Q)         0.148     2.014 r  FDPE_3/Q
                         net (fo=5, routed)           0.192     2.207    clk200_rst
    SLICE_X88Y76         FDSE                                         r  reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.909    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.962 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.560     1.521    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.550 r  BUFG_3/O
                         net (fo=8, routed)           0.864     2.414    clk200_clk
    SLICE_X88Y76         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism             -0.536     1.877    
    SLICE_X88Y76         FDSE (Hold_fdse_C_S)        -0.044     1.833    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           2.207    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.148ns (43.505%)  route 0.192ns (56.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.414ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.680    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.730 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.514     1.244    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.270 r  BUFG_3/O
                         net (fo=8, routed)           0.597     1.866    clk200_clk
    SLICE_X88Y78         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y78         FDPE (Prop_fdpe_C_Q)         0.148     2.014 r  FDPE_3/Q
                         net (fo=5, routed)           0.192     2.207    clk200_rst
    SLICE_X88Y76         FDSE                                         r  reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.909    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.962 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.560     1.521    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.550 r  BUFG_3/O
                         net (fo=8, routed)           0.864     2.414    clk200_clk
    SLICE_X88Y76         FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism             -0.536     1.877    
    SLICE_X88Y76         FDSE (Hold_fdse_C_S)        -0.044     1.833    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           2.207    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.247ns (57.932%)  route 0.179ns (42.068%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.414ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.680    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.730 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.514     1.244    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.270 r  BUFG_3/O
                         net (fo=8, routed)           0.595     1.864    clk200_clk
    SLICE_X88Y76         FDSE                                         r  reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDSE (Prop_fdse_C_Q)         0.148     2.012 r  reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.124     2.136    reset_counter[3]
    SLICE_X88Y76         LUT4 (Prop_lut4_I3_O)        0.099     2.235 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.291    reset_counter[3]_i_1_n_0
    SLICE_X88Y76         FDSE                                         r  reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.909    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.962 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.560     1.521    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.550 r  BUFG_3/O
                         net (fo=8, routed)           0.864     2.414    clk200_clk
    SLICE_X88Y76         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism             -0.549     1.864    
    SLICE_X88Y76         FDSE (Hold_fdse_C_CE)       -0.016     1.848    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.291    
  -------------------------------------------------------------------
                         slack                                  0.442    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y18   BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X88Y78     FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X88Y78     FDPE_3/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y76     reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y76     reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y76     reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y76     reset_counter_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X88Y75     ic_reset_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X88Y75     ic_reset_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X88Y75     ic_reset_reg/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y78     FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y78     FDPE_3/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y76     reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y76     reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y76     reset_counter_reg[2]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y76     reset_counter_reg[3]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y76     reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y76     reset_counter_reg[1]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y78     FDPE_2/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y78     FDPE_3/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y76     reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y76     reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y76     reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y76     reset_counter_reg[3]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y78     FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y78     FDPE_3/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y76     reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y76     reset_counter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_fb
  To Clock:  pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys
  To Clock:  pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys4x
  To Clock:  pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y17  BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y54    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y54    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y59    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y59    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y80    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y80    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y84    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y84    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y79    ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys4x_dqs
  To Clock:  pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y19  BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y58    OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y82    OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.614ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.614ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.667ns  (logic 3.817ns (44.043%)  route 4.850ns (55.957%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 11.512 - 10.000 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3457, routed)        1.753     1.753    sys_clk
    RAMB18_X2Y25         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.207 r  tag_mem_reg/DOADO[3]
                         net (fo=9, routed)           1.330     5.537    lm32_cpu/load_store_unit/DOADO[3]
    SLICE_X72Y61         LUT6 (Prop_lut6_I2_O)        0.124     5.661 r  lm32_cpu/load_store_unit/tag_mem_reg_i_39/O
                         net (fo=1, routed)           0.000     5.661    lm32_cpu/load_store_unit/tag_mem_reg_i_39_n_0
    SLICE_X72Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.211 r  lm32_cpu/load_store_unit/tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     6.211    lm32_cpu/load_store_unit/tag_mem_reg_i_32_n_0
    SLICE_X72Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.325 r  lm32_cpu/load_store_unit/tag_mem_reg_i_31/CO[3]
                         net (fo=6, routed)           0.806     7.131    lm32_cpu/load_store_unit/interface0_wb_sdram_ack0
    SLICE_X73Y62         LUT4 (Prop_lut4_I1_O)        0.119     7.250 r  lm32_cpu/load_store_unit/icache_refill_data[31]_i_7/O
                         net (fo=1, routed)           0.765     8.015    lm32_cpu/load_store_unit/icache_refill_data[31]_i_7_n_0
    SLICE_X62Y62         LUT6 (Prop_lut6_I5_O)        0.332     8.347 f  lm32_cpu/load_store_unit/icache_refill_data[31]_i_3/O
                         net (fo=3, routed)           0.991     9.338    lm32_cpu/load_store_unit/icache_refill_data[31]_i_3_n_0
    SLICE_X59Y58         LUT3 (Prop_lut3_I2_O)        0.124     9.462 r  lm32_cpu/load_store_unit/basesoc_count[0]_i_1/O
                         net (fo=17, routed)          0.957    10.419    lm32_cpu_n_125
    SLICE_X51Y52         FDRE                                         r  basesoc_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3457, routed)        1.512    11.512    sys_clk
    SLICE_X51Y52         FDRE                                         r  basesoc_count_reg[0]/C
                         clock pessimism              0.007    11.519    
                         clock uncertainty           -0.057    11.463    
    SLICE_X51Y52         FDRE (Setup_fdre_C_R)       -0.429    11.034    basesoc_count_reg[0]
  -------------------------------------------------------------------
                         required time                         11.034    
                         arrival time                         -10.419    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.614ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.667ns  (logic 3.817ns (44.043%)  route 4.850ns (55.957%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 11.512 - 10.000 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3457, routed)        1.753     1.753    sys_clk
    RAMB18_X2Y25         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.207 r  tag_mem_reg/DOADO[3]
                         net (fo=9, routed)           1.330     5.537    lm32_cpu/load_store_unit/DOADO[3]
    SLICE_X72Y61         LUT6 (Prop_lut6_I2_O)        0.124     5.661 r  lm32_cpu/load_store_unit/tag_mem_reg_i_39/O
                         net (fo=1, routed)           0.000     5.661    lm32_cpu/load_store_unit/tag_mem_reg_i_39_n_0
    SLICE_X72Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.211 r  lm32_cpu/load_store_unit/tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     6.211    lm32_cpu/load_store_unit/tag_mem_reg_i_32_n_0
    SLICE_X72Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.325 r  lm32_cpu/load_store_unit/tag_mem_reg_i_31/CO[3]
                         net (fo=6, routed)           0.806     7.131    lm32_cpu/load_store_unit/interface0_wb_sdram_ack0
    SLICE_X73Y62         LUT4 (Prop_lut4_I1_O)        0.119     7.250 r  lm32_cpu/load_store_unit/icache_refill_data[31]_i_7/O
                         net (fo=1, routed)           0.765     8.015    lm32_cpu/load_store_unit/icache_refill_data[31]_i_7_n_0
    SLICE_X62Y62         LUT6 (Prop_lut6_I5_O)        0.332     8.347 f  lm32_cpu/load_store_unit/icache_refill_data[31]_i_3/O
                         net (fo=3, routed)           0.991     9.338    lm32_cpu/load_store_unit/icache_refill_data[31]_i_3_n_0
    SLICE_X59Y58         LUT3 (Prop_lut3_I2_O)        0.124     9.462 r  lm32_cpu/load_store_unit/basesoc_count[0]_i_1/O
                         net (fo=17, routed)          0.957    10.419    lm32_cpu_n_125
    SLICE_X51Y52         FDRE                                         r  basesoc_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3457, routed)        1.512    11.512    sys_clk
    SLICE_X51Y52         FDRE                                         r  basesoc_count_reg[1]/C
                         clock pessimism              0.007    11.519    
                         clock uncertainty           -0.057    11.463    
    SLICE_X51Y52         FDRE (Setup_fdre_C_R)       -0.429    11.034    basesoc_count_reg[1]
  -------------------------------------------------------------------
                         required time                         11.034    
                         arrival time                         -10.419    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.614ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.667ns  (logic 3.817ns (44.043%)  route 4.850ns (55.957%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 11.512 - 10.000 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3457, routed)        1.753     1.753    sys_clk
    RAMB18_X2Y25         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.207 r  tag_mem_reg/DOADO[3]
                         net (fo=9, routed)           1.330     5.537    lm32_cpu/load_store_unit/DOADO[3]
    SLICE_X72Y61         LUT6 (Prop_lut6_I2_O)        0.124     5.661 r  lm32_cpu/load_store_unit/tag_mem_reg_i_39/O
                         net (fo=1, routed)           0.000     5.661    lm32_cpu/load_store_unit/tag_mem_reg_i_39_n_0
    SLICE_X72Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.211 r  lm32_cpu/load_store_unit/tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     6.211    lm32_cpu/load_store_unit/tag_mem_reg_i_32_n_0
    SLICE_X72Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.325 r  lm32_cpu/load_store_unit/tag_mem_reg_i_31/CO[3]
                         net (fo=6, routed)           0.806     7.131    lm32_cpu/load_store_unit/interface0_wb_sdram_ack0
    SLICE_X73Y62         LUT4 (Prop_lut4_I1_O)        0.119     7.250 r  lm32_cpu/load_store_unit/icache_refill_data[31]_i_7/O
                         net (fo=1, routed)           0.765     8.015    lm32_cpu/load_store_unit/icache_refill_data[31]_i_7_n_0
    SLICE_X62Y62         LUT6 (Prop_lut6_I5_O)        0.332     8.347 f  lm32_cpu/load_store_unit/icache_refill_data[31]_i_3/O
                         net (fo=3, routed)           0.991     9.338    lm32_cpu/load_store_unit/icache_refill_data[31]_i_3_n_0
    SLICE_X59Y58         LUT3 (Prop_lut3_I2_O)        0.124     9.462 r  lm32_cpu/load_store_unit/basesoc_count[0]_i_1/O
                         net (fo=17, routed)          0.957    10.419    lm32_cpu_n_125
    SLICE_X51Y52         FDRE                                         r  basesoc_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3457, routed)        1.512    11.512    sys_clk
    SLICE_X51Y52         FDRE                                         r  basesoc_count_reg[2]/C
                         clock pessimism              0.007    11.519    
                         clock uncertainty           -0.057    11.463    
    SLICE_X51Y52         FDRE (Setup_fdre_C_R)       -0.429    11.034    basesoc_count_reg[2]
  -------------------------------------------------------------------
                         required time                         11.034    
                         arrival time                         -10.419    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.614ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.667ns  (logic 3.817ns (44.043%)  route 4.850ns (55.957%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 11.512 - 10.000 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3457, routed)        1.753     1.753    sys_clk
    RAMB18_X2Y25         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.207 r  tag_mem_reg/DOADO[3]
                         net (fo=9, routed)           1.330     5.537    lm32_cpu/load_store_unit/DOADO[3]
    SLICE_X72Y61         LUT6 (Prop_lut6_I2_O)        0.124     5.661 r  lm32_cpu/load_store_unit/tag_mem_reg_i_39/O
                         net (fo=1, routed)           0.000     5.661    lm32_cpu/load_store_unit/tag_mem_reg_i_39_n_0
    SLICE_X72Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.211 r  lm32_cpu/load_store_unit/tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     6.211    lm32_cpu/load_store_unit/tag_mem_reg_i_32_n_0
    SLICE_X72Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.325 r  lm32_cpu/load_store_unit/tag_mem_reg_i_31/CO[3]
                         net (fo=6, routed)           0.806     7.131    lm32_cpu/load_store_unit/interface0_wb_sdram_ack0
    SLICE_X73Y62         LUT4 (Prop_lut4_I1_O)        0.119     7.250 r  lm32_cpu/load_store_unit/icache_refill_data[31]_i_7/O
                         net (fo=1, routed)           0.765     8.015    lm32_cpu/load_store_unit/icache_refill_data[31]_i_7_n_0
    SLICE_X62Y62         LUT6 (Prop_lut6_I5_O)        0.332     8.347 f  lm32_cpu/load_store_unit/icache_refill_data[31]_i_3/O
                         net (fo=3, routed)           0.991     9.338    lm32_cpu/load_store_unit/icache_refill_data[31]_i_3_n_0
    SLICE_X59Y58         LUT3 (Prop_lut3_I2_O)        0.124     9.462 r  lm32_cpu/load_store_unit/basesoc_count[0]_i_1/O
                         net (fo=17, routed)          0.957    10.419    lm32_cpu_n_125
    SLICE_X51Y52         FDRE                                         r  basesoc_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3457, routed)        1.512    11.512    sys_clk
    SLICE_X51Y52         FDRE                                         r  basesoc_count_reg[3]/C
                         clock pessimism              0.007    11.519    
                         clock uncertainty           -0.057    11.463    
    SLICE_X51Y52         FDRE (Setup_fdre_C_R)       -0.429    11.034    basesoc_count_reg[3]
  -------------------------------------------------------------------
                         required time                         11.034    
                         arrival time                         -10.419    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.667ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/load_store_unit/d_stb_o_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.184ns  (logic 4.265ns (46.437%)  route 4.919ns (53.563%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 11.503 - 10.000 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3457, routed)        1.753     1.753    sys_clk
    RAMB18_X2Y25         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.207 r  tag_mem_reg/DOADO[3]
                         net (fo=9, routed)           1.330     5.537    lm32_cpu/load_store_unit/DOADO[3]
    SLICE_X72Y61         LUT6 (Prop_lut6_I2_O)        0.124     5.661 r  lm32_cpu/load_store_unit/tag_mem_reg_i_39/O
                         net (fo=1, routed)           0.000     5.661    lm32_cpu/load_store_unit/tag_mem_reg_i_39_n_0
    SLICE_X72Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.211 r  lm32_cpu/load_store_unit/tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     6.211    lm32_cpu/load_store_unit/tag_mem_reg_i_32_n_0
    SLICE_X72Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.325 f  lm32_cpu/load_store_unit/tag_mem_reg_i_31/CO[3]
                         net (fo=6, routed)           0.806     7.131    lm32_cpu/load_store_unit/interface0_wb_sdram_ack0
    SLICE_X73Y62         LUT4 (Prop_lut4_I1_O)        0.119     7.250 f  lm32_cpu/load_store_unit/icache_refill_data[31]_i_7/O
                         net (fo=1, routed)           0.765     8.015    lm32_cpu/load_store_unit/icache_refill_data[31]_i_7_n_0
    SLICE_X62Y62         LUT6 (Prop_lut6_I5_O)        0.332     8.347 r  lm32_cpu/load_store_unit/icache_refill_data[31]_i_3/O
                         net (fo=3, routed)           0.746     9.094    lm32_cpu/load_store_unit/icache_refill_data[31]_i_3_n_0
    SLICE_X61Y58         LUT3 (Prop_lut3_I0_O)        0.124     9.218 f  lm32_cpu/load_store_unit/wb_data_m[31]_i_1/O
                         net (fo=37, routed)          0.844    10.061    lm32_cpu/load_store_unit/dcache/wb_load_complete
    SLICE_X54Y57         LUT4 (Prop_lut4_I0_O)        0.117    10.178 f  lm32_cpu/load_store_unit/dcache/d_stb_o_i_2/O
                         net (fo=1, routed)           0.428    10.606    lm32_cpu/load_store_unit/dcache/d_stb_o_i_2_n_0
    SLICE_X54Y58         LUT4 (Prop_lut4_I3_O)        0.331    10.937 r  lm32_cpu/load_store_unit/dcache/d_stb_o_i_1/O
                         net (fo=1, routed)           0.000    10.937    lm32_cpu/load_store_unit/dcache_n_43
    SLICE_X54Y58         FDRE                                         r  lm32_cpu/load_store_unit/d_stb_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3457, routed)        1.503    11.503    lm32_cpu/load_store_unit/out
    SLICE_X54Y58         FDRE                                         r  lm32_cpu/load_store_unit/d_stb_o_reg/C
                         clock pessimism              0.079    11.582    
                         clock uncertainty           -0.057    11.526    
    SLICE_X54Y58         FDRE (Setup_fdre_C_D)        0.079    11.605    lm32_cpu/load_store_unit/d_stb_o_reg
  -------------------------------------------------------------------
                         required time                         11.605    
                         arrival time                         -10.937    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.677ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.603ns  (logic 3.817ns (44.371%)  route 4.786ns (55.629%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 11.511 - 10.000 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3457, routed)        1.753     1.753    sys_clk
    RAMB18_X2Y25         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.207 r  tag_mem_reg/DOADO[3]
                         net (fo=9, routed)           1.330     5.537    lm32_cpu/load_store_unit/DOADO[3]
    SLICE_X72Y61         LUT6 (Prop_lut6_I2_O)        0.124     5.661 r  lm32_cpu/load_store_unit/tag_mem_reg_i_39/O
                         net (fo=1, routed)           0.000     5.661    lm32_cpu/load_store_unit/tag_mem_reg_i_39_n_0
    SLICE_X72Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.211 r  lm32_cpu/load_store_unit/tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     6.211    lm32_cpu/load_store_unit/tag_mem_reg_i_32_n_0
    SLICE_X72Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.325 r  lm32_cpu/load_store_unit/tag_mem_reg_i_31/CO[3]
                         net (fo=6, routed)           0.806     7.131    lm32_cpu/load_store_unit/interface0_wb_sdram_ack0
    SLICE_X73Y62         LUT4 (Prop_lut4_I1_O)        0.119     7.250 r  lm32_cpu/load_store_unit/icache_refill_data[31]_i_7/O
                         net (fo=1, routed)           0.765     8.015    lm32_cpu/load_store_unit/icache_refill_data[31]_i_7_n_0
    SLICE_X62Y62         LUT6 (Prop_lut6_I5_O)        0.332     8.347 f  lm32_cpu/load_store_unit/icache_refill_data[31]_i_3/O
                         net (fo=3, routed)           0.991     9.338    lm32_cpu/load_store_unit/icache_refill_data[31]_i_3_n_0
    SLICE_X59Y58         LUT3 (Prop_lut3_I2_O)        0.124     9.462 r  lm32_cpu/load_store_unit/basesoc_count[0]_i_1/O
                         net (fo=17, routed)          0.893    10.355    lm32_cpu_n_125
    SLICE_X51Y55         FDRE                                         r  basesoc_count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3457, routed)        1.511    11.511    sys_clk
    SLICE_X51Y55         FDRE                                         r  basesoc_count_reg[12]/C
                         clock pessimism              0.007    11.518    
                         clock uncertainty           -0.057    11.462    
    SLICE_X51Y55         FDRE (Setup_fdre_C_R)       -0.429    11.033    basesoc_count_reg[12]
  -------------------------------------------------------------------
                         required time                         11.033    
                         arrival time                         -10.355    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.677ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.603ns  (logic 3.817ns (44.371%)  route 4.786ns (55.629%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 11.511 - 10.000 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3457, routed)        1.753     1.753    sys_clk
    RAMB18_X2Y25         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.207 r  tag_mem_reg/DOADO[3]
                         net (fo=9, routed)           1.330     5.537    lm32_cpu/load_store_unit/DOADO[3]
    SLICE_X72Y61         LUT6 (Prop_lut6_I2_O)        0.124     5.661 r  lm32_cpu/load_store_unit/tag_mem_reg_i_39/O
                         net (fo=1, routed)           0.000     5.661    lm32_cpu/load_store_unit/tag_mem_reg_i_39_n_0
    SLICE_X72Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.211 r  lm32_cpu/load_store_unit/tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     6.211    lm32_cpu/load_store_unit/tag_mem_reg_i_32_n_0
    SLICE_X72Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.325 r  lm32_cpu/load_store_unit/tag_mem_reg_i_31/CO[3]
                         net (fo=6, routed)           0.806     7.131    lm32_cpu/load_store_unit/interface0_wb_sdram_ack0
    SLICE_X73Y62         LUT4 (Prop_lut4_I1_O)        0.119     7.250 r  lm32_cpu/load_store_unit/icache_refill_data[31]_i_7/O
                         net (fo=1, routed)           0.765     8.015    lm32_cpu/load_store_unit/icache_refill_data[31]_i_7_n_0
    SLICE_X62Y62         LUT6 (Prop_lut6_I5_O)        0.332     8.347 f  lm32_cpu/load_store_unit/icache_refill_data[31]_i_3/O
                         net (fo=3, routed)           0.991     9.338    lm32_cpu/load_store_unit/icache_refill_data[31]_i_3_n_0
    SLICE_X59Y58         LUT3 (Prop_lut3_I2_O)        0.124     9.462 r  lm32_cpu/load_store_unit/basesoc_count[0]_i_1/O
                         net (fo=17, routed)          0.893    10.355    lm32_cpu_n_125
    SLICE_X51Y55         FDRE                                         r  basesoc_count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3457, routed)        1.511    11.511    sys_clk
    SLICE_X51Y55         FDRE                                         r  basesoc_count_reg[13]/C
                         clock pessimism              0.007    11.518    
                         clock uncertainty           -0.057    11.462    
    SLICE_X51Y55         FDRE (Setup_fdre_C_R)       -0.429    11.033    basesoc_count_reg[13]
  -------------------------------------------------------------------
                         required time                         11.033    
                         arrival time                         -10.355    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.677ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.603ns  (logic 3.817ns (44.371%)  route 4.786ns (55.629%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 11.511 - 10.000 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3457, routed)        1.753     1.753    sys_clk
    RAMB18_X2Y25         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.207 r  tag_mem_reg/DOADO[3]
                         net (fo=9, routed)           1.330     5.537    lm32_cpu/load_store_unit/DOADO[3]
    SLICE_X72Y61         LUT6 (Prop_lut6_I2_O)        0.124     5.661 r  lm32_cpu/load_store_unit/tag_mem_reg_i_39/O
                         net (fo=1, routed)           0.000     5.661    lm32_cpu/load_store_unit/tag_mem_reg_i_39_n_0
    SLICE_X72Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.211 r  lm32_cpu/load_store_unit/tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     6.211    lm32_cpu/load_store_unit/tag_mem_reg_i_32_n_0
    SLICE_X72Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.325 r  lm32_cpu/load_store_unit/tag_mem_reg_i_31/CO[3]
                         net (fo=6, routed)           0.806     7.131    lm32_cpu/load_store_unit/interface0_wb_sdram_ack0
    SLICE_X73Y62         LUT4 (Prop_lut4_I1_O)        0.119     7.250 r  lm32_cpu/load_store_unit/icache_refill_data[31]_i_7/O
                         net (fo=1, routed)           0.765     8.015    lm32_cpu/load_store_unit/icache_refill_data[31]_i_7_n_0
    SLICE_X62Y62         LUT6 (Prop_lut6_I5_O)        0.332     8.347 f  lm32_cpu/load_store_unit/icache_refill_data[31]_i_3/O
                         net (fo=3, routed)           0.991     9.338    lm32_cpu/load_store_unit/icache_refill_data[31]_i_3_n_0
    SLICE_X59Y58         LUT3 (Prop_lut3_I2_O)        0.124     9.462 r  lm32_cpu/load_store_unit/basesoc_count[0]_i_1/O
                         net (fo=17, routed)          0.893    10.355    lm32_cpu_n_125
    SLICE_X51Y55         FDRE                                         r  basesoc_count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3457, routed)        1.511    11.511    sys_clk
    SLICE_X51Y55         FDRE                                         r  basesoc_count_reg[14]/C
                         clock pessimism              0.007    11.518    
                         clock uncertainty           -0.057    11.462    
    SLICE_X51Y55         FDRE (Setup_fdre_C_R)       -0.429    11.033    basesoc_count_reg[14]
  -------------------------------------------------------------------
                         required time                         11.033    
                         arrival time                         -10.355    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.677ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.603ns  (logic 3.817ns (44.371%)  route 4.786ns (55.629%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 11.511 - 10.000 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3457, routed)        1.753     1.753    sys_clk
    RAMB18_X2Y25         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.207 r  tag_mem_reg/DOADO[3]
                         net (fo=9, routed)           1.330     5.537    lm32_cpu/load_store_unit/DOADO[3]
    SLICE_X72Y61         LUT6 (Prop_lut6_I2_O)        0.124     5.661 r  lm32_cpu/load_store_unit/tag_mem_reg_i_39/O
                         net (fo=1, routed)           0.000     5.661    lm32_cpu/load_store_unit/tag_mem_reg_i_39_n_0
    SLICE_X72Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.211 r  lm32_cpu/load_store_unit/tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     6.211    lm32_cpu/load_store_unit/tag_mem_reg_i_32_n_0
    SLICE_X72Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.325 r  lm32_cpu/load_store_unit/tag_mem_reg_i_31/CO[3]
                         net (fo=6, routed)           0.806     7.131    lm32_cpu/load_store_unit/interface0_wb_sdram_ack0
    SLICE_X73Y62         LUT4 (Prop_lut4_I1_O)        0.119     7.250 r  lm32_cpu/load_store_unit/icache_refill_data[31]_i_7/O
                         net (fo=1, routed)           0.765     8.015    lm32_cpu/load_store_unit/icache_refill_data[31]_i_7_n_0
    SLICE_X62Y62         LUT6 (Prop_lut6_I5_O)        0.332     8.347 f  lm32_cpu/load_store_unit/icache_refill_data[31]_i_3/O
                         net (fo=3, routed)           0.991     9.338    lm32_cpu/load_store_unit/icache_refill_data[31]_i_3_n_0
    SLICE_X59Y58         LUT3 (Prop_lut3_I2_O)        0.124     9.462 r  lm32_cpu/load_store_unit/basesoc_count[0]_i_1/O
                         net (fo=17, routed)          0.893    10.355    lm32_cpu_n_125
    SLICE_X51Y55         FDRE                                         r  basesoc_count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3457, routed)        1.511    11.511    sys_clk
    SLICE_X51Y55         FDRE                                         r  basesoc_count_reg[15]/C
                         clock pessimism              0.007    11.518    
                         clock uncertainty           -0.057    11.462    
    SLICE_X51Y55         FDRE (Setup_fdre_C_R)       -0.429    11.033    basesoc_count_reg[15]
  -------------------------------------------------------------------
                         required time                         11.033    
                         arrival time                         -10.355    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.692ns  (required time - arrival time)
  Source:                 sdram_bankmachine2_cmd_buffer_source_payload_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdram_bankmachine6_cmd_buffer_valid_n_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.009ns  (logic 2.741ns (30.424%)  route 6.268ns (69.575%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 11.586 - 10.000 ) 
    Source Clock Delay      (SCD):    1.702ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3457, routed)        1.702     1.702    sys_clk
    SLICE_X72Y79         FDRE                                         r  sdram_bankmachine2_cmd_buffer_source_payload_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y79         FDRE (Prop_fdre_C_Q)         0.456     2.158 r  sdram_bankmachine2_cmd_buffer_source_payload_addr_reg[12]/Q
                         net (fo=4, routed)           1.229     3.388    p_0_in8_in[5]
    SLICE_X70Y77         LUT6 (Prop_lut6_I1_O)        0.124     3.512 r  sdram_bankmachine2_cmd_buffer_source_payload_we_i_9/O
                         net (fo=1, routed)           0.000     3.512    sdram_bankmachine2_cmd_buffer_source_payload_we_i_9_n_0
    SLICE_X70Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.045 r  sdram_bankmachine2_cmd_buffer_source_payload_we_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.045    sdram_bankmachine2_cmd_buffer_source_payload_we_reg_i_5_n_0
    SLICE_X70Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     4.299 r  sdram_bankmachine2_cmd_buffer_source_payload_we_reg_i_4/CO[0]
                         net (fo=8, routed)           0.947     5.246    sdram_bankmachine2_hit
    SLICE_X74Y86         LUT6 (Prop_lut6_I2_O)        0.367     5.613 r  sdram_bankmachine2_precharge_timer_count[2]_i_2/O
                         net (fo=6, routed)           0.490     6.103    sdram_bankmachine2_precharge_timer_count[2]_i_2_n_0
    SLICE_X75Y86         LUT6 (Prop_lut6_I5_O)        0.124     6.227 f  sdram_trrdcon_ready_i_13/O
                         net (fo=1, routed)           0.000     6.227    sdram_trrdcon_ready_i_13_n_0
    SLICE_X75Y86         MUXF7 (Prop_muxf7_I0_O)      0.212     6.439 f  sdram_trrdcon_ready_reg_i_7/O
                         net (fo=1, routed)           0.634     7.074    sdram_trrdcon_ready_reg_i_7_n_0
    SLICE_X81Y88         LUT6 (Prop_lut6_I3_O)        0.299     7.373 f  sdram_trrdcon_ready_i_4/O
                         net (fo=14, routed)          0.458     7.830    sdram_trrdcon_ready_i_4_n_0
    SLICE_X81Y90         LUT5 (Prop_lut5_I1_O)        0.124     7.954 f  sdram_dfi_p1_ras_n_i_2/O
                         net (fo=12, routed)          0.743     8.697    sdram_dfi_p1_ras_n_i_2_n_0
    SLICE_X82Y88         LUT6 (Prop_lut6_I3_O)        0.124     8.821 f  sdram_bankmachine6_cmd_buffer_source_payload_we_i_3/O
                         net (fo=11, routed)          0.747     9.568    sdram_bankmachine6_cmd_buffer_source_payload_we_i_3_n_0
    SLICE_X82Y79         LUT3 (Prop_lut3_I1_O)        0.124     9.692 r  sdram_bankmachine6_cmd_buffer_source_payload_we_i_1/O
                         net (fo=23, routed)          1.020    10.712    sdram_bankmachine6_cmd_buffer_pipe_ce
    SLICE_X81Y75         FDRE                                         r  sdram_bankmachine6_cmd_buffer_valid_n_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3457, routed)        1.586    11.586    sys_clk
    SLICE_X81Y75         FDRE                                         r  sdram_bankmachine6_cmd_buffer_valid_n_reg/C
                         clock pessimism              0.079    11.665    
                         clock uncertainty           -0.057    11.609    
    SLICE_X81Y75         FDRE (Setup_fdre_C_CE)      -0.205    11.404    sdram_bankmachine6_cmd_buffer_valid_n_reg
  -------------------------------------------------------------------
                         required time                         11.404    
                         arrival time                         -10.712    
  -------------------------------------------------------------------
                         slack                                  0.692    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.363%)  route 0.217ns (60.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3457, routed)        0.555     0.555    sys_clk
    SLICE_X57Y77         FDRE                                         r  basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y77         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.913    storage_reg_0_15_0_5/ADDRD0
    SLICE_X56Y77         RAMD32                                       r  storage_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3457, routed)        0.822     0.822    storage_reg_0_15_0_5/WCLK
    SLICE_X56Y77         RAMD32                                       r  storage_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.254     0.568    
    SLICE_X56Y77         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.878    storage_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.363%)  route 0.217ns (60.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3457, routed)        0.555     0.555    sys_clk
    SLICE_X57Y77         FDRE                                         r  basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y77         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.913    storage_reg_0_15_0_5/ADDRD0
    SLICE_X56Y77         RAMD32                                       r  storage_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3457, routed)        0.822     0.822    storage_reg_0_15_0_5/WCLK
    SLICE_X56Y77         RAMD32                                       r  storage_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.254     0.568    
    SLICE_X56Y77         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.878    storage_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.363%)  route 0.217ns (60.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3457, routed)        0.555     0.555    sys_clk
    SLICE_X57Y77         FDRE                                         r  basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y77         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.913    storage_reg_0_15_0_5/ADDRD0
    SLICE_X56Y77         RAMD32                                       r  storage_reg_0_15_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3457, routed)        0.822     0.822    storage_reg_0_15_0_5/WCLK
    SLICE_X56Y77         RAMD32                                       r  storage_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.254     0.568    
    SLICE_X56Y77         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.878    storage_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.363%)  route 0.217ns (60.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3457, routed)        0.555     0.555    sys_clk
    SLICE_X57Y77         FDRE                                         r  basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y77         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.913    storage_reg_0_15_0_5/ADDRD0
    SLICE_X56Y77         RAMD32                                       r  storage_reg_0_15_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3457, routed)        0.822     0.822    storage_reg_0_15_0_5/WCLK
    SLICE_X56Y77         RAMD32                                       r  storage_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.254     0.568    
    SLICE_X56Y77         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.878    storage_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.363%)  route 0.217ns (60.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3457, routed)        0.555     0.555    sys_clk
    SLICE_X57Y77         FDRE                                         r  basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y77         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.913    storage_reg_0_15_0_5/ADDRD0
    SLICE_X56Y77         RAMD32                                       r  storage_reg_0_15_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3457, routed)        0.822     0.822    storage_reg_0_15_0_5/WCLK
    SLICE_X56Y77         RAMD32                                       r  storage_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.254     0.568    
    SLICE_X56Y77         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.878    storage_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.363%)  route 0.217ns (60.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3457, routed)        0.555     0.555    sys_clk
    SLICE_X57Y77         FDRE                                         r  basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y77         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.913    storage_reg_0_15_0_5/ADDRD0
    SLICE_X56Y77         RAMD32                                       r  storage_reg_0_15_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3457, routed)        0.822     0.822    storage_reg_0_15_0_5/WCLK
    SLICE_X56Y77         RAMD32                                       r  storage_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.254     0.568    
    SLICE_X56Y77         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.878    storage_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.363%)  route 0.217ns (60.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3457, routed)        0.555     0.555    sys_clk
    SLICE_X57Y77         FDRE                                         r  basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y77         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.913    storage_reg_0_15_0_5/ADDRD0
    SLICE_X56Y77         RAMS32                                       r  storage_reg_0_15_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3457, routed)        0.822     0.822    storage_reg_0_15_0_5/WCLK
    SLICE_X56Y77         RAMS32                                       r  storage_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.254     0.568    
    SLICE_X56Y77         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.878    storage_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.363%)  route 0.217ns (60.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3457, routed)        0.555     0.555    sys_clk
    SLICE_X57Y77         FDRE                                         r  basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y77         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.913    storage_reg_0_15_0_5/ADDRD0
    SLICE_X56Y77         RAMS32                                       r  storage_reg_0_15_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3457, routed)        0.822     0.822    storage_reg_0_15_0_5/WCLK
    SLICE_X56Y77         RAMS32                                       r  storage_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.254     0.568    
    SLICE_X56Y77         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.878    storage_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 lm32_cpu/mc_arithmetic/a_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/mc_arithmetic/a_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.534%)  route 0.197ns (51.466%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.655ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3457, routed)        0.655     0.655    lm32_cpu/mc_arithmetic/out
    SLICE_X73Y49         FDRE                                         r  lm32_cpu/mc_arithmetic/a_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y49         FDRE (Prop_fdre_C_Q)         0.141     0.796 r  lm32_cpu/mc_arithmetic/a_reg[8]/Q
                         net (fo=2, routed)           0.197     0.993    lm32_cpu/instruction_unit/a_reg[30][7]
    SLICE_X74Y53         LUT5 (Prop_lut5_I3_O)        0.045     1.038 r  lm32_cpu/instruction_unit/a[9]_i_1/O
                         net (fo=1, routed)           0.000     1.038    lm32_cpu/mc_arithmetic/a_reg[30]_0[7]
    SLICE_X74Y53         FDRE                                         r  lm32_cpu/mc_arithmetic/a_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3457, routed)        0.870     0.870    lm32_cpu/mc_arithmetic/out
    SLICE_X74Y53         FDRE                                         r  lm32_cpu/mc_arithmetic/a_reg[9]/C
                         clock pessimism             -0.005     0.865    
    SLICE_X74Y53         FDRE (Hold_fdre_C_D)         0.121     0.986    lm32_cpu/mc_arithmetic/a_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.986    
                         arrival time                           1.038    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 lm32_cpu/load_store_unit/dcache/refill_address_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.128ns (35.207%)  route 0.236ns (64.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.950ns
    Source Clock Delay      (SCD):    0.633ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3457, routed)        0.633     0.633    lm32_cpu/load_store_unit/dcache/out
    SLICE_X63Y42         FDRE                                         r  lm32_cpu/load_store_unit/dcache/refill_address_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y42         FDRE (Prop_fdre_C_Q)         0.128     0.761 r  lm32_cpu/load_store_unit/dcache/refill_address_reg[28]/Q
                         net (fo=2, routed)           0.236     0.997    lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Q[24]
    RAMB18_X1Y16         RAMB18E1                                     r  lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3457, routed)        0.950     0.950    lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/out
    RAMB18_X1Y16         RAMB18E1                                     r  lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg/CLKBWRCLK
                         clock pessimism             -0.258     0.692    
    RAMB18_X1Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                      0.243     0.935    lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                  0.062    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0     XADC/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y22   lm32_cpu/multiplier/product_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y20   lm32_cpu/multiplier/product0/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y29  data_mem_grain5_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y24  data_mem_grain6_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y14  mem_1_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y29  data_mem_grain7_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y23  data_mem_grain8_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y10  memadr_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y28  data_mem_grain9_reg/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y69  storage_1_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y69  storage_1_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y69  storage_1_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y69  storage_1_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y69  storage_1_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y69  storage_1_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y69  storage_1_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y69  storage_1_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y70  storage_1_reg_0_15_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y70  storage_1_reg_0_15_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y79  storage_4_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y79  storage_4_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y79  storage_4_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y79  storage_4_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y79  storage_4_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y79  storage_4_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y79  storage_4_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y79  storage_4_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X74Y79  storage_4_reg_0_7_18_21/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X74Y79  storage_4_reg_0_7_18_21/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.641ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.641ns  (required time - arrival time)
  Source:                 FDPE_2/Q
                            (internal pin)
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y78         FDPE                         0.000     0.000 r  FDPE_2/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X88Y78         FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    F4                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.240     2.240 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     2.680    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.730 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.514     3.244    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.270 r  BUFG_3/O
                         net (fo=8, routed)           0.597     3.866    clk200_clk
    SLICE_X88Y78         FDPE                                         r  FDPE_3/C
                         clock pessimism              0.000     3.866    
                         clock uncertainty           -0.125     3.742    
    SLICE_X88Y78         FDPE (Setup_fdpe_C_D)       -0.035     3.707    FDPE_3
  -------------------------------------------------------------------
                         required time                          3.707    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.641    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.369ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.369ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.600ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y81         FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X88Y81         FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y16       BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=3457, routed)        0.600     2.600    sys_clk
    SLICE_X88Y81         FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.600    
                         clock uncertainty           -0.129     2.470    
    SLICE_X88Y81         FDPE (Setup_fdpe_C_D)       -0.035     2.435    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.435    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.369    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+------------------+----------------+----------+---------------+---------+---------------+---------+-----------+
Reference | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal  |
Clock     | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock     |
----------+------------------+----------------+----------+---------------+---------+---------------+---------+-----------+
clk100    | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.148 (r) | FAST    |     4.959 (r) | SLOW    | pll_sys4x |
clk100    | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.076 (f) | FAST    |     4.959 (f) | SLOW    | pll_sys4x |
clk100    | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.147 (r) | FAST    |     4.957 (r) | SLOW    | pll_sys4x |
clk100    | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.075 (f) | FAST    |     4.957 (f) | SLOW    | pll_sys4x |
clk100    | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.164 (r) | FAST    |     4.975 (r) | SLOW    | pll_sys4x |
clk100    | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.092 (f) | FAST    |     4.975 (f) | SLOW    | pll_sys4x |
clk100    | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.147 (r) | FAST    |     4.958 (r) | SLOW    | pll_sys4x |
clk100    | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.075 (f) | FAST    |     4.958 (f) | SLOW    | pll_sys4x |
clk100    | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.141 (r) | FAST    |     4.951 (r) | SLOW    | pll_sys4x |
clk100    | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.069 (f) | FAST    |     4.951 (f) | SLOW    | pll_sys4x |
clk100    | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.156 (r) | FAST    |     4.966 (r) | SLOW    | pll_sys4x |
clk100    | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.084 (f) | FAST    |     4.966 (f) | SLOW    | pll_sys4x |
clk100    | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.143 (r) | FAST    |     4.955 (r) | SLOW    | pll_sys4x |
clk100    | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.071 (f) | FAST    |     4.955 (f) | SLOW    | pll_sys4x |
clk100    | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.165 (r) | FAST    |     4.975 (r) | SLOW    | pll_sys4x |
clk100    | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.093 (f) | FAST    |     4.975 (f) | SLOW    | pll_sys4x |
clk100    | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.142 (r) | FAST    |     4.945 (r) | SLOW    | pll_sys4x |
clk100    | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.070 (f) | FAST    |     4.945 (f) | SLOW    | pll_sys4x |
clk100    | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.133 (r) | FAST    |     4.941 (r) | SLOW    | pll_sys4x |
clk100    | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.061 (f) | FAST    |     4.941 (f) | SLOW    | pll_sys4x |
clk100    | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.135 (r) | FAST    |     4.939 (r) | SLOW    | pll_sys4x |
clk100    | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.063 (f) | FAST    |     4.939 (f) | SLOW    | pll_sys4x |
clk100    | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.128 (r) | FAST    |     4.936 (r) | SLOW    | pll_sys4x |
clk100    | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.056 (f) | FAST    |     4.936 (f) | SLOW    | pll_sys4x |
clk100    | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.123 (r) | FAST    |     4.928 (r) | SLOW    | pll_sys4x |
clk100    | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.051 (f) | FAST    |     4.928 (f) | SLOW    | pll_sys4x |
clk100    | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.147 (r) | FAST    |     4.950 (r) | SLOW    | pll_sys4x |
clk100    | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.075 (f) | FAST    |     4.950 (f) | SLOW    | pll_sys4x |
clk100    | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.135 (r) | FAST    |     4.944 (r) | SLOW    | pll_sys4x |
clk100    | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.063 (f) | FAST    |     4.944 (f) | SLOW    | pll_sys4x |
clk100    | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.148 (r) | FAST    |     4.952 (r) | SLOW    | pll_sys4x |
clk100    | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.076 (f) | FAST    |     4.952 (f) | SLOW    | pll_sys4x |
sys_clk   | serial_rx        | FDRE           | -        |     3.559 (r) | SLOW    |    -0.888 (r) | FAST    |           |
sys_clk   | spiflash_1x_miso | FDRE           | -        |     3.730 (r) | SLOW    |    -0.878 (r) | FAST    |           |
----------+------------------+----------------+----------+---------------+---------+---------------+---------+-----------+


Output Ports Clock-to-out

----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+
Reference | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal      |
Clock     | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock         |
----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+
clk100    | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.437 (r) | SLOW    |      2.455 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.451 (r) | SLOW    |      2.472 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.463 (r) | SLOW    |      2.478 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.463 (r) | SLOW    |      2.479 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.459 (r) | SLOW    |      2.473 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.453 (r) | SLOW    |      2.475 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.468 (r) | SLOW    |      2.481 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.469 (r) | SLOW    |      2.482 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.459 (r) | SLOW    |      2.473 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.452 (r) | SLOW    |      2.474 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.454 (r) | SLOW    |      2.474 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.447 (r) | SLOW    |      2.461 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.459 (r) | SLOW    |      2.474 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.460 (r) | SLOW    |      2.473 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.457 (r) | SLOW    |      2.477 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.450 (r) | SLOW    |      2.470 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.462 (r) | SLOW    |      2.478 (r) | FAST    | pll_sys4x     |
clk100    | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.478 (r) | SLOW    |      2.491 (r) | FAST    | pll_sys4x     |
clk100    | ddram_cke        | OSERDESE2 (IO) | -     |      8.470 (r) | SLOW    |      2.484 (r) | FAST    | pll_sys4x     |
clk100    | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.571 (r) | SLOW    |      2.431 (r) | FAST    | pll_sys4x     |
clk100    | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.584 (r) | SLOW    |      2.443 (r) | FAST    | pll_sys4x     |
clk100    | ddram_cs_n       | OSERDESE2 (IO) | -     |      8.428 (r) | SLOW    |      2.441 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.492 (r) | SLOW    |      2.505 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.494 (r) | SLOW    |      2.509 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.396 (r) | SLOW    |      2.195 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.394 (r) | SLOW    |      2.194 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.397 (r) | SLOW    |      2.181 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.395 (r) | SLOW    |      2.193 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.394 (r) | SLOW    |      2.200 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.394 (r) | SLOW    |      2.185 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.395 (r) | SLOW    |      2.197 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.394 (r) | SLOW    |      2.176 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.380 (r) | SLOW    |      2.184 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.390 (r) | SLOW    |      2.204 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.383 (r) | SLOW    |      2.195 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.390 (r) | SLOW    |      2.208 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.383 (r) | SLOW    |      2.207 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.380 (r) | SLOW    |      2.179 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.391 (r) | SLOW    |      2.201 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.382 (r) | SLOW    |      2.181 (r) | FAST    | pll_sys4x     |
clk100    | ddram_odt        | OSERDESE2 (IO) | -     |      8.463 (r) | SLOW    |      2.476 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.448 (r) | SLOW    |      2.466 (r) | FAST    | pll_sys4x     |
clk100    | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.475 (r) | SLOW    |      2.488 (r) | FAST    | pll_sys4x     |
clk100    | ddram_we_n       | OSERDESE2 (IO) | -     |      8.480 (r) | SLOW    |      2.493 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |     10.019 (r) | SLOW    |      2.796 (r) | FAST    | pll_sys4x_dqs |
clk100    | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |     10.012 (r) | SLOW    |      2.794 (r) | FAST    | pll_sys4x_dqs |
clk100    | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |     10.020 (r) | SLOW    |      2.798 (r) | FAST    | pll_sys4x_dqs |
clk100    | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |     10.013 (r) | SLOW    |      2.794 (r) | FAST    | pll_sys4x_dqs |
sys_clk   | ddram_dq[0]      | FDRE           | -     |      8.273 (r) | SLOW    |      2.321 (r) | FAST    |               |
sys_clk   | ddram_dq[1]      | FDRE           | -     |      7.658 (r) | SLOW    |      2.066 (r) | FAST    |               |
sys_clk   | ddram_dq[2]      | FDRE           | -     |      8.554 (r) | SLOW    |      2.412 (r) | FAST    |               |
sys_clk   | ddram_dq[3]      | FDRE           | -     |      8.263 (r) | SLOW    |      2.313 (r) | FAST    |               |
sys_clk   | ddram_dq[4]      | FDRE           | -     |      7.661 (r) | SLOW    |      2.053 (r) | FAST    |               |
sys_clk   | ddram_dq[5]      | FDRE           | -     |      7.648 (r) | SLOW    |      2.044 (r) | FAST    |               |
sys_clk   | ddram_dq[6]      | FDRE           | -     |      8.123 (r) | SLOW    |      2.261 (r) | FAST    |               |
sys_clk   | ddram_dq[7]      | FDRE           | -     |      7.508 (r) | SLOW    |      1.979 (r) | FAST    |               |
sys_clk   | ddram_dq[8]      | FDRE           | -     |      6.889 (r) | SLOW    |      1.689 (r) | FAST    |               |
sys_clk   | ddram_dq[9]      | FDRE           | -     |      6.732 (r) | SLOW    |      1.634 (r) | FAST    |               |
sys_clk   | ddram_dq[10]     | FDRE           | -     |      6.439 (r) | SLOW    |      1.504 (r) | FAST    |               |
sys_clk   | ddram_dq[11]     | FDRE           | -     |      6.892 (r) | SLOW    |      1.714 (r) | FAST    |               |
sys_clk   | ddram_dq[12]     | FDRE           | -     |      6.588 (r) | SLOW    |      1.578 (r) | FAST    |               |
sys_clk   | ddram_dq[13]     | FDRE           | -     |      6.901 (r) | SLOW    |      1.701 (r) | FAST    |               |
sys_clk   | ddram_dq[14]     | FDRE           | -     |      7.032 (r) | SLOW    |      1.762 (r) | FAST    |               |
sys_clk   | ddram_dq[15]     | FDRE           | -     |      6.749 (r) | SLOW    |      1.632 (r) | FAST    |               |
sys_clk   | ddram_dqs_n[0]   | FDRE           | -     |      7.821 (r) | SLOW    |      2.103 (r) | FAST    |               |
sys_clk   | ddram_dqs_n[1]   | FDRE           | -     |      6.738 (r) | SLOW    |      1.606 (r) | FAST    |               |
sys_clk   | ddram_dqs_p[0]   | FDRE           | -     |      7.822 (r) | SLOW    |      2.105 (r) | FAST    |               |
sys_clk   | ddram_dqs_p[1]   | FDRE           | -     |      6.739 (r) | SLOW    |      1.607 (r) | FAST    |               |
sys_clk   | serial_tx        | FDSE           | -     |     10.052 (r) | SLOW    |      3.307 (r) | FAST    |               |
sys_clk   | spiflash_1x_cs_n | FDRE           | -     |     11.263 (r) | SLOW    |      3.587 (r) | FAST    |               |
sys_clk   | spiflash_1x_mosi | FDRE           | -     |     11.002 (r) | SLOW    |      3.698 (r) | FAST    |               |
----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+


Setup between Clocks

--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source  | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock   | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100  | clk100      |         1.936 | SLOW    |               |         |               |         |               |         |
sys_clk | sys_clk     |         9.386 | SLOW    |               |         |               |         |               |         |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 3.923 ns
Ideal Clock Offset to Actual Clock: 3.013 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -1.148 (r) | FAST    |   4.959 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -1.076 (f) | FAST    |   4.959 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.147 (r) | FAST    |   4.957 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.075 (f) | FAST    |   4.957 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.164 (r) | FAST    |   4.975 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.092 (f) | FAST    |   4.975 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.147 (r) | FAST    |   4.958 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.075 (f) | FAST    |   4.958 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.141 (r) | FAST    |   4.951 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.069 (f) | FAST    |   4.951 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.156 (r) | FAST    |   4.966 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.084 (f) | FAST    |   4.966 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.143 (r) | FAST    |   4.955 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.071 (f) | FAST    |   4.955 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.165 (r) | FAST    |   4.975 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.093 (f) | FAST    |   4.975 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.142 (r) | FAST    |   4.945 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.070 (f) | FAST    |   4.945 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.133 (r) | FAST    |   4.941 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.061 (f) | FAST    |   4.941 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.135 (r) | FAST    |   4.939 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.063 (f) | FAST    |   4.939 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.128 (r) | FAST    |   4.936 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.056 (f) | FAST    |   4.936 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.123 (r) | FAST    |   4.928 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.051 (f) | FAST    |   4.928 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.147 (r) | FAST    |   4.950 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.075 (f) | FAST    |   4.950 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.135 (r) | FAST    |   4.944 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.063 (f) | FAST    |   4.944 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.148 (r) | FAST    |   4.952 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.076 (f) | FAST    |   4.952 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -1.051 (f) | FAST    |   4.975 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.032 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.437 (r) | SLOW    |   2.455 (r) | FAST    |    0.000 |
ddram_a[1]         |   8.451 (r) | SLOW    |   2.472 (r) | FAST    |    0.017 |
ddram_a[2]         |   8.463 (r) | SLOW    |   2.478 (r) | FAST    |    0.026 |
ddram_a[3]         |   8.463 (r) | SLOW    |   2.479 (r) | FAST    |    0.026 |
ddram_a[4]         |   8.459 (r) | SLOW    |   2.473 (r) | FAST    |    0.022 |
ddram_a[5]         |   8.453 (r) | SLOW    |   2.475 (r) | FAST    |    0.020 |
ddram_a[6]         |   8.468 (r) | SLOW    |   2.481 (r) | FAST    |    0.031 |
ddram_a[7]         |   8.469 (r) | SLOW    |   2.482 (r) | FAST    |    0.032 |
ddram_a[8]         |   8.459 (r) | SLOW    |   2.473 (r) | FAST    |    0.022 |
ddram_a[9]         |   8.452 (r) | SLOW    |   2.474 (r) | FAST    |    0.019 |
ddram_a[10]        |   8.454 (r) | SLOW    |   2.474 (r) | FAST    |    0.020 |
ddram_a[11]        |   8.447 (r) | SLOW    |   2.461 (r) | FAST    |    0.010 |
ddram_a[12]        |   8.459 (r) | SLOW    |   2.474 (r) | FAST    |    0.022 |
ddram_a[13]        |   8.460 (r) | SLOW    |   2.473 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.469 (r) | SLOW    |   2.455 (r) | FAST    |    0.032 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.012 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.457 (r) | SLOW    |   2.477 (r) | FAST    |    0.008 |
ddram_ba[1]        |   8.450 (r) | SLOW    |   2.470 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.462 (r) | SLOW    |   2.478 (r) | FAST    |    0.012 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.462 (r) | SLOW    |   2.470 (r) | FAST    |    0.012 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.004 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.492 (r) | SLOW    |   2.505 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.494 (r) | SLOW    |   2.509 (r) | FAST    |    0.004 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.494 (r) | SLOW    |   2.505 (r) | FAST    |    0.004 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.033 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.396 (r) | SLOW    |   2.195 (r) | FAST    |    0.019 |
ddram_dq[1]        |   9.394 (r) | SLOW    |   2.194 (r) | FAST    |    0.018 |
ddram_dq[2]        |   9.397 (r) | SLOW    |   2.181 (r) | FAST    |    0.017 |
ddram_dq[3]        |   9.395 (r) | SLOW    |   2.193 (r) | FAST    |    0.018 |
ddram_dq[4]        |   9.394 (r) | SLOW    |   2.200 (r) | FAST    |    0.024 |
ddram_dq[5]        |   9.394 (r) | SLOW    |   2.185 (r) | FAST    |    0.014 |
ddram_dq[6]        |   9.395 (r) | SLOW    |   2.197 (r) | FAST    |    0.021 |
ddram_dq[7]        |   9.394 (r) | SLOW    |   2.176 (r) | FAST    |    0.014 |
ddram_dq[8]        |   9.380 (r) | SLOW    |   2.184 (r) | FAST    |    0.009 |
ddram_dq[9]        |   9.390 (r) | SLOW    |   2.204 (r) | FAST    |    0.028 |
ddram_dq[10]       |   9.383 (r) | SLOW    |   2.195 (r) | FAST    |    0.020 |
ddram_dq[11]       |   9.390 (r) | SLOW    |   2.208 (r) | FAST    |    0.033 |
ddram_dq[12]       |   9.383 (r) | SLOW    |   2.207 (r) | FAST    |    0.031 |
ddram_dq[13]       |   9.380 (r) | SLOW    |   2.179 (r) | FAST    |    0.004 |
ddram_dq[14]       |   9.391 (r) | SLOW    |   2.201 (r) | FAST    |    0.026 |
ddram_dq[15]       |   9.382 (r) | SLOW    |   2.181 (r) | FAST    |    0.005 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.397 (r) | SLOW    |   2.176 (r) | FAST    |    0.033 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 2.115 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   8.273 (r) | SLOW    |   2.321 (r) | FAST    |    1.834 |
ddram_dq[1]        |   7.658 (r) | SLOW    |   2.066 (r) | FAST    |    1.220 |
ddram_dq[2]        |   8.554 (r) | SLOW    |   2.412 (r) | FAST    |    2.115 |
ddram_dq[3]        |   8.263 (r) | SLOW    |   2.313 (r) | FAST    |    1.824 |
ddram_dq[4]        |   7.661 (r) | SLOW    |   2.053 (r) | FAST    |    1.222 |
ddram_dq[5]        |   7.648 (r) | SLOW    |   2.044 (r) | FAST    |    1.209 |
ddram_dq[6]        |   8.123 (r) | SLOW    |   2.261 (r) | FAST    |    1.684 |
ddram_dq[7]        |   7.508 (r) | SLOW    |   1.979 (r) | FAST    |    1.069 |
ddram_dq[8]        |   6.889 (r) | SLOW    |   1.689 (r) | FAST    |    0.450 |
ddram_dq[9]        |   6.732 (r) | SLOW    |   1.634 (r) | FAST    |    0.293 |
ddram_dq[10]       |   6.439 (r) | SLOW    |   1.504 (r) | FAST    |    0.000 |
ddram_dq[11]       |   6.892 (r) | SLOW    |   1.714 (r) | FAST    |    0.453 |
ddram_dq[12]       |   6.588 (r) | SLOW    |   1.578 (r) | FAST    |    0.150 |
ddram_dq[13]       |   6.901 (r) | SLOW    |   1.701 (r) | FAST    |    0.463 |
ddram_dq[14]       |   7.032 (r) | SLOW    |   1.762 (r) | FAST    |    0.593 |
ddram_dq[15]       |   6.749 (r) | SLOW    |   1.632 (r) | FAST    |    0.310 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.554 (r) | SLOW    |   1.504 (r) | FAST    |    2.115 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   10.019 (r) | SLOW    |   2.796 (r) | FAST    |    0.007 |
ddram_dqs_n[1]     |   10.012 (r) | SLOW    |   2.794 (r) | FAST    |    0.000 |
ddram_dqs_p[0]     |   10.020 (r) | SLOW    |   2.798 (r) | FAST    |    0.008 |
ddram_dqs_p[1]     |   10.013 (r) | SLOW    |   2.794 (r) | FAST    |    0.001 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   10.020 (r) | SLOW    |   2.794 (r) | FAST    |    0.008 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.083 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   7.821 (r) | SLOW    |   2.103 (r) | FAST    |    1.082 |
ddram_dqs_n[1]     |   6.738 (r) | SLOW    |   1.606 (r) | FAST    |    0.000 |
ddram_dqs_p[0]     |   7.822 (r) | SLOW    |   2.105 (r) | FAST    |    1.083 |
ddram_dqs_p[1]     |   6.739 (r) | SLOW    |   1.607 (r) | FAST    |    0.001 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.822 (r) | SLOW    |   1.606 (r) | FAST    |    1.083 |
-------------------+-------------+---------+-------------+---------+----------+




