// Seed: 3850516392
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4;
endmodule
module module_1 (
    input tri0 id_0,
    input wor id_1,
    output uwire id_2,
    output uwire id_3,
    input tri1 id_4,
    output wor id_5,
    input supply0 id_6,
    input wand id_7,
    input wor id_8,
    input uwire id_9,
    input wire id_10,
    output uwire id_11,
    input tri0 id_12
    , id_28,
    output tri1 id_13,
    input tri0 id_14,
    output uwire id_15,
    input wire id_16,
    output tri0 id_17,
    input tri0 id_18,
    input wor id_19
    , id_29,
    input tri0 id_20,
    output uwire id_21,
    input tri id_22,
    input tri0 id_23,
    input wand id_24,
    input wire id_25,
    input uwire id_26
    , id_30, id_31
);
  wire id_32, id_33;
  module_0(
      id_29, id_32, id_32
  );
  and (
      id_21,
      id_0,
      id_12,
      id_24,
      id_26,
      id_23,
      id_4,
      id_22,
      id_32,
      id_18,
      id_30,
      id_16,
      id_6,
      id_19,
      id_20,
      id_1,
      id_28,
      id_25,
      id_14,
      id_31,
      id_9,
      id_8,
      id_29,
      id_10,
      id_33
  );
endmodule
