#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5639cdc95ff0 .scope module, "block_ram" "block_ram" 2 2;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "o_r_out";
    .port_info 1 /INPUT 8 "i_w_in";
    .port_info 2 /INPUT 20 "i_w_address";
    .port_info 3 /INPUT 1 "i_w_we";
    .port_info 4 /INPUT 1 "i_w_cs";
    .port_info 5 /INPUT 1 "i_w_clk";
P_0x5639cdc68c40 .param/l "l_p_depth" 1 2 14, +C4<00000000000100000000000000000000>;
P_0x5639cdc68c80 .param/l "p_address_width" 0 2 4, +C4<00000000000000000000000000010100>;
P_0x5639cdc68cc0 .param/l "p_data_width" 0 2 3, +C4<00000000000000000000000000001000>;
o0x7f77f88b7018 .functor BUFZ 20, C4<zzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5639cdc21cd0_0 .net "i_w_address", 19 0, o0x7f77f88b7018;  0 drivers
o0x7f77f88b7048 .functor BUFZ 1, C4<z>; HiZ drive
v0x5639cdc25d20_0 .net "i_w_clk", 0 0, o0x7f77f88b7048;  0 drivers
o0x7f77f88b7078 .functor BUFZ 1, C4<z>; HiZ drive
v0x5639cdc23a10_0 .net "i_w_cs", 0 0, o0x7f77f88b7078;  0 drivers
o0x7f77f88b70a8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5639cdc26000_0 .net "i_w_in", 7 0, o0x7f77f88b70a8;  0 drivers
o0x7f77f88b70d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5639cdc23ca0_0 .net "i_w_we", 0 0, o0x7f77f88b70d8;  0 drivers
v0x5639cdb3bf60 .array "l_r_data", 0 1048575, 7 0;
v0x5639cdcb0c00_0 .var "o_r_out", 7 0;
E_0x5639cdb270a0 .event posedge, v0x5639cdc25d20_0;
S_0x5639cdc738f0 .scope module, "test_cpu_debugger" "test_cpu_debugger" 3 1;
 .timescale 0 0;
P_0x5639cdc28f70 .param/l "p_address_width" 0 3 5, +C4<00000000000000000000000000001010>;
P_0x5639cdc28fb0 .param/l "p_data_width" 0 3 4, +C4<00000000000000000000000000010000>;
P_0x5639cdc28ff0 .param/l "p_regs_address_width" 0 3 6, +C4<00000000000000000000000000000011>;
v0x5639cdcd1230_0 .var "i_w_clk", 0 0;
v0x5639cdcd12f0_0 .var "i_w_debug_clk", 0 0;
v0x5639cdcd13b0_0 .var "i_w_in", 9 0;
v0x5639cdcd1450_0 .var "i_w_next", 0 0;
v0x5639cdcd14f0_0 .var "i_w_prev", 0 0;
v0x5639cdcd15e0_0 .var "i_w_reset", 0 0;
v0x5639cdcd1680_0 .net "o_w_7_led_seg", 7 0, L_0x5639cdce9cc0;  1 drivers
v0x5639cdcd1770_0 .net "o_w_an", 7 0, L_0x5639cdce97c0;  1 drivers
v0x5639cdcd1860_0 .net "o_w_sim_clk", 0 0, L_0x5639cdce9660;  1 drivers
S_0x5639cdc263d0 .scope module, "uut" "cpu_debugger" 3 29, 4 2 0, S_0x5639cdc738f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "o_w_7_led_seg";
    .port_info 1 /OUTPUT 8 "o_w_an";
    .port_info 2 /OUTPUT 1 "o_w_sim_clk";
    .port_info 3 /INPUT 10 "i_w_in";
    .port_info 4 /INPUT 1 "i_w_next";
    .port_info 5 /INPUT 1 "i_w_prev";
    .port_info 6 /INPUT 1 "i_w_clk";
    .port_info 7 /INPUT 1 "i_w_debug_clk";
    .port_info 8 /INPUT 1 "i_w_reset";
P_0x5639cdcb0dc0 .param/l "p_address_width" 0 4 4, +C4<00000000000000000000000000001010>;
P_0x5639cdcb0e00 .param/l "p_data_width" 0 4 3, +C4<00000000000000000000000000010000>;
P_0x5639cdcb0e40 .param/l "p_divisor" 0 4 7, +C4<00000000000000000000000000000100>;
P_0x5639cdcb0e80 .param/l "p_no_cycles" 0 4 6, +C4<00000000000000000000000000000001>;
P_0x5639cdcb0ec0 .param/l "p_regs_address_width" 0 4 5, +C4<00000000000000000000000000000011>;
L_0x5639cdc21b10 .functor BUFZ 10, v0x5639cdcd13b0_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_0x5639cdce9660 .functor BUFZ 1, v0x5639cdcb1580_0, C4<0>, C4<0>, C4<0>;
v0x5639cdcd0120_0 .net "i_w_clk", 0 0, v0x5639cdcd1230_0;  1 drivers
v0x5639cdcd01e0_0 .net "i_w_debug_clk", 0 0, v0x5639cdcd12f0_0;  1 drivers
v0x5639cdcd02a0_0 .net "i_w_in", 9 0, v0x5639cdcd13b0_0;  1 drivers
v0x5639cdcd0370_0 .net "i_w_next", 0 0, v0x5639cdcd1450_0;  1 drivers
v0x5639cdcd0440_0 .net "i_w_prev", 0 0, v0x5639cdcd14f0_0;  1 drivers
v0x5639cdcd0530_0 .net "i_w_reset", 0 0, v0x5639cdcd15e0_0;  1 drivers
v0x5639cdcd05d0_0 .net "l_w_480HZ_clk", 0 0, v0x5639cdcb1580_0;  1 drivers
v0x5639cdcd06c0_0 .net "l_w_cpu_bus", 15 0, L_0x5639cdce8050;  1 drivers
v0x5639cdcd0760_0 .net "l_w_cpu_ram", 15 0, v0x5639cdcbc410_0;  1 drivers
v0x5639cdcd0890_0 .net "l_w_cpu_ram_addr", 9 0, L_0x5639cdc21b10;  1 drivers
v0x5639cdcd09e0_0 .net "l_w_cpu_regs_addr", 3 0, L_0x5639cdcd1990;  1 drivers
v0x5639cdcd0aa0_0 .net "l_w_cpu_regs_out", 15 0, L_0x5639cdce5400;  1 drivers
v0x5639cdcd0b60_0 .net "l_w_cpu_state", 15 0, L_0x5639cdce8c60;  1 drivers
v0x5639cdcd0c20_0 .net "l_w_next_debounced", 0 0, v0x5639cdccac20_0;  1 drivers
v0x5639cdcd0cc0_0 .net "l_w_prev_debounced", 0 0, v0x5639cdccb3f0_0;  1 drivers
v0x5639cdcd0db0_0 .net "o_w_7_led_seg", 7 0, L_0x5639cdce9cc0;  alias, 1 drivers
v0x5639cdcd0e70_0 .net "o_w_an", 7 0, L_0x5639cdce97c0;  alias, 1 drivers
v0x5639cdcd1020_0 .net "o_w_sim_clk", 0 0, L_0x5639cdce9660;  alias, 1 drivers
L_0x5639cdcd1990 .part v0x5639cdcd13b0_0, 0, 4;
S_0x5639cdc29e00 .scope module, "l_m_clk_divider" "clock_divider" 4 54, 5 1 0, S_0x5639cdc263d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o_w_clk";
    .port_info 1 /INPUT 1 "i_w_clk";
    .port_info 2 /INPUT 1 "i_w_reset";
P_0x5639cdc25870 .param/l "l_p_counter_width" 1 5 10, +C4<000000000000000000000000000000011>;
P_0x5639cdc258b0 .param/l "p_divisor" 0 5 2, +C4<00000000000000000000000000000100>;
v0x5639cdcb12f0_0 .var "counter", 3 0;
v0x5639cdcb13f0_0 .net "i_w_clk", 0 0, v0x5639cdcd1230_0;  alias, 1 drivers
v0x5639cdcb14b0_0 .net "i_w_reset", 0 0, v0x5639cdcd15e0_0;  alias, 1 drivers
v0x5639cdcb1580_0 .var "o_w_clk", 0 0;
E_0x5639cdb27630/0 .event negedge, v0x5639cdcb14b0_0;
E_0x5639cdb27630/1 .event posedge, v0x5639cdcb13f0_0;
E_0x5639cdb27630 .event/or E_0x5639cdb27630/0, E_0x5639cdb27630/1;
S_0x5639cdc24070 .scope module, "l_m_cpu" "cpu" 4 34, 6 1 0, S_0x5639cdc263d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "o_w_regs_disp_out";
    .port_info 1 /INPUT 4 "i_w_regs_disp_addr";
    .port_info 2 /OUTPUT 16 "o_w_ram_disp_out";
    .port_info 3 /INPUT 10 "i_w_ram_disp_addr";
    .port_info 4 /OUTPUT 16 "o_w_state_disp_out";
    .port_info 5 /OUTPUT 16 "o_w_bus_disp_out";
    .port_info 6 /INPUT 1 "i_w_clk";
    .port_info 7 /INPUT 1 "i_w_reset";
    .port_info 8 /INPUT 16 "i_w_io_out";
    .port_info 9 /OUTPUT 1 "o_w_io_oe";
    .port_info 10 /OUTPUT 1 "o_w_io_we";
    .port_info 11 /OUTPUT 8 "o_w_io_port";
    .port_info 12 /OUTPUT 16 "o_w_io_in";
P_0x5639cdcb1710 .param/l "l_p_flags_width" 0 6 286, +C4<00000000000000000000000000000101>;
P_0x5639cdcb1750 .param/l "l_p_opcode_ADC" 0 6 276, C4<0000>;
P_0x5639cdcb1790 .param/l "l_p_opcode_AND" 0 6 280, C4<0100>;
P_0x5639cdcb17d0 .param/l "l_p_opcode_NOT" 0 6 279, C4<0011>;
P_0x5639cdcb1810 .param/l "l_p_opcode_OR" 0 6 281, C4<0101>;
P_0x5639cdcb1850 .param/l "l_p_opcode_SAR" 0 6 285, C4<1001>;
P_0x5639cdcb1890 .param/l "l_p_opcode_SBB1" 0 6 277, C4<0001>;
P_0x5639cdcb18d0 .param/l "l_p_opcode_SBB2" 0 6 278, C4<0010>;
P_0x5639cdcb1910 .param/l "l_p_opcode_SHL" 0 6 283, C4<0111>;
P_0x5639cdcb1950 .param/l "l_p_opcode_SHR" 0 6 284, C4<1000>;
P_0x5639cdcb1990 .param/l "l_p_opcode_XOR" 0 6 282, C4<0110>;
P_0x5639cdcb19d0 .param/l "l_p_opcode_width" 0 6 275, +C4<00000000000000000000000000000100>;
P_0x5639cdcb1a10 .param/l "p_address_width" 0 6 3, +C4<00000000000000000000000000001010>;
P_0x5639cdcb1a50 .param/l "p_data_width" 0 6 2, +C4<00000000000000000000000000010000>;
P_0x5639cdcb1a90 .param/l "p_port_width" 0 6 4, +C4<00000000000000000000000000001000>;
P_0x5639cdcb1ad0 .param/l "p_regs_address_width" 0 6 5, +C4<00000000000000000000000000000011>;
v0x5639cdcc3b10_0 .net *"_ivl_1", 1 0, L_0x5639cdcd1a70;  1 drivers
v0x5639cdcc3c10_0 .net *"_ivl_100", 7 0, L_0x5639cdce6300;  1 drivers
v0x5639cdcc3cf0_0 .net *"_ivl_103", 0 0, L_0x5639cdce6440;  1 drivers
v0x5639cdcc3de0_0 .net *"_ivl_105", 0 0, L_0x5639cdce61e0;  1 drivers
v0x5639cdcc3ec0_0 .net *"_ivl_107", 0 0, L_0x5639cdce6610;  1 drivers
v0x5639cdcc3fa0_0 .net *"_ivl_109", 0 0, L_0x5639cdce67f0;  1 drivers
v0x5639cdcc4080_0 .net *"_ivl_111", 0 0, L_0x5639cdce6890;  1 drivers
v0x5639cdcc4160_0 .net *"_ivl_113", 0 0, L_0x5639cdce6a80;  1 drivers
v0x5639cdcc4240_0 .net *"_ivl_115", 0 0, L_0x5639cdce6c30;  1 drivers
v0x5639cdcc43b0_0 .net *"_ivl_117", 0 0, L_0x5639cdce6e30;  1 drivers
L_0x7f77f886e258 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5639cdcc4490_0 .net/2u *"_ivl_14", 15 0, L_0x7f77f886e258;  1 drivers
v0x5639cdcc4570_0 .net *"_ivl_19", 0 0, L_0x5639cdce32b0;  1 drivers
v0x5639cdcc4650_0 .net *"_ivl_20", 31 0, L_0x5639cdce3350;  1 drivers
L_0x7f77f886e3c0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5639cdcc4730_0 .net *"_ivl_23", 30 0, L_0x7f77f886e3c0;  1 drivers
L_0x7f77f886e408 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5639cdcc4810_0 .net/2u *"_ivl_24", 31 0, L_0x7f77f886e408;  1 drivers
v0x5639cdcc48f0_0 .net *"_ivl_26", 0 0, L_0x5639cdce34d0;  1 drivers
v0x5639cdcc49b0_0 .net *"_ivl_29", 2 0, L_0x5639cdce3610;  1 drivers
L_0x7f77f886e450 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5639cdcc4ba0_0 .net/2u *"_ivl_30", 2 0, L_0x7f77f886e450;  1 drivers
v0x5639cdcc4c80_0 .net *"_ivl_32", 0 0, L_0x5639cdce3700;  1 drivers
v0x5639cdcc4d40_0 .net *"_ivl_35", 2 0, L_0x5639cdce3840;  1 drivers
L_0x7f77f886e498 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x5639cdcc4e20_0 .net/2u *"_ivl_36", 2 0, L_0x7f77f886e498;  1 drivers
v0x5639cdcc4f00_0 .net *"_ivl_38", 0 0, L_0x5639cdce3a50;  1 drivers
v0x5639cdcc4fc0_0 .net *"_ivl_41", 2 0, L_0x5639cdce3b40;  1 drivers
L_0x7f77f886e4e0 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x5639cdcc50a0_0 .net/2u *"_ivl_42", 2 0, L_0x7f77f886e4e0;  1 drivers
v0x5639cdcc5180_0 .net *"_ivl_44", 0 0, L_0x5639cdce3d60;  1 drivers
v0x5639cdcc5240_0 .net *"_ivl_47", 2 0, L_0x5639cdce3ea0;  1 drivers
L_0x7f77f886e528 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x5639cdcc5320_0 .net/2u *"_ivl_48", 2 0, L_0x7f77f886e528;  1 drivers
L_0x7f77f886e018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5639cdcc5400_0 .net *"_ivl_5", 0 0, L_0x7f77f886e018;  1 drivers
v0x5639cdcc54e0_0 .net *"_ivl_50", 0 0, L_0x5639cdce3fc0;  1 drivers
v0x5639cdcc55a0_0 .net *"_ivl_53", 2 0, L_0x5639cdce4100;  1 drivers
L_0x7f77f886e570 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x5639cdcc5680_0 .net/2u *"_ivl_54", 2 0, L_0x7f77f886e570;  1 drivers
v0x5639cdcc5760_0 .net *"_ivl_56", 0 0, L_0x5639cdce4230;  1 drivers
v0x5639cdcc5820_0 .net *"_ivl_59", 2 0, L_0x5639cdce4370;  1 drivers
L_0x7f77f886e5b8 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x5639cdcc5900_0 .net/2u *"_ivl_60", 2 0, L_0x7f77f886e5b8;  1 drivers
v0x5639cdcc59e0_0 .net *"_ivl_62", 0 0, L_0x5639cdce44b0;  1 drivers
v0x5639cdcc5aa0_0 .net *"_ivl_65", 2 0, L_0x5639cdce45f0;  1 drivers
L_0x7f77f886e600 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x5639cdcc5b80_0 .net/2u *"_ivl_66", 2 0, L_0x7f77f886e600;  1 drivers
v0x5639cdcc5c60_0 .net *"_ivl_68", 0 0, L_0x5639cdce4410;  1 drivers
L_0x7f77f886e648 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5639cdcc5d20_0 .net/2u *"_ivl_70", 15 0, L_0x7f77f886e648;  1 drivers
v0x5639cdcc5e00_0 .net *"_ivl_72", 15 0, L_0x5639cdce47e0;  1 drivers
v0x5639cdcc5ee0_0 .net *"_ivl_74", 15 0, L_0x5639cdce49e0;  1 drivers
v0x5639cdcc5fc0_0 .net *"_ivl_76", 15 0, L_0x5639cdce4b20;  1 drivers
v0x5639cdcc60a0_0 .net *"_ivl_78", 15 0, L_0x5639cdce4d30;  1 drivers
L_0x7f77f886e1c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5639cdcc6180_0 .net/2u *"_ivl_8", 15 0, L_0x7f77f886e1c8;  1 drivers
v0x5639cdcc6260_0 .net *"_ivl_80", 15 0, L_0x5639cdce4e70;  1 drivers
v0x5639cdcc6340_0 .net *"_ivl_82", 15 0, L_0x5639cdce5090;  1 drivers
v0x5639cdcc6420_0 .net *"_ivl_84", 15 0, L_0x5639cdce51d0;  1 drivers
v0x5639cdcc6500_0 .net *"_ivl_92", 15 0, L_0x5639cdce5d10;  1 drivers
L_0x7f77f886e840 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v0x5639cdcc65e0_0 .net *"_ivl_95", 10 0, L_0x7f77f886e840;  1 drivers
v0x5639cdcc66c0_0 .net *"_ivl_99", 0 0, L_0x5639cdce60f0;  1 drivers
v0x5639cdcc67a0_0 .net "i_w_clk", 0 0, v0x5639cdcd12f0_0;  alias, 1 drivers
L_0x7f77f886e888 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5639cdcc6840_0 .net "i_w_io_out", 15 0, L_0x7f77f886e888;  1 drivers
v0x5639cdcc6900_0 .net "i_w_ram_disp_addr", 9 0, L_0x5639cdc21b10;  alias, 1 drivers
v0x5639cdcc69a0_0 .net "i_w_regs_disp_addr", 3 0, L_0x5639cdcd1990;  alias, 1 drivers
v0x5639cdcc6a80_0 .net "i_w_reset", 0 0, v0x5639cdcd15e0_0;  alias, 1 drivers
v0x5639cdcc6b20_0 .net "l_w_alu_carry", 0 0, v0x5639cdcb9850_0;  1 drivers
v0x5639cdcc6c10_0 .net "l_w_alu_flags", 4 0, L_0x5639cdce5b80;  1 drivers
v0x5639cdcc6cd0_0 .net "l_w_alu_oe", 0 0, v0x5639cdcb9920_0;  1 drivers
v0x5639cdcc6dc0_0 .net "l_w_alu_opcode", 3 0, v0x5639cdcb99f0_0;  1 drivers
v0x5639cdcc6eb0_0 .net "l_w_alu_out", 15 0, L_0x5639cdce5a90;  1 drivers
v0x5639cdcc6fc0_0 .net "l_w_flags_bus", 15 0, L_0x5639cdce7b90;  1 drivers
v0x5639cdcc7080_0 .net "l_w_flags_disp_out", 15 0, L_0x5639cdce26e0;  1 drivers
v0x5639cdcc7120_0 .net "l_w_flags_in", 15 0, L_0x5639cdce5f10;  1 drivers
v0x5639cdcc71c0_0 .net "l_w_flags_internal", 15 0, L_0x5639cdce9e40;  1 drivers
v0x5639cdcc72b0_0 .net "l_w_flags_oe", 0 0, v0x5639cdcb9ac0_0;  1 drivers
v0x5639cdcc7760_0 .net "l_w_flags_out", 15 0, L_0x5639cdce2830;  1 drivers
v0x5639cdcc7800_0 .net "l_w_flags_sel", 0 0, v0x5639cdcb9b60_0;  1 drivers
v0x5639cdcc78d0_0 .net "l_w_flags_we", 0 0, v0x5639cdcb9c00_0;  1 drivers
v0x5639cdcc79c0_0 .net "l_w_ioa_disp_out", 15 0, L_0x5639cdce2d00;  1 drivers
v0x5639cdcc7a60_0 .net "l_w_ioa_in", 15 0, L_0x5639cdce7ce0;  1 drivers
v0x5639cdcc7b50_0 .net "l_w_ioa_oe", 0 0, v0x5639cdcb9e40_0;  1 drivers
v0x5639cdcc7c40_0 .net "l_w_ioa_out", 15 0, L_0x5639cdce2bc0;  1 drivers
v0x5639cdcc7ce0_0 .net "l_w_ioa_we", 0 0, v0x5639cdcb9f00_0;  1 drivers
v0x5639cdcc7dd0_0 .net "l_w_ir_disp_out", 15 0, L_0x5639cdce24e0;  1 drivers
v0x5639cdcc7e70_0 .net "l_w_ir_in", 15 0, L_0x5639cdce7f50;  1 drivers
v0x5639cdcc7f60_0 .net "l_w_ir_internal", 15 0, L_0x5639cdce9d80;  1 drivers
v0x5639cdcc8070_0 .net "l_w_ir_oe", 0 0, v0x5639cdcb9fc0_0;  1 drivers
v0x5639cdcc8110_0 .net "l_w_ir_out", 15 0, L_0x5639cdce25a0;  1 drivers
v0x5639cdcc81d0_0 .net "l_w_ir_we", 0 0, v0x5639cdcba080_0;  1 drivers
v0x5639cdcc82c0_0 .net "l_w_ma_disp_out", 15 0, L_0x5639cdce2ab0;  1 drivers
v0x5639cdcc8380_0 .net "l_w_ma_in", 15 0, L_0x5639cdce7c00;  1 drivers
v0x5639cdcc8470_0 .net "l_w_ma_oe", 0 0, v0x5639cdcba140_0;  1 drivers
v0x5639cdcc8560_0 .net "l_w_ma_out", 15 0, L_0x5639cdce2970;  1 drivers
v0x5639cdcc8620_0 .net "l_w_ma_we", 0 0, v0x5639cdcba200_0;  1 drivers
v0x5639cdcc8710_0 .net "l_w_offset_out", 15 0, L_0x5639cdce6ed0;  1 drivers
v0x5639cdcc87b0_0 .net "l_w_pc_disp_out", 15 0, L_0x5639cdc6a1b0;  1 drivers
v0x5639cdcc8850_0 .net "l_w_pc_in", 15 0, L_0x5639cdce7ac0;  1 drivers
v0x5639cdcc8940_0 .net "l_w_pc_oe", 0 0, v0x5639cdcba2c0_0;  1 drivers
v0x5639cdcc8a30_0 .net "l_w_pc_out", 15 0, L_0x5639cdce2350;  1 drivers
v0x5639cdcc8b40_0 .net "l_w_pc_we", 0 0, v0x5639cdcba380_0;  1 drivers
v0x5639cdcc8c30_0 .net "l_w_ram_in", 15 0, L_0x5639cdce77b0;  1 drivers
v0x5639cdcc8cf0_0 .net "l_w_ram_oe", 0 0, v0x5639cdcba440_0;  1 drivers
v0x5639cdcc8de0_0 .net "l_w_ram_out", 15 0, L_0x5639cdce5710;  1 drivers
v0x5639cdcc8ef0_0 .net "l_w_ram_we", 0 0, v0x5639cdcba500_0;  1 drivers
v0x5639cdcc8f90_0 .net "l_w_regs_addr", 2 0, v0x5639cdcba5c0_0;  1 drivers
v0x5639cdcc90a0_0 .net "l_w_regs_disp_addr", 2 0, L_0x5639cdcd1ba0;  1 drivers
v0x5639cdcc9160_0 .net "l_w_regs_disp_out", 15 0, L_0x5639cdb42840;  1 drivers
v0x5639cdcc9200_0 .net "l_w_regs_in", 15 0, L_0x5639cdce79c0;  1 drivers
v0x5639cdcc92f0_0 .net "l_w_regs_oe", 0 0, v0x5639cdcba6a0_0;  1 drivers
v0x5639cdcc93e0_0 .net "l_w_regs_out", 15 0, L_0x5639cdce1f10;  1 drivers
v0x5639cdcc94f0_0 .net "l_w_regs_we", 0 0, v0x5639cdcba760_0;  1 drivers
v0x5639cdcc95e0_0 .net "l_w_t1_disp_out", 15 0, L_0x5639cdce2f40;  1 drivers
v0x5639cdcc96a0_0 .net "l_w_t1_in", 15 0, L_0x5639cdce7e60;  1 drivers
v0x5639cdcc9790_0 .net "l_w_t1_oe", 0 0, v0x5639cdcba820_0;  1 drivers
v0x5639cdcc9880_0 .net "l_w_t1_out", 15 0, L_0x5639cdce2e30;  1 drivers
v0x5639cdcc9990_0 .net "l_w_t1_we", 0 0, v0x5639cdcba8e0_0;  1 drivers
v0x5639cdcc9a80_0 .net "l_w_t2_disp_out", 15 0, L_0x5639cdce3180;  1 drivers
v0x5639cdcc9b40_0 .net "l_w_t2_in", 15 0, L_0x5639cdce7c70;  1 drivers
v0x5639cdcc9c30_0 .net "l_w_t2_oe", 0 0, v0x5639cdcba9a0_0;  1 drivers
v0x5639cdcc9d20_0 .net "l_w_t2_out", 15 0, L_0x5639cdce3070;  1 drivers
v0x5639cdcc9e30_0 .net "l_w_t2_we", 0 0, v0x5639cdcbaa60_0;  1 drivers
v0x5639cdcc9f20_0 .net "o_w_bus_disp_out", 15 0, L_0x5639cdce8050;  alias, 1 drivers
v0x5639cdcc9fe0_0 .net "o_w_io_in", 15 0, L_0x5639cdce78b0;  1 drivers
v0x5639cdcca080_0 .net "o_w_io_oe", 0 0, v0x5639cdcb9cc0_0;  1 drivers
v0x5639cdcca120_0 .net "o_w_io_port", 7 0, L_0x5639cdce5c70;  1 drivers
v0x5639cdcca1c0_0 .net "o_w_io_we", 0 0, v0x5639cdcb9d80_0;  1 drivers
v0x5639cdcca260_0 .net "o_w_ram_disp_out", 15 0, v0x5639cdcbc410_0;  alias, 1 drivers
v0x5639cdcca350_0 .net "o_w_regs_disp_out", 15 0, L_0x5639cdce5400;  alias, 1 drivers
v0x5639cdcca430_0 .net "o_w_state_disp_out", 15 0, L_0x5639cdce8c60;  alias, 1 drivers
L_0x5639cdcd1a70 .part L_0x5639cdcd1990, 1, 2;
L_0x5639cdcd1ba0 .concat [ 2 1 0 0], L_0x5639cdcd1a70, L_0x7f77f886e018;
L_0x5639cdce25a0 .functor MUXZ 16, L_0x7f77f886e1c8, L_0x5639cdce9d80, v0x5639cdcb9fc0_0, C4<>;
L_0x5639cdce2830 .functor MUXZ 16, L_0x7f77f886e258, L_0x5639cdce9e40, v0x5639cdcb9ac0_0, C4<>;
L_0x5639cdce32b0 .part L_0x5639cdcd1990, 3, 1;
L_0x5639cdce3350 .concat [ 1 31 0 0], L_0x5639cdce32b0, L_0x7f77f886e3c0;
L_0x5639cdce34d0 .cmp/eq 32, L_0x5639cdce3350, L_0x7f77f886e408;
L_0x5639cdce3610 .part L_0x5639cdcd1990, 0, 3;
L_0x5639cdce3700 .cmp/eq 3, L_0x5639cdce3610, L_0x7f77f886e450;
L_0x5639cdce3840 .part L_0x5639cdcd1990, 0, 3;
L_0x5639cdce3a50 .cmp/eq 3, L_0x5639cdce3840, L_0x7f77f886e498;
L_0x5639cdce3b40 .part L_0x5639cdcd1990, 0, 3;
L_0x5639cdce3d60 .cmp/eq 3, L_0x5639cdce3b40, L_0x7f77f886e4e0;
L_0x5639cdce3ea0 .part L_0x5639cdcd1990, 0, 3;
L_0x5639cdce3fc0 .cmp/eq 3, L_0x5639cdce3ea0, L_0x7f77f886e528;
L_0x5639cdce4100 .part L_0x5639cdcd1990, 0, 3;
L_0x5639cdce4230 .cmp/eq 3, L_0x5639cdce4100, L_0x7f77f886e570;
L_0x5639cdce4370 .part L_0x5639cdcd1990, 0, 3;
L_0x5639cdce44b0 .cmp/eq 3, L_0x5639cdce4370, L_0x7f77f886e5b8;
L_0x5639cdce45f0 .part L_0x5639cdcd1990, 0, 3;
L_0x5639cdce4410 .cmp/eq 3, L_0x5639cdce45f0, L_0x7f77f886e600;
L_0x5639cdce47e0 .functor MUXZ 16, L_0x7f77f886e648, L_0x5639cdce24e0, L_0x5639cdce4410, C4<>;
L_0x5639cdce49e0 .functor MUXZ 16, L_0x5639cdce47e0, L_0x5639cdce3180, L_0x5639cdce44b0, C4<>;
L_0x5639cdce4b20 .functor MUXZ 16, L_0x5639cdce49e0, L_0x5639cdce2f40, L_0x5639cdce4230, C4<>;
L_0x5639cdce4d30 .functor MUXZ 16, L_0x5639cdce4b20, L_0x5639cdce2d00, L_0x5639cdce3fc0, C4<>;
L_0x5639cdce4e70 .functor MUXZ 16, L_0x5639cdce4d30, L_0x5639cdce2ab0, L_0x5639cdce3d60, C4<>;
L_0x5639cdce5090 .functor MUXZ 16, L_0x5639cdce4e70, L_0x5639cdce26e0, L_0x5639cdce3a50, C4<>;
L_0x5639cdce51d0 .functor MUXZ 16, L_0x5639cdce5090, L_0x5639cdc6a1b0, L_0x5639cdce3700, C4<>;
L_0x5639cdce5400 .functor MUXZ 16, L_0x5639cdce51d0, L_0x5639cdb42840, L_0x5639cdce34d0, C4<>;
L_0x5639cdce58a0 .part L_0x5639cdce2970, 0, 10;
L_0x5639cdce5c70 .part L_0x5639cdce2bc0, 0, 8;
L_0x5639cdce5d10 .concat [ 5 11 0 0], L_0x5639cdce5b80, L_0x7f77f886e840;
L_0x5639cdce5f10 .functor MUXZ 16, L_0x5639cdce7b90, L_0x5639cdce5d10, v0x5639cdcb9b60_0, C4<>;
L_0x5639cdce60f0 .part L_0x5639cdce25a0, 8, 1;
LS_0x5639cdce6300_0_0 .concat [ 1 1 1 1], L_0x5639cdce60f0, L_0x5639cdce60f0, L_0x5639cdce60f0, L_0x5639cdce60f0;
LS_0x5639cdce6300_0_4 .concat [ 1 1 1 1], L_0x5639cdce60f0, L_0x5639cdce60f0, L_0x5639cdce60f0, L_0x5639cdce60f0;
L_0x5639cdce6300 .concat [ 4 4 0 0], LS_0x5639cdce6300_0_0, LS_0x5639cdce6300_0_4;
L_0x5639cdce6440 .part L_0x5639cdce25a0, 8, 1;
L_0x5639cdce61e0 .part L_0x5639cdce25a0, 9, 1;
L_0x5639cdce6610 .part L_0x5639cdce25a0, 10, 1;
L_0x5639cdce67f0 .part L_0x5639cdce25a0, 11, 1;
L_0x5639cdce6890 .part L_0x5639cdce25a0, 12, 1;
L_0x5639cdce6a80 .part L_0x5639cdce25a0, 13, 1;
L_0x5639cdce6c30 .part L_0x5639cdce25a0, 14, 1;
L_0x5639cdce6e30 .part L_0x5639cdce25a0, 15, 1;
LS_0x5639cdce6ed0_0_0 .concat [ 1 1 1 1], L_0x5639cdce6e30, L_0x5639cdce6c30, L_0x5639cdce6a80, L_0x5639cdce6890;
LS_0x5639cdce6ed0_0_4 .concat [ 1 1 1 1], L_0x5639cdce67f0, L_0x5639cdce6610, L_0x5639cdce61e0, L_0x5639cdce6440;
LS_0x5639cdce6ed0_0_8 .concat [ 8 0 0 0], L_0x5639cdce6300;
L_0x5639cdce6ed0 .concat [ 4 4 8 0], LS_0x5639cdce6ed0_0_0, LS_0x5639cdce6ed0_0_4, LS_0x5639cdce6ed0_0_8;
S_0x5639cdc28730 .scope module, "l_m_alu" "alu" 6 308, 7 1 0, S_0x5639cdc24070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "o_w_out";
    .port_info 1 /OUTPUT 5 "o_w_flags";
    .port_info 2 /INPUT 16 "i_w_in1";
    .port_info 3 /INPUT 16 "i_w_in2";
    .port_info 4 /INPUT 4 "i_w_opcode";
    .port_info 5 /INPUT 1 "i_w_carry";
    .port_info 6 /INPUT 1 "i_w_oe";
P_0x5639cdcb2410 .param/l "p_data_width" 0 7 2, +C4<00000000000000000000000000010000>;
P_0x5639cdcb2450 .param/l "p_flags_width" 0 7 3, +C4<00000000000000000000000000000101>;
P_0x5639cdcb2490 .param/l "p_opcode_ADC" 0 7 5, C4<0000>;
P_0x5639cdcb24d0 .param/l "p_opcode_AND" 0 7 9, C4<0100>;
P_0x5639cdcb2510 .param/l "p_opcode_NOT" 0 7 8, C4<0011>;
P_0x5639cdcb2550 .param/l "p_opcode_OR" 0 7 10, C4<0101>;
P_0x5639cdcb2590 .param/l "p_opcode_SAR" 0 7 14, C4<1001>;
P_0x5639cdcb25d0 .param/l "p_opcode_SBB1" 0 7 6, C4<0001>;
P_0x5639cdcb2610 .param/l "p_opcode_SBB2" 0 7 7, C4<0010>;
P_0x5639cdcb2650 .param/l "p_opcode_SHL" 0 7 12, C4<0111>;
P_0x5639cdcb2690 .param/l "p_opcode_SHR" 0 7 13, C4<1000>;
P_0x5639cdcb26d0 .param/l "p_opcode_XOR" 0 7 11, C4<0110>;
P_0x5639cdcb2710 .param/l "p_opcode_width" 0 7 4, +C4<00000000000000000000000000000100>;
L_0x7f77f886e7f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5639cdcb2da0_0 .net/2u *"_ivl_0", 15 0, L_0x7f77f886e7f8;  1 drivers
v0x5639cdcb2ea0_0 .net "i_w_carry", 0 0, v0x5639cdcb9850_0;  alias, 1 drivers
v0x5639cdcb2f60_0 .net "i_w_in1", 15 0, L_0x5639cdce2e30;  alias, 1 drivers
v0x5639cdcb3050_0 .net "i_w_in2", 15 0, L_0x5639cdce3070;  alias, 1 drivers
v0x5639cdcb3130_0 .net "i_w_oe", 0 0, v0x5639cdcb9920_0;  alias, 1 drivers
v0x5639cdcb3240_0 .net "i_w_opcode", 3 0, v0x5639cdcb99f0_0;  alias, 1 drivers
v0x5639cdcb3320_0 .var "l_r_carry", 0 0;
v0x5639cdcb33e0_0 .var "l_r_overflow", 0 0;
v0x5639cdcb34a0_0 .var "l_r_parity", 0 0;
v0x5639cdcb3560_0 .var "l_r_result", 15 0;
v0x5639cdcb3640_0 .var "l_r_sign", 0 0;
v0x5639cdcb3700_0 .var "l_r_zero", 0 0;
v0x5639cdcb37c0_0 .net "o_w_flags", 4 0, L_0x5639cdce5b80;  alias, 1 drivers
v0x5639cdcb38a0_0 .net "o_w_out", 15 0, L_0x5639cdce5a90;  alias, 1 drivers
E_0x5639cdc98330/0 .event edge, v0x5639cdcb3240_0, v0x5639cdcb2f60_0, v0x5639cdcb3050_0, v0x5639cdcb2ea0_0;
E_0x5639cdc98330/1 .event edge, v0x5639cdcb3560_0, v0x5639cdcb3320_0;
E_0x5639cdc98330 .event/or E_0x5639cdc98330/0, E_0x5639cdc98330/1;
L_0x5639cdce5a90 .functor MUXZ 16, L_0x7f77f886e7f8, v0x5639cdcb3560_0, v0x5639cdcb9920_0, C4<>;
LS_0x5639cdce5b80_0_0 .concat [ 1 1 1 1], v0x5639cdcb3320_0, v0x5639cdcb33e0_0, v0x5639cdcb3700_0, v0x5639cdcb3640_0;
LS_0x5639cdce5b80_0_4 .concat [ 1 0 0 0], v0x5639cdcb34a0_0;
L_0x5639cdce5b80 .concat [ 4 1 0 0], LS_0x5639cdce5b80_0_0, LS_0x5639cdce5b80_0_4;
S_0x5639cdc229a0 .scope module, "l_m_bus" "bus" 6 349, 8 1 0, S_0x5639cdc24070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "o_w_disp_out";
    .port_info 1 /OUTPUT 16 "o_w_bus_to_ram";
    .port_info 2 /OUTPUT 16 "o_w_bus_to_io";
    .port_info 3 /OUTPUT 16 "o_w_bus_to_regs";
    .port_info 4 /OUTPUT 16 "o_w_bus_to_pc";
    .port_info 5 /OUTPUT 16 "o_w_bus_to_flags";
    .port_info 6 /OUTPUT 16 "o_w_bus_to_ma";
    .port_info 7 /OUTPUT 16 "o_w_bus_to_ioa";
    .port_info 8 /OUTPUT 16 "o_w_bus_to_t1";
    .port_info 9 /OUTPUT 16 "o_w_bus_to_t2";
    .port_info 10 /OUTPUT 16 "o_w_bus_to_ir";
    .port_info 11 /INPUT 16 "i_w_alu_to_bus";
    .port_info 12 /INPUT 16 "i_w_ram_to_bus";
    .port_info 13 /INPUT 16 "i_w_io_to_bus";
    .port_info 14 /INPUT 16 "i_w_regs_to_bus";
    .port_info 15 /INPUT 16 "i_w_pc_to_bus";
    .port_info 16 /INPUT 16 "i_w_flags_to_bus";
    .port_info 17 /INPUT 16 "i_w_offset_to_bus";
P_0x5639cdcb3a80 .param/l "p_data_width" 0 8 2, +C4<00000000000000000000000000010000>;
L_0x5639cdce7310 .functor OR 16, L_0x5639cdce5a90, L_0x5639cdce5710, C4<0000000000000000>, C4<0000000000000000>;
L_0x5639cdce7380 .functor OR 16, L_0x5639cdce7310, L_0x7f77f886e888, C4<0000000000000000>, C4<0000000000000000>;
L_0x5639cdce73f0 .functor OR 16, L_0x5639cdce7380, L_0x5639cdce1f10, C4<0000000000000000>, C4<0000000000000000>;
L_0x5639cdce7540 .functor OR 16, L_0x5639cdce73f0, L_0x5639cdce2350, C4<0000000000000000>, C4<0000000000000000>;
L_0x5639cdce7640 .functor OR 16, L_0x5639cdce7540, L_0x5639cdce2830, C4<0000000000000000>, C4<0000000000000000>;
L_0x5639cdce76b0 .functor OR 16, L_0x5639cdce7640, L_0x5639cdce6ed0, C4<0000000000000000>, C4<0000000000000000>;
L_0x5639cdce77b0 .functor BUFZ 16, L_0x5639cdce76b0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5639cdce78b0 .functor BUFZ 16, L_0x5639cdce76b0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5639cdce79c0 .functor BUFZ 16, L_0x5639cdce76b0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5639cdce7ac0 .functor BUFZ 16, L_0x5639cdce76b0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5639cdce7b90 .functor BUFZ 16, L_0x5639cdce76b0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5639cdce7c00 .functor BUFZ 16, L_0x5639cdce76b0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5639cdce7ce0 .functor BUFZ 16, L_0x5639cdce76b0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5639cdce7e60 .functor BUFZ 16, L_0x5639cdce76b0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5639cdce7c70 .functor BUFZ 16, L_0x5639cdce76b0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5639cdce7f50 .functor BUFZ 16, L_0x5639cdce76b0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5639cdce8050 .functor BUFZ 16, L_0x5639cdce76b0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5639cdcb3e10_0 .net *"_ivl_0", 15 0, L_0x5639cdce7310;  1 drivers
v0x5639cdcb3ef0_0 .net *"_ivl_2", 15 0, L_0x5639cdce7380;  1 drivers
v0x5639cdcb3fd0_0 .net *"_ivl_4", 15 0, L_0x5639cdce73f0;  1 drivers
v0x5639cdcb40c0_0 .net *"_ivl_6", 15 0, L_0x5639cdce7540;  1 drivers
v0x5639cdcb41a0_0 .net *"_ivl_8", 15 0, L_0x5639cdce7640;  1 drivers
v0x5639cdcb42d0_0 .net "i_w_alu_to_bus", 15 0, L_0x5639cdce5a90;  alias, 1 drivers
v0x5639cdcb4390_0 .net "i_w_flags_to_bus", 15 0, L_0x5639cdce2830;  alias, 1 drivers
v0x5639cdcb4450_0 .net "i_w_io_to_bus", 15 0, L_0x7f77f886e888;  alias, 1 drivers
v0x5639cdcb4530_0 .net "i_w_offset_to_bus", 15 0, L_0x5639cdce6ed0;  alias, 1 drivers
v0x5639cdcb4610_0 .net "i_w_pc_to_bus", 15 0, L_0x5639cdce2350;  alias, 1 drivers
v0x5639cdcb46f0_0 .net "i_w_ram_to_bus", 15 0, L_0x5639cdce5710;  alias, 1 drivers
v0x5639cdcb47d0_0 .net "i_w_regs_to_bus", 15 0, L_0x5639cdce1f10;  alias, 1 drivers
v0x5639cdcb48b0_0 .net "l_w_bus", 15 0, L_0x5639cdce76b0;  1 drivers
v0x5639cdcb4990_0 .net "o_w_bus_to_flags", 15 0, L_0x5639cdce7b90;  alias, 1 drivers
v0x5639cdcb4a70_0 .net "o_w_bus_to_io", 15 0, L_0x5639cdce78b0;  alias, 1 drivers
v0x5639cdcb4b50_0 .net "o_w_bus_to_ioa", 15 0, L_0x5639cdce7ce0;  alias, 1 drivers
v0x5639cdcb4c30_0 .net "o_w_bus_to_ir", 15 0, L_0x5639cdce7f50;  alias, 1 drivers
v0x5639cdcb4d10_0 .net "o_w_bus_to_ma", 15 0, L_0x5639cdce7c00;  alias, 1 drivers
v0x5639cdcb4df0_0 .net "o_w_bus_to_pc", 15 0, L_0x5639cdce7ac0;  alias, 1 drivers
v0x5639cdcb4ed0_0 .net "o_w_bus_to_ram", 15 0, L_0x5639cdce77b0;  alias, 1 drivers
v0x5639cdcb4fb0_0 .net "o_w_bus_to_regs", 15 0, L_0x5639cdce79c0;  alias, 1 drivers
v0x5639cdcb5090_0 .net "o_w_bus_to_t1", 15 0, L_0x5639cdce7e60;  alias, 1 drivers
v0x5639cdcb5170_0 .net "o_w_bus_to_t2", 15 0, L_0x5639cdce7c70;  alias, 1 drivers
v0x5639cdcb5250_0 .net "o_w_disp_out", 15 0, L_0x5639cdce8050;  alias, 1 drivers
S_0x5639cdc2b4d0 .scope module, "l_m_cu" "control_unit" 6 387, 9 1 0, S_0x5639cdc24070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "o_w_state_disp_out";
    .port_info 1 /OUTPUT 1 "o_r_alu_oe";
    .port_info 2 /OUTPUT 1 "o_r_alu_carry";
    .port_info 3 /OUTPUT 4 "o_r_alu_opcode";
    .port_info 4 /OUTPUT 1 "o_r_ram_oe";
    .port_info 5 /OUTPUT 1 "o_r_ram_we";
    .port_info 6 /OUTPUT 1 "o_r_io_oe";
    .port_info 7 /OUTPUT 1 "o_r_io_we";
    .port_info 8 /OUTPUT 3 "o_r_regs_addr";
    .port_info 9 /OUTPUT 1 "o_r_regs_oe";
    .port_info 10 /OUTPUT 1 "o_r_regs_we";
    .port_info 11 /OUTPUT 1 "o_r_pc_oe";
    .port_info 12 /OUTPUT 1 "o_r_pc_we";
    .port_info 13 /OUTPUT 1 "o_r_flags_sel";
    .port_info 14 /OUTPUT 1 "o_r_flags_oe";
    .port_info 15 /OUTPUT 1 "o_r_flags_we";
    .port_info 16 /OUTPUT 1 "o_r_ma_oe";
    .port_info 17 /OUTPUT 1 "o_r_ma_we";
    .port_info 18 /OUTPUT 1 "o_r_ioa_oe";
    .port_info 19 /OUTPUT 1 "o_r_ioa_we";
    .port_info 20 /OUTPUT 1 "o_r_t1_oe";
    .port_info 21 /OUTPUT 1 "o_r_t1_we";
    .port_info 22 /OUTPUT 1 "o_r_t2_oe";
    .port_info 23 /OUTPUT 1 "o_r_t2_we";
    .port_info 24 /OUTPUT 1 "o_r_ir_oe";
    .port_info 25 /OUTPUT 1 "o_r_ir_we";
    .port_info 26 /INPUT 1 "i_w_clk";
    .port_info 27 /INPUT 1 "i_w_reset";
    .port_info 28 /INPUT 16 "i_w_ir";
    .port_info 29 /INPUT 16 "i_w_flags";
P_0x5639cdcb5640 .param/l "l_p_state_ADDR_IO" 1 9 84, C4<0000000000111100>;
P_0x5639cdcb5680 .param/l "l_p_state_ADDR_REG" 1 9 83, C4<0000000000110100>;
P_0x5639cdcb56c0 .param/l "l_p_state_ADDR_SUM" 1 9 82, C4<0000000000110000>;
P_0x5639cdcb5700 .param/l "l_p_state_DECODE" 1 9 81, C4<0000000000100000>;
P_0x5639cdcb5740 .param/l "l_p_state_EXEC_ONE_OP" 1 9 92, C4<0000000001110000>;
P_0x5639cdcb5780 .param/l "l_p_state_EXEC_TRANSFER" 1 9 94, C4<0000000001111000>;
P_0x5639cdcb57c0 .param/l "l_p_state_EXEC_TWO_OP" 1 9 93, C4<0000000001110100>;
P_0x5639cdcb5800 .param/l "l_p_state_FETCH" 1 9 80, C4<0000000000010000>;
P_0x5639cdcb5840 .param/l "l_p_state_INC_PC" 1 9 98, C4<0000000010010000>;
P_0x5639cdcb5880 .param/l "l_p_state_LOAD_DST_MEM" 1 9 89, C4<0000000001010100>;
P_0x5639cdcb58c0 .param/l "l_p_state_LOAD_DST_REG" 1 9 88, C4<0000000001010000>;
P_0x5639cdcb5900 .param/l "l_p_state_LOAD_SRC_IO" 1 9 87, C4<0000000001001100>;
P_0x5639cdcb5940 .param/l "l_p_state_LOAD_SRC_MEM" 1 9 86, C4<0000000001000100>;
P_0x5639cdcb5980 .param/l "l_p_state_LOAD_SRC_REG" 1 9 85, C4<0000000001000000>;
P_0x5639cdcb59c0 .param/l "l_p_state_NO_LOAD_DST_IO" 1 9 91, C4<0000000001101100>;
P_0x5639cdcb5a00 .param/l "l_p_state_NO_LOAD_DST_REG" 1 9 90, C4<0000000001100000>;
P_0x5639cdcb5a40 .param/l "l_p_state_RESET" 1 9 79, C4<0000000000000000>;
P_0x5639cdcb5a80 .param/l "l_p_state_STORE_IO" 1 9 97, C4<0000000010001100>;
P_0x5639cdcb5ac0 .param/l "l_p_state_STORE_MEM" 1 9 96, C4<0000000010000100>;
P_0x5639cdcb5b00 .param/l "l_p_state_STORE_REG" 1 9 95, C4<0000000010000000>;
P_0x5639cdcb5b40 .param/l "l_p_state_width" 1 9 58, +C4<00000000000000000000000000010000>;
P_0x5639cdcb5b80 .param/l "p_BA_address" 0 9 21, C4<110>;
P_0x5639cdcb5bc0 .param/l "p_BB_address" 0 9 22, C4<111>;
P_0x5639cdcb5c00 .param/l "p_RA_address" 0 9 15, C4<000>;
P_0x5639cdcb5c40 .param/l "p_RB_address" 0 9 16, C4<001>;
P_0x5639cdcb5c80 .param/l "p_RC_address" 0 9 17, C4<010>;
P_0x5639cdcb5cc0 .param/l "p_SP_address" 0 9 18, C4<011>;
P_0x5639cdcb5d00 .param/l "p_XA_address" 0 9 19, C4<100>;
P_0x5639cdcb5d40 .param/l "p_XB_address" 0 9 20, C4<101>;
P_0x5639cdcb5d80 .param/l "p_data_width" 0 9 2, +C4<00000000000000000000000000010000>;
P_0x5639cdcb5dc0 .param/l "p_opcode_ADC" 0 9 4, C4<0000>;
P_0x5639cdcb5e00 .param/l "p_opcode_AND" 0 9 8, C4<0100>;
P_0x5639cdcb5e40 .param/l "p_opcode_NOT" 0 9 7, C4<0011>;
P_0x5639cdcb5e80 .param/l "p_opcode_OR" 0 9 9, C4<0101>;
P_0x5639cdcb5ec0 .param/l "p_opcode_SAR" 0 9 13, C4<1001>;
P_0x5639cdcb5f00 .param/l "p_opcode_SBB1" 0 9 5, C4<0001>;
P_0x5639cdcb5f40 .param/l "p_opcode_SBB2" 0 9 6, C4<0010>;
P_0x5639cdcb5f80 .param/l "p_opcode_SHL" 0 9 11, C4<0111>;
P_0x5639cdcb5fc0 .param/l "p_opcode_SHR" 0 9 12, C4<1000>;
P_0x5639cdcb6000 .param/l "p_opcode_XOR" 0 9 10, C4<0110>;
P_0x5639cdcb6040 .param/l "p_opcode_width" 0 9 3, +C4<00000000000000000000000000000100>;
P_0x5639cdcb6080 .param/l "p_regs_address_width" 0 9 14, +C4<00000000000000000000000000000011>;
L_0x5639cdce8c60 .functor BUFZ 16, v0x5639cdcb9250_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5639cdcb3bb0_0 .net *"_ivl_1", 0 0, L_0x5639cdce80c0;  1 drivers
v0x5639cdcb77e0_0 .net *"_ivl_11", 0 0, L_0x5639cdce8580;  1 drivers
v0x5639cdcb78c0_0 .net *"_ivl_13", 0 0, L_0x5639cdce8660;  1 drivers
v0x5639cdcb79b0_0 .net *"_ivl_17", 0 0, L_0x5639cdce8930;  1 drivers
v0x5639cdcb7a90_0 .net *"_ivl_21", 0 0, L_0x5639cdce8b20;  1 drivers
v0x5639cdcb7b70_0 .net *"_ivl_23", 0 0, L_0x5639cdce8bc0;  1 drivers
v0x5639cdcb7c50_0 .net *"_ivl_27", 0 0, L_0x5639cdce8dc0;  1 drivers
v0x5639cdcb7d30_0 .net *"_ivl_29", 0 0, L_0x5639cdce8ee0;  1 drivers
v0x5639cdcb7e10_0 .net *"_ivl_3", 0 0, L_0x5639cdce81f0;  1 drivers
v0x5639cdcb7ef0_0 .net *"_ivl_31", 0 0, L_0x5639cdce8f80;  1 drivers
v0x5639cdcb7fd0_0 .net *"_ivl_35", 0 0, L_0x5639cdce9240;  1 drivers
v0x5639cdcb80b0_0 .net *"_ivl_37", 0 0, L_0x5639cdce9380;  1 drivers
v0x5639cdcb8190_0 .net *"_ivl_39", 0 0, L_0x5639cdce9420;  1 drivers
v0x5639cdcb8270_0 .net *"_ivl_5", 0 0, L_0x5639cdce8290;  1 drivers
v0x5639cdcb8350_0 .net *"_ivl_7", 0 0, L_0x5639cdce8330;  1 drivers
v0x5639cdcb8430_0 .net *"_ivl_9", 0 0, L_0x5639cdce83d0;  1 drivers
v0x5639cdcb8510_0 .net "i_w_clk", 0 0, v0x5639cdcd12f0_0;  alias, 1 drivers
v0x5639cdcb85d0_0 .net "i_w_flags", 15 0, L_0x5639cdce9e40;  alias, 1 drivers
v0x5639cdcb86b0_0 .net "i_w_ir", 15 0, L_0x5639cdce9d80;  alias, 1 drivers
v0x5639cdcb8790_0 .net "i_w_reset", 0 0, v0x5639cdcd15e0_0;  alias, 1 drivers
v0x5639cdcb8830_0 .var "l_r_decoded_d", 0 0;
v0x5639cdcb88d0_0 .var "l_r_decoded_d_next", 0 0;
v0x5639cdcb8990_0 .var "l_r_decoded_dst", 15 0;
v0x5639cdcb8a70_0 .var "l_r_decoded_dst_next", 15 0;
v0x5639cdcb8b50_0 .var "l_r_decoded_exec", 15 0;
v0x5639cdcb8c30_0 .var "l_r_decoded_exec_next", 15 0;
v0x5639cdcb8d10_0 .var "l_r_decoded_rg", 0 2;
v0x5639cdcb8df0_0 .var "l_r_decoded_rg_next", 0 2;
v0x5639cdcb8ed0_0 .var "l_r_decoded_src", 15 0;
v0x5639cdcb8fb0_0 .var "l_r_decoded_src_next", 15 0;
v0x5639cdcb9090_0 .var "l_r_decoded_store", 15 0;
v0x5639cdcb9170_0 .var "l_r_decoded_store_next", 15 0;
v0x5639cdcb9250_0 .var "l_r_state", 15 0;
v0x5639cdcb9330_0 .var "l_r_state_next", 15 0;
v0x5639cdcb9410_0 .net "l_w_cop", 0 6, L_0x5639cdce8700;  1 drivers
v0x5639cdcb94f0_0 .net "l_w_d", 0 0, L_0x5639cdce89d0;  1 drivers
v0x5639cdcb95b0_0 .net "l_w_mod", 0 1, L_0x5639cdce8cd0;  1 drivers
v0x5639cdcb9690_0 .net "l_w_rg", 0 2, L_0x5639cdce90b0;  1 drivers
v0x5639cdcb9770_0 .net "l_w_rm", 0 2, L_0x5639cdce92e0;  1 drivers
v0x5639cdcb9850_0 .var "o_r_alu_carry", 0 0;
v0x5639cdcb9920_0 .var "o_r_alu_oe", 0 0;
v0x5639cdcb99f0_0 .var "o_r_alu_opcode", 3 0;
v0x5639cdcb9ac0_0 .var "o_r_flags_oe", 0 0;
v0x5639cdcb9b60_0 .var "o_r_flags_sel", 0 0;
v0x5639cdcb9c00_0 .var "o_r_flags_we", 0 0;
v0x5639cdcb9cc0_0 .var "o_r_io_oe", 0 0;
v0x5639cdcb9d80_0 .var "o_r_io_we", 0 0;
v0x5639cdcb9e40_0 .var "o_r_ioa_oe", 0 0;
v0x5639cdcb9f00_0 .var "o_r_ioa_we", 0 0;
v0x5639cdcb9fc0_0 .var "o_r_ir_oe", 0 0;
v0x5639cdcba080_0 .var "o_r_ir_we", 0 0;
v0x5639cdcba140_0 .var "o_r_ma_oe", 0 0;
v0x5639cdcba200_0 .var "o_r_ma_we", 0 0;
v0x5639cdcba2c0_0 .var "o_r_pc_oe", 0 0;
v0x5639cdcba380_0 .var "o_r_pc_we", 0 0;
v0x5639cdcba440_0 .var "o_r_ram_oe", 0 0;
v0x5639cdcba500_0 .var "o_r_ram_we", 0 0;
v0x5639cdcba5c0_0 .var "o_r_regs_addr", 2 0;
v0x5639cdcba6a0_0 .var "o_r_regs_oe", 0 0;
v0x5639cdcba760_0 .var "o_r_regs_we", 0 0;
v0x5639cdcba820_0 .var "o_r_t1_oe", 0 0;
v0x5639cdcba8e0_0 .var "o_r_t1_we", 0 0;
v0x5639cdcba9a0_0 .var "o_r_t2_oe", 0 0;
v0x5639cdcbaa60_0 .var "o_r_t2_we", 0 0;
v0x5639cdcbab20_0 .net "o_w_state_disp_out", 15 0, L_0x5639cdce8c60;  alias, 1 drivers
E_0x5639cdb03c10/0 .event edge, v0x5639cdcb9250_0, v0x5639cdcb9410_0, v0x5639cdcb9690_0, v0x5639cdcb95b0_0;
E_0x5639cdb03c10/1 .event edge, v0x5639cdcb8a70_0, v0x5639cdcb94f0_0, v0x5639cdcb9770_0, v0x5639cdcb8fb0_0;
E_0x5639cdb03c10/2 .event edge, v0x5639cdcb8830_0, v0x5639cdcb8ed0_0, v0x5639cdcb8d10_0, v0x5639cdcb8990_0;
E_0x5639cdb03c10/3 .event edge, v0x5639cdcb8b50_0, v0x5639cdcb9090_0, v0x5639cdcb85d0_0;
E_0x5639cdb03c10 .event/or E_0x5639cdb03c10/0, E_0x5639cdb03c10/1, E_0x5639cdb03c10/2, E_0x5639cdb03c10/3;
E_0x5639cdcb7720/0 .event negedge, v0x5639cdcb14b0_0;
E_0x5639cdcb7720/1 .event posedge, v0x5639cdcb8510_0;
E_0x5639cdcb7720 .event/or E_0x5639cdcb7720/0, E_0x5639cdcb7720/1;
L_0x5639cdce80c0 .part L_0x5639cdce9d80, 0, 1;
L_0x5639cdce81f0 .part L_0x5639cdce9d80, 1, 1;
L_0x5639cdce8290 .part L_0x5639cdce9d80, 2, 1;
L_0x5639cdce8330 .part L_0x5639cdce9d80, 3, 1;
L_0x5639cdce83d0 .part L_0x5639cdce9d80, 4, 1;
L_0x5639cdce8580 .part L_0x5639cdce9d80, 5, 1;
L_0x5639cdce8660 .part L_0x5639cdce9d80, 6, 1;
LS_0x5639cdce8700_0_0 .concat [ 1 1 1 1], L_0x5639cdce8660, L_0x5639cdce8580, L_0x5639cdce83d0, L_0x5639cdce8330;
LS_0x5639cdce8700_0_4 .concat [ 1 1 1 0], L_0x5639cdce8290, L_0x5639cdce81f0, L_0x5639cdce80c0;
L_0x5639cdce8700 .concat [ 4 3 0 0], LS_0x5639cdce8700_0_0, LS_0x5639cdce8700_0_4;
L_0x5639cdce8930 .part L_0x5639cdce9d80, 7, 1;
L_0x5639cdce89d0 .concat [ 1 0 0 0], L_0x5639cdce8930;
L_0x5639cdce8b20 .part L_0x5639cdce9d80, 8, 1;
L_0x5639cdce8bc0 .part L_0x5639cdce9d80, 9, 1;
L_0x5639cdce8cd0 .concat [ 1 1 0 0], L_0x5639cdce8bc0, L_0x5639cdce8b20;
L_0x5639cdce8dc0 .part L_0x5639cdce9d80, 10, 1;
L_0x5639cdce8ee0 .part L_0x5639cdce9d80, 11, 1;
L_0x5639cdce8f80 .part L_0x5639cdce9d80, 12, 1;
L_0x5639cdce90b0 .concat [ 1 1 1 0], L_0x5639cdce8f80, L_0x5639cdce8ee0, L_0x5639cdce8dc0;
L_0x5639cdce9240 .part L_0x5639cdce9d80, 13, 1;
L_0x5639cdce9380 .part L_0x5639cdce9d80, 14, 1;
L_0x5639cdce9420 .part L_0x5639cdce9d80, 15, 1;
L_0x5639cdce92e0 .concat [ 1 1 1 0], L_0x5639cdce9420, L_0x5639cdce9380, L_0x5639cdce9240;
S_0x5639cdc2cba0 .scope module, "l_m_ram" "cram" 6 258, 10 1 0, S_0x5639cdc24070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "o_w_disp_out";
    .port_info 1 /INPUT 10 "i_w_disp_address";
    .port_info 2 /OUTPUT 16 "o_w_out";
    .port_info 3 /INPUT 16 "i_w_in";
    .port_info 4 /INPUT 10 "i_w_address";
    .port_info 5 /INPUT 1 "i_w_we";
    .port_info 6 /INPUT 1 "i_w_oe";
    .port_info 7 /INPUT 1 "i_w_clk";
P_0x5639cdcb3b20 .param/l "p_address_width" 0 10 3, +C4<00000000000000000000000000001010>;
P_0x5639cdcb3b60 .param/l "p_data_width" 0 10 2, +C4<00000000000000000000000000010000>;
L_0x7f77f886e720 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5639cdce3cf0 .functor XNOR 1, v0x5639cdcba440_0, L_0x7f77f886e720, C4<0>, C4<0>;
L_0x7f77f886e768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5639cdce5590 .functor XNOR 1, v0x5639cdcba500_0, L_0x7f77f886e768, C4<0>, C4<0>;
L_0x5639cdce5600 .functor AND 1, L_0x5639cdce3cf0, L_0x5639cdce5590, C4<1>, C4<1>;
v0x5639cdcbc610_0 .net *"_ivl_10", 0 0, L_0x5639cdce5590;  1 drivers
v0x5639cdcbc6f0_0 .net *"_ivl_13", 0 0, L_0x5639cdce5600;  1 drivers
L_0x7f77f886e7b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5639cdcbc7b0_0 .net/2u *"_ivl_14", 15 0, L_0x7f77f886e7b0;  1 drivers
v0x5639cdcbc8a0_0 .net/2u *"_ivl_4", 0 0, L_0x7f77f886e720;  1 drivers
v0x5639cdcbc980_0 .net *"_ivl_6", 0 0, L_0x5639cdce3cf0;  1 drivers
v0x5639cdcbca40_0 .net/2u *"_ivl_8", 0 0, L_0x7f77f886e768;  1 drivers
v0x5639cdcbcb20_0 .net "i_w_address", 9 0, L_0x5639cdce58a0;  1 drivers
v0x5639cdcbcbe0_0 .net "i_w_clk", 0 0, v0x5639cdcd12f0_0;  alias, 1 drivers
v0x5639cdcbccd0_0 .net "i_w_disp_address", 9 0, L_0x5639cdc21b10;  alias, 1 drivers
v0x5639cdcbce00_0 .net "i_w_in", 15 0, L_0x5639cdce77b0;  alias, 1 drivers
v0x5639cdcbcea0_0 .net "i_w_oe", 0 0, v0x5639cdcba440_0;  alias, 1 drivers
v0x5639cdcbcf40_0 .net "i_w_we", 0 0, v0x5639cdcba500_0;  alias, 1 drivers
v0x5639cdcbd030_0 .net "l_w_out", 15 0, v0x5639cdcbc330_0;  1 drivers
v0x5639cdcbd0d0_0 .net "o_w_disp_out", 15 0, v0x5639cdcbc410_0;  alias, 1 drivers
v0x5639cdcbd1a0_0 .net "o_w_out", 15 0, L_0x5639cdce5710;  alias, 1 drivers
L_0x5639cdce5710 .functor MUXZ 16, L_0x7f77f886e7b0, v0x5639cdcbc330_0, L_0x5639cdce5600, C4<>;
S_0x5639cdcbb6b0 .scope module, "block_ram_inst" "block_dpram" 10 26, 11 2 0, S_0x5639cdc2cba0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "o_r_out_a";
    .port_info 1 /OUTPUT 16 "o_r_out_b";
    .port_info 2 /INPUT 16 "i_w_in";
    .port_info 3 /INPUT 10 "i_w_address_a";
    .port_info 4 /INPUT 10 "i_w_address_b";
    .port_info 5 /INPUT 1 "i_w_we";
    .port_info 6 /INPUT 1 "i_w_cs_a";
    .port_info 7 /INPUT 1 "i_w_cs_b";
    .port_info 8 /INPUT 1 "i_w_clk";
P_0x5639cdc231e0 .param/l "l_p_depth" 1 11 17, +C4<00000000000000000000010000000000>;
P_0x5639cdc23220 .param/l "p_address_width" 0 11 4, +C4<00000000000000000000000000001010>;
P_0x5639cdc23260 .param/l "p_data_width" 0 11 3, +C4<00000000000000000000000000010000>;
v0x5639cdcbbbe0_0 .net "i_w_address_a", 9 0, L_0x5639cdce58a0;  alias, 1 drivers
v0x5639cdcbbce0_0 .net "i_w_address_b", 9 0, L_0x5639cdc21b10;  alias, 1 drivers
v0x5639cdcbbdc0_0 .net "i_w_clk", 0 0, v0x5639cdcd12f0_0;  alias, 1 drivers
L_0x7f77f886e690 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5639cdcbbec0_0 .net "i_w_cs_a", 0 0, L_0x7f77f886e690;  1 drivers
L_0x7f77f886e6d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5639cdcbbf60_0 .net "i_w_cs_b", 0 0, L_0x7f77f886e6d8;  1 drivers
v0x5639cdcbc050_0 .net "i_w_in", 15 0, L_0x5639cdce77b0;  alias, 1 drivers
v0x5639cdcbc110_0 .net "i_w_we", 0 0, v0x5639cdcba500_0;  alias, 1 drivers
v0x5639cdcbc1e0 .array "l_r_data", 0 1023, 15 0;
v0x5639cdcbc330_0 .var "o_r_out_a", 15 0;
v0x5639cdcbc410_0 .var "o_r_out_b", 15 0;
E_0x5639cdcbbb60 .event posedge, v0x5639cdcb8510_0;
S_0x5639cdcbd3a0 .scope module, "l_m_regfile" "regfile" 6 47, 12 2 0, S_0x5639cdc24070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "o_w_disp_out";
    .port_info 1 /INPUT 3 "i_w_disp_reg";
    .port_info 2 /OUTPUT 16 "o_w_out";
    .port_info 3 /INPUT 16 "i_w_in";
    .port_info 4 /INPUT 3 "i_w_reg";
    .port_info 5 /INPUT 1 "i_w_we";
    .port_info 6 /INPUT 1 "i_w_oe";
    .port_info 7 /INPUT 1 "i_w_reset";
    .port_info 8 /INPUT 1 "i_w_clk";
P_0x5639cdc2be10 .param/l "l_p_depth" 1 12 20, +C4<00000000000000000000000000001000>;
P_0x5639cdc2be50 .param/l "p_address_width" 0 12 4, +C4<00000000000000000000000000000011>;
P_0x5639cdc2be90 .param/l "p_data_width" 0 12 3, +C4<00000000000000000000000000010000>;
L_0x5639cdb42840 .functor BUFZ 16, L_0x5639cdce2050, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5639cdcbd890_0 .net *"_ivl_0", 15 0, L_0x5639cdcd1d00;  1 drivers
v0x5639cdcbd990_0 .net *"_ivl_10", 15 0, L_0x5639cdce2050;  1 drivers
v0x5639cdcbda70_0 .net *"_ivl_12", 4 0, L_0x5639cdce2120;  1 drivers
L_0x7f77f886e0f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5639cdcbdb60_0 .net *"_ivl_15", 1 0, L_0x7f77f886e0f0;  1 drivers
v0x5639cdcbdc40_0 .net *"_ivl_2", 4 0, L_0x5639cdcd1dc0;  1 drivers
L_0x7f77f886e060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5639cdcbdd70_0 .net *"_ivl_5", 1 0, L_0x7f77f886e060;  1 drivers
L_0x7f77f886e0a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5639cdcbde50_0 .net/2u *"_ivl_6", 15 0, L_0x7f77f886e0a8;  1 drivers
v0x5639cdcbdf30_0 .net "i_w_clk", 0 0, v0x5639cdcd12f0_0;  alias, 1 drivers
v0x5639cdcbdfd0_0 .net "i_w_disp_reg", 2 0, L_0x5639cdcd1ba0;  alias, 1 drivers
v0x5639cdcbe0b0_0 .net "i_w_in", 15 0, L_0x5639cdce79c0;  alias, 1 drivers
v0x5639cdcbe170_0 .net "i_w_oe", 0 0, v0x5639cdcba6a0_0;  alias, 1 drivers
v0x5639cdcbe240_0 .net "i_w_reg", 2 0, v0x5639cdcba5c0_0;  alias, 1 drivers
v0x5639cdcbe310_0 .net "i_w_reset", 0 0, v0x5639cdcd15e0_0;  alias, 1 drivers
v0x5639cdcbe3b0_0 .net "i_w_we", 0 0, v0x5639cdcba760_0;  alias, 1 drivers
v0x5639cdcbe450_0 .var "index", 3 0;
v0x5639cdcbe4f0 .array "l_r_data", 0 7, 15 0;
v0x5639cdcbe590_0 .net "o_w_disp_out", 15 0, L_0x5639cdb42840;  alias, 1 drivers
v0x5639cdcbe670_0 .net "o_w_out", 15 0, L_0x5639cdce1f10;  alias, 1 drivers
L_0x5639cdcd1d00 .array/port v0x5639cdcbe4f0, L_0x5639cdcd1dc0;
L_0x5639cdcd1dc0 .concat [ 3 2 0 0], v0x5639cdcba5c0_0, L_0x7f77f886e060;
L_0x5639cdce1f10 .functor MUXZ 16, L_0x7f77f886e0a8, L_0x5639cdcd1d00, v0x5639cdcba6a0_0, C4<>;
L_0x5639cdce2050 .array/port v0x5639cdcbe4f0, L_0x5639cdce2120;
L_0x5639cdce2120 .concat [ 3 2 0 0], L_0x5639cdcd1ba0, L_0x7f77f886e0f0;
S_0x5639cdcbe8b0 .scope module, "l_m_register_flags" "register" 6 124, 13 1 0, S_0x5639cdc24070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "o_w_disp_out";
    .port_info 1 /OUTPUT 16 "o_w_out";
    .port_info 2 /INPUT 16 "i_w_in";
    .port_info 3 /INPUT 1 "i_w_clk";
    .port_info 4 /INPUT 1 "i_w_reset";
    .port_info 5 /INPUT 1 "i_w_we";
    .port_info 6 /INPUT 1 "i_w_oe";
P_0x5639cdcbea40 .param/l "p_data_width" 0 13 2, +C4<00000000000000000000000000010000>;
L_0x5639cdce26e0 .functor BUFZ 16, v0x5639cdcbef00_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5639cdce9e40 .functor BUFT 16, v0x5639cdcbef00_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5639cdcbeb50_0 .net "i_w_clk", 0 0, v0x5639cdcd12f0_0;  alias, 1 drivers
v0x5639cdcbec10_0 .net "i_w_in", 15 0, L_0x5639cdce5f10;  alias, 1 drivers
L_0x7f77f886e210 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5639cdcbecf0_0 .net "i_w_oe", 0 0, L_0x7f77f886e210;  1 drivers
v0x5639cdcbedc0_0 .net "i_w_reset", 0 0, v0x5639cdcd15e0_0;  alias, 1 drivers
v0x5639cdcbee60_0 .net "i_w_we", 0 0, v0x5639cdcb9c00_0;  alias, 1 drivers
v0x5639cdcbef00_0 .var "l_r_data", 15 0;
v0x5639cdcbefc0_0 .net "o_w_disp_out", 15 0, L_0x5639cdce26e0;  alias, 1 drivers
v0x5639cdcbf0a0_0 .net "o_w_out", 15 0, L_0x5639cdce9e40;  alias, 1 drivers
S_0x5639cdcbf290 .scope module, "l_m_register_input_output_address" "register" 6 173, 13 1 0, S_0x5639cdc24070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "o_w_disp_out";
    .port_info 1 /OUTPUT 16 "o_w_out";
    .port_info 2 /INPUT 16 "i_w_in";
    .port_info 3 /INPUT 1 "i_w_clk";
    .port_info 4 /INPUT 1 "i_w_reset";
    .port_info 5 /INPUT 1 "i_w_we";
    .port_info 6 /INPUT 1 "i_w_oe";
P_0x5639cdcbf470 .param/l "p_data_width" 0 13 2, +C4<00000000000000000000000000010000>;
L_0x5639cdce2d00 .functor BUFZ 16, v0x5639cdcbfba0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f77f886e2e8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5639cdcbf680_0 .net/2u *"_ivl_0", 15 0, L_0x7f77f886e2e8;  1 drivers
v0x5639cdcbf780_0 .net "i_w_clk", 0 0, v0x5639cdcd12f0_0;  alias, 1 drivers
v0x5639cdcbf840_0 .net "i_w_in", 15 0, L_0x5639cdce7ce0;  alias, 1 drivers
v0x5639cdcbf940_0 .net "i_w_oe", 0 0, v0x5639cdcb9e40_0;  alias, 1 drivers
v0x5639cdcbfa10_0 .net "i_w_reset", 0 0, v0x5639cdcd15e0_0;  alias, 1 drivers
v0x5639cdcbfb00_0 .net "i_w_we", 0 0, v0x5639cdcb9f00_0;  alias, 1 drivers
v0x5639cdcbfba0_0 .var "l_r_data", 15 0;
v0x5639cdcbfc40_0 .net "o_w_disp_out", 15 0, L_0x5639cdce2d00;  alias, 1 drivers
v0x5639cdcbfce0_0 .net "o_w_out", 15 0, L_0x5639cdce2bc0;  alias, 1 drivers
L_0x5639cdce2bc0 .functor MUXZ 16, L_0x7f77f886e2e8, v0x5639cdcbfba0_0, v0x5639cdcb9e40_0, C4<>;
S_0x5639cdcbff70 .scope module, "l_m_register_instruction_register" "register" 6 98, 13 1 0, S_0x5639cdc24070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "o_w_disp_out";
    .port_info 1 /OUTPUT 16 "o_w_out";
    .port_info 2 /INPUT 16 "i_w_in";
    .port_info 3 /INPUT 1 "i_w_clk";
    .port_info 4 /INPUT 1 "i_w_reset";
    .port_info 5 /INPUT 1 "i_w_we";
    .port_info 6 /INPUT 1 "i_w_oe";
P_0x5639cdcbdce0 .param/l "p_data_width" 0 13 2, +C4<00000000000000000000000000010000>;
L_0x5639cdce24e0 .functor BUFZ 16, v0x5639cdcc06d0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5639cdce9d80 .functor BUFT 16, v0x5639cdcc06d0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5639cdcc02c0_0 .net "i_w_clk", 0 0, v0x5639cdcd12f0_0;  alias, 1 drivers
v0x5639cdcc0380_0 .net "i_w_in", 15 0, L_0x5639cdce7f50;  alias, 1 drivers
L_0x7f77f886e180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5639cdcc0470_0 .net "i_w_oe", 0 0, L_0x7f77f886e180;  1 drivers
v0x5639cdcc0540_0 .net "i_w_reset", 0 0, v0x5639cdcd15e0_0;  alias, 1 drivers
v0x5639cdcc05e0_0 .net "i_w_we", 0 0, v0x5639cdcba080_0;  alias, 1 drivers
v0x5639cdcc06d0_0 .var "l_r_data", 15 0;
v0x5639cdcc0770_0 .net "o_w_disp_out", 15 0, L_0x5639cdce24e0;  alias, 1 drivers
v0x5639cdcc0850_0 .net "o_w_out", 15 0, L_0x5639cdce9d80;  alias, 1 drivers
S_0x5639cdcc0a40 .scope module, "l_m_register_memory_address" "register" 6 151, 13 1 0, S_0x5639cdc24070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "o_w_disp_out";
    .port_info 1 /OUTPUT 16 "o_w_out";
    .port_info 2 /INPUT 16 "i_w_in";
    .port_info 3 /INPUT 1 "i_w_clk";
    .port_info 4 /INPUT 1 "i_w_reset";
    .port_info 5 /INPUT 1 "i_w_we";
    .port_info 6 /INPUT 1 "i_w_oe";
P_0x5639cdcbd530 .param/l "p_data_width" 0 13 2, +C4<00000000000000000000000000010000>;
L_0x5639cdce2ab0 .functor BUFZ 16, v0x5639cdcc1300_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f77f886e2a0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5639cdcc0de0_0 .net/2u *"_ivl_0", 15 0, L_0x7f77f886e2a0;  1 drivers
v0x5639cdcc0ee0_0 .net "i_w_clk", 0 0, v0x5639cdcd12f0_0;  alias, 1 drivers
v0x5639cdcc0fa0_0 .net "i_w_in", 15 0, L_0x5639cdce7c00;  alias, 1 drivers
v0x5639cdcc10a0_0 .net "i_w_oe", 0 0, v0x5639cdcba140_0;  alias, 1 drivers
v0x5639cdcc1170_0 .net "i_w_reset", 0 0, v0x5639cdcd15e0_0;  alias, 1 drivers
v0x5639cdcc1260_0 .net "i_w_we", 0 0, v0x5639cdcba200_0;  alias, 1 drivers
v0x5639cdcc1300_0 .var "l_r_data", 15 0;
v0x5639cdcc13a0_0 .net "o_w_disp_out", 15 0, L_0x5639cdce2ab0;  alias, 1 drivers
v0x5639cdcc1440_0 .net "o_w_out", 15 0, L_0x5639cdce2970;  alias, 1 drivers
L_0x5639cdce2970 .functor MUXZ 16, L_0x7f77f886e2a0, v0x5639cdcc1300_0, v0x5639cdcba140_0, C4<>;
S_0x5639cdcc1640 .scope module, "l_m_register_program_counter" "register" 6 73, 13 1 0, S_0x5639cdc24070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "o_w_disp_out";
    .port_info 1 /OUTPUT 16 "o_w_out";
    .port_info 2 /INPUT 16 "i_w_in";
    .port_info 3 /INPUT 1 "i_w_clk";
    .port_info 4 /INPUT 1 "i_w_reset";
    .port_info 5 /INPUT 1 "i_w_we";
    .port_info 6 /INPUT 1 "i_w_oe";
P_0x5639cdcc17d0 .param/l "p_data_width" 0 13 2, +C4<00000000000000000000000000010000>;
L_0x5639cdc6a1b0 .functor BUFZ 16, v0x5639cdcc2010_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f77f886e138 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5639cdcc19e0_0 .net/2u *"_ivl_0", 15 0, L_0x7f77f886e138;  1 drivers
v0x5639cdcc1ae0_0 .net "i_w_clk", 0 0, v0x5639cdcd12f0_0;  alias, 1 drivers
v0x5639cdcc1cb0_0 .net "i_w_in", 15 0, L_0x5639cdce7ac0;  alias, 1 drivers
v0x5639cdcc1db0_0 .net "i_w_oe", 0 0, v0x5639cdcba2c0_0;  alias, 1 drivers
v0x5639cdcc1e80_0 .net "i_w_reset", 0 0, v0x5639cdcd15e0_0;  alias, 1 drivers
v0x5639cdcc1f70_0 .net "i_w_we", 0 0, v0x5639cdcba380_0;  alias, 1 drivers
v0x5639cdcc2010_0 .var "l_r_data", 15 0;
v0x5639cdcc20b0_0 .net "o_w_disp_out", 15 0, L_0x5639cdc6a1b0;  alias, 1 drivers
v0x5639cdcc2150_0 .net "o_w_out", 15 0, L_0x5639cdce2350;  alias, 1 drivers
L_0x5639cdce2350 .functor MUXZ 16, L_0x7f77f886e138, v0x5639cdcc2010_0, v0x5639cdcba2c0_0, C4<>;
S_0x5639cdcc2340 .scope module, "l_m_register_t1" "register" 6 195, 13 1 0, S_0x5639cdc24070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "o_w_disp_out";
    .port_info 1 /OUTPUT 16 "o_w_out";
    .port_info 2 /INPUT 16 "i_w_in";
    .port_info 3 /INPUT 1 "i_w_clk";
    .port_info 4 /INPUT 1 "i_w_reset";
    .port_info 5 /INPUT 1 "i_w_we";
    .port_info 6 /INPUT 1 "i_w_oe";
P_0x5639cdcc24d0 .param/l "p_data_width" 0 13 2, +C4<00000000000000000000000000010000>;
L_0x5639cdce2f40 .functor BUFZ 16, v0x5639cdcc2c80_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f77f886e330 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5639cdcc2650_0 .net/2u *"_ivl_0", 15 0, L_0x7f77f886e330;  1 drivers
v0x5639cdcc2750_0 .net "i_w_clk", 0 0, v0x5639cdcd12f0_0;  alias, 1 drivers
v0x5639cdcc2810_0 .net "i_w_in", 15 0, L_0x5639cdce7e60;  alias, 1 drivers
v0x5639cdcc2910_0 .net "i_w_oe", 0 0, v0x5639cdcba820_0;  alias, 1 drivers
v0x5639cdcc29e0_0 .net "i_w_reset", 0 0, v0x5639cdcd15e0_0;  alias, 1 drivers
v0x5639cdcc2be0_0 .net "i_w_we", 0 0, v0x5639cdcba8e0_0;  alias, 1 drivers
v0x5639cdcc2c80_0 .var "l_r_data", 15 0;
v0x5639cdcc2d20_0 .net "o_w_disp_out", 15 0, L_0x5639cdce2f40;  alias, 1 drivers
v0x5639cdcc2dc0_0 .net "o_w_out", 15 0, L_0x5639cdce2e30;  alias, 1 drivers
L_0x5639cdce2e30 .functor MUXZ 16, L_0x7f77f886e330, v0x5639cdcc2c80_0, v0x5639cdcba820_0, C4<>;
S_0x5639cdcc2fb0 .scope module, "l_m_register_t2" "register" 6 217, 13 1 0, S_0x5639cdc24070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "o_w_disp_out";
    .port_info 1 /OUTPUT 16 "o_w_out";
    .port_info 2 /INPUT 16 "i_w_in";
    .port_info 3 /INPUT 1 "i_w_clk";
    .port_info 4 /INPUT 1 "i_w_reset";
    .port_info 5 /INPUT 1 "i_w_we";
    .port_info 6 /INPUT 1 "i_w_oe";
P_0x5639cdcc3140 .param/l "p_data_width" 0 13 2, +C4<00000000000000000000000000010000>;
L_0x5639cdce3180 .functor BUFZ 16, v0x5639cdcc37e0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f77f886e378 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5639cdcc32c0_0 .net/2u *"_ivl_0", 15 0, L_0x7f77f886e378;  1 drivers
v0x5639cdcc33c0_0 .net "i_w_clk", 0 0, v0x5639cdcd12f0_0;  alias, 1 drivers
v0x5639cdcc3480_0 .net "i_w_in", 15 0, L_0x5639cdce7c70;  alias, 1 drivers
v0x5639cdcc3580_0 .net "i_w_oe", 0 0, v0x5639cdcba9a0_0;  alias, 1 drivers
v0x5639cdcc3650_0 .net "i_w_reset", 0 0, v0x5639cdcd15e0_0;  alias, 1 drivers
v0x5639cdcc3740_0 .net "i_w_we", 0 0, v0x5639cdcbaa60_0;  alias, 1 drivers
v0x5639cdcc37e0_0 .var "l_r_data", 15 0;
v0x5639cdcc3880_0 .net "o_w_disp_out", 15 0, L_0x5639cdce3180;  alias, 1 drivers
v0x5639cdcc3920_0 .net "o_w_out", 15 0, L_0x5639cdce3070;  alias, 1 drivers
L_0x5639cdce3070 .functor MUXZ 16, L_0x7f77f886e378, v0x5639cdcc37e0_0, v0x5639cdcba9a0_0, C4<>;
S_0x5639cdcca670 .scope module, "l_m_debouncer_next" "debouncer" 4 65, 14 1 0, S_0x5639cdc263d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o_w_out";
    .port_info 1 /INPUT 1 "i_w_in";
    .port_info 2 /INPUT 1 "i_w_clk";
    .port_info 3 /INPUT 1 "i_w_reset";
P_0x5639cdcc42e0 .param/l "l_p_counter_width" 1 14 11, +C4<00000000000000000000000000000000>;
P_0x5639cdcc4320 .param/l "p_no_cycles" 0 14 2, +C4<00000000000000000000000000000001>;
v0x5639cdcca980_0 .net "i_w_clk", 0 0, v0x5639cdcd1230_0;  alias, 1 drivers
v0x5639cdccaa20_0 .net "i_w_in", 0 0, v0x5639cdcd1450_0;  alias, 1 drivers
v0x5639cdccaac0_0 .net "i_w_reset", 0 0, v0x5639cdcd15e0_0;  alias, 1 drivers
v0x5639cdccab60_0 .var "l_r_counter", -1 0;
v0x5639cdccac20_0 .var "o_w_out", 0 0;
S_0x5639cdccadb0 .scope module, "l_m_debouncer_prev" "debouncer" 4 74, 14 1 0, S_0x5639cdc263d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o_w_out";
    .port_info 1 /INPUT 1 "i_w_in";
    .port_info 2 /INPUT 1 "i_w_clk";
    .port_info 3 /INPUT 1 "i_w_reset";
P_0x5639cdcca8a0 .param/l "l_p_counter_width" 1 14 11, +C4<00000000000000000000000000000000>;
P_0x5639cdcca8e0 .param/l "p_no_cycles" 0 14 2, +C4<00000000000000000000000000000001>;
v0x5639cdccb0c0_0 .net "i_w_clk", 0 0, v0x5639cdcd1230_0;  alias, 1 drivers
v0x5639cdccb1d0_0 .net "i_w_in", 0 0, v0x5639cdcd14f0_0;  alias, 1 drivers
v0x5639cdccb290_0 .net "i_w_reset", 0 0, v0x5639cdcd15e0_0;  alias, 1 drivers
v0x5639cdccb330_0 .var "l_r_counter", -1 0;
v0x5639cdccb3f0_0 .var "o_w_out", 0 0;
S_0x5639cdccb580 .scope module, "l_m_state_display" "state_display" 4 86, 15 1 0, S_0x5639cdc263d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "o_w_7_led_seg";
    .port_info 1 /OUTPUT 8 "o_w_an";
    .port_info 2 /INPUT 4 "i_w_regs_addr";
    .port_info 3 /INPUT 10 "i_w_ram_addr";
    .port_info 4 /INPUT 16 "i_w_regs";
    .port_info 5 /INPUT 16 "i_w_ram";
    .port_info 6 /INPUT 16 "i_w_state";
    .port_info 7 /INPUT 16 "i_w_bus";
    .port_info 8 /INPUT 1 "i_w_next";
    .port_info 9 /INPUT 1 "i_w_prev";
    .port_info 10 /INPUT 1 "i_w_clk";
    .port_info 11 /INPUT 1 "i_w_reset";
P_0x5639cdccb7b0 .param/l "addr_io" 1 15 25, C4<0000000000111100>;
P_0x5639cdccb7f0 .param/l "addr_reg" 1 15 24, C4<0000000000110100>;
P_0x5639cdccb830 .param/l "addr_sum" 1 15 23, C4<0000000000110000>;
P_0x5639cdccb870 .param/l "decode" 1 15 22, C4<0000000000100000>;
P_0x5639cdccb8b0 .param/l "exec_1op" 1 15 33, C4<0000000001110000>;
P_0x5639cdccb8f0 .param/l "exec_2op" 1 15 34, C4<0000000001110100>;
P_0x5639cdccb930 .param/l "exec_transf" 1 15 35, C4<0000000001111000>;
P_0x5639cdccb970 .param/l "fetch" 1 15 21, C4<0000000000010000>;
P_0x5639cdccb9b0 .param/l "inc_cp" 1 15 39, C4<0000000010010000>;
P_0x5639cdccb9f0 .param/l "l_p_BA_address" 1 15 49, C4<0110>;
P_0x5639cdccba30 .param/l "l_p_BB_address" 1 15 50, C4<0111>;
P_0x5639cdccba70 .param/l "l_p_FR_address" 1 15 52, C4<1001>;
P_0x5639cdccbab0 .param/l "l_p_IOA_address" 1 15 54, C4<1011>;
P_0x5639cdccbaf0 .param/l "l_p_IR_address" 1 15 57, C4<1110>;
P_0x5639cdccbb30 .param/l "l_p_MA_address" 1 15 53, C4<1010>;
P_0x5639cdccbb70 .param/l "l_p_PC_address" 1 15 51, C4<1000>;
P_0x5639cdccbbb0 .param/l "l_p_RA_address" 1 15 43, C4<0000>;
P_0x5639cdccbbf0 .param/l "l_p_RB_address" 1 15 44, C4<0001>;
P_0x5639cdccbc30 .param/l "l_p_RC_address" 1 15 45, C4<0010>;
P_0x5639cdccbc70 .param/l "l_p_SP_address" 1 15 46, C4<0011>;
P_0x5639cdccbcb0 .param/l "l_p_T1_address" 1 15 55, C4<1100>;
P_0x5639cdccbcf0 .param/l "l_p_T2_address" 1 15 56, C4<1101>;
P_0x5639cdccbd30 .param/l "l_p_XA_address" 1 15 47, C4<0100>;
P_0x5639cdccbd70 .param/l "l_p_XB_address" 1 15 48, C4<0101>;
P_0x5639cdccbdb0 .param/l "l_p_state_BUS" 1 15 66, C4<10>;
P_0x5639cdccbdf0 .param/l "l_p_state_FSM" 1 15 68, C4<11>;
P_0x5639cdccbe30 .param/l "l_p_state_RAM" 1 15 64, C4<01>;
P_0x5639cdccbe70 .param/l "l_p_state_REGS" 1 15 62, C4<00>;
P_0x5639cdccbeb0 .param/l "load_dst_mem" 1 15 30, C4<0000000001010100>;
P_0x5639cdccbef0 .param/l "load_dst_reg" 1 15 29, C4<0000000001010000>;
P_0x5639cdccbf30 .param/l "load_src_io" 1 15 28, C4<0000000001001100>;
P_0x5639cdccbf70 .param/l "load_src_mem" 1 15 27, C4<0000000001000100>;
P_0x5639cdccbfb0 .param/l "load_src_reg" 1 15 26, C4<0000000001000000>;
P_0x5639cdccbff0 .param/l "noload_dst_io" 1 15 32, C4<0000000001101100>;
P_0x5639cdccc030 .param/l "noload_dst_reg" 1 15 31, C4<0000000001100000>;
P_0x5639cdccc070 .param/l "p_address_width" 0 15 3, +C4<00000000000000000000000000001010>;
P_0x5639cdccc0b0 .param/l "p_data_width" 0 15 2, +C4<00000000000000000000000000010000>;
P_0x5639cdccc0f0 .param/l "p_regs_address_width" 0 15 4, +C4<00000000000000000000000000000011>;
P_0x5639cdccc130 .param/l "reset" 1 15 20, C4<0000000000000000>;
P_0x5639cdccc170 .param/l "store_io" 1 15 38, C4<0000000010001100>;
P_0x5639cdccc1b0 .param/l "store_mem" 1 15 37, C4<0000000010000100>;
P_0x5639cdccc1f0 .param/l "store_reg" 1 15 36, C4<0000000010000000>;
L_0x5639cdce97c0 .functor NOT 8, L_0x5639cdce96d0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5639cdce9cc0 .functor BUFZ 8, L_0x5639cdce9880, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5639cdccea70_0 .net *"_ivl_10", 7 0, L_0x5639cdce9880;  1 drivers
v0x5639cdcceb50_0 .net *"_ivl_12", 4 0, L_0x5639cdce9920;  1 drivers
L_0x7f77f886e918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5639cdccec30_0 .net *"_ivl_15", 1 0, L_0x7f77f886e918;  1 drivers
L_0x7f77f886e8d0 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x5639cdccecf0_0 .net/2s *"_ivl_4", 7 0, L_0x7f77f886e8d0;  1 drivers
v0x5639cdccedd0_0 .net *"_ivl_6", 7 0, L_0x5639cdce96d0;  1 drivers
v0x5639cdccef00_0 .net "i_w_bus", 15 0, L_0x5639cdce8050;  alias, 1 drivers
v0x5639cdccf010_0 .net "i_w_clk", 0 0, v0x5639cdcb1580_0;  alias, 1 drivers
v0x5639cdccf0b0_0 .net "i_w_next", 0 0, v0x5639cdccac20_0;  alias, 1 drivers
v0x5639cdccf150_0 .net "i_w_prev", 0 0, v0x5639cdccb3f0_0;  alias, 1 drivers
v0x5639cdccf220_0 .net "i_w_ram", 15 0, v0x5639cdcbc410_0;  alias, 1 drivers
v0x5639cdccf2c0_0 .net "i_w_ram_addr", 9 0, L_0x5639cdc21b10;  alias, 1 drivers
v0x5639cdccf360_0 .net "i_w_regs", 15 0, L_0x5639cdce5400;  alias, 1 drivers
v0x5639cdccf430_0 .net "i_w_regs_addr", 3 0, L_0x5639cdcd1990;  alias, 1 drivers
v0x5639cdccf500_0 .net "i_w_reset", 0 0, v0x5639cdcd15e0_0;  alias, 1 drivers
v0x5639cdccf5a0_0 .net "i_w_state", 15 0, L_0x5639cdce8c60;  alias, 1 drivers
v0x5639cdccf640_0 .var "l_r_digit", 2 0;
v0x5639cdccf720 .array "l_r_digit_7seg", 0 7, 7 0;
v0x5639cdccf7e0 .array "l_r_in", 0 3, 3 0;
v0x5639cdccf960_0 .var "l_r_next_state", 1 0;
v0x5639cdccfa00_0 .var "l_r_state", 1 0;
v0x5639cdccfaa0_0 .net "l_w_7_led_seg_0", 7 0, v0x5639cdccdab0_0;  1 drivers
v0x5639cdccfb90_0 .net "l_w_7_led_seg_1", 7 0, v0x5639cdccdf90_0;  1 drivers
v0x5639cdccfc60_0 .net "l_w_7_led_seg_2", 7 0, v0x5639cdcce450_0;  1 drivers
v0x5639cdccfd30_0 .net "l_w_7_led_seg_3", 7 0, v0x5639cdcce930_0;  1 drivers
v0x5639cdccfe00_0 .net "o_w_7_led_seg", 7 0, L_0x5639cdce9cc0;  alias, 1 drivers
v0x5639cdccfec0_0 .net "o_w_an", 7 0, L_0x5639cdce97c0;  alias, 1 drivers
E_0x5639cdcbeb10/0 .event edge, v0x5639cdccfa00_0, v0x5639cdcbab20_0, v0x5639cdccdab0_0, v0x5639cdccdf90_0;
E_0x5639cdcbeb10/1 .event edge, v0x5639cdcce450_0, v0x5639cdcce930_0;
E_0x5639cdcbeb10 .event/or E_0x5639cdcbeb10/0, E_0x5639cdcbeb10/1;
E_0x5639cdccd5e0/0 .event edge, v0x5639cdccfa00_0, v0x5639cdcca350_0, v0x5639cdcc69a0_0, v0x5639cdcbc410_0;
E_0x5639cdccd5e0/1 .event edge, v0x5639cdcb5250_0;
E_0x5639cdccd5e0 .event/or E_0x5639cdccd5e0/0, E_0x5639cdccd5e0/1;
E_0x5639cdccd650 .event edge, v0x5639cdccac20_0, v0x5639cdccfa00_0, v0x5639cdccb3f0_0;
E_0x5639cdccd6b0/0 .event negedge, v0x5639cdcb14b0_0;
E_0x5639cdccd6b0/1 .event posedge, v0x5639cdcb1580_0;
E_0x5639cdccd6b0 .event/or E_0x5639cdccd6b0/0, E_0x5639cdccd6b0/1;
L_0x5639cdce96d0 .shift/l 8, L_0x7f77f886e8d0, v0x5639cdccf640_0;
L_0x5639cdce9880 .array/port v0x5639cdccf720, L_0x5639cdce9920;
L_0x5639cdce9920 .concat [ 3 2 0 0], v0x5639cdccf640_0, L_0x7f77f886e918;
S_0x5639cdccd740 .scope module, "led7hex_inst_0" "led7hex" 15 244, 16 1 0, S_0x5639cdccb580;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "l_r_led7";
    .port_info 1 /INPUT 4 "i_w_value";
v0x5639cdccf7e0_0 .array/port v0x5639cdccf7e0, 0;
v0x5639cdccd9b0_0 .net "i_w_value", 3 0, v0x5639cdccf7e0_0;  1 drivers
v0x5639cdccdab0_0 .var "l_r_led7", 7 0;
E_0x5639cdccd930 .event edge, v0x5639cdccd9b0_0;
S_0x5639cdccdbf0 .scope module, "led7hex_inst_1" "led7hex" 15 249, 16 1 0, S_0x5639cdccb580;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "l_r_led7";
    .port_info 1 /INPUT 4 "i_w_value";
v0x5639cdccf7e0_1 .array/port v0x5639cdccf7e0, 1;
v0x5639cdccde90_0 .net "i_w_value", 3 0, v0x5639cdccf7e0_1;  1 drivers
v0x5639cdccdf90_0 .var "l_r_led7", 7 0;
E_0x5639cdccde10 .event edge, v0x5639cdccde90_0;
S_0x5639cdcce0d0 .scope module, "led7hex_inst_2" "led7hex" 15 254, 16 1 0, S_0x5639cdccb580;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "l_r_led7";
    .port_info 1 /INPUT 4 "i_w_value";
v0x5639cdccf7e0_2 .array/port v0x5639cdccf7e0, 2;
v0x5639cdcce350_0 .net "i_w_value", 3 0, v0x5639cdccf7e0_2;  1 drivers
v0x5639cdcce450_0 .var "l_r_led7", 7 0;
E_0x5639cdcce2f0 .event edge, v0x5639cdcce350_0;
S_0x5639cdcce590 .scope module, "led7hex_inst_3" "led7hex" 15 259, 16 1 0, S_0x5639cdccb580;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "l_r_led7";
    .port_info 1 /INPUT 4 "i_w_value";
v0x5639cdccf7e0_3 .array/port v0x5639cdccf7e0, 3;
v0x5639cdcce830_0 .net "i_w_value", 3 0, v0x5639cdccf7e0_3;  1 drivers
v0x5639cdcce930_0 .var "l_r_led7", 7 0;
E_0x5639cdcce7b0 .event edge, v0x5639cdcce830_0;
    .scope S_0x5639cdc95ff0;
T_0 ;
    %wait E_0x5639cdb270a0;
    %load/vec4 v0x5639cdc23a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x5639cdc23ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x5639cdc26000_0;
    %load/vec4 v0x5639cdc21cd0_0;
    %pad/u 22;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5639cdb3bf60, 0, 4;
    %load/vec4 v0x5639cdc26000_0;
    %assign/vec4 v0x5639cdcb0c00_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x5639cdc21cd0_0;
    %pad/u 22;
    %ix/vec4 4;
    %load/vec4a v0x5639cdb3bf60, 4;
    %assign/vec4 v0x5639cdcb0c00_0, 0;
T_0.3 ;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5639cdcbd3a0;
T_1 ;
    %wait E_0x5639cdcb7720;
    %load/vec4 v0x5639cdcbe310_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5639cdcbe450_0, 0, 4;
T_1.2 ;
    %load/vec4 v0x5639cdcbe450_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x5639cdcbe450_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5639cdcbe4f0, 0, 4;
    %load/vec4 v0x5639cdcbe450_0;
    %addi 1, 0, 4;
    %store/vec4 v0x5639cdcbe450_0, 0, 4;
    %jmp T_1.2;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5639cdcbe3b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x5639cdcbe0b0_0;
    %load/vec4 v0x5639cdcbe240_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5639cdcbe4f0, 0, 4;
T_1.4 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5639cdcc1640;
T_2 ;
    %wait E_0x5639cdcb7720;
    %load/vec4 v0x5639cdcc1e80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5639cdcc2010_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5639cdcc1f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x5639cdcc1cb0_0;
    %assign/vec4 v0x5639cdcc2010_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5639cdcbff70;
T_3 ;
    %wait E_0x5639cdcb7720;
    %load/vec4 v0x5639cdcc0540_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5639cdcc06d0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5639cdcc05e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x5639cdcc0380_0;
    %assign/vec4 v0x5639cdcc06d0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5639cdcbe8b0;
T_4 ;
    %wait E_0x5639cdcb7720;
    %load/vec4 v0x5639cdcbedc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5639cdcbef00_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5639cdcbee60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x5639cdcbec10_0;
    %assign/vec4 v0x5639cdcbef00_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5639cdcc0a40;
T_5 ;
    %wait E_0x5639cdcb7720;
    %load/vec4 v0x5639cdcc1170_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5639cdcc1300_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5639cdcc1260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x5639cdcc0fa0_0;
    %assign/vec4 v0x5639cdcc1300_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5639cdcbf290;
T_6 ;
    %wait E_0x5639cdcb7720;
    %load/vec4 v0x5639cdcbfa10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5639cdcbfba0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5639cdcbfb00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x5639cdcbf840_0;
    %assign/vec4 v0x5639cdcbfba0_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5639cdcc2340;
T_7 ;
    %wait E_0x5639cdcb7720;
    %load/vec4 v0x5639cdcc29e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5639cdcc2c80_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5639cdcc2be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x5639cdcc2810_0;
    %assign/vec4 v0x5639cdcc2c80_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5639cdcc2fb0;
T_8 ;
    %wait E_0x5639cdcb7720;
    %load/vec4 v0x5639cdcc3650_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5639cdcc37e0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5639cdcc3740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x5639cdcc3480_0;
    %assign/vec4 v0x5639cdcc37e0_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5639cdcbb6b0;
T_9 ;
    %wait E_0x5639cdcbbb60;
    %load/vec4 v0x5639cdcbbec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x5639cdcbc110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x5639cdcbc050_0;
    %load/vec4 v0x5639cdcbbbe0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5639cdcbc1e0, 0, 4;
T_9.2 ;
    %load/vec4 v0x5639cdcbbbe0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x5639cdcbc1e0, 4;
    %assign/vec4 v0x5639cdcbc330_0, 0;
T_9.0 ;
    %load/vec4 v0x5639cdcbbf60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x5639cdcbbce0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x5639cdcbc1e0, 4;
    %assign/vec4 v0x5639cdcbc410_0, 0;
T_9.4 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5639cdc2cba0;
T_10 ;
    %vpi_call 10 52 "$readmemh", "cram.data", v0x5639cdcbc1e0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000001111111111 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x5639cdc28730;
T_11 ;
    %wait E_0x5639cdc98330;
    %load/vec4 v0x5639cdcb3240_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5639cdcb3560_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5639cdcb3320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5639cdcb33e0_0, 0, 1;
    %jmp T_11.11;
T_11.0 ;
    %load/vec4 v0x5639cdcb2f60_0;
    %pad/u 17;
    %load/vec4 v0x5639cdcb3050_0;
    %pad/u 17;
    %add;
    %load/vec4 v0x5639cdcb2ea0_0;
    %pad/u 17;
    %add;
    %split/vec4 16;
    %store/vec4 v0x5639cdcb3560_0, 0, 16;
    %store/vec4 v0x5639cdcb3320_0, 0, 1;
    %load/vec4 v0x5639cdcb2f60_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x5639cdcb3050_0;
    %parti/s 1, 15, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5639cdcb2f60_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x5639cdcb3560_0;
    %parti/s 1, 15, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0x5639cdcb33e0_0, 0, 1;
    %jmp T_11.11;
T_11.1 ;
    %load/vec4 v0x5639cdcb2f60_0;
    %pad/u 17;
    %load/vec4 v0x5639cdcb3050_0;
    %pad/u 17;
    %sub;
    %load/vec4 v0x5639cdcb2ea0_0;
    %pad/u 17;
    %sub;
    %split/vec4 16;
    %store/vec4 v0x5639cdcb3560_0, 0, 16;
    %store/vec4 v0x5639cdcb3320_0, 0, 1;
    %load/vec4 v0x5639cdcb2f60_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x5639cdcb3050_0;
    %parti/s 1, 15, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x5639cdcb2f60_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x5639cdcb3560_0;
    %parti/s 1, 15, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0x5639cdcb33e0_0, 0, 1;
    %jmp T_11.11;
T_11.2 ;
    %load/vec4 v0x5639cdcb3050_0;
    %pad/u 17;
    %load/vec4 v0x5639cdcb2f60_0;
    %pad/u 17;
    %sub;
    %load/vec4 v0x5639cdcb2ea0_0;
    %pad/u 17;
    %sub;
    %split/vec4 16;
    %store/vec4 v0x5639cdcb3560_0, 0, 16;
    %store/vec4 v0x5639cdcb3320_0, 0, 1;
    %load/vec4 v0x5639cdcb3050_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x5639cdcb2f60_0;
    %parti/s 1, 15, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x5639cdcb3050_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x5639cdcb3560_0;
    %parti/s 1, 15, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0x5639cdcb33e0_0, 0, 1;
    %jmp T_11.11;
T_11.3 ;
    %load/vec4 v0x5639cdcb2f60_0;
    %load/vec4 v0x5639cdcb3050_0;
    %or;
    %inv;
    %store/vec4 v0x5639cdcb3560_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5639cdcb3320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5639cdcb33e0_0, 0, 1;
    %jmp T_11.11;
T_11.4 ;
    %load/vec4 v0x5639cdcb2f60_0;
    %load/vec4 v0x5639cdcb3050_0;
    %and;
    %store/vec4 v0x5639cdcb3560_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5639cdcb3320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5639cdcb33e0_0, 0, 1;
    %jmp T_11.11;
T_11.5 ;
    %load/vec4 v0x5639cdcb2f60_0;
    %load/vec4 v0x5639cdcb3050_0;
    %or;
    %store/vec4 v0x5639cdcb3560_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5639cdcb3320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5639cdcb33e0_0, 0, 1;
    %jmp T_11.11;
T_11.6 ;
    %load/vec4 v0x5639cdcb2f60_0;
    %load/vec4 v0x5639cdcb3050_0;
    %xor;
    %store/vec4 v0x5639cdcb3560_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5639cdcb3320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5639cdcb33e0_0, 0, 1;
    %jmp T_11.11;
T_11.7 ;
    %load/vec4 v0x5639cdcb2f60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5639cdcb3050_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %or;
    %store/vec4 v0x5639cdcb3560_0, 0, 16;
    %load/vec4 v0x5639cdcb2f60_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x5639cdcb3050_0;
    %parti/s 1, 15, 5;
    %or;
    %store/vec4 v0x5639cdcb3320_0, 0, 1;
    %load/vec4 v0x5639cdcb3560_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x5639cdcb3320_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x5639cdcb33e0_0, 0, 1;
    %jmp T_11.11;
T_11.8 ;
    %load/vec4 v0x5639cdcb2f60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0x5639cdcb3050_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x5639cdcb3560_0, 0, 16;
    %load/vec4 v0x5639cdcb2f60_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x5639cdcb3050_0;
    %parti/s 1, 0, 2;
    %or;
    %store/vec4 v0x5639cdcb3320_0, 0, 1;
    %load/vec4 v0x5639cdcb2f60_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x5639cdcb3050_0;
    %parti/s 1, 15, 5;
    %or;
    %store/vec4 v0x5639cdcb33e0_0, 0, 1;
    %jmp T_11.11;
T_11.9 ;
    %load/vec4 v0x5639cdcb2f60_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x5639cdcb2f60_0;
    %parti/s 15, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5639cdcb3050_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x5639cdcb3050_0;
    %parti/s 15, 1, 2;
    %concat/vec4; draw_concat_vec4
    %or;
    %store/vec4 v0x5639cdcb3560_0, 0, 16;
    %load/vec4 v0x5639cdcb2f60_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x5639cdcb3050_0;
    %parti/s 1, 0, 2;
    %or;
    %store/vec4 v0x5639cdcb3320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5639cdcb33e0_0, 0, 1;
    %jmp T_11.11;
T_11.11 ;
    %pop/vec4 1;
    %load/vec4 v0x5639cdcb3560_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x5639cdcb3700_0, 0, 1;
    %load/vec4 v0x5639cdcb3560_0;
    %parti/s 1, 15, 5;
    %store/vec4 v0x5639cdcb3640_0, 0, 1;
    %load/vec4 v0x5639cdcb3560_0;
    %xnor/r;
    %store/vec4 v0x5639cdcb34a0_0, 0, 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x5639cdc2b4d0;
T_12 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5639cdcb9250_0, 0, 16;
    %end;
    .thread T_12;
    .scope S_0x5639cdc2b4d0;
T_13 ;
    %wait E_0x5639cdcb7720;
    %load/vec4 v0x5639cdcb8790_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5639cdcb9250_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x5639cdcb9330_0;
    %assign/vec4 v0x5639cdcb9250_0, 0;
    %load/vec4 v0x5639cdcb9250_0;
    %cmpi/e 32, 0, 16;
    %jmp/0xz  T_13.2, 4;
    %load/vec4 v0x5639cdcb8fb0_0;
    %assign/vec4 v0x5639cdcb8ed0_0, 0;
    %load/vec4 v0x5639cdcb8a70_0;
    %assign/vec4 v0x5639cdcb8990_0, 0;
    %load/vec4 v0x5639cdcb8c30_0;
    %assign/vec4 v0x5639cdcb8b50_0, 0;
    %load/vec4 v0x5639cdcb9170_0;
    %assign/vec4 v0x5639cdcb9090_0, 0;
    %load/vec4 v0x5639cdcb88d0_0;
    %assign/vec4 v0x5639cdcb8830_0, 0;
    %load/vec4 v0x5639cdcb8df0_0;
    %assign/vec4 v0x5639cdcb8d10_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5639cdc2b4d0;
T_14 ;
    %wait E_0x5639cdb03c10;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5639cdcb9330_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5639cdcb8fb0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5639cdcb8a70_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5639cdcb8c30_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5639cdcb9170_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5639cdcb88d0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5639cdcb8df0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5639cdcb9920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5639cdcb9850_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5639cdcb99f0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5639cdcba440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5639cdcba500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5639cdcb9cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5639cdcb9d80_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5639cdcba5c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5639cdcba6a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5639cdcba760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5639cdcba2c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5639cdcba380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5639cdcb9b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5639cdcb9ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5639cdcb9c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5639cdcba140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5639cdcba200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5639cdcb9e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5639cdcb9f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5639cdcba820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5639cdcba8e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5639cdcba9a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5639cdcbaa60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5639cdcb9fc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5639cdcba080_0, 0, 1;
    %load/vec4 v0x5639cdcb9250_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 16;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 16;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 16;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 16;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 16;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 16;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 16;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 16;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 16;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 60, 0, 16;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 16;
    %cmp/u;
    %jmp/1 T_14.10, 6;
    %dup/vec4;
    %pushi/vec4 68, 0, 16;
    %cmp/u;
    %jmp/1 T_14.11, 6;
    %dup/vec4;
    %pushi/vec4 69, 0, 16;
    %cmp/u;
    %jmp/1 T_14.12, 6;
    %dup/vec4;
    %pushi/vec4 70, 0, 16;
    %cmp/u;
    %jmp/1 T_14.13, 6;
    %dup/vec4;
    %pushi/vec4 76, 0, 16;
    %cmp/u;
    %jmp/1 T_14.14, 6;
    %dup/vec4;
    %pushi/vec4 77, 0, 16;
    %cmp/u;
    %jmp/1 T_14.15, 6;
    %dup/vec4;
    %pushi/vec4 80, 0, 16;
    %cmp/u;
    %jmp/1 T_14.16, 6;
    %dup/vec4;
    %pushi/vec4 84, 0, 16;
    %cmp/u;
    %jmp/1 T_14.17, 6;
    %dup/vec4;
    %pushi/vec4 85, 0, 16;
    %cmp/u;
    %jmp/1 T_14.18, 6;
    %dup/vec4;
    %pushi/vec4 86, 0, 16;
    %cmp/u;
    %jmp/1 T_14.19, 6;
    %dup/vec4;
    %pushi/vec4 96, 0, 16;
    %cmp/u;
    %jmp/1 T_14.20, 6;
    %dup/vec4;
    %pushi/vec4 108, 0, 16;
    %cmp/u;
    %jmp/1 T_14.21, 6;
    %dup/vec4;
    %pushi/vec4 112, 0, 16;
    %cmp/u;
    %jmp/1 T_14.22, 6;
    %dup/vec4;
    %pushi/vec4 116, 0, 16;
    %cmp/u;
    %jmp/1 T_14.23, 6;
    %dup/vec4;
    %pushi/vec4 120, 0, 16;
    %cmp/u;
    %jmp/1 T_14.24, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 16;
    %cmp/u;
    %jmp/1 T_14.25, 6;
    %dup/vec4;
    %pushi/vec4 132, 0, 16;
    %cmp/u;
    %jmp/1 T_14.26, 6;
    %dup/vec4;
    %pushi/vec4 133, 0, 16;
    %cmp/u;
    %jmp/1 T_14.27, 6;
    %dup/vec4;
    %pushi/vec4 140, 0, 16;
    %cmp/u;
    %jmp/1 T_14.28, 6;
    %dup/vec4;
    %pushi/vec4 144, 0, 16;
    %cmp/u;
    %jmp/1 T_14.29, 6;
    %dup/vec4;
    %pushi/vec4 145, 0, 16;
    %cmp/u;
    %jmp/1 T_14.30, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5639cdcb9330_0, 0, 16;
    %jmp T_14.32;
T_14.0 ;
    %pushi/vec4 16, 0, 16;
    %store/vec4 v0x5639cdcb9330_0, 0, 16;
    %jmp T_14.32;
T_14.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5639cdcba2c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5639cdcba200_0, 0, 1;
    %pushi/vec4 17, 0, 16;
    %store/vec4 v0x5639cdcb9330_0, 0, 16;
    %jmp T_14.32;
T_14.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5639cdcba140_0, 0, 1;
    %pushi/vec4 18, 0, 16;
    %store/vec4 v0x5639cdcb9330_0, 0, 16;
    %jmp T_14.32;
T_14.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5639cdcba440_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5639cdcba080_0, 0, 1;
    %pushi/vec4 32, 0, 16;
    %store/vec4 v0x5639cdcb9330_0, 0, 16;
    %jmp T_14.32;
T_14.4 ;
    %load/vec4 v0x5639cdcb9410_0;
    %parti/s 4, 3, 3;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_14.33, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5639cdcb88d0_0, 0, 1;
    %load/vec4 v0x5639cdcb9690_0;
    %store/vec4 v0x5639cdcb8df0_0, 0, 3;
    %load/vec4 v0x5639cdcb95b0_0;
    %cmpi/e 3, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_14.35, 8;
    %pushi/vec4 80, 0, 16;
    %jmp/1 T_14.36, 8;
T_14.35 ; End of true expr.
    %pushi/vec4 84, 0, 16;
    %jmp/0 T_14.36, 8;
 ; End of false expr.
    %blend;
T_14.36;
    %store/vec4 v0x5639cdcb8a70_0, 0, 16;
    %load/vec4 v0x5639cdcb8a70_0;
    %store/vec4 v0x5639cdcb8fb0_0, 0, 16;
    %pushi/vec4 112, 0, 16;
    %store/vec4 v0x5639cdcb8c30_0, 0, 16;
    %load/vec4 v0x5639cdcb95b0_0;
    %cmpi/e 3, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_14.37, 8;
    %pushi/vec4 128, 0, 16;
    %jmp/1 T_14.38, 8;
T_14.37 ; End of true expr.
    %pushi/vec4 132, 0, 16;
    %jmp/0 T_14.38, 8;
 ; End of false expr.
    %blend;
T_14.38;
    %store/vec4 v0x5639cdcb9170_0, 0, 16;
    %jmp T_14.34;
T_14.33 ;
    %load/vec4 v0x5639cdcb9410_0;
    %parti/s 3, 4, 4;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_14.39, 4;
    %load/vec4 v0x5639cdcb94f0_0;
    %store/vec4 v0x5639cdcb88d0_0, 0, 1;
    %load/vec4 v0x5639cdcb9690_0;
    %store/vec4 v0x5639cdcb8df0_0, 0, 3;
    %load/vec4 v0x5639cdcb95b0_0;
    %cmpi/e 3, 0, 2;
    %flag_mov 8, 4;
    %load/vec4 v0x5639cdcb94f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_14.41, 8;
    %pushi/vec4 80, 0, 16;
    %jmp/1 T_14.42, 8;
T_14.41 ; End of true expr.
    %pushi/vec4 84, 0, 16;
    %jmp/0 T_14.42, 8;
 ; End of false expr.
    %blend;
T_14.42;
    %store/vec4 v0x5639cdcb8a70_0, 0, 16;
    %load/vec4 v0x5639cdcb95b0_0;
    %cmpi/e 3, 0, 2;
    %flag_mov 8, 4;
    %load/vec4 v0x5639cdcb94f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_14.43, 8;
    %pushi/vec4 64, 0, 16;
    %jmp/1 T_14.44, 8;
T_14.43 ; End of true expr.
    %pushi/vec4 68, 0, 16;
    %jmp/0 T_14.44, 8;
 ; End of false expr.
    %blend;
T_14.44;
    %store/vec4 v0x5639cdcb8fb0_0, 0, 16;
    %pushi/vec4 116, 0, 16;
    %store/vec4 v0x5639cdcb8c30_0, 0, 16;
    %load/vec4 v0x5639cdcb9410_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_14.45, 8;
    %pushi/vec4 144, 0, 16;
    %jmp/1 T_14.46, 8;
T_14.45 ; End of true expr.
    %load/vec4 v0x5639cdcb95b0_0;
    %cmpi/e 3, 0, 2;
    %flag_mov 9, 4;
    %load/vec4 v0x5639cdcb94f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 9;
    %flag_mov 9, 4;
    %jmp/0 T_14.47, 9;
    %pushi/vec4 128, 0, 16;
    %jmp/1 T_14.48, 9;
T_14.47 ; End of true expr.
    %pushi/vec4 132, 0, 16;
    %jmp/0 T_14.48, 9;
 ; End of false expr.
    %blend;
T_14.48;
    %jmp/0 T_14.46, 8;
 ; End of false expr.
    %blend;
T_14.46;
    %store/vec4 v0x5639cdcb9170_0, 0, 16;
    %jmp T_14.40;
T_14.39 ;
    %load/vec4 v0x5639cdcb9410_0;
    %parti/s 6, 1, 2;
    %cmpi/e 32, 0, 6;
    %jmp/0xz  T_14.49, 4;
    %load/vec4 v0x5639cdcb9410_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_14.51, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_14.52, 8;
T_14.51 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_14.52, 8;
 ; End of false expr.
    %blend;
T_14.52;
    %pad/s 1;
    %store/vec4 v0x5639cdcb88d0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5639cdcb8df0_0, 0, 3;
    %load/vec4 v0x5639cdcb9410_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_14.53, 8;
    %pushi/vec4 96, 0, 16;
    %jmp/1 T_14.54, 8;
T_14.53 ; End of true expr.
    %pushi/vec4 108, 0, 16;
    %jmp/0 T_14.54, 8;
 ; End of false expr.
    %blend;
T_14.54;
    %store/vec4 v0x5639cdcb8a70_0, 0, 16;
    %load/vec4 v0x5639cdcb9410_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_14.55, 8;
    %pushi/vec4 76, 0, 16;
    %jmp/1 T_14.56, 8;
T_14.55 ; End of true expr.
    %pushi/vec4 64, 0, 16;
    %jmp/0 T_14.56, 8;
 ; End of false expr.
    %blend;
T_14.56;
    %store/vec4 v0x5639cdcb8fb0_0, 0, 16;
    %pushi/vec4 120, 0, 16;
    %store/vec4 v0x5639cdcb8c30_0, 0, 16;
    %load/vec4 v0x5639cdcb9410_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_14.57, 8;
    %pushi/vec4 128, 0, 16;
    %jmp/1 T_14.58, 8;
T_14.57 ; End of true expr.
    %pushi/vec4 140, 0, 16;
    %jmp/0 T_14.58, 8;
 ; End of false expr.
    %blend;
T_14.58;
    %store/vec4 v0x5639cdcb9170_0, 0, 16;
T_14.49 ;
T_14.40 ;
T_14.34 ;
    %load/vec4 v0x5639cdcb9410_0;
    %parti/s 1, 6, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.59, 4;
    %load/vec4 v0x5639cdcb95b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.61, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_14.62, 6;
    %jmp T_14.63;
T_14.61 ;
    %load/vec4 v0x5639cdcb9770_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_14.64, 8;
    %pushi/vec4 52, 0, 16;
    %jmp/1 T_14.65, 8;
T_14.64 ; End of true expr.
    %pushi/vec4 48, 0, 16;
    %jmp/0 T_14.65, 8;
 ; End of false expr.
    %blend;
T_14.65;
    %store/vec4 v0x5639cdcb9330_0, 0, 16;
    %jmp T_14.63;
T_14.62 ;
    %load/vec4 v0x5639cdcb8fb0_0;
    %store/vec4 v0x5639cdcb9330_0, 0, 16;
    %jmp T_14.63;
T_14.63 ;
    %pop/vec4 1;
    %jmp T_14.60;
T_14.59 ;
    %load/vec4 v0x5639cdcb9410_0;
    %parti/s 6, 1, 2;
    %cmpi/e 32, 0, 6;
    %jmp/0xz  T_14.66, 4;
    %pushi/vec4 60, 0, 16;
    %store/vec4 v0x5639cdcb9330_0, 0, 16;
T_14.66 ;
T_14.60 ;
    %jmp T_14.32;
T_14.5 ;
    %load/vec4 v0x5639cdcb9770_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_14.68, 8;
    %pushi/vec4 7, 0, 3;
    %jmp/1 T_14.69, 8;
T_14.68 ; End of true expr.
    %pushi/vec4 6, 0, 3;
    %jmp/0 T_14.69, 8;
 ; End of false expr.
    %blend;
T_14.69;
    %store/vec4 v0x5639cdcba5c0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5639cdcba6a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5639cdcba8e0_0, 0, 1;
    %pushi/vec4 49, 0, 16;
    %store/vec4 v0x5639cdcb9330_0, 0, 16;
    %jmp T_14.32;
T_14.6 ;
    %load/vec4 v0x5639cdcb9770_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_14.70, 8;
    %pushi/vec4 5, 0, 3;
    %jmp/1 T_14.71, 8;
T_14.70 ; End of true expr.
    %pushi/vec4 4, 0, 3;
    %jmp/0 T_14.71, 8;
 ; End of false expr.
    %blend;
T_14.71;
    %store/vec4 v0x5639cdcba5c0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5639cdcba6a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5639cdcbaa60_0, 0, 1;
    %pushi/vec4 50, 0, 16;
    %store/vec4 v0x5639cdcb9330_0, 0, 16;
    %jmp T_14.32;
T_14.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5639cdcba820_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5639cdcba9a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5639cdcb9850_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5639cdcb99f0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5639cdcb9920_0, 0, 1;
    %load/vec4 v0x5639cdcb8830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.72, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5639cdcbaa60_0, 0, 1;
    %jmp T_14.73;
T_14.72 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5639cdcba8e0_0, 0, 1;
T_14.73 ;
    %load/vec4 v0x5639cdcb8ed0_0;
    %store/vec4 v0x5639cdcb9330_0, 0, 16;
    %jmp T_14.32;
T_14.8 ;
    %load/vec4 v0x5639cdcb9770_0;
    %store/vec4 v0x5639cdcba5c0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5639cdcba6a0_0, 0, 1;
    %load/vec4 v0x5639cdcb8830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.74, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5639cdcbaa60_0, 0, 1;
    %jmp T_14.75;
T_14.74 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5639cdcba8e0_0, 0, 1;
T_14.75 ;
    %load/vec4 v0x5639cdcb8ed0_0;
    %store/vec4 v0x5639cdcb9330_0, 0, 16;
    %jmp T_14.32;
T_14.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5639cdcb9fc0_0, 0, 1;
    %load/vec4 v0x5639cdcb8830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.76, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5639cdcbaa60_0, 0, 1;
    %jmp T_14.77;
T_14.76 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5639cdcba8e0_0, 0, 1;
T_14.77 ;
    %load/vec4 v0x5639cdcb8ed0_0;
    %store/vec4 v0x5639cdcb9330_0, 0, 16;
    %jmp T_14.32;
T_14.10 ;
    %load/vec4 v0x5639cdcb8830_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.78, 8;
    %load/vec4 v0x5639cdcb9770_0;
    %jmp/1 T_14.79, 8;
T_14.78 ; End of true expr.
    %load/vec4 v0x5639cdcb8d10_0;
    %jmp/0 T_14.79, 8;
 ; End of false expr.
    %blend;
T_14.79;
    %store/vec4 v0x5639cdcba5c0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5639cdcba6a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5639cdcbaa60_0, 0, 1;
    %load/vec4 v0x5639cdcb8990_0;
    %store/vec4 v0x5639cdcb9330_0, 0, 16;
    %jmp T_14.32;
T_14.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5639cdcba820_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5639cdcba9a0_0, 0, 1;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5639cdcb99f0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5639cdcb9920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5639cdcba200_0, 0, 1;
    %pushi/vec4 69, 0, 16;
    %store/vec4 v0x5639cdcb9330_0, 0, 16;
    %jmp T_14.32;
T_14.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5639cdcba140_0, 0, 1;
    %pushi/vec4 70, 0, 16;
    %store/vec4 v0x5639cdcb9330_0, 0, 16;
    %jmp T_14.32;
T_14.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5639cdcba440_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5639cdcbaa60_0, 0, 1;
    %load/vec4 v0x5639cdcb8990_0;
    %store/vec4 v0x5639cdcb9330_0, 0, 16;
    %jmp T_14.32;
T_14.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5639cdcba820_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5639cdcba9a0_0, 0, 1;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5639cdcb99f0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5639cdcb9920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5639cdcb9f00_0, 0, 1;
    %pushi/vec4 77, 0, 16;
    %store/vec4 v0x5639cdcb9330_0, 0, 16;
    %jmp T_14.32;
T_14.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5639cdcb9e40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5639cdcb9cc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5639cdcbaa60_0, 0, 1;
    %load/vec4 v0x5639cdcb8990_0;
    %store/vec4 v0x5639cdcb9330_0, 0, 16;
    %jmp T_14.32;
T_14.16 ;
    %load/vec4 v0x5639cdcb8830_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.80, 8;
    %load/vec4 v0x5639cdcb8d10_0;
    %jmp/1 T_14.81, 8;
T_14.80 ; End of true expr.
    %load/vec4 v0x5639cdcb9770_0;
    %jmp/0 T_14.81, 8;
 ; End of false expr.
    %blend;
T_14.81;
    %store/vec4 v0x5639cdcba5c0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5639cdcba6a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5639cdcba8e0_0, 0, 1;
    %load/vec4 v0x5639cdcb8b50_0;
    %store/vec4 v0x5639cdcb9330_0, 0, 16;
    %jmp T_14.32;
T_14.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5639cdcba820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5639cdcba9a0_0, 0, 1;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5639cdcb99f0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5639cdcb9920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5639cdcba200_0, 0, 1;
    %pushi/vec4 85, 0, 16;
    %store/vec4 v0x5639cdcb9330_0, 0, 16;
    %jmp T_14.32;
T_14.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5639cdcba140_0, 0, 1;
    %pushi/vec4 86, 0, 16;
    %store/vec4 v0x5639cdcb9330_0, 0, 16;
    %jmp T_14.32;
T_14.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5639cdcba440_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5639cdcba8e0_0, 0, 1;
    %load/vec4 v0x5639cdcb8b50_0;
    %store/vec4 v0x5639cdcb9330_0, 0, 16;
    %jmp T_14.32;
T_14.20 ;
    %load/vec4 v0x5639cdcb8b50_0;
    %store/vec4 v0x5639cdcb9330_0, 0, 16;
    %jmp T_14.32;
T_14.21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5639cdcba820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5639cdcba9a0_0, 0, 1;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5639cdcb99f0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5639cdcb9920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5639cdcb9f00_0, 0, 1;
    %load/vec4 v0x5639cdcb8b50_0;
    %store/vec4 v0x5639cdcb9330_0, 0, 16;
    %jmp T_14.32;
T_14.22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5639cdcba820_0, 0, 1;
    %load/vec4 v0x5639cdcb9410_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.82, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.83, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.84, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_14.85, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_14.86, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_14.87, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_14.88, 6;
    %jmp T_14.89;
T_14.82 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5639cdcb9850_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5639cdcb99f0_0, 0, 4;
    %jmp T_14.89;
T_14.83 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5639cdcb9850_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5639cdcb99f0_0, 0, 4;
    %jmp T_14.89;
T_14.84 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5639cdcb9850_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5639cdcb99f0_0, 0, 4;
    %jmp T_14.89;
T_14.85 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5639cdcb99f0_0, 0, 4;
    %jmp T_14.89;
T_14.86 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5639cdcb99f0_0, 0, 4;
    %jmp T_14.89;
T_14.87 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5639cdcb99f0_0, 0, 4;
    %jmp T_14.89;
T_14.88 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5639cdcb99f0_0, 0, 4;
    %jmp T_14.89;
T_14.89 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5639cdcb9920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5639cdcba8e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5639cdcb9b60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5639cdcb9c00_0, 0, 1;
    %load/vec4 v0x5639cdcb9090_0;
    %store/vec4 v0x5639cdcb9330_0, 0, 16;
    %jmp T_14.32;
T_14.23 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5639cdcba820_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5639cdcba9a0_0, 0, 1;
    %load/vec4 v0x5639cdcb9410_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.90, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.91, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.92, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_14.93, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_14.94, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_14.95, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_14.96, 6;
    %jmp T_14.97;
T_14.90 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5639cdcb9850_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5639cdcb99f0_0, 0, 4;
    %jmp T_14.97;
T_14.91 ;
    %load/vec4 v0x5639cdcb85d0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x5639cdcb9850_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5639cdcb99f0_0, 0, 4;
    %jmp T_14.97;
T_14.92 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5639cdcb9850_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5639cdcb99f0_0, 0, 4;
    %jmp T_14.97;
T_14.93 ;
    %load/vec4 v0x5639cdcb85d0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x5639cdcb9850_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5639cdcb99f0_0, 0, 4;
    %jmp T_14.97;
T_14.94 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5639cdcb99f0_0, 0, 4;
    %jmp T_14.97;
T_14.95 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5639cdcb99f0_0, 0, 4;
    %jmp T_14.97;
T_14.96 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5639cdcb99f0_0, 0, 4;
    %jmp T_14.97;
T_14.97 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5639cdcb9920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5639cdcba8e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5639cdcb9b60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5639cdcb9c00_0, 0, 1;
    %load/vec4 v0x5639cdcb9090_0;
    %store/vec4 v0x5639cdcb9330_0, 0, 16;
    %jmp T_14.32;
T_14.24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5639cdcba820_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5639cdcba9a0_0, 0, 1;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5639cdcb99f0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5639cdcb9920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5639cdcba8e0_0, 0, 1;
    %load/vec4 v0x5639cdcb9090_0;
    %store/vec4 v0x5639cdcb9330_0, 0, 16;
    %jmp T_14.32;
T_14.25 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5639cdcba820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5639cdcba9a0_0, 0, 1;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5639cdcb99f0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5639cdcb9920_0, 0, 1;
    %load/vec4 v0x5639cdcb8830_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.98, 8;
    %load/vec4 v0x5639cdcb8d10_0;
    %jmp/1 T_14.99, 8;
T_14.98 ; End of true expr.
    %load/vec4 v0x5639cdcb9770_0;
    %jmp/0 T_14.99, 8;
 ; End of false expr.
    %blend;
T_14.99;
    %store/vec4 v0x5639cdcba5c0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5639cdcba760_0, 0, 1;
    %pushi/vec4 144, 0, 16;
    %store/vec4 v0x5639cdcb9330_0, 0, 16;
    %jmp T_14.32;
T_14.26 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5639cdcba820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5639cdcba9a0_0, 0, 1;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5639cdcb99f0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5639cdcb9920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5639cdcba140_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5639cdcba500_0, 0, 1;
    %pushi/vec4 133, 0, 16;
    %store/vec4 v0x5639cdcb9330_0, 0, 16;
    %jmp T_14.32;
T_14.27 ;
    %pushi/vec4 144, 0, 16;
    %store/vec4 v0x5639cdcb9330_0, 0, 16;
    %jmp T_14.32;
T_14.28 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5639cdcba820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5639cdcba9a0_0, 0, 1;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5639cdcb99f0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5639cdcb9920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5639cdcb9e40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5639cdcb9d80_0, 0, 1;
    %pushi/vec4 144, 0, 16;
    %store/vec4 v0x5639cdcb9330_0, 0, 16;
    %jmp T_14.32;
T_14.29 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5639cdcba2c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5639cdcba8e0_0, 0, 1;
    %pushi/vec4 145, 0, 16;
    %store/vec4 v0x5639cdcb9330_0, 0, 16;
    %jmp T_14.32;
T_14.30 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5639cdcba820_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5639cdcba380_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5639cdcb9920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5639cdcb9850_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5639cdcb99f0_0, 0, 4;
    %pushi/vec4 16, 0, 16;
    %store/vec4 v0x5639cdcb9330_0, 0, 16;
    %jmp T_14.32;
T_14.32 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x5639cdc29e00;
T_15 ;
    %wait E_0x5639cdb27630;
    %load/vec4 v0x5639cdcb14b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5639cdcb12f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5639cdcb1580_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x5639cdcb12f0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_15.2, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5639cdcb12f0_0, 0;
    %load/vec4 v0x5639cdcb1580_0;
    %inv;
    %assign/vec4 v0x5639cdcb1580_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x5639cdcb12f0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5639cdcb12f0_0, 0;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x5639cdcca670;
T_16 ;
    %wait E_0x5639cdb27630;
    %load/vec4 v0x5639cdccaac0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5639cdccab60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5639cdccac20_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x5639cdccaa20_0;
    %load/vec4 v0x5639cdccac20_0;
    %cmp/e;
    %jmp/0xz  T_16.2, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5639cdccab60_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x5639cdccab60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.4, 4;
    %load/vec4 v0x5639cdccaa20_0;
    %assign/vec4 v0x5639cdccac20_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5639cdccab60_0, 0;
    %jmp T_16.5;
T_16.4 ;
    %load/vec4 v0x5639cdccab60_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x5639cdccab60_0, 0;
T_16.5 ;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x5639cdccadb0;
T_17 ;
    %wait E_0x5639cdb27630;
    %load/vec4 v0x5639cdccb290_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5639cdccb330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5639cdccb3f0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x5639cdccb1d0_0;
    %load/vec4 v0x5639cdccb3f0_0;
    %cmp/e;
    %jmp/0xz  T_17.2, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5639cdccb330_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x5639cdccb330_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_17.4, 4;
    %load/vec4 v0x5639cdccb1d0_0;
    %assign/vec4 v0x5639cdccb3f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5639cdccb330_0, 0;
    %jmp T_17.5;
T_17.4 ;
    %load/vec4 v0x5639cdccb330_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x5639cdccb330_0, 0;
T_17.5 ;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x5639cdccd740;
T_18 ;
    %wait E_0x5639cdccd930;
    %load/vec4 v0x5639cdccd9b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_18.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_18.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_18.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_18.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_18.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_18.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_18.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_18.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_18.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_18.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_18.15, 6;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5639cdccdab0_0, 0, 8;
    %jmp T_18.17;
T_18.0 ;
    %pushi/vec4 192, 0, 8;
    %store/vec4 v0x5639cdccdab0_0, 0, 8;
    %jmp T_18.17;
T_18.1 ;
    %pushi/vec4 249, 0, 8;
    %store/vec4 v0x5639cdccdab0_0, 0, 8;
    %jmp T_18.17;
T_18.2 ;
    %pushi/vec4 164, 0, 8;
    %store/vec4 v0x5639cdccdab0_0, 0, 8;
    %jmp T_18.17;
T_18.3 ;
    %pushi/vec4 176, 0, 8;
    %store/vec4 v0x5639cdccdab0_0, 0, 8;
    %jmp T_18.17;
T_18.4 ;
    %pushi/vec4 153, 0, 8;
    %store/vec4 v0x5639cdccdab0_0, 0, 8;
    %jmp T_18.17;
T_18.5 ;
    %pushi/vec4 146, 0, 8;
    %store/vec4 v0x5639cdccdab0_0, 0, 8;
    %jmp T_18.17;
T_18.6 ;
    %pushi/vec4 130, 0, 8;
    %store/vec4 v0x5639cdccdab0_0, 0, 8;
    %jmp T_18.17;
T_18.7 ;
    %pushi/vec4 248, 0, 8;
    %store/vec4 v0x5639cdccdab0_0, 0, 8;
    %jmp T_18.17;
T_18.8 ;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x5639cdccdab0_0, 0, 8;
    %jmp T_18.17;
T_18.9 ;
    %pushi/vec4 152, 0, 8;
    %store/vec4 v0x5639cdccdab0_0, 0, 8;
    %jmp T_18.17;
T_18.10 ;
    %pushi/vec4 136, 0, 8;
    %store/vec4 v0x5639cdccdab0_0, 0, 8;
    %jmp T_18.17;
T_18.11 ;
    %pushi/vec4 131, 0, 8;
    %store/vec4 v0x5639cdccdab0_0, 0, 8;
    %jmp T_18.17;
T_18.12 ;
    %pushi/vec4 198, 0, 8;
    %store/vec4 v0x5639cdccdab0_0, 0, 8;
    %jmp T_18.17;
T_18.13 ;
    %pushi/vec4 161, 0, 8;
    %store/vec4 v0x5639cdccdab0_0, 0, 8;
    %jmp T_18.17;
T_18.14 ;
    %pushi/vec4 134, 0, 8;
    %store/vec4 v0x5639cdccdab0_0, 0, 8;
    %jmp T_18.17;
T_18.15 ;
    %pushi/vec4 142, 0, 8;
    %store/vec4 v0x5639cdccdab0_0, 0, 8;
    %jmp T_18.17;
T_18.17 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x5639cdccdbf0;
T_19 ;
    %wait E_0x5639cdccde10;
    %load/vec4 v0x5639cdccde90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_19.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_19.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_19.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_19.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_19.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_19.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_19.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_19.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_19.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_19.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_19.15, 6;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5639cdccdf90_0, 0, 8;
    %jmp T_19.17;
T_19.0 ;
    %pushi/vec4 192, 0, 8;
    %store/vec4 v0x5639cdccdf90_0, 0, 8;
    %jmp T_19.17;
T_19.1 ;
    %pushi/vec4 249, 0, 8;
    %store/vec4 v0x5639cdccdf90_0, 0, 8;
    %jmp T_19.17;
T_19.2 ;
    %pushi/vec4 164, 0, 8;
    %store/vec4 v0x5639cdccdf90_0, 0, 8;
    %jmp T_19.17;
T_19.3 ;
    %pushi/vec4 176, 0, 8;
    %store/vec4 v0x5639cdccdf90_0, 0, 8;
    %jmp T_19.17;
T_19.4 ;
    %pushi/vec4 153, 0, 8;
    %store/vec4 v0x5639cdccdf90_0, 0, 8;
    %jmp T_19.17;
T_19.5 ;
    %pushi/vec4 146, 0, 8;
    %store/vec4 v0x5639cdccdf90_0, 0, 8;
    %jmp T_19.17;
T_19.6 ;
    %pushi/vec4 130, 0, 8;
    %store/vec4 v0x5639cdccdf90_0, 0, 8;
    %jmp T_19.17;
T_19.7 ;
    %pushi/vec4 248, 0, 8;
    %store/vec4 v0x5639cdccdf90_0, 0, 8;
    %jmp T_19.17;
T_19.8 ;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x5639cdccdf90_0, 0, 8;
    %jmp T_19.17;
T_19.9 ;
    %pushi/vec4 152, 0, 8;
    %store/vec4 v0x5639cdccdf90_0, 0, 8;
    %jmp T_19.17;
T_19.10 ;
    %pushi/vec4 136, 0, 8;
    %store/vec4 v0x5639cdccdf90_0, 0, 8;
    %jmp T_19.17;
T_19.11 ;
    %pushi/vec4 131, 0, 8;
    %store/vec4 v0x5639cdccdf90_0, 0, 8;
    %jmp T_19.17;
T_19.12 ;
    %pushi/vec4 198, 0, 8;
    %store/vec4 v0x5639cdccdf90_0, 0, 8;
    %jmp T_19.17;
T_19.13 ;
    %pushi/vec4 161, 0, 8;
    %store/vec4 v0x5639cdccdf90_0, 0, 8;
    %jmp T_19.17;
T_19.14 ;
    %pushi/vec4 134, 0, 8;
    %store/vec4 v0x5639cdccdf90_0, 0, 8;
    %jmp T_19.17;
T_19.15 ;
    %pushi/vec4 142, 0, 8;
    %store/vec4 v0x5639cdccdf90_0, 0, 8;
    %jmp T_19.17;
T_19.17 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x5639cdcce0d0;
T_20 ;
    %wait E_0x5639cdcce2f0;
    %load/vec4 v0x5639cdcce350_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_20.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_20.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_20.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_20.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_20.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_20.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_20.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_20.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_20.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_20.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_20.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_20.15, 6;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5639cdcce450_0, 0, 8;
    %jmp T_20.17;
T_20.0 ;
    %pushi/vec4 192, 0, 8;
    %store/vec4 v0x5639cdcce450_0, 0, 8;
    %jmp T_20.17;
T_20.1 ;
    %pushi/vec4 249, 0, 8;
    %store/vec4 v0x5639cdcce450_0, 0, 8;
    %jmp T_20.17;
T_20.2 ;
    %pushi/vec4 164, 0, 8;
    %store/vec4 v0x5639cdcce450_0, 0, 8;
    %jmp T_20.17;
T_20.3 ;
    %pushi/vec4 176, 0, 8;
    %store/vec4 v0x5639cdcce450_0, 0, 8;
    %jmp T_20.17;
T_20.4 ;
    %pushi/vec4 153, 0, 8;
    %store/vec4 v0x5639cdcce450_0, 0, 8;
    %jmp T_20.17;
T_20.5 ;
    %pushi/vec4 146, 0, 8;
    %store/vec4 v0x5639cdcce450_0, 0, 8;
    %jmp T_20.17;
T_20.6 ;
    %pushi/vec4 130, 0, 8;
    %store/vec4 v0x5639cdcce450_0, 0, 8;
    %jmp T_20.17;
T_20.7 ;
    %pushi/vec4 248, 0, 8;
    %store/vec4 v0x5639cdcce450_0, 0, 8;
    %jmp T_20.17;
T_20.8 ;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x5639cdcce450_0, 0, 8;
    %jmp T_20.17;
T_20.9 ;
    %pushi/vec4 152, 0, 8;
    %store/vec4 v0x5639cdcce450_0, 0, 8;
    %jmp T_20.17;
T_20.10 ;
    %pushi/vec4 136, 0, 8;
    %store/vec4 v0x5639cdcce450_0, 0, 8;
    %jmp T_20.17;
T_20.11 ;
    %pushi/vec4 131, 0, 8;
    %store/vec4 v0x5639cdcce450_0, 0, 8;
    %jmp T_20.17;
T_20.12 ;
    %pushi/vec4 198, 0, 8;
    %store/vec4 v0x5639cdcce450_0, 0, 8;
    %jmp T_20.17;
T_20.13 ;
    %pushi/vec4 161, 0, 8;
    %store/vec4 v0x5639cdcce450_0, 0, 8;
    %jmp T_20.17;
T_20.14 ;
    %pushi/vec4 134, 0, 8;
    %store/vec4 v0x5639cdcce450_0, 0, 8;
    %jmp T_20.17;
T_20.15 ;
    %pushi/vec4 142, 0, 8;
    %store/vec4 v0x5639cdcce450_0, 0, 8;
    %jmp T_20.17;
T_20.17 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x5639cdcce590;
T_21 ;
    %wait E_0x5639cdcce7b0;
    %load/vec4 v0x5639cdcce830_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_21.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_21.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_21.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_21.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_21.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_21.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_21.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_21.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_21.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_21.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_21.15, 6;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5639cdcce930_0, 0, 8;
    %jmp T_21.17;
T_21.0 ;
    %pushi/vec4 192, 0, 8;
    %store/vec4 v0x5639cdcce930_0, 0, 8;
    %jmp T_21.17;
T_21.1 ;
    %pushi/vec4 249, 0, 8;
    %store/vec4 v0x5639cdcce930_0, 0, 8;
    %jmp T_21.17;
T_21.2 ;
    %pushi/vec4 164, 0, 8;
    %store/vec4 v0x5639cdcce930_0, 0, 8;
    %jmp T_21.17;
T_21.3 ;
    %pushi/vec4 176, 0, 8;
    %store/vec4 v0x5639cdcce930_0, 0, 8;
    %jmp T_21.17;
T_21.4 ;
    %pushi/vec4 153, 0, 8;
    %store/vec4 v0x5639cdcce930_0, 0, 8;
    %jmp T_21.17;
T_21.5 ;
    %pushi/vec4 146, 0, 8;
    %store/vec4 v0x5639cdcce930_0, 0, 8;
    %jmp T_21.17;
T_21.6 ;
    %pushi/vec4 130, 0, 8;
    %store/vec4 v0x5639cdcce930_0, 0, 8;
    %jmp T_21.17;
T_21.7 ;
    %pushi/vec4 248, 0, 8;
    %store/vec4 v0x5639cdcce930_0, 0, 8;
    %jmp T_21.17;
T_21.8 ;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x5639cdcce930_0, 0, 8;
    %jmp T_21.17;
T_21.9 ;
    %pushi/vec4 152, 0, 8;
    %store/vec4 v0x5639cdcce930_0, 0, 8;
    %jmp T_21.17;
T_21.10 ;
    %pushi/vec4 136, 0, 8;
    %store/vec4 v0x5639cdcce930_0, 0, 8;
    %jmp T_21.17;
T_21.11 ;
    %pushi/vec4 131, 0, 8;
    %store/vec4 v0x5639cdcce930_0, 0, 8;
    %jmp T_21.17;
T_21.12 ;
    %pushi/vec4 198, 0, 8;
    %store/vec4 v0x5639cdcce930_0, 0, 8;
    %jmp T_21.17;
T_21.13 ;
    %pushi/vec4 161, 0, 8;
    %store/vec4 v0x5639cdcce930_0, 0, 8;
    %jmp T_21.17;
T_21.14 ;
    %pushi/vec4 134, 0, 8;
    %store/vec4 v0x5639cdcce930_0, 0, 8;
    %jmp T_21.17;
T_21.15 ;
    %pushi/vec4 142, 0, 8;
    %store/vec4 v0x5639cdcce930_0, 0, 8;
    %jmp T_21.17;
T_21.17 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x5639cdccb580;
T_22 ;
    %wait E_0x5639cdccd6b0;
    %load/vec4 v0x5639cdccf500_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5639cdccfa00_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5639cdccf640_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x5639cdccf640_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x5639cdccf640_0, 0;
    %load/vec4 v0x5639cdccf960_0;
    %assign/vec4 v0x5639cdccfa00_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x5639cdccb580;
T_23 ;
    %wait E_0x5639cdccd650;
    %load/vec4 v0x5639cdccf0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x5639cdccfa00_0;
    %addi 1, 0, 2;
    %store/vec4 v0x5639cdccf960_0, 0, 2;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x5639cdccf150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x5639cdccfa00_0;
    %subi 1, 0, 2;
    %store/vec4 v0x5639cdccf960_0, 0, 2;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v0x5639cdccfa00_0;
    %store/vec4 v0x5639cdccf960_0, 0, 2;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x5639cdccb580;
T_24 ;
    %wait E_0x5639cdccd5e0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf7e0, 4, 0;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf7e0, 4, 0;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf7e0, 4, 0;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf7e0, 4, 0;
    %load/vec4 v0x5639cdccfa00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_24.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_24.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_24.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_24.3, 6;
    %jmp T_24.4;
T_24.0 ;
    %load/vec4 v0x5639cdccf360_0;
    %parti/s 4, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf7e0, 4, 0;
    %load/vec4 v0x5639cdccf360_0;
    %parti/s 4, 4, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf7e0, 4, 0;
    %load/vec4 v0x5639cdccf360_0;
    %parti/s 4, 8, 5;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf7e0, 4, 0;
    %load/vec4 v0x5639cdccf360_0;
    %parti/s 4, 12, 5;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf7e0, 4, 0;
    %pushi/vec4 175, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %load/vec4 v0x5639cdccf430_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_24.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_24.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_24.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_24.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_24.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_24.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_24.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_24.12, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_24.13, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_24.14, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_24.15, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_24.16, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_24.17, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_24.18, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_24.19, 6;
    %jmp T_24.20;
T_24.5 ;
    %pushi/vec4 136, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 175, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %jmp T_24.20;
T_24.6 ;
    %pushi/vec4 131, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 175, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %jmp T_24.20;
T_24.7 ;
    %pushi/vec4 198, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 175, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %jmp T_24.20;
T_24.8 ;
    %pushi/vec4 140, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 146, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %jmp T_24.20;
T_24.9 ;
    %pushi/vec4 136, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 198, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 240, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %jmp T_24.20;
T_24.10 ;
    %pushi/vec4 131, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 198, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 240, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %jmp T_24.20;
T_24.11 ;
    %pushi/vec4 136, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 131, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %jmp T_24.20;
T_24.12 ;
    %pushi/vec4 131, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 131, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %jmp T_24.20;
T_24.13 ;
    %pushi/vec4 140, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 198, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %jmp T_24.20;
T_24.14 ;
    %pushi/vec4 175, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 142, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %jmp T_24.20;
T_24.15 ;
    %pushi/vec4 136, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 216, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 204, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %jmp T_24.20;
T_24.16 ;
    %pushi/vec4 192, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 249, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %jmp T_24.20;
T_24.17 ;
    %pushi/vec4 249, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 206, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 248, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %jmp T_24.20;
T_24.18 ;
    %pushi/vec4 164, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 206, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 248, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %jmp T_24.20;
T_24.19 ;
    %pushi/vec4 175, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 249, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %jmp T_24.20;
T_24.20 ;
    %pop/vec4 1;
    %jmp T_24.4;
T_24.1 ;
    %load/vec4 v0x5639cdccf220_0;
    %parti/s 4, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf7e0, 4, 0;
    %load/vec4 v0x5639cdccf220_0;
    %parti/s 4, 4, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf7e0, 4, 0;
    %load/vec4 v0x5639cdccf220_0;
    %parti/s 4, 8, 5;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf7e0, 4, 0;
    %load/vec4 v0x5639cdccf220_0;
    %parti/s 4, 12, 5;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf7e0, 4, 0;
    %pushi/vec4 216, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 204, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 136, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 175, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %jmp T_24.4;
T_24.2 ;
    %load/vec4 v0x5639cdccef00_0;
    %parti/s 4, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf7e0, 4, 0;
    %load/vec4 v0x5639cdccef00_0;
    %parti/s 4, 4, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf7e0, 4, 0;
    %load/vec4 v0x5639cdccef00_0;
    %parti/s 4, 8, 5;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf7e0, 4, 0;
    %load/vec4 v0x5639cdccef00_0;
    %parti/s 4, 12, 5;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf7e0, 4, 0;
    %pushi/vec4 146, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 193, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 131, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %jmp T_24.4;
T_24.3 ;
    %pushi/vec4 216, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 204, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 146, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 142, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %jmp T_24.4;
T_24.4 ;
    %pop/vec4 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x5639cdccb580;
T_25 ;
    %wait E_0x5639cdcbeb10;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %load/vec4 v0x5639cdccfa00_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_25.0, 4;
    %load/vec4 v0x5639cdccf5a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 16;
    %cmp/u;
    %jmp/1 T_25.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 16;
    %cmp/u;
    %jmp/1 T_25.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 16;
    %cmp/u;
    %jmp/1 T_25.4, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 16;
    %cmp/u;
    %jmp/1 T_25.5, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 16;
    %cmp/u;
    %jmp/1 T_25.6, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 16;
    %cmp/u;
    %jmp/1 T_25.7, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 16;
    %cmp/u;
    %jmp/1 T_25.8, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 16;
    %cmp/u;
    %jmp/1 T_25.9, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 16;
    %cmp/u;
    %jmp/1 T_25.10, 6;
    %dup/vec4;
    %pushi/vec4 60, 0, 16;
    %cmp/u;
    %jmp/1 T_25.11, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 16;
    %cmp/u;
    %jmp/1 T_25.12, 6;
    %dup/vec4;
    %pushi/vec4 68, 0, 16;
    %cmp/u;
    %jmp/1 T_25.13, 6;
    %dup/vec4;
    %pushi/vec4 69, 0, 16;
    %cmp/u;
    %jmp/1 T_25.14, 6;
    %dup/vec4;
    %pushi/vec4 70, 0, 16;
    %cmp/u;
    %jmp/1 T_25.15, 6;
    %dup/vec4;
    %pushi/vec4 76, 0, 16;
    %cmp/u;
    %jmp/1 T_25.16, 6;
    %dup/vec4;
    %pushi/vec4 77, 0, 16;
    %cmp/u;
    %jmp/1 T_25.17, 6;
    %dup/vec4;
    %pushi/vec4 80, 0, 16;
    %cmp/u;
    %jmp/1 T_25.18, 6;
    %dup/vec4;
    %pushi/vec4 84, 0, 16;
    %cmp/u;
    %jmp/1 T_25.19, 6;
    %dup/vec4;
    %pushi/vec4 85, 0, 16;
    %cmp/u;
    %jmp/1 T_25.20, 6;
    %dup/vec4;
    %pushi/vec4 86, 0, 16;
    %cmp/u;
    %jmp/1 T_25.21, 6;
    %dup/vec4;
    %pushi/vec4 96, 0, 16;
    %cmp/u;
    %jmp/1 T_25.22, 6;
    %dup/vec4;
    %pushi/vec4 108, 0, 16;
    %cmp/u;
    %jmp/1 T_25.23, 6;
    %dup/vec4;
    %pushi/vec4 112, 0, 16;
    %cmp/u;
    %jmp/1 T_25.24, 6;
    %dup/vec4;
    %pushi/vec4 116, 0, 16;
    %cmp/u;
    %jmp/1 T_25.25, 6;
    %dup/vec4;
    %pushi/vec4 120, 0, 16;
    %cmp/u;
    %jmp/1 T_25.26, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 16;
    %cmp/u;
    %jmp/1 T_25.27, 6;
    %dup/vec4;
    %pushi/vec4 132, 0, 16;
    %cmp/u;
    %jmp/1 T_25.28, 6;
    %dup/vec4;
    %pushi/vec4 133, 0, 16;
    %cmp/u;
    %jmp/1 T_25.29, 6;
    %dup/vec4;
    %pushi/vec4 140, 0, 16;
    %cmp/u;
    %jmp/1 T_25.30, 6;
    %dup/vec4;
    %pushi/vec4 144, 0, 16;
    %cmp/u;
    %jmp/1 T_25.31, 6;
    %dup/vec4;
    %pushi/vec4 145, 0, 16;
    %cmp/u;
    %jmp/1 T_25.32, 6;
    %jmp T_25.33;
T_25.2 ;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 135, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 146, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 175, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %jmp T_25.33;
T_25.3 ;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 135, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 134, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 142, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %jmp T_25.33;
T_25.4 ;
    %pushi/vec4 249, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 135, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 134, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 142, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %jmp T_25.33;
T_25.5 ;
    %pushi/vec4 164, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 135, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 134, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 142, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %jmp T_25.33;
T_25.6 ;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 161, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 198, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 161, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %jmp T_25.33;
T_25.7 ;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 146, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 161, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 136, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %jmp T_25.33;
T_25.8 ;
    %pushi/vec4 249, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 146, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 161, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 136, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %jmp T_25.33;
T_25.9 ;
    %pushi/vec4 164, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 146, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 161, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 136, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %jmp T_25.33;
T_25.10 ;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 175, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 161, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 136, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %jmp T_25.33;
T_25.11 ;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 249, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 161, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 136, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %jmp T_25.33;
T_25.12 ;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 175, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 146, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 199, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %jmp T_25.33;
T_25.13 ;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 212, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 146, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 199, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %jmp T_25.33;
T_25.14 ;
    %pushi/vec4 249, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 212, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 146, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 199, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %jmp T_25.33;
T_25.15 ;
    %pushi/vec4 164, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 212, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 146, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 199, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %jmp T_25.33;
T_25.16 ;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 249, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 146, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 199, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %jmp T_25.33;
T_25.17 ;
    %pushi/vec4 249, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 249, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 146, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 199, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %jmp T_25.33;
T_25.18 ;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 175, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 161, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 199, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %jmp T_25.33;
T_25.19 ;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 212, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 161, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 199, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %jmp T_25.33;
T_25.20 ;
    %pushi/vec4 249, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 212, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 161, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 199, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %jmp T_25.33;
T_25.21 ;
    %pushi/vec4 164, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 212, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 161, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 199, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %jmp T_25.33;
T_25.22 ;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 175, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 161, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 171, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %jmp T_25.33;
T_25.23 ;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 249, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 161, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 171, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %jmp T_25.33;
T_25.24 ;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 192, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 249, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 134, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %jmp T_25.33;
T_25.25 ;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 192, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 164, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 134, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %jmp T_25.33;
T_25.26 ;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 206, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 248, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 134, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %jmp T_25.33;
T_25.27 ;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 175, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 135, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 146, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %jmp T_25.33;
T_25.28 ;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 212, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 135, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 146, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %jmp T_25.33;
T_25.29 ;
    %pushi/vec4 249, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 212, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 135, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 146, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %jmp T_25.33;
T_25.30 ;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 249, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 135, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 146, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %jmp T_25.33;
T_25.31 ;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 140, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 198, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 249, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %jmp T_25.33;
T_25.32 ;
    %pushi/vec4 249, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 140, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 198, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %pushi/vec4 249, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %jmp T_25.33;
T_25.33 ;
    %pop/vec4 1;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x5639cdccfaa0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %load/vec4 v0x5639cdccfb90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %load/vec4 v0x5639cdccfc60_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
    %load/vec4 v0x5639cdccfd30_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5639cdccf720, 4, 0;
T_25.1 ;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x5639cdc738f0;
T_26 ;
    %delay 2, 0;
    %load/vec4 v0x5639cdcd1230_0;
    %inv;
    %store/vec4 v0x5639cdcd1230_0, 0, 1;
    %jmp T_26;
    .thread T_26;
    .scope S_0x5639cdc738f0;
T_27 ;
    %delay 20, 0;
    %load/vec4 v0x5639cdcd12f0_0;
    %inv;
    %store/vec4 v0x5639cdcd12f0_0, 0, 1;
    %jmp T_27;
    .thread T_27;
    .scope S_0x5639cdc738f0;
T_28 ;
    %vpi_call 3 49 "$display", "Running in test mode" {0 0 0};
    %vpi_call 3 52 "$monitor", "Time = %0t, ", $time, "o_w_7_led_seg=%h, ", v0x5639cdcd1680_0, "o_w_an=%h, ", v0x5639cdcd1770_0, "o_w_sim_clk=%h ", v0x5639cdcd1860_0, "state_display_state=%h ", v0x5639cdccfa00_0, "l_w_cpu_state=%h", v0x5639cdcd0b60_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5639cdcd1230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5639cdcd12f0_0, 0, 1;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x5639cdcd13b0_0, 0, 10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5639cdcd1450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5639cdcd14f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5639cdcd15e0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5639cdcd15e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5639cdcd1450_0, 0, 1;
    %delay 16, 0;
    %delay 16, 0;
    %delay 16, 0;
    %delay 16, 0;
    %delay 16, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5639cdcd1450_0, 0, 1;
    %delay 1000, 0;
    %delay 1000, 0;
    %vpi_call 3 86 "$finish" {0 0 0};
    %end;
    .thread T_28;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "../memory/block_ram.v";
    "test_cpu_debugger.v";
    "cpu_debugger.v";
    "../core/clock_divider.v";
    "cpu.v";
    "alu.v";
    "bus.v";
    "control_unit.v";
    "cram.v";
    "../memory/block_dpram.v";
    "../memory/regfile.v";
    "../memory/register.v";
    "../core/debouncer.v";
    "state_display.v";
    "../core/led7hex.v";
