INFO: [VRFC 10-163] Analyzing VHDL file "D:/Privat/EDS/Projects/Labor/Labor2/Labor2.srcs/sim_1/new/tb_zaehler_eigen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_zaehler_eigen'
