INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "/fasthome/Xilinx/Vivado/2019.2/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling apatb_SmithWaterman.cpp
   Compiling (apcc) SmithWaterman.c_pre.c.tb.c
INFO: [HLS 200-10] Running '/fasthome/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/apcc'
INFO: [HLS 200-10] For user 'foteini' on host 'leoforos' (Linux_x86_64 version 3.10.0-862.6.3.el7.x86_64) on Wed Mar 11 10:56:20 EET 2020
INFO: [HLS 200-10] On os "CentOS Linux release 7.5.1804 (Core) "
INFO: [HLS 200-10] In directory '/home/foteini/Workspace/SmithWaterman_HLS/SW/sw_prj/naive_solution/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is /tmp/apcc_db_foteini/56491583916980966792
INFO: [APCC 202-1] APCC is done.
   Compiling (apcc) SmithWaterman_test.c_pre.c.tb.c
INFO: [HLS 200-10] Running '/fasthome/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/apcc'
INFO: [HLS 200-10] For user 'foteini' on host 'leoforos' (Linux_x86_64 version 3.10.0-862.6.3.el7.x86_64) on Wed Mar 11 10:56:28 EET 2020
INFO: [HLS 200-10] On os "CentOS Linux release 7.5.1804 (Core) "
INFO: [HLS 200-10] In directory '/home/foteini/Workspace/SmithWaterman_HLS/SW/sw_prj/naive_solution/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is /tmp/apcc_db_foteini/60791583916988233107
INFO: [APCC 202-1] APCC is done.
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-322] Starting VHDL simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
*******************************************
PASS: The output matches the golden output!
*******************************************
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/fasthome/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /fasthome/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_SmithWaterman_top glbl -prj SmithWaterman.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims -L unisims_ver -L xpm --initfile /fasthome/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s SmithWaterman 
Multi-threading is on. Using 14 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/foteini/Workspace/SmithWaterman_HLS/SW/sw_prj/naive_solution/sim/vhdl/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/foteini/Workspace/SmithWaterman_HLS/SW/sw_prj/naive_solution/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/foteini/Workspace/SmithWaterman_HLS/SW/sw_prj/naive_solution/sim/vhdl/SmithWaterman.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SmithWaterman'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/foteini/Workspace/SmithWaterman_HLS/SW/sw_prj/naive_solution/sim/vhdl/AESL_automem_seq2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_seq2'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/foteini/Workspace/SmithWaterman_HLS/SW/sw_prj/naive_solution/sim/vhdl/traceback.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'traceback'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/foteini/Workspace/SmithWaterman_HLS/SW/sw_prj/naive_solution/sim/vhdl/AESL_automem_seq1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_seq1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/foteini/Workspace/SmithWaterman_HLS/SW/sw_prj/naive_solution/sim/vhdl/AESL_automem_aligned_seq2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_aligned_seq2'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/foteini/Workspace/SmithWaterman_HLS/SW/sw_prj/naive_solution/sim/vhdl/align.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'align'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/foteini/Workspace/SmithWaterman_HLS/SW/sw_prj/naive_solution/sim/vhdl/SmithWaterman.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'apatb_SmithWaterman_top'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/foteini/Workspace/SmithWaterman_HLS/SW/sw_prj/naive_solution/sim/vhdl/AESL_automem_aligned_seq1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_aligned_seq1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/foteini/Workspace/SmithWaterman_HLS/SW/sw_prj/naive_solution/sim/vhdl/SmithWaterman_mulbkb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SmithWaterman_mulbkb_DSP48_0'
INFO: [VRFC 10-3107] analyzing entity 'SmithWaterman_mulbkb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/foteini/Workspace/SmithWaterman_HLS/SW/sw_prj/naive_solution/sim/vhdl/SmithWaterman_H.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SmithWaterman_H_ram'
INFO: [VRFC 10-3107] analyzing entity 'SmithWaterman_H'
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling module work.glbl
Compiling architecture rtl of entity xil_defaultlib.SmithWaterman_H_ram [\SmithWaterman_H_ram(1,5)\]
Compiling architecture arch of entity xil_defaultlib.SmithWaterman_H [smithwaterman_h_default]
Compiling architecture behav of entity xil_defaultlib.SmithWaterman_mulbkb_DSP48_0 [smithwaterman_mulbkb_dsp48_0_def...]
Compiling architecture arch of entity xil_defaultlib.SmithWaterman_mulbkb [\SmithWaterman_mulbkb(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.traceback [traceback_default]
Compiling architecture behav of entity xil_defaultlib.align [align_default]
Compiling architecture behav of entity xil_defaultlib.SmithWaterman [smithwaterman_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_seq1 [aesl_automem_seq1_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_seq2 [aesl_automem_seq2_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_aligned_seq1 [aesl_automem_aligned_seq1_defaul...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_aligned_seq2 [aesl_automem_aligned_seq2_defaul...]
Compiling architecture behav of entity xil_defaultlib.apatb_smithwaterman_top
Built simulation snapshot SmithWaterman

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/foteini/Workspace/SmithWaterman_HLS/SW/sw_prj/naive_solution/sim/vhdl/xsim.dir/SmithWaterman/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 11 10:56:39 2020...

****** xsim v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/SmithWaterman/xsim_script.tcl
# xsim {SmithWaterman} -autoloadwcfg -tclbatch {SmithWaterman.tcl}
Vivado Simulator 2019.2
Time resolution is 1 ps
source SmithWaterman.tcl
## run all
Note: simulation done!
Time: 18205 ns  Iteration: 1  Process: /apatb_SmithWaterman_top/generate_sim_done_proc  File: /home/foteini/Workspace/SmithWaterman_HLS/SW/sw_prj/naive_solution/sim/vhdl/SmithWaterman.autotb.vhd
Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
Time: 18205 ns  Iteration: 1  Process: /apatb_SmithWaterman_top/generate_sim_done_proc  File: /home/foteini/Workspace/SmithWaterman_HLS/SW/sw_prj/naive_solution/sim/vhdl/SmithWaterman.autotb.vhd
$finish called at time : 18205 ns
## quit
INFO: [Common 17-206] Exiting xsim at Wed Mar 11 10:56:50 2020...
*******************************************
PASS: The output matches the golden output!
*******************************************
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
