<annotationInfo>
<annotationInfo>
<item  id="9" filename="pooling.cpp" linenumber="10" name="icmp_ln10" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln10_fu_157_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="11" filename="pooling.cpp" linenumber="10" name="f" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="f_fu_163_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="16" filename="pooling.cpp" linenumber="13" name="zext_ln13" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln13_fu_169_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="17" filename="pooling.cpp" linenumber="13" name="zext_ln13_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln13_1_fu_173_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="21" filename="pooling.cpp" linenumber="13" name="icmp_ln13" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln13_fu_177_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="23" filename="pooling.cpp" linenumber="13" name="r" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="r_fu_183_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="28" filename="pooling.cpp" linenumber="25" name="shl_ln25" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="shl_ln25_fu_189_p2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="29" filename="pooling.cpp" linenumber="35" name="tmp_s" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_s_fu_195_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="30" filename="pooling.cpp" linenumber="16" name="zext_ln16" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln16_fu_203_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="34" filename="pooling.cpp" linenumber="16" name="icmp_ln16" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln16_fu_207_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="36" filename="pooling.cpp" linenumber="16" name="c" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="c_fu_213_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="41" filename="pooling.cpp" linenumber="26" name="trunc_ln26" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln26_fu_219_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="42" filename="pooling.cpp" linenumber="26" name="shl_ln26" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="shl_ln26_fu_223_p2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="43" filename="pooling.cpp" linenumber="26" name="or_ln26" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln26_fu_229_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="48" filename="pooling.cpp" linenumber="20" name="icmp_ln20" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln20_fu_235_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="50" filename="pooling.cpp" linenumber="20" name="mpr" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="mpr_fu_241_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="54" filename="pooling.cpp" linenumber="25" name="i" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="i_fu_247_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="55" filename="pooling.cpp" linenumber="28" name="tmp_9" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_9_fu_252_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="56" filename="pooling.cpp" linenumber="28" name="zext_ln28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_fu_261_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="58" filename="pooling.cpp" linenumber="28" name="tmp_10" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_10_fu_266_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="59" filename="pooling.cpp" linenumber="28" name="zext_ln28_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_1_fu_275_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="60" filename="pooling.cpp" linenumber="28" name="add_ln28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_fu_279_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="61" filename="pooling.cpp" linenumber="28" name="zext_ln28_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_2_fu_311_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="64" filename="pooling.cpp" linenumber="28" name="bitcast_ln28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_fu_315_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="65" filename="pooling.cpp" linenumber="28" name="tmp_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1_fu_319_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="66" filename="pooling.cpp" linenumber="28" name="trunc_ln28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_fu_329_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="67" filename="pooling.cpp" linenumber="28" name="bitcast_ln28_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1_fu_333_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="68" filename="pooling.cpp" linenumber="28" name="tmp_4" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_4_fu_337_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="69" filename="pooling.cpp" linenumber="28" name="trunc_ln28_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1_fu_347_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="70" filename="pooling.cpp" linenumber="28" name="icmp_ln28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_fu_351_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="71" filename="pooling.cpp" linenumber="28" name="icmp_ln28_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1_fu_357_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="72" filename="pooling.cpp" linenumber="28" name="or_ln28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_fu_363_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="73" filename="pooling.cpp" linenumber="28" name="icmp_ln28_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2_fu_369_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="74" filename="pooling.cpp" linenumber="28" name="icmp_ln28_3" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_3_fu_375_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="75" filename="pooling.cpp" linenumber="28" name="or_ln28_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1_fu_381_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="76" filename="pooling.cpp" linenumber="28" name="and_ln28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_fu_387_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="77" filename="pooling.cpp" linenumber="28" name="tmp_5" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="78" filename="pooling.cpp" linenumber="28" name="and_ln28_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1_fu_393_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="79" filename="pooling.cpp" linenumber="28" name="select_ln28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_fu_399_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="81" filename="pooling.cpp" linenumber="28" name="bitcast_ln28_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_2_fu_407_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="82" filename="pooling.cpp" linenumber="28" name="tmp_6" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_6_fu_411_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="83" filename="pooling.cpp" linenumber="28" name="trunc_ln28_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_2_fu_421_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="84" filename="pooling.cpp" linenumber="28" name="bitcast_ln28_3" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_3_fu_425_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="85" filename="pooling.cpp" linenumber="28" name="tmp_7" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_7_fu_428_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="86" filename="pooling.cpp" linenumber="28" name="trunc_ln28_3" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_3_fu_438_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="87" filename="pooling.cpp" linenumber="28" name="icmp_ln28_4" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_4_fu_442_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="88" filename="pooling.cpp" linenumber="28" name="icmp_ln28_5" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_5_fu_448_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="89" filename="pooling.cpp" linenumber="28" name="or_ln28_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_2_fu_454_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="90" filename="pooling.cpp" linenumber="28" name="icmp_ln28_6" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_6_fu_460_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="91" filename="pooling.cpp" linenumber="28" name="icmp_ln28_7" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_7_fu_466_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="92" filename="pooling.cpp" linenumber="28" name="or_ln28_3" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_3_fu_472_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="93" filename="pooling.cpp" linenumber="28" name="and_ln28_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_2_fu_478_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="94" filename="pooling.cpp" linenumber="28" name="tmp_8" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="95" filename="pooling.cpp" linenumber="28" name="and_ln28_3" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_3_fu_484_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="96" filename="pooling.cpp" linenumber="28" name="select_ln28_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_1_fu_490_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="99" filename="pooling.cpp" linenumber="35" name="zext_ln35" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln35_fu_284_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="100" filename="pooling.cpp" linenumber="35" name="add_ln35" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln35_fu_288_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="101" filename="pooling.cpp" linenumber="35" name="tmp_13_cast" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_13_cast_fu_293_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="102" filename="pooling.cpp" linenumber="35" name="add_ln35_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln35_1_fu_301_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="103" filename="pooling.cpp" linenumber="35" name="zext_ln35_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln35_1_fu_306_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<\/annotationInfo>
</annotationInfo>
