Verilator Tree Dump (format 0x3900) from <e2307> to <e2313>
     NETLIST 0x555556188f80 <e1> {a0aa}  $root [1ps/1ps]
    1: MODULE 0x5555561b2860 <e797> {c1ai}  __024root  L1 [P] [1ps]
    1:2: VAR 0x5555561b2c20 <e801> {c2al} @dt=0x5555561a86b0@(G/w1)  sub_add [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x5555561b2fc0 <e806> {c3as} @dt=0x55555619b140@(G/w32)  a [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x5555561b3360 <e812> {c4as} @dt=0x55555619b140@(G/w32)  b [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x5555561b3700 <e818> {c5am} @dt=0x5555561a86b0@(G/w1)  carry [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x5555561b3aa0 <e824> {c5at} @dt=0x5555561a86b0@(G/w1)  zero [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x5555561b3e40 <e830> {c5az} @dt=0x5555561a86b0@(G/w1)  overflow [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x5555561b41e0 <e836> {c6at} @dt=0x55555619b140@(G/w32)  result [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x5555561bca50 <e719> {c8ar} @dt=0x55555619b140@(G/w32)  AddMinusALU_32__DOT__t_no_Cin [VSTATIC]  WIRE
    1:2: TOPSCOPE 0x5555561ae040 <e1426> {c1ai}
    1:2:2: SCOPE 0x5555561adf40 <e1596> {c1ai}  TOP [abovep=0] [cellp=0] [modp=0x5555561b2860]
    1:2: VAR 0x5555561c72e0 <e1996> {c1ai} @dt=0x5555561c7200@(nw1)u[0:0]  __Vm_traceActivity MODULETEMP
    1:2: CFUNC 0x5555561cf390 <e2196> {c1ai}  traceInitTop [SLOW]
    1:2:3: CCALL 0x55555619c640 <e1631> {c1ai} traceInitSub0 => CFUNC 0x5555561cf520 <e2198> {c1ai}  traceInitSub0 [SLOW]
    1:2: CFUNC 0x5555561cf520 <e2198> {c1ai}  traceInitSub0 [SLOW]
    1:2:3: TRACEDECL 0x5555561cf920 <e1635> {c2al} @dt=0x5555561a86b0@(G/w1)  sub_add
    1:2:3: TRACEDECL 0x5555561cfc70 <e1642> {c3as} @dt=0x55555619b140@(G/w32)  a
    1:2:3: TRACEDECL 0x5555561cffc0 <e1649> {c4as} @dt=0x55555619b140@(G/w32)  b
    1:2:3: TRACEDECL 0x5555561d0310 <e1656> {c5am} @dt=0x5555561a86b0@(G/w1)  carry
    1:2:3: TRACEDECL 0x5555561d0660 <e1663> {c5at} @dt=0x5555561a86b0@(G/w1)  zero
    1:2:3: TRACEDECL 0x5555561d09b0 <e1670> {c5az} @dt=0x5555561a86b0@(G/w1)  overflow
    1:2:3: TRACEDECL 0x5555561d0d00 <e1677> {c6at} @dt=0x55555619b140@(G/w32)  result
    1:2:3: TRACEDECL 0x5555561d12a0 <e1684> {c2al} @dt=0x5555561a86b0@(G/w1)  AddMinusALU_32 sub_add
    1:2:3: TRACEDECL 0x5555561d15f0 <e1691> {c3as} @dt=0x55555619b140@(G/w32)  AddMinusALU_32 a
    1:2:3: TRACEDECL 0x5555561d1940 <e1698> {c4as} @dt=0x55555619b140@(G/w32)  AddMinusALU_32 b
    1:2:3: TRACEDECL 0x5555561d1c90 <e1705> {c5am} @dt=0x5555561a86b0@(G/w1)  AddMinusALU_32 carry
    1:2:3: TRACEDECL 0x5555561d2040 <e1712> {c5at} @dt=0x5555561a86b0@(G/w1)  AddMinusALU_32 zero
    1:2:3: TRACEDECL 0x5555561d23f0 <e1719> {c5az} @dt=0x5555561a86b0@(G/w1)  AddMinusALU_32 overflow
    1:2:3: TRACEDECL 0x5555561d27c0 <e1726> {c6at} @dt=0x55555619b140@(G/w32)  AddMinusALU_32 result
    1:2:3: TRACEDECL 0x5555561d2b90 <e1733> {c7ak} @dt=0x5555561a86b0@(G/w1)  AddMinusALU_32 Cin
    1:2:3: TRACEDECL 0x5555561d2f60 <e1740> {c8ar} @dt=0x55555619b140@(G/w32)  AddMinusALU_32 t_no_Cin
    1:2: CFUNC 0x5555561c4f50 <e2200> {c12av}  _combo__TOP__1
    1:2:3: ASSIGNW 0x5555561aac60 <e1900> {c12av} @dt=0x55555619b140@(G/w32)
    1:2:3:1: XOR 0x5555561c98a0 <e734> {c12bi} @dt=0x55555619b140@(G/w32)
    1:2:3:1:1: REPLICATE 0x5555561c9960 <e732> {c12ba} @dt=0x55555619b140@(G/w32)
    1:2:3:1:1:1: VARREF 0x5555561d6290 <e1779> {c12bc} @dt=0x5555561a86b0@(G/w1)  sub_add [RV] <- VAR 0x5555561b2c20 <e801> {c2al} @dt=0x5555561a86b0@(G/w1)  sub_add [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:1:1:2: CONST 0x5555561c9b40 <e731> {c12ay} @dt=0x5555561b1840@(G/sw32)  32'sh20
    1:2:3:1:2: VARREF 0x5555561c9c80 <e733> {c12bj} @dt=0x55555619b140@(G/w32)  b [RV] <- VAR 0x5555561b3360 <e812> {c4as} @dt=0x55555619b140@(G/w32)  b [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:2: VARREF 0x5555561c9da0 <e735> {c12am} @dt=0x55555619b140@(G/w32)  AddMinusALU_32__DOT__t_no_Cin [LV] => VAR 0x5555561bca50 <e719> {c8ar} @dt=0x55555619b140@(G/w32)  AddMinusALU_32__DOT__t_no_Cin [VSTATIC]  WIRE
    1:2:3: ASSIGNW 0x5555561c9ec0 <e1907> {c13bb} @dt=0x5555561a86b0@(G/w1)
    1:2:3:1: SEL 0x5555561c9f80 <e889> {c13as} @dt=0x5555561a86b0@(G/w1)
    1:2:3:1:1: ADD 0x5555561ca050 <e859> {c13bq} @dt=0x5555561abeb0@(G/w33)
    1:2:3:1:1:1: ADD 0x5555561ca110 <e508> {c13bf} @dt=0x5555561abeb0@(G/w33)
    1:2:3:1:1:1:1: EXTEND 0x5555561ca1d0 <e514> {c13bd} @dt=0x5555561abeb0@(G/w33)
    1:2:3:1:1:1:1:1: VARREF 0x5555561ca290 <e512> {c13bd} @dt=0x55555619b140@(G/w32)  a [RV] <- VAR 0x5555561b2fc0 <e806> {c3as} @dt=0x55555619b140@(G/w32)  a [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:1:1:1:2: EXTEND 0x5555561ca3b0 <e520> {c13bh} @dt=0x5555561abeb0@(G/w33)
    1:2:3:1:1:1:2:1: VARREF 0x5555561ca470 <e737> {c13bh} @dt=0x55555619b140@(G/w32)  AddMinusALU_32__DOT__t_no_Cin [RV] <- VAR 0x5555561bca50 <e719> {c8ar} @dt=0x55555619b140@(G/w32)  AddMinusALU_32__DOT__t_no_Cin [VSTATIC]  WIRE
    1:2:3:1:1:2: EXTEND 0x5555561ca590 <e526> {c13bs} @dt=0x5555561abeb0@(G/w33)
    1:2:3:1:1:2:1: VARREF 0x5555561d63b0 <e1783> {c13bs} @dt=0x5555561a86b0@(G/w1)  sub_add [RV] <- VAR 0x5555561b2c20 <e801> {c2al} @dt=0x5555561a86b0@(G/w1)  sub_add [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:1:2: CONST 0x5555561ca770 <e860> {c13as} @dt=0x55555619b140@(G/w32)  32'h20
    1:2:3:1:3: CONST 0x5555561ca8b0 <e861> {c13as} @dt=0x55555619b140@(G/w32)  32'h1
    1:2:3:2: VARREF 0x5555561ca9f0 <e890> {c13an} @dt=0x5555561a86b0@(G/w1)  carry [LV] => VAR 0x5555561b3700 <e818> {c5am} @dt=0x5555561a86b0@(G/w1)  carry [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3: ASSIGNW 0x5555561cab10 <e1909> {c13bb} @dt=0x55555619b140@(G/w32)
    1:2:3:1: ADD 0x5555561cabd0 <e952> {c13bq} @dt=0x55555619b140@(G/w32)
    1:2:3:1:1: ADD 0x5555561cac90 <e1006> {c13bf} @dt=0x55555619b140@(G/w32)
    1:2:3:1:1:1: VARREF 0x5555561cad50 <e1013> {c13bd} @dt=0x55555619b140@(G/w32)  a [RV] <- VAR 0x5555561b2fc0 <e806> {c3as} @dt=0x55555619b140@(G/w32)  a [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:1:1:2: VARREF 0x5555561cae70 <e1021> {c13bh} @dt=0x55555619b140@(G/w32)  AddMinusALU_32__DOT__t_no_Cin [RV] <- VAR 0x5555561bca50 <e719> {c8ar} @dt=0x55555619b140@(G/w32)  AddMinusALU_32__DOT__t_no_Cin [VSTATIC]  WIRE
    1:2:3:1:2: SEL 0x5555561caf90 <e948> {c13as} @dt=0x55555619b140@(G/w32)
    1:2:3:1:2:1: EXTEND 0x5555561cb060 <e940> {c13bs} @dt=0x5555561abeb0@(G/w33)
    1:2:3:1:2:1:1: VARREF 0x5555561d64d0 <e1787> {c13bs} @dt=0x5555561a86b0@(G/w1)  sub_add [RV] <- VAR 0x5555561b2c20 <e801> {c2al} @dt=0x5555561a86b0@(G/w1)  sub_add [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:1:2:2: CONST 0x5555561cb240 <e941> {c13as} @dt=0x55555619b140@(G/w32)  32'h0
    1:2:3:1:2:3: CONST 0x5555561cb380 <e942> {c13as} @dt=0x55555619b140@(G/w32)  32'h20
    1:2:3:2: VARREF 0x5555561cb4c0 <e894> {c13at} @dt=0x55555619b140@(G/w32)  result [LV] => VAR 0x5555561b41e0 <e836> {c6at} @dt=0x55555619b140@(G/w32)  result [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3: ASSIGNW 0x5555561ccbc0 <e1911> {c15ar} @dt=0x5555561a86b0@(G/w1)
    1:2:3:1: NOT 0x5555561ccc80 <e271> {c15at} @dt=0x5555561a86b0@(G/w1)
    1:2:3:1:1: REDOR 0x5555561ccd40 <e269> {c15av} @dt=0x5555561a86b0@(G/w1)
    1:2:3:1:1:1: VARREF 0x5555561cce00 <e786> {c15ax} @dt=0x55555619b140@(G/w32)  result [RV] <- VAR 0x5555561b41e0 <e836> {c6at} @dt=0x55555619b140@(G/w32)  result [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3:2: VARREF 0x5555561ccf20 <e705> {c15am} @dt=0x5555561a86b0@(G/w1)  zero [LV] => VAR 0x5555561b3aa0 <e824> {c5at} @dt=0x5555561a86b0@(G/w1)  zero [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3: ASSIGNW 0x5555561cb5e0 <e1913> {c14av} @dt=0x5555561a86b0@(G/w1)
    1:2:3:1: AND 0x5555561cb6a0 <e1034> {c14bv} @dt=0x5555561a86b0@(G/w1)
    1:2:3:1:1: EQ 0x5555561cb760 <e1030> {c14be} @dt=0x5555561a86b0@(G/w1)
    1:2:3:1:1:1: SEL 0x5555561cb820 <e750> {c14az} @dt=0x5555561a86b0@(G/w1) decl[31:0]]
    1:2:3:1:1:1:1: VARREF 0x5555561cb8f0 <e539> {c14ay} @dt=0x55555619b140@(G/w32)  a [RV] <- VAR 0x5555561b2fc0 <e806> {c3as} @dt=0x55555619b140@(G/w32)  a [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:1:1:1:2: CONST 0x5555561cba10 <e562> {c14ba} @dt=0x5555561acb60@(G/sw5)  5'h1f
    1:2:3:1:1:1:3: CONST 0x5555561cbb50 <e749> {c14az} @dt=0x55555619b140@(G/w32)  32'h1
    1:2:3:1:1:2: SEL 0x5555561cbc90 <e762> {c14bp} @dt=0x5555561a86b0@(G/w1) decl[31:0]]
    1:2:3:1:1:2:1: VARREF 0x5555561cbd60 <e751> {c14bh} @dt=0x55555619b140@(G/w32)  AddMinusALU_32__DOT__t_no_Cin [RV] <- VAR 0x5555561bca50 <e719> {c8ar} @dt=0x55555619b140@(G/w32)  AddMinusALU_32__DOT__t_no_Cin [VSTATIC]  WIRE
    1:2:3:1:1:2:2: CONST 0x5555561cbe80 <e604> {c14bq} @dt=0x5555561acb60@(G/sw5)  5'h1f
    1:2:3:1:1:2:3: CONST 0x5555561cbfc0 <e761> {c14bp} @dt=0x55555619b140@(G/w32)  32'h1
    1:2:3:1:2: NEQ 0x5555561cc100 <e1031> {c14cl} @dt=0x5555561a86b0@(G/w1)
    1:2:3:1:2:1: SEL 0x5555561cc1c0 <e774> {c14cg} @dt=0x5555561a86b0@(G/w1) decl[31:0]]
    1:2:3:1:2:1:1: VARREF 0x5555561cc290 <e763> {c14bz} @dt=0x55555619b140@(G/w32)  result [RV] <- VAR 0x5555561b41e0 <e836> {c6at} @dt=0x55555619b140@(G/w32)  result [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3:1:2:1:2: CONST 0x5555561cc3b0 <e654> {c14ch} @dt=0x5555561acb60@(G/sw5)  5'h1f
    1:2:3:1:2:1:3: CONST 0x5555561cc4f0 <e773> {c14cg} @dt=0x55555619b140@(G/w32)  32'h1
    1:2:3:1:2:2: SEL 0x5555561cc630 <e785> {c14cp} @dt=0x5555561a86b0@(G/w1) decl[31:0]]
    1:2:3:1:2:2:1: VARREF 0x5555561cc700 <e670> {c14co} @dt=0x55555619b140@(G/w32)  a [RV] <- VAR 0x5555561b2fc0 <e806> {c3as} @dt=0x55555619b140@(G/w32)  a [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:1:2:2:2: CONST 0x5555561cc820 <e696> {c14cq} @dt=0x5555561acb60@(G/sw5)  5'h1f
    1:2:3:1:2:2:3: CONST 0x5555561cc960 <e784> {c14cp} @dt=0x55555619b140@(G/w32)  32'h1
    1:2:3:2: VARREF 0x5555561ccaa0 <e527> {c14am} @dt=0x5555561a86b0@(G/w1)  overflow [LV] => VAR 0x5555561b3e40 <e830> {c5az} @dt=0x5555561a86b0@(G/w1)  overflow [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: CFUNC 0x5555561d9ed0 <e2204> {c1ai}  _eval
    1:2:3: CCALL 0x5555561c3230 <e1950> {c12av} _combo__TOP__1 => CFUNC 0x5555561c4f50 <e2200> {c12av}  _combo__TOP__1
    1:2: CFUNC 0x5555561c3ea0 <e2206> {c1ai}  _eval_initial [SLOW]
    1:2: CFUNC 0x5555561d9bc0 <e2208> {c1ai}  _eval_settle [SLOW]
    1:2:3: CCALL 0x5555561c49d0 <e2245> {c12av} _combo__TOP__1 => CFUNC 0x5555561c4f50 <e2200> {c12av}  _combo__TOP__1
    1:2: CFUNC 0x5555561d9890 <e2210> {c1ai}  _final [SLOW]
    1:2: CFUNC 0x5555561c43b0 <e2212> {c1ai}  _change_request
    1:2:3: CRETURN 0x5555561d8ae0 <e1969> {c1ai}
    1:2:3:1: CCALL 0x5555561c46d0 <e1970> {c1ai} _change_request_1 => CFUNC 0x5555561c4540 <e2214> {c1ai}  _change_request_1
    1:2: CFUNC 0x5555561c4540 <e2214> {c1ai}  _change_request_1
    1:2:3: CHANGEDET 0x555556196aa0 <e1971> {c1ai}
    1:2: CFUNC 0x5555561c7650 <e2216> {c1ai}  traceRegister [SLOW]
    1:2:3: TEXT 0x5555561c7cf0 <e2009> {c1ai} "tracep->addFullCb("
    1:2:3: ADDROFCFUNC 0x5555561c7de0 <e2015> {c1ai} @dt=0x5555561c7eb0@(G/w64)
    1:2:3: TEXT 0x5555561c7f90 <e2017> {c1ai} ", vlSelf);..."
    1:2:3: TEXT 0x5555561e8060 <e2052> {c1ai} "tracep->addChgCb("
    1:2:3: ADDROFCFUNC 0x5555561e8150 <e2055> {c1ai} @dt=0x5555561c7eb0@(G/w64)
    1:2:3: TEXT 0x5555561e8220 <e2057> {c1ai} ", vlSelf);..."
    1:2:3: TEXT 0x5555561e9ee0 <e2151> {c1ai} "tracep->addCleanupCb("
    1:2:3: ADDROFCFUNC 0x5555561e9fd0 <e2154> {c1ai} @dt=0x5555561c7eb0@(G/w64)
    1:2:3: TEXT 0x5555561ea0a0 <e2156> {c1ai} ", vlSelf);..."
    1:2: CFUNC 0x5555561c7810 <e2218> {c1ai}  traceFullTop0 [SLOW] [STATIC]
    1:2:2: CSTMT 0x5555561c7a00 <e2003> {c1ai}
    1:2:2:1: TEXT 0x5555561c7480 <e2004> {c1ai} "VAddMinusALU_32___024root* const __restrict vlSelf = static_cast<VAddMinusALU_32___024root*>(voidSelf);..."
    1:2:2: CSTMT 0x5555561c7b40 <e2007> {c1ai}
    1:2:2:1: TEXT 0x5555561c7c00 <e2006> {c1ai} "VAddMinusALU_32__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;..."
    1:2:3: CCALL 0x5555561c8240 <e2020> {c1ai} traceFullSub0 => CFUNC 0x5555561c8080 <e2220> {c1ai}  traceFullSub0 [SLOW]
    1:2: CFUNC 0x5555561c8080 <e2220> {c1ai}  traceFullSub0 [SLOW]
    1:2:3: TRACEINC 0x5555561c8350 <e2022> {c2al} @dt=0x5555561a86b0@(G/w1) -> TRACEDECL 0x5555561cf920 <e1635> {c2al} @dt=0x5555561a86b0@(G/w1)  sub_add
    1:2:3:2: VARREF 0x5555561c8420 <e1633> {c2al} @dt=0x5555561a86b0@(G/w1)  sub_add [RV] <- VAR 0x5555561b2c20 <e801> {c2al} @dt=0x5555561a86b0@(G/w1)  sub_add [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3: TRACEINC 0x5555561c8540 <e2025> {c3as} @dt=0x55555619b140@(G/w32) -> TRACEDECL 0x5555561cfc70 <e1642> {c3as} @dt=0x55555619b140@(G/w32)  a
    1:2:3:2: VARREF 0x5555561c8610 <e1639> {c3as} @dt=0x55555619b140@(G/w32)  a [RV] <- VAR 0x5555561b2fc0 <e806> {c3as} @dt=0x55555619b140@(G/w32)  a [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3: TRACEINC 0x5555561c8730 <e2028> {c4as} @dt=0x55555619b140@(G/w32) -> TRACEDECL 0x5555561cffc0 <e1649> {c4as} @dt=0x55555619b140@(G/w32)  b
    1:2:3:2: VARREF 0x5555561c8800 <e1646> {c4as} @dt=0x55555619b140@(G/w32)  b [RV] <- VAR 0x5555561b3360 <e812> {c4as} @dt=0x55555619b140@(G/w32)  b [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3: TRACEINC 0x5555561c8920 <e2031> {c5am} @dt=0x5555561a86b0@(G/w1) -> TRACEDECL 0x5555561d0310 <e1656> {c5am} @dt=0x5555561a86b0@(G/w1)  carry
    1:2:3:2: VARREF 0x5555561c89f0 <e1653> {c5am} @dt=0x5555561a86b0@(G/w1)  carry [RV] <- VAR 0x5555561b3700 <e818> {c5am} @dt=0x5555561a86b0@(G/w1)  carry [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3: TRACEINC 0x5555561c8b10 <e2034> {c5at} @dt=0x5555561a86b0@(G/w1) -> TRACEDECL 0x5555561d0660 <e1663> {c5at} @dt=0x5555561a86b0@(G/w1)  zero
    1:2:3:2: VARREF 0x5555561c8be0 <e1660> {c5at} @dt=0x5555561a86b0@(G/w1)  zero [RV] <- VAR 0x5555561b3aa0 <e824> {c5at} @dt=0x5555561a86b0@(G/w1)  zero [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3: TRACEINC 0x5555561c8d00 <e2037> {c5az} @dt=0x5555561a86b0@(G/w1) -> TRACEDECL 0x5555561d09b0 <e1670> {c5az} @dt=0x5555561a86b0@(G/w1)  overflow
    1:2:3:2: VARREF 0x5555561c8dd0 <e1667> {c5az} @dt=0x5555561a86b0@(G/w1)  overflow [RV] <- VAR 0x5555561b3e40 <e830> {c5az} @dt=0x5555561a86b0@(G/w1)  overflow [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3: TRACEINC 0x5555561c8ef0 <e2040> {c6at} @dt=0x55555619b140@(G/w32) -> TRACEDECL 0x5555561d0d00 <e1677> {c6at} @dt=0x55555619b140@(G/w32)  result
    1:2:3:2: VARREF 0x5555561c8fc0 <e1674> {c6at} @dt=0x55555619b140@(G/w32)  result [RV] <- VAR 0x5555561b41e0 <e836> {c6at} @dt=0x55555619b140@(G/w32)  result [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3: TRACEINC 0x5555561c90e0 <e2043> {c8ar} @dt=0x55555619b140@(G/w32) -> TRACEDECL 0x5555561d2f60 <e1740> {c8ar} @dt=0x55555619b140@(G/w32)  AddMinusALU_32 t_no_Cin
    1:2:3:2: VARREF 0x5555561c91b0 <e1737> {c8ar} @dt=0x55555619b140@(G/w32)  AddMinusALU_32__DOT__t_no_Cin [RV] <- VAR 0x5555561bca50 <e719> {c8ar} @dt=0x55555619b140@(G/w32)  AddMinusALU_32__DOT__t_no_Cin [VSTATIC]  WIRE
    1:2: CFUNC 0x5555561c92d0 <e2222> {c1ai}  traceChgTop0 [STATIC]
    1:2:2: CSTMT 0x5555561c94f0 <e2045> {c1ai}
    1:2:2:1: TEXT 0x5555561c95b0 <e2046> {c1ai} "VAddMinusALU_32___024root* const __restrict vlSelf = static_cast<VAddMinusALU_32___024root*>(voidSelf);..."
    1:2:2: CSTMT 0x5555561c9720 <e2049> {c1ai}
    1:2:2:1: TEXT 0x5555561e7f70 <e2048> {c1ai} "VAddMinusALU_32__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;..."
    1:2:2: CSTMT 0x5555561c97e0 <e2060> {c1ai}
    1:2:2:1: TEXT 0x5555561e8310 <e2059> {c1ai} "if (VL_UNLIKELY(!vlSymsp->__Vm_activity)) return;..."
    1:2:3: CCALL 0x5555561e8590 <e2063> {c1ai} traceChgSub0 => CFUNC 0x5555561e8400 <e2224> {c1ai}  traceChgSub0
    1:2: CFUNC 0x5555561e8400 <e2224> {c1ai}  traceChgSub0
    1:2:3: TRACEINC 0x5555561e8990 <e2310#> {c2al} @dt=0x5555561a86b0@(G/w1) -> TRACEDECL 0x5555561cf920 <e1635> {c2al} @dt=0x5555561a86b0@(G/w1)  sub_add
    1:2:3:2: VARREF 0x5555561e8a60 <e1633> {c2al} @dt=0x5555561a86b0@(G/w1)  sub_add [RV] <- VAR 0x5555561b2c20 <e801> {c2al} @dt=0x5555561a86b0@(G/w1)  sub_add [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3: TRACEINC 0x5555561e8b80 <e2076> {c3as} @dt=0x55555619b140@(G/w32) -> TRACEDECL 0x5555561cfc70 <e1642> {c3as} @dt=0x55555619b140@(G/w32)  a
    1:2:3:2: VARREF 0x5555561e8c50 <e1639> {c3as} @dt=0x55555619b140@(G/w32)  a [RV] <- VAR 0x5555561b2fc0 <e806> {c3as} @dt=0x55555619b140@(G/w32)  a [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3: TRACEINC 0x5555561e8d70 <e2079> {c4as} @dt=0x55555619b140@(G/w32) -> TRACEDECL 0x5555561cffc0 <e1649> {c4as} @dt=0x55555619b140@(G/w32)  b
    1:2:3:2: VARREF 0x5555561e8e40 <e1646> {c4as} @dt=0x55555619b140@(G/w32)  b [RV] <- VAR 0x5555561b3360 <e812> {c4as} @dt=0x55555619b140@(G/w32)  b [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3: TRACEINC 0x5555561e8f60 <e2082> {c5am} @dt=0x5555561a86b0@(G/w1) -> TRACEDECL 0x5555561d0310 <e1656> {c5am} @dt=0x5555561a86b0@(G/w1)  carry
    1:2:3:2: VARREF 0x5555561e9030 <e1653> {c5am} @dt=0x5555561a86b0@(G/w1)  carry [RV] <- VAR 0x5555561b3700 <e818> {c5am} @dt=0x5555561a86b0@(G/w1)  carry [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3: TRACEINC 0x5555561e9150 <e2085> {c5at} @dt=0x5555561a86b0@(G/w1) -> TRACEDECL 0x5555561d0660 <e1663> {c5at} @dt=0x5555561a86b0@(G/w1)  zero
    1:2:3:2: VARREF 0x5555561e9220 <e1660> {c5at} @dt=0x5555561a86b0@(G/w1)  zero [RV] <- VAR 0x5555561b3aa0 <e824> {c5at} @dt=0x5555561a86b0@(G/w1)  zero [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3: TRACEINC 0x5555561e9340 <e2088> {c5az} @dt=0x5555561a86b0@(G/w1) -> TRACEDECL 0x5555561d09b0 <e1670> {c5az} @dt=0x5555561a86b0@(G/w1)  overflow
    1:2:3:2: VARREF 0x5555561e9410 <e1667> {c5az} @dt=0x5555561a86b0@(G/w1)  overflow [RV] <- VAR 0x5555561b3e40 <e830> {c5az} @dt=0x5555561a86b0@(G/w1)  overflow [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3: TRACEINC 0x5555561e9530 <e2091> {c6at} @dt=0x55555619b140@(G/w32) -> TRACEDECL 0x5555561d0d00 <e1677> {c6at} @dt=0x55555619b140@(G/w32)  result
    1:2:3:2: VARREF 0x5555561e9600 <e1674> {c6at} @dt=0x55555619b140@(G/w32)  result [RV] <- VAR 0x5555561b41e0 <e836> {c6at} @dt=0x55555619b140@(G/w32)  result [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3: TRACEINC 0x5555561e9720 <e2094> {c8ar} @dt=0x55555619b140@(G/w32) -> TRACEDECL 0x5555561d2f60 <e1740> {c8ar} @dt=0x55555619b140@(G/w32)  AddMinusALU_32 t_no_Cin
    1:2:3:2: VARREF 0x5555561e97f0 <e1737> {c8ar} @dt=0x55555619b140@(G/w32)  AddMinusALU_32__DOT__t_no_Cin [RV] <- VAR 0x5555561bca50 <e719> {c8ar} @dt=0x55555619b140@(G/w32)  AddMinusALU_32__DOT__t_no_Cin [VSTATIC]  WIRE
    1:2: CFUNC 0x5555561e9910 <e2226> {c1ai}  traceCleanup [STATIC]
    1:2:2: CSTMT 0x5555561e9b00 <e2145> {c1ai}
    1:2:2:1: TEXT 0x5555561e9bc0 <e2146> {c1ai} "VAddMinusALU_32___024root* const __restrict vlSelf = static_cast<VAddMinusALU_32___024root*>(voidSelf);..."
    1:2:2: CSTMT 0x5555561e9d30 <e2149> {c1ai}
    1:2:2:1: TEXT 0x5555561e9df0 <e2148> {c1ai} "VAddMinusALU_32__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;..."
    1:2:2: VAR 0x5555561eb280 <e2184> {c1ai} @dt=0x5555561c7200@(nw1)u[0:0]  __Vm_traceActivity [FUNC] MODULETEMP
    1:2:3: CSTMT 0x5555561ea190 <e2157> {c1ai}
    1:2:3:1: TEXT 0x5555561ea250 <e2158> {c1ai} "vlSymsp->__Vm_activity = false;..."
    1:2:3: ASSIGN 0x5555561ea990 <e2180> {c1ai} @dt=0x5555561c6c20@(nw1)
    1:2:3:1: CONST 0x5555561ea770 <e2177> {c1ai} @dt=0x5555561ea8b0@(G/nw1)  1'h0
    1:2:3:2: ARRAYSEL 0x5555561ea490 <e2178> {c1ai} @dt=0x5555561c6c20@(nw1)
    1:2:3:2:1: VARREF 0x5555561ea370 <e2168> {c1ai} @dt=0x5555561c7200@(nw1)u[0:0]  __Vm_traceActivity [LV] => VAR 0x5555561eb280 <e2184> {c1ai} @dt=0x5555561c7200@(nw1)u[0:0]  __Vm_traceActivity [FUNC] MODULETEMP
    1:2:3:2:2: CONST 0x5555561ea550 <e2169> {c1ai} @dt=0x55555619b140@(G/w32)  32'h0
    3: TYPETABLE 0x555556189620 <e2> {a0aa}
		 chandle  -> BASICDTYPE 0x5555561c7eb0 <e2013> {c1ai} @dt=this@(G/w64)  chandle [GENERIC] kwd=chandle range=[63:0]
		   logic  -> BASICDTYPE 0x5555561ea8b0 <e2174> {c1ai} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x5555561a86b0 <e228> {c14be} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x5555561ea8b0 <e2174> {c1ai} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x5555561acb60 <e554> {c14az} @dt=this@(G/sw5)  logic [GENERIC] kwd=logic range=[4:0]
		detailed  ->  BASICDTYPE 0x55555619b140 <e413> {c3al} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x5555561b1840 <e726> {c12ay} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x5555561abeb0 <e487> {c13as} @dt=this@(G/w33)  logic [GENERIC] kwd=logic range=[32:0]
		detailed  ->  BASICDTYPE 0x5555561c7eb0 <e2013> {c1ai} @dt=this@(G/w64)  chandle [GENERIC] kwd=chandle range=[63:0]
    3:1: BASICDTYPE 0x5555561a86b0 <e228> {c14be} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x55555619b140 <e413> {c3al} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5555561abeb0 <e487> {c13as} @dt=this@(G/w33)  logic [GENERIC] kwd=logic range=[32:0]
    3:1: BASICDTYPE 0x5555561acb60 <e554> {c14az} @dt=this@(G/sw5)  logic [GENERIC] kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5555561b1840 <e726> {c12ay} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5555561c6c20 <e1974> {c1ai} @dt=this@(nw1)  logic kwd=logic
    3:1: UNPACKARRAYDTYPE 0x5555561c7200 <e1993> {c1ai} @dt=this@(nw1)u[0:0] refdt=0x5555561c6c20(nw1) [0:0]
    3:1:2: RANGE 0x5555561c6d00 <e1991> {c1ai}
    3:1:2:2: CONST 0x5555561c6dc0 <e1982> {c1ai} @dt=0x55555619b140@(G/w32)  32'h0
    3:1:2:3: CONST 0x5555561c6fe0 <e1989> {c1ai} @dt=0x55555619b140@(G/w32)  32'h0
    3:1: BASICDTYPE 0x5555561c7eb0 <e2013> {c1ai} @dt=this@(G/w64)  chandle [GENERIC] kwd=chandle range=[63:0]
    3:1: BASICDTYPE 0x5555561ea8b0 <e2174> {c1ai} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
    3: CONSTPOOL 0x5555561897d0 <e6> {a0aa}
    3:1: MODULE 0x555556189960 <e4> {a0aa}  @CONST-POOL@  L0 [NONE]
    3:1:2: SCOPE 0x555556189aa0 <e1597> {a0aa}  TOP [abovep=0] [cellp=0] [modp=0x555556189960]
