#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Sat Aug  3 04:08:59 2024
# Process ID: 199436
# Current directory: /home/rvlab/groups/rvlab01/Desktop/new_start/risc-v-lab-group-01
# Command line: vivado
# Log file: /home/rvlab/groups/rvlab01/Desktop/new_start/risc-v-lab-group-01/vivado.log
# Journal file: /home/rvlab/groups/rvlab01/Desktop/new_start/risc-v-lab-group-01/vivado.jou
# Running On: msclab, OS: Linux, CPU Frequency: 3000.000 MHz, CPU Physical cores: 32, Host memory: 404094 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /usr/xilinx/2021.2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /usr/xilinx/2021.2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /usr/xilinx/2021.2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at /usr/xilinx/2021.2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at /usr/xilinx/2021.2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at /usr/xilinx/2021.2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /usr/xilinx/2021.2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /usr/xilinx/2021.2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at /usr/xilinx/2021.2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at /usr/xilinx/2021.2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at /usr/xilinx/2021.2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /usr/xilinx/2021.2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /usr/xilinx/2021.2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at /usr/xilinx/2021.2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /home/rvlab/groups/rvlab01/Desktop/dev_tianyi/project_1/project_1.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/rvlab/groups/rvlab01/Desktop/dev_tianyi/project_1/project_1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/xilinx/2021.2/Vivado/2021.2/data/ip'.
file mkdir /home/rvlab/groups/rvlab01/Desktop/dev_tianyi/project_1/project_1.srcs/sources_1/new
close [ open /home/rvlab/groups/rvlab01/Desktop/dev_tianyi/project_1/project_1.srcs/sources_1/new/student_fir.sv w ]
add_files /home/rvlab/groups/rvlab01/Desktop/dev_tianyi/project_1/project_1.srcs/sources_1/new/student_fir.sv
update_compile_order -fileset sources_1
file mkdir /home/rvlab/groups/rvlab01/Desktop/dev_tianyi/project_1/project_1.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/rvlab/groups/rvlab01/Desktop/dev_tianyi/project_1/project_1.srcs/sim_1/new/student_fir_tb.sv w ]
add_files -fileset sim_1 /home/rvlab/groups/rvlab01/Desktop/dev_tianyi/project_1/project_1.srcs/sim_1/new/student_fir_tb.sv
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'student_fir_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/rvlab/groups/rvlab01/Desktop/dev_tianyi/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/usr/xilinx/2021.2/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'student_fir_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/rvlab/groups/rvlab01/Desktop/dev_tianyi/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj student_fir_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rvlab/groups/rvlab01/Desktop/dev_tianyi/project_1/project_1.srcs/sources_1/new/student_fir.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module student_fir
ERROR: [VRFC 10-2989] 'tlul_pkg' is not declared [/home/rvlab/groups/rvlab01/Desktop/dev_tianyi/project_1/project_1.srcs/sources_1/new/student_fir.sv:18]
ERROR: [VRFC 10-2989] 'tlul_pkg' is not declared [/home/rvlab/groups/rvlab01/Desktop/dev_tianyi/project_1/project_1.srcs/sources_1/new/student_fir.sv:19]
ERROR: [VRFC 10-2989] 'tlul_pkg' is not declared [/home/rvlab/groups/rvlab01/Desktop/dev_tianyi/project_1/project_1.srcs/sources_1/new/student_fir.sv:24]
ERROR: [VRFC 10-2989] 'tlul_pkg' is not declared [/home/rvlab/groups/rvlab01/Desktop/dev_tianyi/project_1/project_1.srcs/sources_1/new/student_fir.sv:25]
ERROR: [VRFC 10-2989] 'student_fir_reg_pkg' is not declared [/home/rvlab/groups/rvlab01/Desktop/dev_tianyi/project_1/project_1.srcs/sources_1/new/student_fir.sv:41]
ERROR: [VRFC 10-2865] module 'student_fir' ignored due to previous errors [/home/rvlab/groups/rvlab01/Desktop/dev_tianyi/project_1/project_1.srcs/sources_1/new/student_fir.sv:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/rvlab/groups/rvlab01/Desktop/dev_tianyi/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/rvlab/groups/rvlab01/Desktop/dev_tianyi/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'student_fir_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/rvlab/groups/rvlab01/Desktop/dev_tianyi/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/usr/xilinx/2021.2/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'student_fir_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/rvlab/groups/rvlab01/Desktop/dev_tianyi/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj student_fir_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rvlab/groups/rvlab01/Desktop/dev_tianyi/project_1/project_1.srcs/sources_1/new/student_fir.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module student_fir
ERROR: [VRFC 10-2989] 'tlul_pkg' is not declared [/home/rvlab/groups/rvlab01/Desktop/dev_tianyi/project_1/project_1.srcs/sources_1/new/student_fir.sv:18]
ERROR: [VRFC 10-2989] 'tlul_pkg' is not declared [/home/rvlab/groups/rvlab01/Desktop/dev_tianyi/project_1/project_1.srcs/sources_1/new/student_fir.sv:19]
ERROR: [VRFC 10-2989] 'tlul_pkg' is not declared [/home/rvlab/groups/rvlab01/Desktop/dev_tianyi/project_1/project_1.srcs/sources_1/new/student_fir.sv:24]
ERROR: [VRFC 10-2989] 'tlul_pkg' is not declared [/home/rvlab/groups/rvlab01/Desktop/dev_tianyi/project_1/project_1.srcs/sources_1/new/student_fir.sv:25]
ERROR: [VRFC 10-2989] 'student_fir_reg_pkg' is not declared [/home/rvlab/groups/rvlab01/Desktop/dev_tianyi/project_1/project_1.srcs/sources_1/new/student_fir.sv:41]
ERROR: [VRFC 10-2865] module 'student_fir' ignored due to previous errors [/home/rvlab/groups/rvlab01/Desktop/dev_tianyi/project_1/project_1.srcs/sources_1/new/student_fir.sv:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/rvlab/groups/rvlab01/Desktop/dev_tianyi/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/rvlab/groups/rvlab01/Desktop/dev_tianyi/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_runs synth_1 -jobs 10
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Sat Aug  3 04:17:13 2024] Launched synth_1...
Run output will be captured here: /home/rvlab/groups/rvlab01/Desktop/dev_tianyi/project_1/project_1.runs/synth_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Sat Aug  3 04:19:35 2024...
