; /****** Registers.s ********************************************************
;
; Project:	STB-400
; Component:	MPEGDriver
; This file:	Auto-generator for Registers.h
;
; Copyright 1999 Pace Micro Technology plc. All rights reserved.
;
; This material is the confidential trade secret and proprietary information
; of Pace Micro Technology plc. It may not be reproduced, used, sold, or
; transferred to any third party without the prior written consent of
; Pace Micro Technology plc.
;
; History:
; Date		Who	Change
; ----------------------------------------------------------------------------
; 10/09/1999	BJGA	Created
; 04/10/1999	BJGA	Modified to use exported constants from Hdr:MPEG2cCard
; 22/10/1999	BJGA	Changed in line with Hdr:MPEG2cCard
;
; ***************************************************************************/


; Notes:
; ------
; Of the composite registers, AUD_ANC, AUD_HDR, AUD_PTS need the most significant byte reading last
; (the others composites don't mind, so we treat them all as MSB last too).
; We treat all multi-cycle registers as most significant byte first.


; READ_xxx_yyy(z) :  Reads the value of register |xxx_yyy| into variable |z|. If the register is more
;                      than 32 bits, then |z| must be of type |clk|.
; WRITE_xxx_yyy(z) : Writes the value of the variable |z| into register |xxx_yyy|. If the register is
;                      more than 32 bits, then |z| must be of type |clk|.
; xxx_yyy :          Equivalent to an immediate expression which may be read from or written to,
;                      subject to the following restrictions:
;                      * reading can only be performed from registers of 32 bits or less
;                      * writing can only be performed to 8 bit registers


        GET     Hdr:ListOpts
        GET     Hdr:Machine.<Machine>
      [ "$MPEGPoduleType" <> "MPEG2cCard"
        !       1, "MPEGDriver is only suitable for STi3520L hardware"
      ]
        GET     Hdr:$MPEGPoduleType


; Macros:
; -------


; MACRO OutputDecimal
; Outputs a number as a decimal string from 0 to 99 (intended for register shift values)

        MACRO
        OutputDecimal $value
      [ $value > 9
        =       48+$value/10
      ]
        =       48+$value:MOD:10
        MEND


; MACRO Register
; Defines read/write C macro(s) for simple or multi-cycle registers

        MACRO
        Register $rw, $register, $cycles
        GBLA    Register_Address        ; ARM address of this register
        GBLA    Register_Bitshift       ; which sub-byte we're on (for multi-cycle registers)
Register_Address SETA Register_Base + (:INDEX: @) :SHL: MPEG_Register_Address_Shift

 [ "$rw"="R" :LOR: "$rw"="RW" :LOR: ("$rw"="W" :LAND: "$cycles"="")
        =       "#define $register ("
   [ "$cycles"=""
Register_Bitshift SETA 0
   |
Register_Bitshift SETA ($cycles - 1) * 8
   ]
        WHILE   Register_Bitshift>0
        =       "(*(volatile unsigned char*)0x", :STR: Register_Address, "<<"
        OutputDecimal Register_Bitshift
        =       ")|"
Register_Bitshift SETA Register_Bitshift - 8
        WEND
        =       "*(volatile unsigned char*)0x", :STR: Register_Address, ")", 10
 ]

 [ "$rw"="R" :LOR: "$rw"="RW"
        =       "#define READ_$register.(x) ((x)=$register.)", 10
 ]

 [ "$rw"="W" :LOR: "$rw"="RW"
        =       "#define WRITE_$register.(x) "
   [ "$cycles"=""
        =       "($register.=(unsigned char)(x))", 10
   |
Register_Bitshift SETA ($cycles - 1) * 8
        WHILE   Register_Bitshift>0
        =       "*(volatile unsigned char*)0x", :STR: Register_Address, "=(unsigned char)((x)>>"
        OutputDecimal Register_Bitshift
        =       ");"
Register_Bitshift SETA Register_Bitshift - 8
        WEND
        =       "*(volatile unsigned char*)0x", :STR: Register_Address, "=(unsigned char)(x);", 10
   ]
 ]

        #       1                       ; increment index
        MEND


; MACRO CompositeRegister
; Defines read/write C macro(s) for composite registers
; (where different sub-bytes are at different addresses)

        MACRO
        CompositeRegister $rw, $register, $parts
        GBLA    Register_Bitshift       ; which sub-register we're on
        GBLA    Register_MaxBitshift    ; what the last sub-register is
Register_MaxBitshift SETA ($parts - 1) * 8
 [ Register_MaxBitshift=32
Register_MaxBitshift SETA 24            ; last byte of 5-byte registers is treated differently
 ]

 [ ("$rw"="R" :LOR: "$rw"="RW") :LAND: $parts<5
        =       "#define $register ($register._0"
Register_Bitshift SETA 8
        WHILE   Register_Bitshift<=Register_MaxBitshift
        =       "|("
        =       "$register._"
        OutputDecimal Register_Bitshift
        =       "<<"
        OutputDecimal Register_Bitshift
        =       ")"
Register_Bitshift SETA Register_Bitshift + 8
        WEND
        =       ")", 10
 ]

 [ "$rw"="R" :LOR: "$rw"="RW"
        =       "#define READ_$register.(x) "
   [ $parts<5
        =       "((x)=$register.)", 10
   |
        =       "(x).lsw=$register._0"
Register_Bitshift SETA 8
        WHILE   Register_Bitshift<=Register_MaxBitshift
        =       "|("
        =       "$register._"
        OutputDecimal Register_Bitshift
        =       "<<"
        OutputDecimal Register_Bitshift
        =       ")"
Register_Bitshift SETA Register_Bitshift + 8
        WEND
        =       ";(x).msb=$register._32;", 10
   ]
 ]

 [ "$rw"="W" :LOR: "$rw"="RW"
        =       "#define WRITE_$register.(x) "
Register_Bitshift SETA 0
        WHILE   Register_Bitshift<=Register_MaxBitshift
        =       "$register._"
        OutputDecimal Register_Bitshift
        =       "=(char)((x)"
   [ $parts=5
        =       ".lsw"
   ]
   [ Register_Bitshift>0
        =       ">>"
        OutputDecimal Register_Bitshift
   ]
        =       ");"
Register_Bitshift SETA Register_Bitshift + 8
        WEND
   [ $parts=5
        =       "$register._32=(x).msb;"
   ]
        =       10
 ]

        MEND



; Register listing:
; -----------------


        GBLA    Register_Base


; Video registers

Register_Base   SETA    MPEG_Base_Address + Offset_MPEG_Video_Registers

                                     ^ &00
        Register RW, CFG_MCF         ; &00    Memory Refresh Interval
        Register RW, CFG_CCF         ; &01    Chip Configuration
        Register RW, VID_CTL         ; &02    Control
        Register W,  VID_TIS         ; &03    Task Instruction
        Register RW, VID_PFH         ; &04    Picture F-Parameters Horizontal
        Register RW, VID_PFV         ; &05    Picture F-Parameters Vertical
        Register RW, VID_PPR1        ; &06    Picture Parameters 1
        Register RW, VID_PPR2        ; &07    Picture Parameters 2
        Register R,  CFG_MRF         ; &08    Memory Read FIFO
                                     ^ &08
        Register W,  CFG_MWF         ; &08    Memory Write FIFO
        Register RW, CFG_BMS,      2 ; &09    Block Move Size
        Register RW, CFG_MRP,      3 ; &0A    Memory Read Pointer
        Register RW, CFG_MWP,      3 ; &0B    Memory Write Pointer
        Register RW, VID_DFP_8       ; &0C
        Register RW, VID_DFP_0       ; &0D
        Register RW, VID_RFP_8       ; &0E
        Register RW, VID_RFP_0       ; &0F
        Register RW, VID_FFP_8       ; &10
        Register RW, VID_FFP_0       ; &11
        Register RW, VID_BFP_8       ; &12
        Register RW, VID_BFP_0       ; &13
        Register RW, VID_VBG_8       ; &14
        Register RW, VID_VBG_0       ; &15
        Register R,  VID_VBL_8       ; &16
        Register R,  VID_VBL_0       ; &17
        Register RW, VID_VBS_8       ; &18
        Register RW, VID_VBS_0       ; &19
        Register RW, VID_VBT_8       ; &1A
        Register RW, VID_VBT_0       ; &1B
        Register RW, VID_ABG_8       ; &1C
        Register RW, VID_ABG_0       ; &1D
        Register R,  VID_ABL_8       ; &1E
        Register R,  VID_ABL_0       ; &1F
        Register RW, VID_ABS_8       ; &20
        Register RW, VID_ABS_0       ; &21
        Register RW, VID_ABT_8       ; &22
        Register RW, VID_ABT_0       ; &23
        Register RW, VID_DFS,      2 ; &24    Decoded Frame Size
        Register RW, VID_DFW         ; &25    Decoded Frame Width
        Register RW, VID_DFA,      2 ; &26    Decoded Frame Adjust
        Register RW, VID_XFS,      2 ; &27    Displayed Frame Size
        Register RW, VID_XFW         ; &28    Displayed Frame Width
        Register RW, VID_XFA,      2 ; &29    Displayed Frame Adjust
        Register RW, VID_OTP,      2 ; &2A    OSD Top Field Pointer
        Register RW, VID_OBP,      2 ; &2B    OSD Bottom Field Pointer
        Register RW, VID_PAN_8       ; &2C
        Register RW, VID_PAN_0       ; &2D
        Register RW, VID_SCN_8       ; &2E
        Register RW, VID_SCN_0       ; &2F
        Register RW, CKG_PLL         ; &30    Clock Generator PLL Parameters
        Register RW, CKG_CFG         ; &31    Clock Generator Configuration
        Register RW, CKG_AUD,      4 ; &32    Clock Generator MPEG Audio Decoder System Clock Divider
        Register RW, CKG_VID,      4 ; &33    Clock Generator MPEG Video Decoder Divider
        Register RW, CKG_PIX,      4 ; &34    Clock Generator PIXCLK Divider
        Register RW, CKG_PCM,      4 ; &35    Clock Generator PCMCLK Divider
        Register RW, CKG_MCK,      4 ; &36    Clock Generator MEMCLK Divider
        Register RW, CKG_AUX,      4 ; &37    Clock Generator for the Auxilliary Clock Divider
        Register RW, CFG_DRC         ; &38    DRAM Configuration
        Register RW, CFG_BFS         ; &39    B-frame Buffer Size
        Register R,  VID_SCM         ; &3A    Start Code MSB
        Register R,  VID_STA_16      ; &3B
        Register RW, VID_ITM_16      ; &3C
        Register R,  VID_ITS_16      ; &3D
                                     ^ &40
        Register RW, PES_CF1         ; &40    PES_CF1
        Register RW, PES_CF2         ; &41    PES_CF2
        Register R,  PES_TMI         ; &42    Trick Mode Field
        Register R,  PES_STA         ; &43    Parser Status Register
        Register R,  PES_SCx_0       ; &44
        Register R,  PES_SCx_8       ; &45
        Register R,  PES_SCx_16      ; &46
        Register R,  PES_SCx_24      ; &47
        Register R,  PES_SCx_32      ; &48
        Register R,  PES_TSx_0       ; &49
        Register R,  PES_TSx_8       ; &4A
        Register R,  PES_TSx_16      ; &4B
        Register R,  PES_TSx_24      ; &4C
        Register R,  PES_TSx_32      ; &4D
                                     ^ &60
        Register RW, VID_ITM_8       ; &60
        Register RW, VID_ITM_0       ; &61
        Register R,  VID_ITS_8       ; &62
        Register R,  VID_ITS_0       ; &63
        Register R,  VID_STA_8       ; &64
        Register R,  VID_STA_0       ; &65
        Register R,  VID_HDF,      2 ; &66    Header Data FIFO
        Register R,  VID_CDcount,  3 ; &67    Bit Buffer Input Counter
        Register R,  VID_SCDcount, 3 ; &68    Bit Buffer Input Counter
        Register W,  VID_HDS         ; &69    Header Search
        Register RW, VID_LSO         ; &6A    SRC Luminance Offset
        Register RW, VID_LSR_0       ; &6B
        Register RW, VID_CSO         ; &6C    SRC Chrominance Offset
        Register RW, VID_LSR_8       ; &6D
        Register RW, VID_YDO         ; &6E    Display Y Offset
        Register RW, VID_YDS         ; &6F    Display Y End
        Register RW, VID_XDO_8       ; &70
        Register RW, VID_XDO_0       ; &71
        Register RW, VID_XDS_8       ; &72
        Register RW, VID_XDS_0       ; &73
        Register RW, VID_DCF_8       ; &74
        Register RW, VID_DCF_0       ; &75
        Register W,  VID_QMW         ; &76    Quantization Matrix Data
                                     ^ &78
        Register R,  VID_REV         ; &78    STi3520L Revision
        Register RW, VID_DCF_16      ; &79
                                     ^ &7E
        Register RW, CFG_RST         ; &7E    CFG_RST
        Register W,  CFG_WSD         ; &7F    CFG_WSD
        Register RW, VID_UDS         ; &80    Up/Down Scaling
        Register RW, VSP_XFH         ; &81    Displayed Picture Height
        Register RW, VID_RYDS        ; &82    Real YDS on YDS Register
                                     ^ &8C
        Register RW, VSP_DFP_8       ; &8C
        Register RW, VSP_DFP_0       ; &8D
        Register RW, VSP_RFP_8       ; &8E
        Register RW, VSP_RFP_0       ; &8F
        Register RW, VID_MWV         ; &90    MPEG Video Mix Weight
        Register RW, VID_MWS         ; &91    Still Picture Mix Weight
        Register RW, VID_BKC_8       ; &92
        Register RW, VID_BKC_0       ; &93
        Register RW, VSP_VBG_8       ; &94
        Register RW, VSP_VBG_0       ; &95
        Register RW, VSP_NFL_8       ; &96
        Register RW, VSP_NFL_0       ; &97
        Register RW, VSP_DFP2_8      ; &98
        Register RW, VSP_DFP2_0      ; &99
                                     ^ &A4
        Register RW, VSP_DFS,      2 ; &A4    Decoded Frame Size
        Register RW, VSP_DFW         ; &A5    Decoded Frame Width
        Register RW, VSP_DFA,      2 ; &A6    Decoded Frame Adjust
        Register RW, VSP_XFS,      2 ; &A7    Displayed Still Picture Size
        Register RW, VSP_XFW         ; &A8    Displayed Still Picture Width
        Register RW, VSP_XFA,      2 ; &A9    Displayed Frame Adjust
                                     ^ &AC
        Register RW, VSP_PAN_8       ; &AC
        Register RW, VSP_PAN_0       ; &AD
        Register RW, VSP_SCN_8       ; &AE
        Register RW, VSP_SCN_0       ; &AF
                                     ^ &EA
        Register RW, VSP_LSO         ; &EA    SRC Luminance Offset
        Register RW, VSP_LSR_0       ; &EB
        Register RW, VSP_CSO         ; &EC    SRC Chrominance Offset
        Register RW, VSP_LSR_8       ; &ED
        Register RW, VSP_YDO         ; &EE    Display Still Picture Y Offset
        Register RW, VSP_YDS         ; &EF    Display Still Picture Y End
        Register RW, VSP_XDO_8       ; &F0
        Register RW, VSP_XDO_0       ; &F1
        Register RW, VSP_XDS_8       ; &F2
        Register RW, VSP_XDS_0       ; &F3
                                     ^ &F5
        Register RW, VSP_DCF         ; &F5    Display Configuration

        CompositeRegister R,  PES_SCx, 5 ;    PES_SC(x)
        CompositeRegister R,  PES_TSx, 5 ;    PES_TS(x)
        CompositeRegister RW, VID_ABG, 2 ;    Start of Audio Bit Buffer
        CompositeRegister R,  VID_ABL, 2 ;    Audio Bit Buffer Level
        CompositeRegister RW, VID_ABS, 2 ;    Audio Bit Buffer Stop
        CompositeRegister RW, VID_ABT, 2 ;    Audio Bit Buffer Threshold
        CompositeRegister RW, VID_BFP, 2 ;    Backward Frame Pointer
        CompositeRegister RW, VID_BKC, 2 ;    Background Colour
        CompositeRegister RW, VID_DCF, 3 ;    Display Configuration
        CompositeRegister RW, VID_DFP, 2 ;    Displayed Frame Pointer
        CompositeRegister RW, VID_FFP, 2 ;    Forward Frame Pointer
        CompositeRegister RW, VID_ITM, 3 ;    Interrupt Mask
        CompositeRegister RW, VID_ITS, 3 ;    Interrupt Status
        CompositeRegister RW, VID_LSR, 2 ;    SRC Resolution
        CompositeRegister RW, VID_PAN, 2 ;    Pan Vector
        CompositeRegister RW, VID_RFP, 2 ;    Reconstructed Frame Pointer
        CompositeRegister RW, VID_SCN, 2 ;    Scan Vector
        CompositeRegister R,  VID_STA, 3 ;    Status
        CompositeRegister RW, VID_VBG, 2 ;    Start of Video Bit Buffer
        CompositeRegister R,  VID_VBL, 2 ;    Video Bit Buffer Level
        CompositeRegister RW, VID_VBS, 2 ;    Video Bit Buffer Stop
        CompositeRegister RW, VID_VBT, 2 ;    Video Bit Buffer Threshold
        CompositeRegister RW, VID_XDO, 2 ;    Display X Offset
        CompositeRegister RW, VID_XDS, 2 ;    Display X End
        CompositeRegister RW, VSP_DFP, 2 ;    Displayed Still Picture Pointer
        CompositeRegister RW, VSP_DFP2, 2 ;   Displayed Frame Pointer 2
        CompositeRegister RW, VSP_LSR, 2 ;    SRC Resolution
        CompositeRegister RW, VSP_NFL, 2 ;    Number of Field Lines for Unrolling
        CompositeRegister RW, VSP_PAN, 2 ;    Pan Vector
        CompositeRegister RW, VSP_RFP, 2 ;    Reconstructed Still Picture Pointer
        CompositeRegister RW, VSP_SCN, 2 ;    Scan Vector
        CompositeRegister RW, VSP_VBG, 2 ;    Start of Video Bit Buffer
        CompositeRegister RW, VSP_XDO, 2 ;    Display X Offset
        CompositeRegister RW, VSP_XDS, 2 ;    Display X End


; Audio registers

Register_Base   SETA    MPEG_Base_Address + Offset_MPEG_Audio_Registers

                                     ^ &06
        Register R,  AUD_ANC_0       ; &06
        Register R,  AUD_ANC_8       ; &07
        Register R,  AUD_ANC_16      ; &08
        Register R,  AUD_ANC_24      ; &09
        Register R,  AUD_ESC_0       ; &0A
        Register R,  AUD_ESC_8       ; &0B
        Register R,  AUD_ESC_16      ; &0C
        Register R,  AUD_ESC_24      ; &0D
        Register R,  AUD_ESC_32      ; &0E
        Register R,  AUD_ESCX        ; &0F    Elementary Stream Clock Reference Extension Field
        Register W,  STC_INC         ; &10    STC Accumulator Increment
        Register RW, AUD_LRP         ; &11    LRCK Polarity
                                     ^ &14
        Register RW, AUD_FFL_0       ; &14
        Register RW, AUD_FFL_8       ; &15
        Register RW, AUD_P18         ; &16    PCM Output Precision
                                     ^ &18
        Register RW, AUD_CDI         ; &18    Compressed Data Input
        Register RW, AUD_FOR         ; &19    PCM Output Format
        Register R,  AUD_ITR_0       ; &1A
        Register R,  AUD_ITR_8       ; &1B
        Register RW, AUD_ITM_0       ; &1C
        Register RW, AUD_ITM_8       ; &1D
        Register RW, AUD_RCA         ; &1E    Right Channel Attenuation
        Register RW, AUD_EXT         ; &1F    Decoding Mode Extension
        Register RW, AUD_LCA         ; &20    Left Channel Attenuation
        Register W,  STC_CTL         ; &21    STC Control
        Register RW, AUD_SID         ; &22    Audio Stream ID
        Register RW, AUD_SYN         ; &23    Packet Sync Mode
        Register RW, AUD_IDE         ; &24    Audio Stream ID Enable
        Register RW, AUD_SCM         ; &25    Sync Confirmation Mode
        Register R,  AUD_SYS         ; &26    Synchronization Status
        Register RW, AUD_SYE         ; &27    Sync Word Extension
        Register RW, AUD_LCK         ; &28    Sync Words Until Lock
                                     ^ &2A
        Register RW, AUD_CRC         ; &2A    CRC Error Concealment Mode
                                     ^ &2C
        Register RW, AUD_SEM         ; &2C    Sync Error Concealment Mode
                                     ^ &2E
        Register RW, AUD_PLY         ; &2E    Play
                                     ^ &30
        Register RW, AUD_MUT         ; &30    Mute
                                     ^ &32
        Register RW, AUD_SKP         ; &32    Skip Next Frame
                                     ^ &36
        Register RW, AUD_ISS         ; &36    Input Stream Selection
                                     ^ &38
        Register RW, AUD_ORD         ; &38    PCM Output Bit Order
                                     ^ &40
        Register RW, AUD_RES         ; &40    Audio Decoder Software Reset
                                     ^ &42
        Register RW, AUD_RST         ; &42    Restart
                                     ^ &44
        Register R,  AUD_SFR         ; &44    Sampling Frequency
                                     ^ &46
        Register R,  AUD_DEM         ; &46    De-Emphasis Mode
                                     ^ &48
        Register W,  STC_DIV_0       ; &48
        Register W,  STC_DIV_8       ; &49
        Register RW, STC_SAR_0       ; &4A
        Register RW, STC_SAR_8       ; &4B
        Register RW, STC_SAR_16      ; &4C
        Register RW, STC_SAR_24      ; &4D
        Register RW, STC_SAR_32      ; &4E
                                     ^ &52
        Register RW, AUD_IFT         ; &52    Input FIFO Threshold
        Register RW, AUD_SCP         ; &53    SCLK Polarity
                                     ^ &5B
        Register R,  AUD_ITS         ; &5B    Audio Interrupt Extension
        Register RW, AUD_IMS         ; &5C    Audio Interrupt Extension Mask
                                     ^ &5E
        Register R,  AUD_HDR_0       ; &5E
        Register R,  AUD_HDR_8       ; &5F
        Register R,  AUD_HDR_16      ; &60
        Register R,  AUD_HDR_24      ; &61
        Register R,  AUD_PTS_0       ; &62
        Register R,  AUD_PTS_8       ; &63
        Register R,  AUD_PTS_16      ; &64
        Register R,  AUD_PTS_24      ; &65
        Register R,  AUD_PTS_32      ; &66
                                     ^ &6C
        Register R,  AUD_ADA         ; &6C    Anciliary Data Available
                                     ^ &6E
        Register RW, AUD_DIV         ; &6E    PCM Clock Divider
        Register RW, AUD_DIF         ; &6F    PCM Output Justification
        Register RW, AUD_BBE         ; &70    Bit Buffer Enable

        CompositeRegister R,  AUD_ANC, 4 ;    Anciliary Data Buffer
        CompositeRegister R,  AUD_ESC, 5 ;    Elementary Stream Clock Reference
        CompositeRegister RW, AUD_FFL, 2 ;    Free-Format Frame Length
        CompositeRegister R,  AUD_HDR, 4 ;    Frame Header
        CompositeRegister RW, AUD_ITM, 2 ;    Interrupt Mask Register
        CompositeRegister R,  AUD_ITR, 2 ;    Interrupt Status Request Register
        CompositeRegister R,  AUD_PTS, 5 ;    Presentation Time Stamp
        CompositeRegister W,  STC_DIV, 2 ;    STC Divisor
        CompositeRegister RW, STC_SAR, 5 ;    STC Access Register


        END
