# Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 20
attribute \dynports 1
attribute \src "dut.sv:2.1-28.10"
attribute \top 1
module \function_case
  parameter \WIDTH 8
  wire $procmux$16_CMP
  wire $procmux$17_CMP
  wire $procmux$18_CMP
  wire $procmux$19_CMP
  attribute \src "dut.sv:7.30-7.33"
  wire width 8 output 3 \out
  attribute \src "dut.sv:6.24-6.27"
  wire width 2 input 2 \sel
  attribute \src "dut.sv:5.30-5.31"
  wire width 8 input 1 \x
  attribute \full_case 1
  attribute \src "dut.sv:19.17-19.43|dut.sv:15.13-21.20"
  cell $pmux $procmux$15
    parameter \S_WIDTH 4
    parameter \WIDTH 8
    connect \A 8'x
    connect \B { \x \x [6:0] 1'0 \x [5:0] 2'00 \x [4:0] 3'000 }
    connect \S { $procmux$19_CMP $procmux$18_CMP $procmux$17_CMP $procmux$16_CMP }
    connect \Y \out
  end
  attribute \full_case 1
  attribute \src "dut.sv:19.17-19.43|dut.sv:15.13-21.20"
  cell $eq $procmux$16_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \sel
    connect \B 2'11
    connect \Y $procmux$16_CMP
  end
  attribute \full_case 1
  attribute \src "dut.sv:18.17-18.43|dut.sv:15.13-21.20"
  cell $eq $procmux$17_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \sel
    connect \B 2'10
    connect \Y $procmux$17_CMP
  end
  attribute \full_case 1
  attribute \src "dut.sv:17.17-17.43|dut.sv:15.13-21.20"
  cell $eq $procmux$18_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \sel
    connect \B 2'01
    connect \Y $procmux$18_CMP
  end
  attribute \full_case 1
  attribute \src "dut.sv:16.17-16.38|dut.sv:15.13-21.20"
  cell $logic_not $procmux$19_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \sel
    connect \Y $procmux$19_CMP
  end
end
