Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Jun 28 13:53:48 2018
| Host         : PC-201805041311 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-fgg484
| Speed File   : -2  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.147        0.000                      0                  716        0.084        0.000                      0                  716        1.100        0.000                       0                   394  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk_p             {0.000 2.500}        5.000           200.000         
  clk_out1_adc_pll    {0.000 5.000}        10.000          100.000         
  clk_out1_video_pll  {0.000 7.692}        15.385          65.000          
  clkfbout_adc_pll    {0.000 2.500}        5.000           200.000         
  clkfbout_video_pll  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_p                                                                                                                                                               1.100        0.000                       0                     2  
  clk_out1_adc_pll          6.147        0.000                      0                  381        0.084        0.000                      0                  381        4.500        0.000                       0                   171  
  clk_out1_video_pll        8.131        0.000                      0                  335        0.085        0.000                      0                  335        6.838        0.000                       0                   215  
  clkfbout_adc_pll                                                                                                                                                      3.408        0.000                       0                     3  
  clkfbout_video_pll                                                                                                                                                   48.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  sys_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  video_pll_m0/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y1  adc_pll_m0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y2  video_pll_m0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  adc_pll_m0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  adc_pll_m0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  video_pll_m0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  video_pll_m0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  adc_pll_m0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  video_pll_m0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  adc_pll_m0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  video_pll_m0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  adc_pll_m0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_adc_pll
  To Clock:  clk_out1_adc_pll

Setup :            0  Failing Endpoints,  Worst Slack        6.147ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.147ns  (required time - arrival time)
  Source:                 ad7606_sample_m1/wait_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ad7606_sample_m1/wait_cnt_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_adc_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_adc_pll rise@10.000ns - clk_out1_adc_pll rise@0.000ns)
  Data Path Delay:        3.756ns  (logic 0.694ns (18.479%)  route 3.062ns (81.521%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 8.434 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.088ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.065     1.916    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.056 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.608    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.527 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         1.439    -1.088    ad7606_sample_m1/CLK
    SLICE_X4Y72          FDCE                                         r  ad7606_sample_m1/wait_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y72          FDCE (Prop_fdce_C_Q)         0.379    -0.709 f  ad7606_sample_m1/wait_cnt_reg[6]/Q
                         net (fo=2, routed)           0.674    -0.035    ad7606_sample_m1/wait_cnt_reg_n_0_[6]
    SLICE_X4Y73          LUT4 (Prop_lut4_I0_O)        0.105     0.070 r  ad7606_sample_m1/wait_cnt[31]_i_8__0/O
                         net (fo=1, routed)           0.807     0.876    ad7606_sample_m1/wait_cnt[31]_i_8__0_n_0
    SLICE_X6Y73          LUT6 (Prop_lut6_I2_O)        0.105     0.981 r  ad7606_sample_m1/wait_cnt[31]_i_3__0/O
                         net (fo=34, routed)          1.581     2.563    ad7606_sample_m1/wait_cnt[31]_i_3__0_n_0
    SLICE_X8Y77          LUT5 (Prop_lut5_I1_O)        0.105     2.668 r  ad7606_sample_m1/wait_cnt[28]_i_1__0/O
                         net (fo=1, routed)           0.000     2.668    ad7606_sample_m1/wait_cnt[28]
    SLICE_X8Y77          FDCE                                         r  ad7606_sample_m1/wait_cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adc_pll rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    10.813 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.004    11.817    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107     5.709 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     7.091    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.168 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         1.266     8.434    ad7606_sample_m1/CLK
    SLICE_X8Y77          FDCE                                         r  ad7606_sample_m1/wait_cnt_reg[28]/C
                         clock pessimism              0.372     8.805    
                         clock uncertainty           -0.066     8.739    
    SLICE_X8Y77          FDCE (Setup_fdce_C_D)        0.076     8.815    ad7606_sample_m1/wait_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                          8.815    
                         arrival time                          -2.668    
  -------------------------------------------------------------------
                         slack                                  6.147    

Slack (MET) :             6.251ns  (required time - arrival time)
  Source:                 ad7606_sample_m1/wait_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ad7606_sample_m1/wait_cnt_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_adc_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_adc_pll rise@10.000ns - clk_out1_adc_pll rise@0.000ns)
  Data Path Delay:        3.650ns  (logic 1.856ns (50.856%)  route 1.794ns (49.144%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 8.434 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.090ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.065     1.916    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.056 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.608    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.527 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         1.437    -1.090    ad7606_sample_m1/CLK
    SLICE_X6Y76          FDCE                                         r  ad7606_sample_m1/wait_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDCE (Prop_fdce_C_Q)         0.433    -0.657 r  ad7606_sample_m1/wait_cnt_reg[0]/Q
                         net (fo=35, routed)          0.894     0.237    ad7606_sample_m1/wait_cnt_reg_n_0_[0]
    SLICE_X5Y71          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     0.717 r  ad7606_sample_m1/wait_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.717    ad7606_sample_m1/wait_cnt0_carry_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.815 r  ad7606_sample_m1/wait_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.815    ad7606_sample_m1/wait_cnt0_carry__0_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.913 r  ad7606_sample_m1/wait_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.913    ad7606_sample_m1/wait_cnt0_carry__1_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.011 r  ad7606_sample_m1/wait_cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.008     1.019    ad7606_sample_m1/wait_cnt0_carry__2_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.117 r  ad7606_sample_m1/wait_cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.117    ad7606_sample_m1/wait_cnt0_carry__3_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.215 r  ad7606_sample_m1/wait_cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.215    ad7606_sample_m1/wait_cnt0_carry__4_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     1.415 r  ad7606_sample_m1/wait_cnt0_carry__5/O[2]
                         net (fo=1, routed)           0.892     2.307    ad7606_sample_m1/wait_cnt0_carry__5_n_5
    SLICE_X8Y77          LUT5 (Prop_lut5_I0_O)        0.253     2.560 r  ad7606_sample_m1/wait_cnt[27]_i_1__0/O
                         net (fo=1, routed)           0.000     2.560    ad7606_sample_m1/wait_cnt[27]
    SLICE_X8Y77          FDCE                                         r  ad7606_sample_m1/wait_cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adc_pll rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    10.813 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.004    11.817    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107     5.709 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     7.091    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.168 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         1.266     8.434    ad7606_sample_m1/CLK
    SLICE_X8Y77          FDCE                                         r  ad7606_sample_m1/wait_cnt_reg[27]/C
                         clock pessimism              0.372     8.805    
                         clock uncertainty           -0.066     8.739    
    SLICE_X8Y77          FDCE (Setup_fdce_C_D)        0.072     8.811    ad7606_sample_m1/wait_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                          8.811    
                         arrival time                          -2.560    
  -------------------------------------------------------------------
                         slack                                  6.251    

Slack (MET) :             6.307ns  (required time - arrival time)
  Source:                 ad7606_if_m0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_adc_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_adc_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_adc_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_adc_pll rise@10.000ns - clk_out1_adc_pll rise@0.000ns)
  Data Path Delay:        3.078ns  (logic 0.538ns (17.479%)  route 2.540ns (82.521%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 8.478 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.077ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.065     1.916    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.056 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.608    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.527 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         1.450    -1.077    ad7606_if_m0/clk_out1
    SLICE_X2Y84          FDRE                                         r  ad7606_if_m0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.433    -0.644 f  ad7606_if_m0/FSM_sequential_state_reg[0]/Q
                         net (fo=28, routed)          1.758     1.114    ad7606_if_m0/state__0[0]
    SLICE_X9Y78          LUT6 (Prop_lut6_I2_O)        0.105     1.219 r  ad7606_if_m0/buffer_i_1__0/O
                         net (fo=12, routed)          0.782     2.001    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]
    RAMB18_X0Y32         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adc_pll rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    10.813 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.004    11.817    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107     5.709 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     7.091    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.168 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         1.310     8.478    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y32         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.372     8.850    
                         clock uncertainty           -0.066     8.784    
    RAMB18_X0Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.476     8.308    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          8.308    
                         arrival time                          -2.001    
  -------------------------------------------------------------------
                         slack                                  6.307    

Slack (MET) :             6.372ns  (required time - arrival time)
  Source:                 ad7606_sample_m0/wait_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ad7606_sample_m0/wait_cnt_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_adc_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_adc_pll rise@10.000ns - clk_out1_adc_pll rise@0.000ns)
  Data Path Delay:        3.550ns  (logic 1.923ns (54.177%)  route 1.627ns (45.823%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 8.432 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.155ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.065     1.916    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.056 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.608    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.527 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         1.372    -1.155    ad7606_sample_m0/CLK
    SLICE_X9Y72          FDCE                                         r  ad7606_sample_m0/wait_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDCE (Prop_fdce_C_Q)         0.379    -0.776 r  ad7606_sample_m0/wait_cnt_reg[1]/Q
                         net (fo=2, routed)           0.927     0.151    ad7606_sample_m0/wait_cnt[1]
    SLICE_X10Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.528     0.679 r  ad7606_sample_m0/wait_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.679    ad7606_sample_m0/wait_cnt0_carry_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.779 r  ad7606_sample_m0/wait_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.779    ad7606_sample_m0/wait_cnt0_carry__0_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.879 r  ad7606_sample_m0/wait_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.879    ad7606_sample_m0/wait_cnt0_carry__1_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.979 r  ad7606_sample_m0/wait_cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.979    ad7606_sample_m0/wait_cnt0_carry__2_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.079 r  ad7606_sample_m0/wait_cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.079    ad7606_sample_m0/wait_cnt0_carry__3_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.179 r  ad7606_sample_m0/wait_cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.008     1.187    ad7606_sample_m0/wait_cnt0_carry__4_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.287 r  ad7606_sample_m0/wait_cnt0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.287    ad7606_sample_m0/wait_cnt0_carry__5_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     1.465 r  ad7606_sample_m0/wait_cnt0_carry__6/O[0]
                         net (fo=1, routed)           0.692     2.157    ad7606_sample_m0/wait_cnt0_carry__6_n_7
    SLICE_X11Y76         LUT5 (Prop_lut5_I0_O)        0.238     2.395 r  ad7606_sample_m0/wait_cnt[29]_i_1/O
                         net (fo=1, routed)           0.000     2.395    ad7606_sample_m0/wait_cnt_0[29]
    SLICE_X11Y76         FDCE                                         r  ad7606_sample_m0/wait_cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adc_pll rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    10.813 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.004    11.817    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107     5.709 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     7.091    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.168 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         1.264     8.432    ad7606_sample_m0/CLK
    SLICE_X11Y76         FDCE                                         r  ad7606_sample_m0/wait_cnt_reg[29]/C
                         clock pessimism              0.372     8.803    
                         clock uncertainty           -0.066     8.737    
    SLICE_X11Y76         FDCE (Setup_fdce_C_D)        0.030     8.767    ad7606_sample_m0/wait_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                          8.767    
                         arrival time                          -2.395    
  -------------------------------------------------------------------
                         slack                                  6.372    

Slack (MET) :             6.375ns  (required time - arrival time)
  Source:                 ad7606_sample_m0/wait_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ad7606_sample_m0/wait_cnt_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_adc_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_adc_pll rise@10.000ns - clk_out1_adc_pll rise@0.000ns)
  Data Path Delay:        3.549ns  (logic 1.950ns (54.945%)  route 1.599ns (45.055%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 8.432 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.155ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.065     1.916    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.056 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.608    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.527 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         1.372    -1.155    ad7606_sample_m0/CLK
    SLICE_X9Y72          FDCE                                         r  ad7606_sample_m0/wait_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDCE (Prop_fdce_C_Q)         0.379    -0.776 r  ad7606_sample_m0/wait_cnt_reg[1]/Q
                         net (fo=2, routed)           0.927     0.151    ad7606_sample_m0/wait_cnt[1]
    SLICE_X10Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.528     0.679 r  ad7606_sample_m0/wait_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.679    ad7606_sample_m0/wait_cnt0_carry_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.779 r  ad7606_sample_m0/wait_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.779    ad7606_sample_m0/wait_cnt0_carry__0_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.879 r  ad7606_sample_m0/wait_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.879    ad7606_sample_m0/wait_cnt0_carry__1_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.979 r  ad7606_sample_m0/wait_cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.979    ad7606_sample_m0/wait_cnt0_carry__2_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.079 r  ad7606_sample_m0/wait_cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.079    ad7606_sample_m0/wait_cnt0_carry__3_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.179 r  ad7606_sample_m0/wait_cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.008     1.187    ad7606_sample_m0/wait_cnt0_carry__4_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.287 r  ad7606_sample_m0/wait_cnt0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.287    ad7606_sample_m0/wait_cnt0_carry__5_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     1.486 r  ad7606_sample_m0/wait_cnt0_carry__6/O[2]
                         net (fo=1, routed)           0.664     2.150    ad7606_sample_m0/wait_cnt0_carry__6_n_5
    SLICE_X11Y76         LUT5 (Prop_lut5_I0_O)        0.244     2.394 r  ad7606_sample_m0/wait_cnt[31]_i_2/O
                         net (fo=1, routed)           0.000     2.394    ad7606_sample_m0/wait_cnt_0[31]
    SLICE_X11Y76         FDCE                                         r  ad7606_sample_m0/wait_cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adc_pll rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    10.813 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.004    11.817    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107     5.709 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     7.091    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.168 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         1.264     8.432    ad7606_sample_m0/CLK
    SLICE_X11Y76         FDCE                                         r  ad7606_sample_m0/wait_cnt_reg[31]/C
                         clock pessimism              0.372     8.803    
                         clock uncertainty           -0.066     8.737    
    SLICE_X11Y76         FDCE (Setup_fdce_C_D)        0.032     8.769    ad7606_sample_m0/wait_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                          8.769    
                         arrival time                          -2.394    
  -------------------------------------------------------------------
                         slack                                  6.375    

Slack (MET) :             6.382ns  (required time - arrival time)
  Source:                 ad7606_if_m0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_adc_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ad7606_sample_m0/adc_data_narrow_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_adc_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_adc_pll rise@10.000ns - clk_out1_adc_pll rise@0.000ns)
  Data Path Delay:        3.270ns  (logic 0.538ns (16.450%)  route 2.732ns (83.550%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 8.439 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.077ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.065     1.916    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.056 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.608    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.527 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         1.450    -1.077    ad7606_if_m0/clk_out1
    SLICE_X2Y84          FDRE                                         r  ad7606_if_m0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.433    -0.644 r  ad7606_if_m0/FSM_sequential_state_reg[2]/Q
                         net (fo=24, routed)          1.317     0.673    ad7606_if_m0/state__0[2]
    SLICE_X9Y80          LUT4 (Prop_lut4_I3_O)        0.105     0.778 r  ad7606_if_m0/adc_data_offset[15]_i_1/O
                         net (fo=32, routed)          1.416     2.193    ad7606_sample_m0/FSM_sequential_state_reg[1][0]
    SLICE_X9Y82          FDCE                                         r  ad7606_sample_m0/adc_data_narrow_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adc_pll rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    10.813 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.004    11.817    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107     5.709 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     7.091    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.168 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         1.271     8.439    ad7606_sample_m0/CLK
    SLICE_X9Y82          FDCE                                         r  ad7606_sample_m0/adc_data_narrow_reg[1]/C
                         clock pessimism              0.372     8.810    
                         clock uncertainty           -0.066     8.744    
    SLICE_X9Y82          FDCE (Setup_fdce_C_CE)      -0.168     8.576    ad7606_sample_m0/adc_data_narrow_reg[1]
  -------------------------------------------------------------------
                         required time                          8.576    
                         arrival time                          -2.193    
  -------------------------------------------------------------------
                         slack                                  6.382    

Slack (MET) :             6.382ns  (required time - arrival time)
  Source:                 ad7606_if_m0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_adc_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ad7606_sample_m0/adc_data_narrow_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_adc_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_adc_pll rise@10.000ns - clk_out1_adc_pll rise@0.000ns)
  Data Path Delay:        3.270ns  (logic 0.538ns (16.450%)  route 2.732ns (83.550%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 8.439 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.077ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.065     1.916    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.056 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.608    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.527 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         1.450    -1.077    ad7606_if_m0/clk_out1
    SLICE_X2Y84          FDRE                                         r  ad7606_if_m0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.433    -0.644 r  ad7606_if_m0/FSM_sequential_state_reg[2]/Q
                         net (fo=24, routed)          1.317     0.673    ad7606_if_m0/state__0[2]
    SLICE_X9Y80          LUT4 (Prop_lut4_I3_O)        0.105     0.778 r  ad7606_if_m0/adc_data_offset[15]_i_1/O
                         net (fo=32, routed)          1.416     2.193    ad7606_sample_m0/FSM_sequential_state_reg[1][0]
    SLICE_X9Y82          FDCE                                         r  ad7606_sample_m0/adc_data_narrow_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adc_pll rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    10.813 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.004    11.817    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107     5.709 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     7.091    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.168 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         1.271     8.439    ad7606_sample_m0/CLK
    SLICE_X9Y82          FDCE                                         r  ad7606_sample_m0/adc_data_narrow_reg[3]/C
                         clock pessimism              0.372     8.810    
                         clock uncertainty           -0.066     8.744    
    SLICE_X9Y82          FDCE (Setup_fdce_C_CE)      -0.168     8.576    ad7606_sample_m0/adc_data_narrow_reg[3]
  -------------------------------------------------------------------
                         required time                          8.576    
                         arrival time                          -2.193    
  -------------------------------------------------------------------
                         slack                                  6.382    

Slack (MET) :             6.382ns  (required time - arrival time)
  Source:                 ad7606_if_m0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_adc_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ad7606_sample_m0/adc_data_narrow_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_adc_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_adc_pll rise@10.000ns - clk_out1_adc_pll rise@0.000ns)
  Data Path Delay:        3.270ns  (logic 0.538ns (16.450%)  route 2.732ns (83.550%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 8.439 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.077ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.065     1.916    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.056 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.608    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.527 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         1.450    -1.077    ad7606_if_m0/clk_out1
    SLICE_X2Y84          FDRE                                         r  ad7606_if_m0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.433    -0.644 r  ad7606_if_m0/FSM_sequential_state_reg[2]/Q
                         net (fo=24, routed)          1.317     0.673    ad7606_if_m0/state__0[2]
    SLICE_X9Y80          LUT4 (Prop_lut4_I3_O)        0.105     0.778 r  ad7606_if_m0/adc_data_offset[15]_i_1/O
                         net (fo=32, routed)          1.416     2.193    ad7606_sample_m0/FSM_sequential_state_reg[1][0]
    SLICE_X9Y82          FDCE                                         r  ad7606_sample_m0/adc_data_narrow_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adc_pll rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    10.813 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.004    11.817    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107     5.709 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     7.091    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.168 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         1.271     8.439    ad7606_sample_m0/CLK
    SLICE_X9Y82          FDCE                                         r  ad7606_sample_m0/adc_data_narrow_reg[5]/C
                         clock pessimism              0.372     8.810    
                         clock uncertainty           -0.066     8.744    
    SLICE_X9Y82          FDCE (Setup_fdce_C_CE)      -0.168     8.576    ad7606_sample_m0/adc_data_narrow_reg[5]
  -------------------------------------------------------------------
                         required time                          8.576    
                         arrival time                          -2.193    
  -------------------------------------------------------------------
                         slack                                  6.382    

Slack (MET) :             6.382ns  (required time - arrival time)
  Source:                 ad7606_if_m0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_adc_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ad7606_sample_m0/adc_data_offset_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_adc_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_adc_pll rise@10.000ns - clk_out1_adc_pll rise@0.000ns)
  Data Path Delay:        3.270ns  (logic 0.538ns (16.450%)  route 2.732ns (83.550%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 8.439 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.077ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.065     1.916    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.056 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.608    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.527 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         1.450    -1.077    ad7606_if_m0/clk_out1
    SLICE_X2Y84          FDRE                                         r  ad7606_if_m0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.433    -0.644 r  ad7606_if_m0/FSM_sequential_state_reg[2]/Q
                         net (fo=24, routed)          1.317     0.673    ad7606_if_m0/state__0[2]
    SLICE_X9Y80          LUT4 (Prop_lut4_I3_O)        0.105     0.778 r  ad7606_if_m0/adc_data_offset[15]_i_1/O
                         net (fo=32, routed)          1.416     2.193    ad7606_sample_m0/FSM_sequential_state_reg[1][0]
    SLICE_X9Y82          FDCE                                         r  ad7606_sample_m0/adc_data_offset_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adc_pll rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    10.813 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.004    11.817    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107     5.709 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     7.091    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.168 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         1.271     8.439    ad7606_sample_m0/CLK
    SLICE_X9Y82          FDCE                                         r  ad7606_sample_m0/adc_data_offset_reg[9]/C
                         clock pessimism              0.372     8.810    
                         clock uncertainty           -0.066     8.744    
    SLICE_X9Y82          FDCE (Setup_fdce_C_CE)      -0.168     8.576    ad7606_sample_m0/adc_data_offset_reg[9]
  -------------------------------------------------------------------
                         required time                          8.576    
                         arrival time                          -2.193    
  -------------------------------------------------------------------
                         slack                                  6.382    

Slack (MET) :             6.433ns  (required time - arrival time)
  Source:                 ad7606_sample_m0/wait_cnt_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ad7606_sample_m0/wait_cnt_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_adc_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_adc_pll rise@10.000ns - clk_out1_adc_pll rise@0.000ns)
  Data Path Delay:        3.492ns  (logic 0.694ns (19.876%)  route 2.798ns (80.124%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 8.431 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.156ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.065     1.916    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.056 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.608    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.527 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         1.371    -1.156    ad7606_sample_m0/CLK
    SLICE_X11Y73         FDCE                                         r  ad7606_sample_m0/wait_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y73         FDCE (Prop_fdce_C_Q)         0.379    -0.777 f  ad7606_sample_m0/wait_cnt_reg[20]/Q
                         net (fo=2, routed)           0.696    -0.081    ad7606_sample_m0/wait_cnt[20]
    SLICE_X9Y72          LUT4 (Prop_lut4_I0_O)        0.105     0.024 r  ad7606_sample_m0/wait_cnt[31]_i_9/O
                         net (fo=2, routed)           0.657     0.681    ad7606_sample_m0/wait_cnt[31]_i_9_n_0
    SLICE_X9Y73          LUT5 (Prop_lut5_I4_O)        0.105     0.786 r  ad7606_sample_m0/wait_cnt[31]_i_4/O
                         net (fo=32, routed)          1.445     2.231    ad7606_sample_m0/wait_cnt[31]_i_4_n_0
    SLICE_X11Y75         LUT5 (Prop_lut5_I2_O)        0.105     2.336 r  ad7606_sample_m0/wait_cnt[28]_i_1/O
                         net (fo=1, routed)           0.000     2.336    ad7606_sample_m0/wait_cnt_0[28]
    SLICE_X11Y75         FDCE                                         r  ad7606_sample_m0/wait_cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adc_pll rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    10.813 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.004    11.817    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107     5.709 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     7.091    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.168 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         1.263     8.431    ad7606_sample_m0/CLK
    SLICE_X11Y75         FDCE                                         r  ad7606_sample_m0/wait_cnt_reg[28]/C
                         clock pessimism              0.372     8.802    
                         clock uncertainty           -0.066     8.736    
    SLICE_X11Y75         FDCE (Setup_fdce_C_D)        0.033     8.769    ad7606_sample_m0/wait_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                          8.769    
                         arrival time                          -2.336    
  -------------------------------------------------------------------
                         slack                                  6.433    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 ad7606_sample_m0/sample_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_adc_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_adc_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_adc_pll rise@0.000ns - clk_out1_adc_pll rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.164ns (51.055%)  route 0.157ns (48.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.440     0.809    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.574 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.075    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         0.566    -0.483    ad7606_sample_m0/CLK
    SLICE_X8Y81          FDCE                                         r  ad7606_sample_m0/sample_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDCE (Prop_fdce_C_Q)         0.164    -0.319 r  ad7606_sample_m0/sample_cnt_reg[3]/Q
                         net (fo=5, routed)           0.157    -0.162    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]
    RAMB18_X0Y32         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.480     0.880    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.287 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.744    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         0.875    -0.840    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y32         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.411    -0.429    
    RAMB18_X0Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.246    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 ad7606_sample_m0/sample_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_adc_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_adc_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_adc_pll rise@0.000ns - clk_out1_adc_pll rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.164ns (51.008%)  route 0.158ns (48.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.440     0.809    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.574 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.075    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         0.566    -0.483    ad7606_sample_m0/CLK
    SLICE_X8Y81          FDCE                                         r  ad7606_sample_m0/sample_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDCE (Prop_fdce_C_Q)         0.164    -0.319 r  ad7606_sample_m0/sample_cnt_reg[5]/Q
                         net (fo=3, routed)           0.158    -0.162    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[5]
    RAMB18_X0Y32         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.480     0.880    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.287 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.744    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         0.875    -0.840    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y32         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.411    -0.429    
    RAMB18_X0Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.246    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 ad7606_sample_m1/sample_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_adc_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_adc_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_adc_pll rise@0.000ns - clk_out1_adc_pll rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.837%)  route 0.219ns (57.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.440     0.809    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.574 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.075    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         0.560    -0.489    ad7606_sample_m1/CLK
    SLICE_X8Y75          FDCE                                         r  ad7606_sample_m1/sample_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDCE (Prop_fdce_C_Q)         0.164    -0.325 r  ad7606_sample_m1/sample_cnt_reg[8]/Q
                         net (fo=4, routed)           0.219    -0.106    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[8]
    RAMB18_X0Y30         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.480     0.880    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.287 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.744    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         0.870    -0.845    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y30         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.411    -0.434    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.251    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 ad7606_sample_m1/sample_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_adc_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_adc_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_adc_pll rise@0.000ns - clk_out1_adc_pll rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.245%)  route 0.248ns (63.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.440     0.809    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.574 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.075    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         0.560    -0.489    ad7606_sample_m1/CLK
    SLICE_X9Y75          FDCE                                         r  ad7606_sample_m1/sample_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y75          FDCE (Prop_fdce_C_Q)         0.141    -0.348 r  ad7606_sample_m1/sample_cnt_reg[0]/Q
                         net (fo=8, routed)           0.248    -0.100    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[0]
    RAMB18_X0Y30         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.480     0.880    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.287 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.744    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         0.870    -0.845    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y30         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.411    -0.434    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.251    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 ad7606_sample_m1/sample_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_adc_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_adc_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_adc_pll rise@0.000ns - clk_out1_adc_pll rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.886%)  route 0.228ns (58.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.440     0.809    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.574 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.075    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         0.560    -0.489    ad7606_sample_m1/CLK
    SLICE_X8Y75          FDCE                                         r  ad7606_sample_m1/sample_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDCE (Prop_fdce_C_Q)         0.164    -0.325 r  ad7606_sample_m1/sample_cnt_reg[6]/Q
                         net (fo=6, routed)           0.228    -0.098    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[6]
    RAMB18_X0Y30         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.480     0.880    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.287 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.744    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         0.870    -0.845    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y30         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.411    -0.434    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.251    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 ad7606_sample_m0/adc_data_narrow_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_adc_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_adc_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_adc_pll rise@0.000ns - clk_out1_adc_pll rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.164ns (32.588%)  route 0.339ns (67.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.440     0.809    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.574 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.075    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         0.567    -0.482    ad7606_sample_m0/CLK
    SLICE_X8Y82          FDCE                                         r  ad7606_sample_m0/adc_data_narrow_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDCE (Prop_fdce_C_Q)         0.164    -0.318 r  ad7606_sample_m0/adc_data_narrow_reg[6]/Q
                         net (fo=1, routed)           0.339     0.021    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[6]
    RAMB18_X0Y32         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.480     0.880    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.287 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.744    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         0.875    -0.840    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y32         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.411    -0.429    
    RAMB18_X0Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[10])
                                                      0.296    -0.133    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.133    
                         arrival time                           0.021    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 ad7606_sample_m1/adc_data_offset_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ad7606_sample_m1/adc_data_narrow_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_adc_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_adc_pll rise@0.000ns - clk_out1_adc_pll rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.455ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.440     0.809    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.574 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.075    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         0.594    -0.455    ad7606_sample_m1/CLK
    SLICE_X7Y81          FDCE                                         r  ad7606_sample_m1/adc_data_offset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y81          FDCE (Prop_fdce_C_Q)         0.141    -0.314 r  ad7606_sample_m1/adc_data_offset_reg[11]/Q
                         net (fo=1, routed)           0.108    -0.206    ad7606_sample_m1/adc_data_offset_reg_n_0_[11]
    SLICE_X7Y80          FDCE                                         r  ad7606_sample_m1/adc_data_narrow_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.480     0.880    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.287 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.744    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         0.862    -0.853    ad7606_sample_m1/CLK
    SLICE_X7Y80          FDCE                                         r  ad7606_sample_m1/adc_data_narrow_reg[3]/C
                         clock pessimism              0.411    -0.442    
    SLICE_X7Y80          FDCE (Hold_fdce_C_D)         0.070    -0.372    ad7606_sample_m1/adc_data_narrow_reg[3]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 ad7606_if_m0/ad_ch2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_adc_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ad7606_sample_m1/adc_data_offset_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_adc_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_adc_pll rise@0.000ns - clk_out1_adc_pll rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.136%)  route 0.115ns (44.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.453ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.440     0.809    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.574 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.075    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         0.596    -0.453    ad7606_if_m0/clk_out1
    SLICE_X7Y83          FDRE                                         r  ad7606_if_m0/ad_ch2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.312 r  ad7606_if_m0/ad_ch2_reg[11]/Q
                         net (fo=1, routed)           0.115    -0.197    ad7606_sample_m1/D[3]
    SLICE_X7Y81          FDCE                                         r  ad7606_sample_m1/adc_data_offset_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.480     0.880    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.287 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.744    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         0.863    -0.852    ad7606_sample_m1/CLK
    SLICE_X7Y81          FDCE                                         r  ad7606_sample_m1/adc_data_offset_reg[11]/C
                         clock pessimism              0.411    -0.441    
    SLICE_X7Y81          FDCE (Hold_fdce_C_D)         0.070    -0.371    ad7606_sample_m1/adc_data_offset_reg[11]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 ad7606_sample_m1/adc_data_offset_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ad7606_sample_m1/adc_data_narrow_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_adc_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_adc_pll rise@0.000ns - clk_out1_adc_pll rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.614%)  route 0.116ns (41.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.882ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.440     0.809    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.574 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.075    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         0.565    -0.484    ad7606_sample_m1/CLK
    SLICE_X10Y80         FDCE                                         r  ad7606_sample_m1/adc_data_offset_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y80         FDCE (Prop_fdce_C_Q)         0.164    -0.320 r  ad7606_sample_m1/adc_data_offset_reg[15]/Q
                         net (fo=1, routed)           0.116    -0.204    ad7606_sample_m1/adc_data_offset_reg_n_0_[15]
    SLICE_X9Y79          FDCE                                         r  ad7606_sample_m1/adc_data_narrow_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.480     0.880    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.287 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.744    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         0.833    -0.882    ad7606_sample_m1/CLK
    SLICE_X9Y79          FDCE                                         r  ad7606_sample_m1/adc_data_narrow_reg[7]/C
                         clock pessimism              0.432    -0.450    
    SLICE_X9Y79          FDCE (Hold_fdce_C_D)         0.070    -0.380    ad7606_sample_m1/adc_data_narrow_reg[7]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 ad7606_sample_m1/adc_data_narrow_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_adc_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_adc_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_adc_pll rise@0.000ns - clk_out1_adc_pll rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.164ns (29.942%)  route 0.384ns (70.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.440     0.809    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.574 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.075    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         0.563    -0.486    ad7606_sample_m1/CLK
    SLICE_X10Y78         FDCE                                         r  ad7606_sample_m1/adc_data_narrow_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDCE (Prop_fdce_C_Q)         0.164    -0.322 r  ad7606_sample_m1/adc_data_narrow_reg[4]/Q
                         net (fo=1, routed)           0.384     0.062    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[4]
    RAMB18_X0Y30         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.480     0.880    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.287 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.744    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         0.870    -0.845    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y30         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.432    -0.413    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[8])
                                                      0.296    -0.117    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.117    
                         arrival time                           0.062    
  -------------------------------------------------------------------
                         slack                                  0.178    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_adc_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB18_X0Y32     wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB18_X0Y30     wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0    adc_pll_m0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y84      ad7606_if_m0/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y84      ad7606_if_m0/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y84      ad7606_if_m0/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y84      ad7606_if_m0/FSM_sequential_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y83      ad7606_if_m0/ad_ch1_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y82      ad7606_if_m0/rst_cnt_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y84      ad7606_if_m0/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y84      ad7606_if_m0/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y84      ad7606_if_m0/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y84      ad7606_if_m0/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y84      ad7606_if_m0/FSM_sequential_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y84      ad7606_if_m0/FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y84      ad7606_if_m0/FSM_sequential_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y84      ad7606_if_m0/FSM_sequential_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y83      ad7606_if_m0/ad_ch1_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y82      ad7606_if_m0/rst_cnt_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y79      ad7606_if_m0/rst_cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y79      ad7606_if_m0/rst_cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y79      ad7606_if_m0/rst_cnt_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y80      ad7606_if_m0/rst_cnt_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y80      ad7606_if_m0/rst_cnt_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y80      ad7606_if_m0/rst_cnt_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y80      ad7606_if_m0/rst_cnt_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y71      ad7606_sample_m0/wait_cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y71      ad7606_sample_m0/wait_cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y71      ad7606_sample_m0/wait_cnt_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_video_pll
  To Clock:  clk_out1_video_pll

Setup :            0  Failing Endpoints,  Worst Slack        8.131ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.838ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.131ns  (required time - arrival time)
  Source:                 wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m1/v_data_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_video_pll rise@15.385ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        6.679ns  (logic 2.779ns (41.611%)  route 3.900ns (58.389%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 13.973 - 15.385 ) 
    Source Clock Delay      (SCD):    -1.009ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.155     2.006    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.956    -3.950 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.501    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.420 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.411    -1.009    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.125     1.116 r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[3]
                         net (fo=1, routed)           1.042     2.159    wav_display_m1/timing_gen_xy_m0/doutb[3]
    SLICE_X6Y77          LUT6 (Prop_lut6_I1_O)        0.105     2.264 r  wav_display_m1/timing_gen_xy_m0/v_data1_carry_i_3/O
                         net (fo=1, routed)           0.000     2.264    wav_display_m1/timing_gen_xy_m0_n_5
    SLICE_X6Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     2.708 r  wav_display_m1/v_data1_carry/CO[3]
                         net (fo=3, routed)           0.898     3.605    wav_display_m1/v_data1_carry_n_0
    SLICE_X3Y73          LUT2 (Prop_lut2_I1_O)        0.105     3.710 r  wav_display_m1/v_data[15]_i_1/O
                         net (fo=11, routed)          1.960     5.670    wav_display_m1/v_data[15]_i_1_n_0
    SLICE_X0Y122         FDSE                                         r  wav_display_m1/v_data_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.385    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    16.198 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.090    17.287    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.092    11.196 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    12.577    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.654 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.319    13.973    wav_display_m1/bbstub_clk_out1
    SLICE_X0Y122         FDSE                                         r  wav_display_m1/v_data_reg[7]/C
                         clock pessimism              0.310    14.283    
                         clock uncertainty           -0.130    14.153    
    SLICE_X0Y122         FDSE (Setup_fdse_C_S)       -0.352    13.801    wav_display_m1/v_data_reg[7]
  -------------------------------------------------------------------
                         required time                         13.801    
                         arrival time                          -5.670    
  -------------------------------------------------------------------
                         slack                                  8.131    

Slack (MET) :             8.131ns  (required time - arrival time)
  Source:                 wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m1/v_data_reg[7]_lopt_replica/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_video_pll rise@15.385ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        6.679ns  (logic 2.779ns (41.611%)  route 3.900ns (58.389%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 13.973 - 15.385 ) 
    Source Clock Delay      (SCD):    -1.009ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.155     2.006    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.956    -3.950 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.501    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.420 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.411    -1.009    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.125     1.116 r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[3]
                         net (fo=1, routed)           1.042     2.159    wav_display_m1/timing_gen_xy_m0/doutb[3]
    SLICE_X6Y77          LUT6 (Prop_lut6_I1_O)        0.105     2.264 r  wav_display_m1/timing_gen_xy_m0/v_data1_carry_i_3/O
                         net (fo=1, routed)           0.000     2.264    wav_display_m1/timing_gen_xy_m0_n_5
    SLICE_X6Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     2.708 r  wav_display_m1/v_data1_carry/CO[3]
                         net (fo=3, routed)           0.898     3.605    wav_display_m1/v_data1_carry_n_0
    SLICE_X3Y73          LUT2 (Prop_lut2_I1_O)        0.105     3.710 r  wav_display_m1/v_data[15]_i_1/O
                         net (fo=11, routed)          1.960     5.670    wav_display_m1/v_data[15]_i_1_n_0
    SLICE_X0Y122         FDSE                                         r  wav_display_m1/v_data_reg[7]_lopt_replica/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.385    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    16.198 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.090    17.287    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.092    11.196 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    12.577    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.654 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.319    13.973    wav_display_m1/bbstub_clk_out1
    SLICE_X0Y122         FDSE                                         r  wav_display_m1/v_data_reg[7]_lopt_replica/C
                         clock pessimism              0.310    14.283    
                         clock uncertainty           -0.130    14.153    
    SLICE_X0Y122         FDSE (Setup_fdse_C_S)       -0.352    13.801    wav_display_m1/v_data_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         13.801    
                         arrival time                          -5.670    
  -------------------------------------------------------------------
                         slack                                  8.131    

Slack (MET) :             8.131ns  (required time - arrival time)
  Source:                 wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m1/v_data_reg[7]_lopt_replica_2/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_video_pll rise@15.385ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        6.679ns  (logic 2.779ns (41.611%)  route 3.900ns (58.389%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 13.973 - 15.385 ) 
    Source Clock Delay      (SCD):    -1.009ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.155     2.006    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.956    -3.950 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.501    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.420 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.411    -1.009    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.125     1.116 r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[3]
                         net (fo=1, routed)           1.042     2.159    wav_display_m1/timing_gen_xy_m0/doutb[3]
    SLICE_X6Y77          LUT6 (Prop_lut6_I1_O)        0.105     2.264 r  wav_display_m1/timing_gen_xy_m0/v_data1_carry_i_3/O
                         net (fo=1, routed)           0.000     2.264    wav_display_m1/timing_gen_xy_m0_n_5
    SLICE_X6Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     2.708 r  wav_display_m1/v_data1_carry/CO[3]
                         net (fo=3, routed)           0.898     3.605    wav_display_m1/v_data1_carry_n_0
    SLICE_X3Y73          LUT2 (Prop_lut2_I1_O)        0.105     3.710 r  wav_display_m1/v_data[15]_i_1/O
                         net (fo=11, routed)          1.960     5.670    wav_display_m1/v_data[15]_i_1_n_0
    SLICE_X0Y122         FDSE                                         r  wav_display_m1/v_data_reg[7]_lopt_replica_2/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.385    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    16.198 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.090    17.287    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.092    11.196 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    12.577    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.654 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.319    13.973    wav_display_m1/bbstub_clk_out1
    SLICE_X0Y122         FDSE                                         r  wav_display_m1/v_data_reg[7]_lopt_replica_2/C
                         clock pessimism              0.310    14.283    
                         clock uncertainty           -0.130    14.153    
    SLICE_X0Y122         FDSE (Setup_fdse_C_S)       -0.352    13.801    wav_display_m1/v_data_reg[7]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         13.801    
                         arrival time                          -5.670    
  -------------------------------------------------------------------
                         slack                                  8.131    

Slack (MET) :             8.476ns  (required time - arrival time)
  Source:                 wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m1/v_data_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_video_pll rise@15.385ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        6.275ns  (logic 2.779ns (44.284%)  route 3.496ns (55.716%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.399ns = ( 13.985 - 15.385 ) 
    Source Clock Delay      (SCD):    -1.009ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.155     2.006    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.956    -3.950 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.501    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.420 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.411    -1.009    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.125     1.116 r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[3]
                         net (fo=1, routed)           1.042     2.159    wav_display_m1/timing_gen_xy_m0/doutb[3]
    SLICE_X6Y77          LUT6 (Prop_lut6_I1_O)        0.105     2.264 r  wav_display_m1/timing_gen_xy_m0/v_data1_carry_i_3/O
                         net (fo=1, routed)           0.000     2.264    wav_display_m1/timing_gen_xy_m0_n_5
    SLICE_X6Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     2.708 r  wav_display_m1/v_data1_carry/CO[3]
                         net (fo=3, routed)           0.898     3.605    wav_display_m1/v_data1_carry_n_0
    SLICE_X3Y73          LUT2 (Prop_lut2_I1_O)        0.105     3.710 r  wav_display_m1/v_data[15]_i_1/O
                         net (fo=11, routed)          1.556     5.267    wav_display_m1/v_data[15]_i_1_n_0
    SLICE_X2Y103         FDSE                                         r  wav_display_m1/v_data_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.385    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    16.198 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.090    17.287    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.092    11.196 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    12.577    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.654 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.331    13.985    wav_display_m1/bbstub_clk_out1
    SLICE_X2Y103         FDSE                                         r  wav_display_m1/v_data_reg[4]/C
                         clock pessimism              0.310    14.295    
                         clock uncertainty           -0.130    14.165    
    SLICE_X2Y103         FDSE (Setup_fdse_C_S)       -0.423    13.742    wav_display_m1/v_data_reg[4]
  -------------------------------------------------------------------
                         required time                         13.742    
                         arrival time                          -5.267    
  -------------------------------------------------------------------
                         slack                                  8.476    

Slack (MET) :             8.476ns  (required time - arrival time)
  Source:                 wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m1/v_data_reg[4]_lopt_replica/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_video_pll rise@15.385ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        6.275ns  (logic 2.779ns (44.284%)  route 3.496ns (55.716%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.399ns = ( 13.985 - 15.385 ) 
    Source Clock Delay      (SCD):    -1.009ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.155     2.006    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.956    -3.950 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.501    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.420 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.411    -1.009    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.125     1.116 r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[3]
                         net (fo=1, routed)           1.042     2.159    wav_display_m1/timing_gen_xy_m0/doutb[3]
    SLICE_X6Y77          LUT6 (Prop_lut6_I1_O)        0.105     2.264 r  wav_display_m1/timing_gen_xy_m0/v_data1_carry_i_3/O
                         net (fo=1, routed)           0.000     2.264    wav_display_m1/timing_gen_xy_m0_n_5
    SLICE_X6Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     2.708 r  wav_display_m1/v_data1_carry/CO[3]
                         net (fo=3, routed)           0.898     3.605    wav_display_m1/v_data1_carry_n_0
    SLICE_X3Y73          LUT2 (Prop_lut2_I1_O)        0.105     3.710 r  wav_display_m1/v_data[15]_i_1/O
                         net (fo=11, routed)          1.556     5.267    wav_display_m1/v_data[15]_i_1_n_0
    SLICE_X2Y103         FDSE                                         r  wav_display_m1/v_data_reg[4]_lopt_replica/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.385    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    16.198 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.090    17.287    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.092    11.196 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    12.577    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.654 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.331    13.985    wav_display_m1/bbstub_clk_out1
    SLICE_X2Y103         FDSE                                         r  wav_display_m1/v_data_reg[4]_lopt_replica/C
                         clock pessimism              0.310    14.295    
                         clock uncertainty           -0.130    14.165    
    SLICE_X2Y103         FDSE (Setup_fdse_C_S)       -0.423    13.742    wav_display_m1/v_data_reg[4]_lopt_replica
  -------------------------------------------------------------------
                         required time                         13.742    
                         arrival time                          -5.267    
  -------------------------------------------------------------------
                         slack                                  8.476    

Slack (MET) :             8.982ns  (required time - arrival time)
  Source:                 wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m1/v_data_reg[14]_lopt_replica_2/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_video_pll rise@15.385ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        6.002ns  (logic 2.779ns (46.299%)  route 3.223ns (53.701%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.245ns = ( 14.140 - 15.385 ) 
    Source Clock Delay      (SCD):    -1.009ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.155     2.006    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.956    -3.950 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.501    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.420 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.411    -1.009    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.125     1.116 r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[3]
                         net (fo=1, routed)           1.042     2.159    wav_display_m1/timing_gen_xy_m0/doutb[3]
    SLICE_X6Y77          LUT6 (Prop_lut6_I1_O)        0.105     2.264 r  wav_display_m1/timing_gen_xy_m0/v_data1_carry_i_3/O
                         net (fo=1, routed)           0.000     2.264    wav_display_m1/timing_gen_xy_m0_n_5
    SLICE_X6Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     2.708 r  wav_display_m1/v_data1_carry/CO[3]
                         net (fo=3, routed)           0.898     3.605    wav_display_m1/v_data1_carry_n_0
    SLICE_X3Y73          LUT2 (Prop_lut2_I1_O)        0.105     3.710 r  wav_display_m1/v_data[15]_i_1/O
                         net (fo=11, routed)          1.283     4.993    wav_display_m1/v_data[15]_i_1_n_0
    SLICE_X0Y45          FDSE                                         r  wav_display_m1/v_data_reg[14]_lopt_replica_2/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.385    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    16.198 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.090    17.287    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.092    11.196 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    12.577    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.654 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.486    14.140    wav_display_m1/bbstub_clk_out1
    SLICE_X0Y45          FDSE                                         r  wav_display_m1/v_data_reg[14]_lopt_replica_2/C
                         clock pessimism              0.317    14.457    
                         clock uncertainty           -0.130    14.327    
    SLICE_X0Y45          FDSE (Setup_fdse_C_S)       -0.352    13.975    wav_display_m1/v_data_reg[14]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         13.975    
                         arrival time                          -4.993    
  -------------------------------------------------------------------
                         slack                                  8.982    

Slack (MET) :             8.982ns  (required time - arrival time)
  Source:                 wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m1/v_data_reg[14]_lopt_replica_3/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_video_pll rise@15.385ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        6.002ns  (logic 2.779ns (46.299%)  route 3.223ns (53.701%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.245ns = ( 14.140 - 15.385 ) 
    Source Clock Delay      (SCD):    -1.009ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.155     2.006    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.956    -3.950 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.501    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.420 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.411    -1.009    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.125     1.116 r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[3]
                         net (fo=1, routed)           1.042     2.159    wav_display_m1/timing_gen_xy_m0/doutb[3]
    SLICE_X6Y77          LUT6 (Prop_lut6_I1_O)        0.105     2.264 r  wav_display_m1/timing_gen_xy_m0/v_data1_carry_i_3/O
                         net (fo=1, routed)           0.000     2.264    wav_display_m1/timing_gen_xy_m0_n_5
    SLICE_X6Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     2.708 r  wav_display_m1/v_data1_carry/CO[3]
                         net (fo=3, routed)           0.898     3.605    wav_display_m1/v_data1_carry_n_0
    SLICE_X3Y73          LUT2 (Prop_lut2_I1_O)        0.105     3.710 r  wav_display_m1/v_data[15]_i_1/O
                         net (fo=11, routed)          1.283     4.993    wav_display_m1/v_data[15]_i_1_n_0
    SLICE_X0Y45          FDSE                                         r  wav_display_m1/v_data_reg[14]_lopt_replica_3/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.385    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    16.198 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.090    17.287    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.092    11.196 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    12.577    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.654 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.486    14.140    wav_display_m1/bbstub_clk_out1
    SLICE_X0Y45          FDSE                                         r  wav_display_m1/v_data_reg[14]_lopt_replica_3/C
                         clock pessimism              0.317    14.457    
                         clock uncertainty           -0.130    14.327    
    SLICE_X0Y45          FDSE (Setup_fdse_C_S)       -0.352    13.975    wav_display_m1/v_data_reg[14]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         13.975    
                         arrival time                          -4.993    
  -------------------------------------------------------------------
                         slack                                  8.982    

Slack (MET) :             8.982ns  (required time - arrival time)
  Source:                 wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m1/v_data_reg[14]_lopt_replica_4/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_video_pll rise@15.385ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        6.002ns  (logic 2.779ns (46.299%)  route 3.223ns (53.701%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.245ns = ( 14.140 - 15.385 ) 
    Source Clock Delay      (SCD):    -1.009ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.155     2.006    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.956    -3.950 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.501    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.420 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.411    -1.009    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.125     1.116 r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[3]
                         net (fo=1, routed)           1.042     2.159    wav_display_m1/timing_gen_xy_m0/doutb[3]
    SLICE_X6Y77          LUT6 (Prop_lut6_I1_O)        0.105     2.264 r  wav_display_m1/timing_gen_xy_m0/v_data1_carry_i_3/O
                         net (fo=1, routed)           0.000     2.264    wav_display_m1/timing_gen_xy_m0_n_5
    SLICE_X6Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     2.708 r  wav_display_m1/v_data1_carry/CO[3]
                         net (fo=3, routed)           0.898     3.605    wav_display_m1/v_data1_carry_n_0
    SLICE_X3Y73          LUT2 (Prop_lut2_I1_O)        0.105     3.710 r  wav_display_m1/v_data[15]_i_1/O
                         net (fo=11, routed)          1.283     4.993    wav_display_m1/v_data[15]_i_1_n_0
    SLICE_X0Y45          FDSE                                         r  wav_display_m1/v_data_reg[14]_lopt_replica_4/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.385    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    16.198 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.090    17.287    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.092    11.196 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    12.577    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.654 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.486    14.140    wav_display_m1/bbstub_clk_out1
    SLICE_X0Y45          FDSE                                         r  wav_display_m1/v_data_reg[14]_lopt_replica_4/C
                         clock pessimism              0.317    14.457    
                         clock uncertainty           -0.130    14.327    
    SLICE_X0Y45          FDSE (Setup_fdse_C_S)       -0.352    13.975    wav_display_m1/v_data_reg[14]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         13.975    
                         arrival time                          -4.993    
  -------------------------------------------------------------------
                         slack                                  8.982    

Slack (MET) :             8.982ns  (required time - arrival time)
  Source:                 wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m1/v_data_reg[15]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_video_pll rise@15.385ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        6.002ns  (logic 2.779ns (46.299%)  route 3.223ns (53.701%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.245ns = ( 14.140 - 15.385 ) 
    Source Clock Delay      (SCD):    -1.009ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.155     2.006    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.956    -3.950 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.501    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.420 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.411    -1.009    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.125     1.116 r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[3]
                         net (fo=1, routed)           1.042     2.159    wav_display_m1/timing_gen_xy_m0/doutb[3]
    SLICE_X6Y77          LUT6 (Prop_lut6_I1_O)        0.105     2.264 r  wav_display_m1/timing_gen_xy_m0/v_data1_carry_i_3/O
                         net (fo=1, routed)           0.000     2.264    wav_display_m1/timing_gen_xy_m0_n_5
    SLICE_X6Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     2.708 r  wav_display_m1/v_data1_carry/CO[3]
                         net (fo=3, routed)           0.898     3.605    wav_display_m1/v_data1_carry_n_0
    SLICE_X3Y73          LUT2 (Prop_lut2_I1_O)        0.105     3.710 r  wav_display_m1/v_data[15]_i_1/O
                         net (fo=11, routed)          1.283     4.993    wav_display_m1/v_data[15]_i_1_n_0
    SLICE_X0Y45          FDSE                                         r  wav_display_m1/v_data_reg[15]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.385    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    16.198 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.090    17.287    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.092    11.196 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    12.577    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.654 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.486    14.140    wav_display_m1/bbstub_clk_out1
    SLICE_X0Y45          FDSE                                         r  wav_display_m1/v_data_reg[15]/C
                         clock pessimism              0.317    14.457    
                         clock uncertainty           -0.130    14.327    
    SLICE_X0Y45          FDSE (Setup_fdse_C_S)       -0.352    13.975    wav_display_m1/v_data_reg[15]
  -------------------------------------------------------------------
                         required time                         13.975    
                         arrival time                          -4.993    
  -------------------------------------------------------------------
                         slack                                  8.982    

Slack (MET) :             8.985ns  (required time - arrival time)
  Source:                 wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m1/v_data_reg[14]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_video_pll rise@15.385ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        5.999ns  (logic 2.779ns (46.328%)  route 3.220ns (53.672%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.245ns = ( 14.140 - 15.385 ) 
    Source Clock Delay      (SCD):    -1.009ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.155     2.006    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.956    -3.950 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.501    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.420 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.411    -1.009    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.125     1.116 r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[3]
                         net (fo=1, routed)           1.042     2.159    wav_display_m1/timing_gen_xy_m0/doutb[3]
    SLICE_X6Y77          LUT6 (Prop_lut6_I1_O)        0.105     2.264 r  wav_display_m1/timing_gen_xy_m0/v_data1_carry_i_3/O
                         net (fo=1, routed)           0.000     2.264    wav_display_m1/timing_gen_xy_m0_n_5
    SLICE_X6Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     2.708 r  wav_display_m1/v_data1_carry/CO[3]
                         net (fo=3, routed)           0.898     3.605    wav_display_m1/v_data1_carry_n_0
    SLICE_X3Y73          LUT2 (Prop_lut2_I1_O)        0.105     3.710 r  wav_display_m1/v_data[15]_i_1/O
                         net (fo=11, routed)          1.280     4.990    wav_display_m1/v_data[15]_i_1_n_0
    SLICE_X1Y45          FDSE                                         r  wav_display_m1/v_data_reg[14]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.385    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    16.198 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.090    17.287    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.092    11.196 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    12.577    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.654 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.486    14.140    wav_display_m1/bbstub_clk_out1
    SLICE_X1Y45          FDSE                                         r  wav_display_m1/v_data_reg[14]/C
                         clock pessimism              0.317    14.457    
                         clock uncertainty           -0.130    14.327    
    SLICE_X1Y45          FDSE (Setup_fdse_C_S)       -0.352    13.975    wav_display_m1/v_data_reg[14]
  -------------------------------------------------------------------
                         required time                         13.975    
                         arrival time                          -4.990    
  -------------------------------------------------------------------
                         slack                                  8.985    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 wav_display_m1/rdaddress_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.233%)  route 0.156ns (48.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    -0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.472     0.841    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.538 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.039    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.013 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.563    -0.450    wav_display_m1/bbstub_clk_out1
    SLICE_X8Y76          FDRE                                         r  wav_display_m1/rdaddress_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDRE (Prop_fdre_C_Q)         0.164    -0.286 r  wav_display_m1/rdaddress_reg[5]/Q
                         net (fo=3, routed)           0.156    -0.130    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB18_X0Y30         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.517     0.917    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.246 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.703    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.674 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.869    -0.804    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.406    -0.399    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.216    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 wav_display_m0/rdaddress_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.320%)  route 0.218ns (60.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    -0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.472     0.841    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.538 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.039    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.013 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.567    -0.446    wav_display_m0/bbstub_clk_out1
    SLICE_X9Y80          FDRE                                         r  wav_display_m0/rdaddress_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDRE (Prop_fdre_C_Q)         0.141    -0.305 r  wav_display_m0/rdaddress_reg[6]/Q
                         net (fo=5, routed)           0.218    -0.088    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB18_X0Y32         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.517     0.917    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.246 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.703    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.674 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.875    -0.798    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y32         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.406    -0.393    
    RAMB18_X0Y32         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.210    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 wav_display_m0/rdaddress_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.450%)  route 0.226ns (61.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    -0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.472     0.841    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.538 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.039    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.013 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.567    -0.446    wav_display_m0/bbstub_clk_out1
    SLICE_X9Y80          FDRE                                         r  wav_display_m0/rdaddress_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDRE (Prop_fdre_C_Q)         0.141    -0.305 r  wav_display_m0/rdaddress_reg[0]/Q
                         net (fo=8, routed)           0.226    -0.080    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[0]
    RAMB18_X0Y32         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.517     0.917    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.246 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.703    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.674 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.875    -0.798    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y32         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.406    -0.393    
    RAMB18_X0Y32         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183    -0.210    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 wav_display_m1/rdaddress_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m1/rdaddress_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.380%)  route 0.086ns (31.620%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    -0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.472     0.841    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.538 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.039    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.013 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.563    -0.450    wav_display_m1/bbstub_clk_out1
    SLICE_X9Y76          FDRE                                         r  wav_display_m1/rdaddress_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.309 r  wav_display_m1/rdaddress_reg[3]/Q
                         net (fo=5, routed)           0.086    -0.223    wav_display_m1/rdaddress_reg__0[3]
    SLICE_X8Y76          LUT6 (Prop_lut6_I3_O)        0.045    -0.178 r  wav_display_m1/rdaddress[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.178    wav_display_m1/p_0_in[5]
    SLICE_X8Y76          FDRE                                         r  wav_display_m1/rdaddress_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.517     0.917    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.246 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.703    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.674 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.831    -0.843    wav_display_m1/bbstub_clk_out1
    SLICE_X8Y76          FDRE                                         r  wav_display_m1/rdaddress_reg[5]/C
                         clock pessimism              0.406    -0.437    
    SLICE_X8Y76          FDRE (Hold_fdre_C_D)         0.121    -0.316    wav_display_m1/rdaddress_reg[5]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 wav_display_m1/rdaddress_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.164ns (43.506%)  route 0.213ns (56.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    -0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.472     0.841    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.538 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.039    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.013 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.563    -0.450    wav_display_m1/bbstub_clk_out1
    SLICE_X8Y76          FDRE                                         r  wav_display_m1/rdaddress_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDRE (Prop_fdre_C_Q)         0.164    -0.286 r  wav_display_m1/rdaddress_reg[8]/Q
                         net (fo=3, routed)           0.213    -0.073    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[8]
    RAMB18_X0Y30         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.517     0.917    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.246 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.703    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.674 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.869    -0.804    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.406    -0.399    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.216    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 wav_display_m1/rdaddress_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (36.964%)  route 0.240ns (63.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    -0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.472     0.841    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.538 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.039    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.013 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.563    -0.450    wav_display_m1/bbstub_clk_out1
    SLICE_X9Y76          FDRE                                         r  wav_display_m1/rdaddress_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.309 r  wav_display_m1/rdaddress_reg[1]/Q
                         net (fo=7, routed)           0.240    -0.069    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[1]
    RAMB18_X0Y30         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.517     0.917    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.246 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.703    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.674 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.869    -0.804    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.406    -0.399    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.216    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 wav_display_m1/rdaddress_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.901%)  route 0.218ns (57.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    -0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.472     0.841    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.538 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.039    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.013 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.563    -0.450    wav_display_m1/bbstub_clk_out1
    SLICE_X8Y76          FDRE                                         r  wav_display_m1/rdaddress_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDRE (Prop_fdre_C_Q)         0.164    -0.286 r  wav_display_m1/rdaddress_reg[6]/Q
                         net (fo=5, routed)           0.218    -0.068    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB18_X0Y30         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.517     0.917    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.246 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.703    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.674 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.869    -0.804    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.406    -0.399    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.216    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 wav_display_m1/rdaddress_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.502%)  route 0.245ns (63.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    -0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.472     0.841    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.538 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.039    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.013 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.563    -0.450    wav_display_m1/bbstub_clk_out1
    SLICE_X9Y76          FDRE                                         r  wav_display_m1/rdaddress_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.309 r  wav_display_m1/rdaddress_reg[0]/Q
                         net (fo=8, routed)           0.245    -0.064    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[0]
    RAMB18_X0Y30         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.517     0.917    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.246 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.703    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.674 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.869    -0.804    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.406    -0.399    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183    -0.216    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 wav_display_m0/rdaddress_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.128ns (36.808%)  route 0.220ns (63.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    -0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.472     0.841    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.538 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.039    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.013 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.567    -0.446    wav_display_m0/bbstub_clk_out1
    SLICE_X9Y80          FDRE                                         r  wav_display_m0/rdaddress_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDRE (Prop_fdre_C_Q)         0.128    -0.318 r  wav_display_m0/rdaddress_reg[9]/Q
                         net (fo=2, routed)           0.220    -0.099    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[9]
    RAMB18_X0Y32         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.517     0.917    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.246 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.703    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.674 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.875    -0.798    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y32         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.406    -0.393    
    RAMB18_X0Y32         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.130    -0.263    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 wav_display_m0/rdaddress_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.851%)  route 0.276ns (66.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    -0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.472     0.841    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.538 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.039    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.013 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.567    -0.446    wav_display_m0/bbstub_clk_out1
    SLICE_X9Y80          FDRE                                         r  wav_display_m0/rdaddress_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDRE (Prop_fdre_C_Q)         0.141    -0.305 r  wav_display_m0/rdaddress_reg[8]/Q
                         net (fo=3, routed)           0.276    -0.030    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[8]
    RAMB18_X0Y32         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.517     0.917    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.246 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.703    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.674 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.875    -0.798    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y32         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.406    -0.393    
    RAMB18_X0Y32         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.210    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.180    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_video_pll
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { video_pll_m0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         15.385      13.215     RAMB18_X0Y32     wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         15.385      13.215     RAMB18_X0Y30     wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         15.385      13.792     BUFGCTRL_X0Y16   video_pll_m0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         15.385      14.136     MMCME2_ADV_X1Y2  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         15.385      14.385     SLICE_X1Y70      color_bar_m0/active_x_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         15.385      14.385     SLICE_X1Y70      color_bar_m0/active_x_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         15.385      14.385     SLICE_X1Y70      color_bar_m0/active_x_reg[7]/C
Min Period        n/a     FDCE/C              n/a            1.000         15.385      14.385     SLICE_X1Y70      color_bar_m0/active_x_reg[8]/C
Min Period        n/a     FDCE/C              n/a            1.000         15.385      14.385     SLICE_X1Y71      color_bar_m0/active_x_reg[9]/C
Min Period        n/a     FDCE/C              n/a            1.000         15.385      14.385     SLICE_X3Y70      color_bar_m0/h_active_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         7.692       6.838      SLICE_X2Y70      wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[22]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         7.692       6.838      SLICE_X2Y70      wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[23]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         7.692       6.838      SLICE_X6Y71      wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[14]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         7.692       6.838      SLICE_X6Y71      wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[15]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         7.692       6.838      SLICE_X2Y80      wav_display_m1/timing_gen_xy_m0/hs_d0_reg_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         7.692       6.838      SLICE_X2Y70      wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[22]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         7.692       6.838      SLICE_X2Y70      wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[23]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         7.692       6.838      SLICE_X6Y71      wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[14]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         7.692       6.838      SLICE_X6Y71      wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[15]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         7.692       6.838      SLICE_X2Y80      wav_display_m1/timing_gen_xy_m0/hs_d0_reg_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         7.692       6.838      SLICE_X2Y73      wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[4]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         7.692       6.838      SLICE_X2Y73      wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[7]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         7.692       6.838      SLICE_X2Y70      wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[22]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         7.692       6.838      SLICE_X2Y70      wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[22]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         7.692       6.838      SLICE_X2Y70      wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[23]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         7.692       6.838      SLICE_X2Y70      wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[23]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         7.692       6.838      SLICE_X6Y71      wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[14]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         7.692       6.838      SLICE_X6Y71      wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[14]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         7.692       6.838      SLICE_X6Y71      wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[15]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         7.692       6.838      SLICE_X6Y71      wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[15]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_adc_pll
  To Clock:  clkfbout_adc_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_adc_pll
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { adc_pll_m0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         5.000       3.408      BUFGCTRL_X0Y1    adc_pll_m0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y1  adc_pll_m0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y1  adc_pll_m0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  adc_pll_m0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1  adc_pll_m0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_video_pll
  To Clock:  clkfbout_video_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_video_pll
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { video_pll_m0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y17   video_pll_m0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  video_pll_m0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  video_pll_m0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  video_pll_m0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  video_pll_m0/inst/mmcm_adv_inst/CLKFBOUT



