# Week 3

Von neumann

![Untitled](Week%203%202c56e7d17d5c4271997a0fe7496c0558/Untitled.png)

Data bustan hem instruction hem veriler gidiyor.

Instruction fetch, data load - data store bu kanalı kullanır

In von Neumann arch, instruction fetch and data load/store are not independent, both use the same bus and they are inconvenient for the pipelining

![Untitled](Week%203%202c56e7d17d5c4271997a0fe7496c0558/Untitled%201.png)

![Untitled](Week%203%202c56e7d17d5c4271997a0fe7496c0558/Untitled%202.png)

Hardware Arch

- requires more physical space on the chip - two seperate bus
- Mostly used in DSPs Digital Signal Processor
- Different bus width allowing chip design optimization
- Potential relief to CPU-Memory bottleneck

There is Harvard Arch. inside CPU, Von Neumann Arch. outside CPU

![Untitled](Week%203%202c56e7d17d5c4271997a0fe7496c0558/Untitled%203.png)

This ensures:

- Better CPU utilization - overhead : delay because of buffers between stages
- Degraded performance in certain situations
    - Unexpected jumps, external interrupts causes pipeline flushing - ressetting pipeline registers
    - Significant nondeterminism

![Untitled](Week%203%202c56e7d17d5c4271997a0fe7496c0558/Untitled%204.png)

### Branch Predictors

- Static : Based on the instruction only
    - Predict that the branch will be or not be taken at compile time
- Dynamic : Based on the history of the instruction
    - Gather information about taken and not taken branches and use this info to make a guess
- Random
    - Guarantee %50 correct prediction

### Dynamic Branch Predictors

- Local : Keep history for each branch instruction
    - Precict that the branch will be or not to be taken
- Global : Keep a common history for all branch instructions
    - Gather info about taken and not taken branches and use this info to make a guess
    

![Untitled](Week%203%202c56e7d17d5c4271997a0fe7496c0558/Untitled%205.png)

![Untitled](Week%203%202c56e7d17d5c4271997a0fe7496c0558/Untitled%206.png)

![Untitled](Week%203%202c56e7d17d5c4271997a0fe7496c0558/Untitled%207.png)

random : 160ms

non-random : 15ms

![Untitled](Week%203%202c56e7d17d5c4271997a0fe7496c0558/Untitled%208.png)

![Untitled](Week%203%202c56e7d17d5c4271997a0fe7496c0558/Untitled%209.png)

![Untitled](Week%203%202c56e7d17d5c4271997a0fe7496c0558/Untitled%2010.png)

CPU : 

- Optimized for sequantial processing < 10 cores
- Complex cores for complex tasks
- Intuitional sequantial algorithm design
- Existing codes from decades of development, easy to port to new techs

GPU : 

- Optimized for parallel processing > 1000 cores
- smaller cores for simpler tasks
- Hard to design parallel algoritms
- Ecosystem still immature, hard to port

![Untitled](Week%203%202c56e7d17d5c4271997a0fe7496c0558/Untitled%2011.png)

![Untitled](Week%203%202c56e7d17d5c4271997a0fe7496c0558/Untitled%2012.png)

![Untitled](Week%203%202c56e7d17d5c4271997a0fe7496c0558/Untitled%2013.png)

us → mikrosaniye

### System on Chip

Program the chip

![Untitled](Week%203%202c56e7d17d5c4271997a0fe7496c0558/Untitled%2014.png)

### Polled IO

- Periodically check input, synchronous IO
- CPU Cycles wasted for non-existing input
- Synchronous IO at unpredictable times - input occurence while sleeping

![Untitled](Week%203%202c56e7d17d5c4271997a0fe7496c0558/Untitled%2015.png)

### Interrupt Driven IO

- Input checking without CPU cycle waste
- Asynchronous IO
- Better response time - sleep not more than necessary
- Consider processing delay through Priority Interrupt Controller mechanism

![Untitled](Week%203%202c56e7d17d5c4271997a0fe7496c0558/Untitled%2016.png)

IO Bound → Cpu yu az kullanır, IO yu çok kullanır

CPU Bound → CPU yu çok kullanır, bırakmaz istemez IO kullanmaz

### DMA

Direct Memory Access

![Untitled](Week%203%202c56e7d17d5c4271997a0fe7496c0558/Untitled%2017.png)

![Untitled](Week%203%202c56e7d17d5c4271997a0fe7496c0558/Untitled%2018.png)

Remove CPU from the copying address

- Device reads/writes from/to memory withour CPU intervention

During DMA

- Burst Mode : CPU cannot access memory but proceed with local cache - unpredictable stall
- Cycle - Stealing mode : CPU and Device time-share the bus- takes longer but CPU doesnt’t stall

### Synchronous DMA

- Driver allocates DMA buffer and instructs IO Device
- Device copies data using DMA
- Interrupt : Copy complete
- Process uses data

![Untitled](Week%203%202c56e7d17d5c4271997a0fe7496c0558/Untitled%2019.png)

### Asynchronous DMA

- IO Device raises input for requesting DMA
- Drive allocates DMA buffer and instructs IO Device
- Device copies data using DMA
- Interrupt : copy complete
- Process uses data

![Untitled](Week%203%202c56e7d17d5c4271997a0fe7496c0558/Untitled%2020.png)

![Untitled](Week%203%202c56e7d17d5c4271997a0fe7496c0558/Untitled%2021.png)

for undpredictable data → async dma

![Untitled](Week%203%202c56e7d17d5c4271997a0fe7496c0558/Untitled%2022.png)

![Untitled](Week%203%202c56e7d17d5c4271997a0fe7496c0558/Untitled%2023.png)

![Untitled](Week%203%202c56e7d17d5c4271997a0fe7496c0558/Untitled%2024.png)

undesampling → az örnekleyerek frekansı kaybetme

oversampling → gereğinden fazla örnekleme

![Untitled](Week%203%202c56e7d17d5c4271997a0fe7496c0558/Untitled%2025.png)

![Untitled](Week%203%202c56e7d17d5c4271997a0fe7496c0558/Untitled%2026.png)

![Untitled](Week%203%202c56e7d17d5c4271997a0fe7496c0558/Untitled%2027.png)

![Untitled](Week%203%202c56e7d17d5c4271997a0fe7496c0558/Untitled%2028.png)

![Untitled](Week%203%202c56e7d17d5c4271997a0fe7496c0558/Untitled%2029.png)