$date
	Fri Mar 15 14:00:42 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb $end
$var reg 4 ! A [3:0] $end
$upscope $end
$scope module tb $end
$var reg 4 " B [3:0] $end
$upscope $end
$scope module tb $end
$var wire 3 # Y [2:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100 #
b111 "
b101 !
$end
#20000
b10 #
b100 "
b100 !
#40000
b1 #
b101 "
b110 !
#60000
