<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://llhd.io/" target="_blank">moore</a></h3>
<pre class="test-passed">
description: Tests imported from yosys
rc: 0 (means success: 1)
tags: yosys
incdirs: /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/asicworld
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_if_else.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_if_else.v</a>
defines: 
time_elapsed: 0.005s
ram usage: 10804 KB
</pre>
<pre class="log">

moore -I /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/asicworld -e if_else <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_if_else.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_if_else.v</a>
proc %if_else.always.46.0 (i1$ %clk, i1$ %din, i1$ %reset) -&gt; (i1$ %dff) {
init:
    %clk.prb = prb i1$ %clk
    wait %check, %clk
check:
    %clk.prb1 = prb i1$ %clk
    %0 = const i1 0
    %1 = eq i1 %clk.prb, %0
    %2 = neq i1 %clk.prb1, %0
    %posedge = and i1 %1, %2
    br %posedge, %init, %event
event:
    %reset.prb = prb i1$ %reset
    %3 = neq i1 %reset.prb, %0
    %4 = const time 0s 1d
    br %3, %if_false, %if_true
if_true:
    drv i1$ %dff, %0, %4
    br %init
if_false:
    %din.prb = prb i1$ %din
    drv i1$ %dff, %din.prb, %4
    br %init
}

entity @if_else () -&gt; () {
    %0 = const i1 0
    %dff = sig i1 %0
    %clk = sig i1 %0
    %din = sig i1 %0
    %reset = sig i1 %0
    inst %if_else.always.46.0 (i1$ %clk, i1$ %din, i1$ %reset) -&gt; (i1$ %dff)
}

</pre>
</body>