$date
	Sun Oct 23 07:20:51 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#238816
b111 !
1"
#238818
b111 &
b111 %
1$
#238819
0"
#238822
b10110 &
b10110 %
#238826
b1011 &
b1011 %
#238830
b100010 &
b100010 %
#238834
b10001 &
b10001 %
#238838
b110100 &
b110100 %
#238842
b11010 &
b11010 %
#238846
b1101 &
b1101 %
#238850
b101000 &
b101000 %
#238854
b10100 &
b10100 %
#238858
b1010 &
b1010 %
#238862
b101 &
b101 %
#238866
b10000 &
b10000 %
#238870
b1000 &
b1000 %
#238874
b100 &
b100 %
#238878
b10 &
b10 %
#238882
b1 &
b1 %
1#
#238886
b0 &
0#
b0 %
0$
#1252886
b1 &
b1 %
1$
b1 !
1"
#1252887
0"
#1252890
1#
#1252894
b0 &
0#
b0 %
0$
#2217224
b11010 !
1"
#2217226
b11010 &
b11010 %
1$
#2217227
0"
#2217230
b1101 &
b1101 %
#2217234
b101000 &
b101000 %
#2217238
b10100 &
b10100 %
#2217242
b1010 &
b1010 %
#2217246
b101 &
b101 %
#2217250
b10000 &
b10000 %
#2217254
b1000 &
b1000 %
#2217258
b100 &
b100 %
#2217262
b10 &
b10 %
#2217266
b1 &
b1 %
1#
#2217270
b0 &
0#
b0 %
0$
#4500012
