abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/wal8.blif
Line 9: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 10: Skipping line ".default_output_required 0.00 0.00 ".
Line 11: Skipping line ".default_input_drive 0.10 0.10 ".
Line 12: Skipping line ".default_output_load 2.00 ".
Line 13: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mwal8                          :[0m i/o =   16/   16  lat =    0  nd =   490  edge =   1058  area =1081.00  delay =45.30  lev = 36
--------------- round 1 ---------------
seed = 292678842
[175875] is replaced by [176013] with estimated error 0
error = 0
area = 1078
delay = 44.7
#gates = 491
output circuit result/wal8_1_0_1078_44.7.blif
time = 6075612 us
--------------- round 2 ---------------
seed = 4212183186
[174797] is replaced by [176053] with estimated error 0
error = 0
area = 1075
delay = 44.1
#gates = 490
output circuit result/wal8_2_0_1075_44.1.blif
time = 12003979 us
--------------- round 3 ---------------
seed = 382671232
[174261] is replaced by [175768] with estimated error 0
error = 0
area = 1073
delay = 44.1
#gates = 489
output circuit result/wal8_3_0_1073_44.1.blif
time = 17907963 us
--------------- round 4 ---------------
seed = 2321992956
[174713] is replaced by [174337] with estimated error 0
error = 0
area = 1071
delay = 43.1
#gates = 488
output circuit result/wal8_4_0_1071_43.1.blif
time = 23803484 us
--------------- round 5 ---------------
seed = 2491870686
[175969] is replaced by [174846] with estimated error 0
error = 0
area = 1069
delay = 43.1
#gates = 487
output circuit result/wal8_5_0_1069_43.1.blif
time = 29644464 us
--------------- round 6 ---------------
seed = 1197812263
[174867] is replaced by [175015] with estimated error 0
error = 0
area = 1067
delay = 43.1
#gates = 486
output circuit result/wal8_6_0_1067_43.1.blif
time = 35469157 us
--------------- round 7 ---------------
seed = 1976967838
[174864] is replaced by [175953] with estimated error 0
error = 0
area = 1065
delay = 43.1
#gates = 485
output circuit result/wal8_7_0_1065_43.1.blif
time = 41298397 us
--------------- round 8 ---------------
seed = 2757991419
[175604] is replaced by [176023] with estimated error 0
error = 0
area = 1063
delay = 43.1
#gates = 484
output circuit result/wal8_8_0_1063_43.1.blif
time = 47105645 us
--------------- round 9 ---------------
seed = 3005306314
[174151] is replaced by n312 with inverter with estimated error 0
error = 0
area = 1061
delay = 43.1
#gates = 484
output circuit result/wal8_9_0_1061_43.1.blif
time = 52901782 us
--------------- round 10 ---------------
seed = 2926247730
[175759] is replaced by [176137] with estimated error 0
error = 0
area = 1059
delay = 43.1
#gates = 483
output circuit result/wal8_10_0_1059_43.1.blif
time = 58687181 us
--------------- round 11 ---------------
seed = 558429592
n108 is replaced by [174200] with inverter with estimated error 0
error = 0
area = 1057
delay = 43.1
#gates = 482
output circuit result/wal8_11_0_1057_43.1.blif
time = 64457064 us
--------------- round 12 ---------------
seed = 3276914763
n109 is replaced by [174183] with inverter with estimated error 0
error = 0
area = 1055
delay = 43.1
#gates = 481
output circuit result/wal8_12_0_1055_43.1.blif
time = 70199953 us
--------------- round 13 ---------------
seed = 2188999887
[174314] is replaced by n382 with inverter with estimated error 0
error = 0
area = 1053
delay = 43.1
#gates = 481
output circuit result/wal8_13_0_1053_43.1.blif
time = 75992795 us
--------------- round 14 ---------------
seed = 1390615522
[174710] is replaced by [174339] with estimated error 0
error = 0
area = 1052
delay = 43.1
#gates = 480
output circuit result/wal8_14_0_1052_43.1.blif
time = 81799891 us
--------------- round 15 ---------------
seed = 239579651
[174657] is replaced by [174226] with estimated error 0
error = 0
area = 1051
delay = 43.1
#gates = 479
output circuit result/wal8_15_0_1051_43.1.blif
time = 87530114 us
--------------- round 16 ---------------
seed = 1412898672
[174849] is replaced by [174333] with estimated error 4e-05
error = 4e-05
area = 1049
delay = 43.1
#gates = 478
output circuit result/wal8_16_4e-05_1049_43.1.blif
time = 93253432 us
--------------- round 17 ---------------
seed = 2649908276
[174799] is replaced by [174274] with estimated error 0.00099
error = 0.00099
area = 1047
delay = 43.1
#gates = 477
output circuit result/wal8_17_0.00099_1047_43.1.blif
time = 98943623 us
--------------- round 18 ---------------
seed = 838751271
[174830] is replaced by [174310] with estimated error 0.00359
error = 0.00359
area = 1045
delay = 43.1
#gates = 476
output circuit result/wal8_18_0.00359_1045_43.1.blif
time = 104678533 us
--------------- round 19 ---------------
seed = 2595415428
[174777] is replaced by one with estimated error 0.00557
error = 0.00557
area = 1043
delay = 43.1
#gates = 475
output circuit result/wal8_19_0.00557_1043_43.1.blif
time = 110359610 us
--------------- round 20 ---------------
seed = 699399774
[175076] is replaced by n413 with estimated error 0.00565
error = 0.00565
area = 1042
delay = 43.1
#gates = 474
output circuit result/wal8_20_0.00565_1042_43.1.blif
time = 116013835 us
--------------- round 21 ---------------
seed = 1853830954
[174195] is replaced by one with estimated error 0.00924
error = 0.00924
area = 1039
delay = 41.7
#gates = 472
output circuit result/wal8_21_0.00924_1039_41.7.blif
time = 121657722 us
--------------- round 22 ---------------
seed = 580734678
[174150] is replaced by one with estimated error 0.0127
error = 0.0127
area = 1036
delay = 41.7
#gates = 470
output circuit result/wal8_22_0.0127_1036_41.7.blif
time = 127240381 us
--------------- round 23 ---------------
seed = 3381525188
[174702] is replaced by [174333] with estimated error 0.01566
error = 0.01566
area = 1035
delay = 41.7
#gates = 469
output circuit result/wal8_23_0.01566_1035_41.7.blif
time = 132760656 us
--------------- round 24 ---------------
seed = 3219534674
[174134] is replaced by one with estimated error 0.02228
error = 0.02228
area = 1032
delay = 41.7
#gates = 467
output circuit result/wal8_24_0.02228_1032_41.7.blif
time = 138266287 us
--------------- round 25 ---------------
seed = 4089954777
[174901] is replaced by [175069] with estimated error 0.02533
error = 0.02533
area = 1031
delay = 41.7
#gates = 466
output circuit result/wal8_25_0.02533_1031_41.7.blif
time = 143698033 us
--------------- round 26 ---------------
seed = 338503748
[174694] is replaced by [174323] with estimated error 0.02965
error = 0.02965
area = 1030
delay = 41.7
#gates = 465
output circuit result/wal8_26_0.02965_1030_41.7.blif
time = 149131601 us
--------------- round 27 ---------------
seed = 968342234
exceed error bound
