Dempster, A. G. and Macleod, M. 2004. Using all signed-digit representations to design single integer multipliers using subexpression elimination. In Proceedings of the (ISCAS), 165--168.
Devadas, S. A. R. N. 1989. Algorithms for hardware allocation in data path synthesis. IEEE Trans. Comput.-Aided Des. Integr. Circ. Syst. 8, 7, 768--781.
P. Flores , J. Monteiro , E. Costa, An exact algorithm for the maximal sharing of partial terms in multiple constant multiplications, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.13-16, November 06-10, 2005, San Jose, CA
S. Knowles, A Family of Adders, Proceedings of the 14th IEEE Symposium on Computer Arithmetic, p.30, April 14-16, 1999
Anmol Mathur , Sanjeev Saluja, Improved merging of datapath operators using information content and required precision analysis, Proceedings of the 38th annual Design Automation Conference, p.462-467, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.378562]
Peiro, M., Boemo, M., and Wanhammar, E. 2002. Design of high-speed multiplierless filters using a nonrecursivesigned common subexpression algorithm. IEEE TADSP 49, 3, 196--203.
J. M. Rabaey , C. Chu , P. Hoang , M. Potkonjak, Fast Prototyping of Datapath-Intensive Architectures, IEEE Design & Test, v.8 n.2, p.40-51, April 1991[doi>10.1109/54.82037]
Whitney, T. S. and Earl, A. J. 2003. A comparison of Dadda and Wallace multiplier delays. Adv. Signal Process. Algor. Arch. Implement. XIII 5205, 552--560.
Xu, F. C. C. and Jong, C. 2004. Efficient algorithms for common subexpression elimination in digital filter design. In Proceedings of the IEEE Conference on Acoustics, Speech, and Signal Processing, 137--140.
Yoon, S., Chong, J., and Lin, C. 2004. An area optimization method for digital filter design. The ETRI J. 26, 6, 545--554.
