Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Thu Jul  4 09:49:48 2019
| Host         : jinyeeng-Inspiron-3421 running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.512        0.000                      0                53494        0.016        0.000                      0                53494        3.750        0.000                       0                 18890  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.512        0.000                      0                53494        0.016        0.000                      0                53494        3.750        0.000                       0                 18890  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.512ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.512ns  (required time - arrival time)
  Source:                 design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/tmp_152_reg_2971_reg/C[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.351ns  (logic 3.633ns (49.419%)  route 3.718ns (50.581%))
  Logic Levels:           13  (CARRY4=10 LUT1=1 LUT3=2)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 12.743 - 10.000 ) 
    Source Clock Delay      (SCD):    3.140ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18898, routed)       1.846     3.140    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/ap_clk
    DSP48_X0Y16          DSP48E1                                      r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.434     3.574 f  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/p/P[1]
                         net (fo=1, routed)           0.779     4.352    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/tmp_107_reg_2937[1]
    SLICE_X12Y41         LUT1 (Prop_lut1_I0_O)        0.124     4.476 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960[0]_i_30/O
                         net (fo=1, routed)           0.000     4.476    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960[0]_i_30_n_36
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.009 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.009    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[0]_i_23_n_36
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.126 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.126    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[0]_i_18_n_36
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.243 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.243    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[0]_i_13_n_36
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.360 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.360    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[0]_i_8_n_36
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.477 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.477    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[0]_i_3_n_36
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.800 f  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[0]_i_2/O[1]
                         net (fo=2, routed)           0.300     6.101    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/neg_mul1_fu_2197_p2[21]
    SLICE_X15Y46         LUT3 (Prop_lut3_I2_O)        0.306     6.407 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960[4]_i_3/O
                         net (fo=1, routed)           0.338     6.745    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960[4]_i_3_n_36
    SLICE_X19Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.325 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.325    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[4]_i_2_n_36
    SLICE_X19Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.439 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.439    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[8]_i_2_n_36
    SLICE_X19Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.553 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.553    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[11]_i_2_n_36
    SLICE_X19Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.887 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[15]_i_3/O[1]
                         net (fo=2, routed)           1.065     8.952    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[15]_0[2]
    SLICE_X32Y54         LUT3 (Prop_lut3_I0_O)        0.303     9.255 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/tmp_149_reg_2966_reg_i_1/O
                         net (fo=68, routed)          1.236    10.491    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/tmp_183_cast_fu_2242_p1[14]
    DSP48_X2Y25          DSP48E1                                      r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/tmp_152_reg_2971_reg/C[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18898, routed)       1.564    12.743    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/ap_clk
    DSP48_X2Y25          DSP48E1                                      r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/tmp_152_reg_2971_reg/CLK
                         clock pessimism              0.115    12.858    
                         clock uncertainty           -0.154    12.704    
    DSP48_X2Y25          DSP48E1 (Setup_dsp48e1_CLK_C[16])
                                                     -1.701    11.003    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/tmp_152_reg_2971_reg
  -------------------------------------------------------------------
                         required time                         11.003    
                         arrival time                         -10.491    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.549ns  (required time - arrival time)
  Source:                 design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/tmp_152_reg_2971_reg/C[36]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.315ns  (logic 3.633ns (49.666%)  route 3.682ns (50.334%))
  Logic Levels:           13  (CARRY4=10 LUT1=1 LUT3=2)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 12.743 - 10.000 ) 
    Source Clock Delay      (SCD):    3.140ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18898, routed)       1.846     3.140    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/ap_clk
    DSP48_X0Y16          DSP48E1                                      r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.434     3.574 f  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/p/P[1]
                         net (fo=1, routed)           0.779     4.352    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/tmp_107_reg_2937[1]
    SLICE_X12Y41         LUT1 (Prop_lut1_I0_O)        0.124     4.476 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960[0]_i_30/O
                         net (fo=1, routed)           0.000     4.476    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960[0]_i_30_n_36
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.009 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.009    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[0]_i_23_n_36
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.126 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.126    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[0]_i_18_n_36
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.243 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.243    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[0]_i_13_n_36
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.360 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.360    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[0]_i_8_n_36
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.477 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.477    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[0]_i_3_n_36
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.800 f  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[0]_i_2/O[1]
                         net (fo=2, routed)           0.300     6.101    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/neg_mul1_fu_2197_p2[21]
    SLICE_X15Y46         LUT3 (Prop_lut3_I2_O)        0.306     6.407 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960[4]_i_3/O
                         net (fo=1, routed)           0.338     6.745    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960[4]_i_3_n_36
    SLICE_X19Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.325 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.325    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[4]_i_2_n_36
    SLICE_X19Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.439 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.439    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[8]_i_2_n_36
    SLICE_X19Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.553 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.553    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[11]_i_2_n_36
    SLICE_X19Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.887 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[15]_i_3/O[1]
                         net (fo=2, routed)           1.065     8.952    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[15]_0[2]
    SLICE_X32Y54         LUT3 (Prop_lut3_I0_O)        0.303     9.255 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/tmp_149_reg_2966_reg_i_1/O
                         net (fo=68, routed)          1.200    10.454    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/tmp_183_cast_fu_2242_p1[14]
    DSP48_X2Y25          DSP48E1                                      r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/tmp_152_reg_2971_reg/C[36]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18898, routed)       1.564    12.743    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/ap_clk
    DSP48_X2Y25          DSP48E1                                      r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/tmp_152_reg_2971_reg/CLK
                         clock pessimism              0.115    12.858    
                         clock uncertainty           -0.154    12.704    
    DSP48_X2Y25          DSP48E1 (Setup_dsp48e1_CLK_C[36])
                                                     -1.701    11.003    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/tmp_152_reg_2971_reg
  -------------------------------------------------------------------
                         required time                         11.003    
                         arrival time                         -10.454    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.562ns  (required time - arrival time)
  Source:                 design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/tmp_152_reg_2971_reg/C[19]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.301ns  (logic 3.633ns (49.758%)  route 3.668ns (50.242%))
  Logic Levels:           13  (CARRY4=10 LUT1=1 LUT3=2)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 12.743 - 10.000 ) 
    Source Clock Delay      (SCD):    3.140ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18898, routed)       1.846     3.140    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/ap_clk
    DSP48_X0Y16          DSP48E1                                      r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.434     3.574 f  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/p/P[1]
                         net (fo=1, routed)           0.779     4.352    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/tmp_107_reg_2937[1]
    SLICE_X12Y41         LUT1 (Prop_lut1_I0_O)        0.124     4.476 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960[0]_i_30/O
                         net (fo=1, routed)           0.000     4.476    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960[0]_i_30_n_36
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.009 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.009    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[0]_i_23_n_36
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.126 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.126    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[0]_i_18_n_36
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.243 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.243    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[0]_i_13_n_36
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.360 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.360    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[0]_i_8_n_36
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.477 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.477    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[0]_i_3_n_36
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.800 f  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[0]_i_2/O[1]
                         net (fo=2, routed)           0.300     6.101    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/neg_mul1_fu_2197_p2[21]
    SLICE_X15Y46         LUT3 (Prop_lut3_I2_O)        0.306     6.407 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960[4]_i_3/O
                         net (fo=1, routed)           0.338     6.745    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960[4]_i_3_n_36
    SLICE_X19Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.325 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.325    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[4]_i_2_n_36
    SLICE_X19Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.439 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.439    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[8]_i_2_n_36
    SLICE_X19Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.553 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.553    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[11]_i_2_n_36
    SLICE_X19Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.887 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[15]_i_3/O[1]
                         net (fo=2, routed)           1.065     8.952    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[15]_0[2]
    SLICE_X32Y54         LUT3 (Prop_lut3_I0_O)        0.303     9.255 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/tmp_149_reg_2966_reg_i_1/O
                         net (fo=68, routed)          1.186    10.441    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/tmp_183_cast_fu_2242_p1[14]
    DSP48_X2Y25          DSP48E1                                      r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/tmp_152_reg_2971_reg/C[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18898, routed)       1.564    12.743    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/ap_clk
    DSP48_X2Y25          DSP48E1                                      r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/tmp_152_reg_2971_reg/CLK
                         clock pessimism              0.115    12.858    
                         clock uncertainty           -0.154    12.704    
    DSP48_X2Y25          DSP48E1 (Setup_dsp48e1_CLK_C[19])
                                                     -1.701    11.003    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/tmp_152_reg_2971_reg
  -------------------------------------------------------------------
                         required time                         11.003    
                         arrival time                         -10.441    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.562ns  (required time - arrival time)
  Source:                 design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/tmp_152_reg_2971_reg/C[39]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.301ns  (logic 3.633ns (49.758%)  route 3.668ns (50.242%))
  Logic Levels:           13  (CARRY4=10 LUT1=1 LUT3=2)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 12.743 - 10.000 ) 
    Source Clock Delay      (SCD):    3.140ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18898, routed)       1.846     3.140    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/ap_clk
    DSP48_X0Y16          DSP48E1                                      r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.434     3.574 f  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/p/P[1]
                         net (fo=1, routed)           0.779     4.352    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/tmp_107_reg_2937[1]
    SLICE_X12Y41         LUT1 (Prop_lut1_I0_O)        0.124     4.476 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960[0]_i_30/O
                         net (fo=1, routed)           0.000     4.476    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960[0]_i_30_n_36
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.009 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.009    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[0]_i_23_n_36
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.126 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.126    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[0]_i_18_n_36
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.243 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.243    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[0]_i_13_n_36
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.360 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.360    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[0]_i_8_n_36
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.477 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.477    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[0]_i_3_n_36
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.800 f  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[0]_i_2/O[1]
                         net (fo=2, routed)           0.300     6.101    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/neg_mul1_fu_2197_p2[21]
    SLICE_X15Y46         LUT3 (Prop_lut3_I2_O)        0.306     6.407 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960[4]_i_3/O
                         net (fo=1, routed)           0.338     6.745    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960[4]_i_3_n_36
    SLICE_X19Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.325 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.325    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[4]_i_2_n_36
    SLICE_X19Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.439 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.439    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[8]_i_2_n_36
    SLICE_X19Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.553 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.553    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[11]_i_2_n_36
    SLICE_X19Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.887 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[15]_i_3/O[1]
                         net (fo=2, routed)           1.065     8.952    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[15]_0[2]
    SLICE_X32Y54         LUT3 (Prop_lut3_I0_O)        0.303     9.255 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/tmp_149_reg_2966_reg_i_1/O
                         net (fo=68, routed)          1.186    10.441    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/tmp_183_cast_fu_2242_p1[14]
    DSP48_X2Y25          DSP48E1                                      r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/tmp_152_reg_2971_reg/C[39]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18898, routed)       1.564    12.743    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/ap_clk
    DSP48_X2Y25          DSP48E1                                      r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/tmp_152_reg_2971_reg/CLK
                         clock pessimism              0.115    12.858    
                         clock uncertainty           -0.154    12.704    
    DSP48_X2Y25          DSP48E1 (Setup_dsp48e1_CLK_C[39])
                                                     -1.701    11.003    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/tmp_152_reg_2971_reg
  -------------------------------------------------------------------
                         required time                         11.003    
                         arrival time                         -10.441    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.562ns  (required time - arrival time)
  Source:                 design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/tmp_152_reg_2971_reg/C[44]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.301ns  (logic 3.633ns (49.758%)  route 3.668ns (50.242%))
  Logic Levels:           13  (CARRY4=10 LUT1=1 LUT3=2)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 12.743 - 10.000 ) 
    Source Clock Delay      (SCD):    3.140ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18898, routed)       1.846     3.140    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/ap_clk
    DSP48_X0Y16          DSP48E1                                      r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.434     3.574 f  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/p/P[1]
                         net (fo=1, routed)           0.779     4.352    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/tmp_107_reg_2937[1]
    SLICE_X12Y41         LUT1 (Prop_lut1_I0_O)        0.124     4.476 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960[0]_i_30/O
                         net (fo=1, routed)           0.000     4.476    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960[0]_i_30_n_36
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.009 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.009    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[0]_i_23_n_36
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.126 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.126    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[0]_i_18_n_36
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.243 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.243    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[0]_i_13_n_36
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.360 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.360    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[0]_i_8_n_36
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.477 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.477    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[0]_i_3_n_36
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.800 f  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[0]_i_2/O[1]
                         net (fo=2, routed)           0.300     6.101    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/neg_mul1_fu_2197_p2[21]
    SLICE_X15Y46         LUT3 (Prop_lut3_I2_O)        0.306     6.407 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960[4]_i_3/O
                         net (fo=1, routed)           0.338     6.745    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960[4]_i_3_n_36
    SLICE_X19Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.325 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.325    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[4]_i_2_n_36
    SLICE_X19Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.439 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.439    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[8]_i_2_n_36
    SLICE_X19Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.553 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.553    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[11]_i_2_n_36
    SLICE_X19Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.887 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[15]_i_3/O[1]
                         net (fo=2, routed)           1.065     8.952    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[15]_0[2]
    SLICE_X32Y54         LUT3 (Prop_lut3_I0_O)        0.303     9.255 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/tmp_149_reg_2966_reg_i_1/O
                         net (fo=68, routed)          1.186    10.441    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/tmp_183_cast_fu_2242_p1[14]
    DSP48_X2Y25          DSP48E1                                      r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/tmp_152_reg_2971_reg/C[44]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18898, routed)       1.564    12.743    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/ap_clk
    DSP48_X2Y25          DSP48E1                                      r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/tmp_152_reg_2971_reg/CLK
                         clock pessimism              0.115    12.858    
                         clock uncertainty           -0.154    12.704    
    DSP48_X2Y25          DSP48E1 (Setup_dsp48e1_CLK_C[44])
                                                     -1.701    11.003    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/tmp_152_reg_2971_reg
  -------------------------------------------------------------------
                         required time                         11.003    
                         arrival time                         -10.441    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.562ns  (required time - arrival time)
  Source:                 design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/tmp_152_reg_2971_reg/C[47]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.301ns  (logic 3.633ns (49.758%)  route 3.668ns (50.242%))
  Logic Levels:           13  (CARRY4=10 LUT1=1 LUT3=2)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 12.743 - 10.000 ) 
    Source Clock Delay      (SCD):    3.140ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18898, routed)       1.846     3.140    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/ap_clk
    DSP48_X0Y16          DSP48E1                                      r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.434     3.574 f  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/p/P[1]
                         net (fo=1, routed)           0.779     4.352    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/tmp_107_reg_2937[1]
    SLICE_X12Y41         LUT1 (Prop_lut1_I0_O)        0.124     4.476 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960[0]_i_30/O
                         net (fo=1, routed)           0.000     4.476    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960[0]_i_30_n_36
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.009 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.009    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[0]_i_23_n_36
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.126 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.126    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[0]_i_18_n_36
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.243 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.243    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[0]_i_13_n_36
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.360 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.360    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[0]_i_8_n_36
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.477 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.477    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[0]_i_3_n_36
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.800 f  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[0]_i_2/O[1]
                         net (fo=2, routed)           0.300     6.101    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/neg_mul1_fu_2197_p2[21]
    SLICE_X15Y46         LUT3 (Prop_lut3_I2_O)        0.306     6.407 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960[4]_i_3/O
                         net (fo=1, routed)           0.338     6.745    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960[4]_i_3_n_36
    SLICE_X19Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.325 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.325    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[4]_i_2_n_36
    SLICE_X19Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.439 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.439    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[8]_i_2_n_36
    SLICE_X19Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.553 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.553    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[11]_i_2_n_36
    SLICE_X19Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.887 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[15]_i_3/O[1]
                         net (fo=2, routed)           1.065     8.952    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[15]_0[2]
    SLICE_X32Y54         LUT3 (Prop_lut3_I0_O)        0.303     9.255 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/tmp_149_reg_2966_reg_i_1/O
                         net (fo=68, routed)          1.186    10.441    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/tmp_183_cast_fu_2242_p1[14]
    DSP48_X2Y25          DSP48E1                                      r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/tmp_152_reg_2971_reg/C[47]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18898, routed)       1.564    12.743    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/ap_clk
    DSP48_X2Y25          DSP48E1                                      r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/tmp_152_reg_2971_reg/CLK
                         clock pessimism              0.115    12.858    
                         clock uncertainty           -0.154    12.704    
    DSP48_X2Y25          DSP48E1 (Setup_dsp48e1_CLK_C[47])
                                                     -1.701    11.003    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/tmp_152_reg_2971_reg
  -------------------------------------------------------------------
                         required time                         11.003    
                         arrival time                         -10.441    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.581ns  (required time - arrival time)
  Source:                 design_1_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/int_facelets/gen_write[1].mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/solution_0/inst/count_U/solution_count_ram_U/q0_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.132ns  (logic 3.561ns (38.996%)  route 5.571ns (61.004%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1 RAMS32=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 12.726 - 10.000 ) 
    Source Clock Delay      (SCD):    3.117ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18898, routed)       1.823     3.117    design_1_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/int_facelets/ap_clk
    RAMB36_X4Y10         RAMB36E1                                     r  design_1_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/int_facelets/gen_write[1].mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[16])
                                                      2.454     5.571 f  design_1_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/int_facelets/gen_write[1].mem_reg/DOADO[16]
                         net (fo=2, routed)           1.227     6.799    design_1_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/int_facelets/DOADO[16]
    SLICE_X90Y50         LUT6 (Prop_lut6_I0_O)        0.124     6.923 f  design_1_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/int_facelets/reg_1527[0]_i_2/O
                         net (fo=2, routed)           0.000     6.923    design_1_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/int_facelets/reg_1527[0]_i_2_n_36
    SLICE_X90Y50         MUXF7 (Prop_muxf7_I0_O)      0.209     7.132 f  design_1_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/int_facelets/reg_1527_reg[0]_i_1/O
                         net (fo=16, routed)          1.195     8.326    design_1_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/int_facelets/reg_1527_reg[0]
    SLICE_X89Y53         LUT6 (Prop_lut6_I3_O)        0.297     8.623 f  design_1_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/int_facelets/ram_reg_0_7_0_0_i_17__0/O
                         net (fo=4, routed)           0.473     9.096    design_1_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/int_facelets/ram_reg_0_7_0_0_i_17__0_n_36
    SLICE_X88Y50         LUT5 (Prop_lut5_I0_O)        0.124     9.220 f  design_1_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/int_facelets/ram_reg_0_7_0_0_i_8__1/O
                         net (fo=1, routed)           0.658     9.879    design_1_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/int_facelets/ram_reg_0_7_0_0_i_8__1_n_36
    SLICE_X89Y50         LUT6 (Prop_lut6_I1_O)        0.124    10.003 r  design_1_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/int_facelets/ram_reg_0_7_0_0_i_3__1/O
                         net (fo=32, routed)          1.212    11.215    design_1_i/solution_0/inst/count_U/solution_count_ram_U/ram_reg_0_7_30_30/A0
    SLICE_X86Y50         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.105    11.320 r  design_1_i/solution_0/inst/count_U/solution_count_ram_U/ram_reg_0_7_30_30/SP/O
                         net (fo=1, routed)           0.805    12.125    design_1_i/solution_0/inst/count_U/solution_count_ram_U/q00[30]
    SLICE_X87Y50         LUT4 (Prop_lut4_I3_O)        0.124    12.249 r  design_1_i/solution_0/inst/count_U/solution_count_ram_U/q0[30]_i_1/O
                         net (fo=1, routed)           0.000    12.249    design_1_i/solution_0/inst/count_U/solution_count_ram_U/p_0_in[30]
    SLICE_X87Y50         FDRE                                         r  design_1_i/solution_0/inst/count_U/solution_count_ram_U/q0_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18898, routed)       1.547    12.726    design_1_i/solution_0/inst/count_U/solution_count_ram_U/ap_clk
    SLICE_X87Y50         FDRE                                         r  design_1_i/solution_0/inst/count_U/solution_count_ram_U/q0_reg[30]/C
                         clock pessimism              0.229    12.955    
                         clock uncertainty           -0.154    12.801    
    SLICE_X87Y50         FDRE (Setup_fdre_C_D)        0.029    12.830    design_1_i/solution_0/inst/count_U/solution_count_ram_U/q0_reg[30]
  -------------------------------------------------------------------
                         required time                         12.830    
                         arrival time                         -12.249    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.667ns  (required time - arrival time)
  Source:                 design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/tmp_152_reg_2971_reg/C[37]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.196ns  (logic 3.633ns (50.484%)  route 3.563ns (49.516%))
  Logic Levels:           13  (CARRY4=10 LUT1=1 LUT3=2)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 12.743 - 10.000 ) 
    Source Clock Delay      (SCD):    3.140ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18898, routed)       1.846     3.140    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/ap_clk
    DSP48_X0Y16          DSP48E1                                      r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.434     3.574 f  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/p/P[1]
                         net (fo=1, routed)           0.779     4.352    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/tmp_107_reg_2937[1]
    SLICE_X12Y41         LUT1 (Prop_lut1_I0_O)        0.124     4.476 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960[0]_i_30/O
                         net (fo=1, routed)           0.000     4.476    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960[0]_i_30_n_36
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.009 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.009    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[0]_i_23_n_36
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.126 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.126    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[0]_i_18_n_36
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.243 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.243    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[0]_i_13_n_36
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.360 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.360    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[0]_i_8_n_36
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.477 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.477    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[0]_i_3_n_36
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.800 f  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[0]_i_2/O[1]
                         net (fo=2, routed)           0.300     6.101    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/neg_mul1_fu_2197_p2[21]
    SLICE_X15Y46         LUT3 (Prop_lut3_I2_O)        0.306     6.407 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960[4]_i_3/O
                         net (fo=1, routed)           0.338     6.745    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960[4]_i_3_n_36
    SLICE_X19Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.325 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.325    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[4]_i_2_n_36
    SLICE_X19Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.439 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.439    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[8]_i_2_n_36
    SLICE_X19Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.553 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.553    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[11]_i_2_n_36
    SLICE_X19Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.887 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[15]_i_3/O[1]
                         net (fo=2, routed)           1.065     8.952    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[15]_0[2]
    SLICE_X32Y54         LUT3 (Prop_lut3_I0_O)        0.303     9.255 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/tmp_149_reg_2966_reg_i_1/O
                         net (fo=68, routed)          1.081    10.336    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/tmp_183_cast_fu_2242_p1[14]
    DSP48_X2Y25          DSP48E1                                      r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/tmp_152_reg_2971_reg/C[37]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18898, routed)       1.564    12.743    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/ap_clk
    DSP48_X2Y25          DSP48E1                                      r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/tmp_152_reg_2971_reg/CLK
                         clock pessimism              0.115    12.858    
                         clock uncertainty           -0.154    12.704    
    DSP48_X2Y25          DSP48E1 (Setup_dsp48e1_CLK_C[37])
                                                     -1.701    11.003    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/tmp_152_reg_2971_reg
  -------------------------------------------------------------------
                         required time                         11.003    
                         arrival time                         -10.336    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.670ns  (required time - arrival time)
  Source:                 design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/tmp_152_reg_2971_reg/C[28]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.193ns  (logic 3.633ns (50.505%)  route 3.560ns (49.494%))
  Logic Levels:           13  (CARRY4=10 LUT1=1 LUT3=2)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 12.743 - 10.000 ) 
    Source Clock Delay      (SCD):    3.140ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18898, routed)       1.846     3.140    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/ap_clk
    DSP48_X0Y16          DSP48E1                                      r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.434     3.574 f  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/p/P[1]
                         net (fo=1, routed)           0.779     4.352    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/tmp_107_reg_2937[1]
    SLICE_X12Y41         LUT1 (Prop_lut1_I0_O)        0.124     4.476 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960[0]_i_30/O
                         net (fo=1, routed)           0.000     4.476    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960[0]_i_30_n_36
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.009 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.009    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[0]_i_23_n_36
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.126 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.126    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[0]_i_18_n_36
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.243 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.243    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[0]_i_13_n_36
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.360 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.360    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[0]_i_8_n_36
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.477 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.477    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[0]_i_3_n_36
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.800 f  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[0]_i_2/O[1]
                         net (fo=2, routed)           0.300     6.101    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/neg_mul1_fu_2197_p2[21]
    SLICE_X15Y46         LUT3 (Prop_lut3_I2_O)        0.306     6.407 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960[4]_i_3/O
                         net (fo=1, routed)           0.338     6.745    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960[4]_i_3_n_36
    SLICE_X19Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.325 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.325    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[4]_i_2_n_36
    SLICE_X19Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.439 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.439    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[8]_i_2_n_36
    SLICE_X19Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.553 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.553    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[11]_i_2_n_36
    SLICE_X19Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.887 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[15]_i_3/O[1]
                         net (fo=2, routed)           1.065     8.952    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[15]_0[2]
    SLICE_X32Y54         LUT3 (Prop_lut3_I0_O)        0.303     9.255 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/tmp_149_reg_2966_reg_i_1/O
                         net (fo=68, routed)          1.078    10.333    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/tmp_183_cast_fu_2242_p1[14]
    DSP48_X2Y25          DSP48E1                                      r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/tmp_152_reg_2971_reg/C[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18898, routed)       1.564    12.743    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/ap_clk
    DSP48_X2Y25          DSP48E1                                      r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/tmp_152_reg_2971_reg/CLK
                         clock pessimism              0.115    12.858    
                         clock uncertainty           -0.154    12.704    
    DSP48_X2Y25          DSP48E1 (Setup_dsp48e1_CLK_C[28])
                                                     -1.701    11.003    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/tmp_152_reg_2971_reg
  -------------------------------------------------------------------
                         required time                         11.003    
                         arrival time                         -10.333    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.670ns  (required time - arrival time)
  Source:                 design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/tmp_152_reg_2971_reg/C[35]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.193ns  (logic 3.633ns (50.505%)  route 3.560ns (49.494%))
  Logic Levels:           13  (CARRY4=10 LUT1=1 LUT3=2)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 12.743 - 10.000 ) 
    Source Clock Delay      (SCD):    3.140ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18898, routed)       1.846     3.140    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/ap_clk
    DSP48_X0Y16          DSP48E1                                      r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.434     3.574 f  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/p/P[1]
                         net (fo=1, routed)           0.779     4.352    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/tmp_107_reg_2937[1]
    SLICE_X12Y41         LUT1 (Prop_lut1_I0_O)        0.124     4.476 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960[0]_i_30/O
                         net (fo=1, routed)           0.000     4.476    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960[0]_i_30_n_36
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.009 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.009    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[0]_i_23_n_36
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.126 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.126    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[0]_i_18_n_36
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.243 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.243    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[0]_i_13_n_36
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.360 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.360    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[0]_i_8_n_36
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.477 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.477    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[0]_i_3_n_36
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.800 f  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[0]_i_2/O[1]
                         net (fo=2, routed)           0.300     6.101    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/neg_mul1_fu_2197_p2[21]
    SLICE_X15Y46         LUT3 (Prop_lut3_I2_O)        0.306     6.407 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960[4]_i_3/O
                         net (fo=1, routed)           0.338     6.745    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960[4]_i_3_n_36
    SLICE_X19Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.325 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.325    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[4]_i_2_n_36
    SLICE_X19Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.439 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.439    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[8]_i_2_n_36
    SLICE_X19Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.553 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.553    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[11]_i_2_n_36
    SLICE_X19Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.887 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[15]_i_3/O[1]
                         net (fo=2, routed)           1.065     8.952    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/search_new_0_slice_reg_2960_reg[15]_0[2]
    SLICE_X32Y54         LUT3 (Prop_lut3_I0_O)        0.303     9.255 r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/tmp_149_reg_2966_reg_i_1/O
                         net (fo=68, routed)          1.078    10.333    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/tmp_183_cast_fu_2242_p1[14]
    DSP48_X2Y25          DSP48E1                                      r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/tmp_152_reg_2971_reg/C[35]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18898, routed)       1.564    12.743    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/ap_clk
    DSP48_X2Y25          DSP48E1                                      r  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/tmp_152_reg_2971_reg/CLK
                         clock pessimism              0.115    12.858    
                         clock uncertainty           -0.154    12.704    
    DSP48_X2Y25          DSP48E1 (Setup_dsp48e1_CLK_C[35])
                                                     -1.701    11.003    design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/tmp_152_reg_2971_reg
  -------------------------------------------------------------------
                         required time                         11.003    
                         arrival time                         -10.333    
  -------------------------------------------------------------------
                         slack                                  0.670    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 design_1_i/solution_0/inst/solution_CTRL_BUS2_m_axi_U/bus_read/rs_rreq/data_p1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/solution_0/inst/solution_CTRL_BUS2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][12]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.164ns (40.406%)  route 0.242ns (59.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18898, routed)       0.577     0.913    design_1_i/solution_0/inst/solution_CTRL_BUS2_m_axi_U/bus_read/rs_rreq/ap_clk
    SLICE_X54Y50         FDRE                                         r  design_1_i/solution_0/inst/solution_CTRL_BUS2_m_axi_U/bus_read/rs_rreq/data_p1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.164     1.077 r  design_1_i/solution_0/inst/solution_CTRL_BUS2_m_axi_U/bus_read/rs_rreq/data_p1_reg[12]/Q
                         net (fo=1, routed)           0.242     1.318    design_1_i/solution_0/inst/solution_CTRL_BUS2_m_axi_U/bus_read/fifo_rreq/data_p1_reg[33][12]
    SLICE_X54Y44         SRL16E                                       r  design_1_i/solution_0/inst/solution_CTRL_BUS2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][12]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18898, routed)       0.850     1.216    design_1_i/solution_0/inst/solution_CTRL_BUS2_m_axi_U/bus_read/fifo_rreq/ap_clk
    SLICE_X54Y44         SRL16E                                       r  design_1_i/solution_0/inst/solution_CTRL_BUS2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][12]_srl5/CLK
                         clock pessimism             -0.030     1.186    
    SLICE_X54Y44         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.303    design_1_i/solution_0/inst/solution_CTRL_BUS2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][12]_srl5
  -------------------------------------------------------------------
                         required time                         -1.303    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[102]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.148ns (48.208%)  route 0.159ns (51.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18898, routed)       0.549     0.885    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X50Y87         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[102]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y87         FDRE (Prop_fdre_C_Q)         0.148     1.033 r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[102]/Q
                         net (fo=1, routed)           0.159     1.192    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/s_axi_araddr[6]
    SLICE_X49Y87         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18898, routed)       0.820     1.186    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X49Y87         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[6]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X49Y87         FDRE (Hold_fdre_C_D)         0.019     1.170    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.170    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.148ns (47.575%)  route 0.163ns (52.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18898, routed)       0.551     0.887    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X50Y90         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[118]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90         FDRE (Prop_fdre_C_Q)         0.148     1.035 r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[118]/Q
                         net (fo=1, routed)           0.163     1.198    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/s_axi_araddr[22]
    SLICE_X48Y89         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18898, routed)       0.822     1.188    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X48Y89         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[22]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X48Y89         FDRE (Hold_fdre_C_D)         0.022     1.175    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           1.198    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1056]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.624%)  route 0.278ns (66.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18898, routed)       0.577     0.913    design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/r_reg/aclk
    SLICE_X29Y50         FDRE                                         r  design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1056]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1056]/Q
                         net (fo=1, routed)           0.278     1.332    design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/DIC1
    SLICE_X30Y45         RAMD32                                       r  design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18898, routed)       0.858     1.224    design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/WCLK
    SLICE_X30Y45         RAMD32                                       r  design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMC_D1/CLK
                         clock pessimism             -0.030     1.194    
    SLICE_X30Y45         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114     1.308    design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.308    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18898, routed)       0.551     0.887    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X51Y92         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=95, routed)          0.206     1.234    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/ADDRD0
    SLICE_X50Y92         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18898, routed)       0.819     1.185    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/WCLK
    SLICE_X50Y92         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMA/CLK
                         clock pessimism             -0.285     0.900    
    SLICE_X50Y92         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.210    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMA
  -------------------------------------------------------------------
                         required time                         -1.210    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18898, routed)       0.551     0.887    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X51Y92         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=95, routed)          0.206     1.234    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/ADDRD0
    SLICE_X50Y92         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18898, routed)       0.819     1.185    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/WCLK
    SLICE_X50Y92         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMA_D1/CLK
                         clock pessimism             -0.285     0.900    
    SLICE_X50Y92         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.210    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.210    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18898, routed)       0.551     0.887    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X51Y92         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=95, routed)          0.206     1.234    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/ADDRD0
    SLICE_X50Y92         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18898, routed)       0.819     1.185    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/WCLK
    SLICE_X50Y92         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMB/CLK
                         clock pessimism             -0.285     0.900    
    SLICE_X50Y92         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.210    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMB
  -------------------------------------------------------------------
                         required time                         -1.210    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18898, routed)       0.551     0.887    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X51Y92         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=95, routed)          0.206     1.234    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/ADDRD0
    SLICE_X50Y92         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18898, routed)       0.819     1.185    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/WCLK
    SLICE_X50Y92         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMB_D1/CLK
                         clock pessimism             -0.285     0.900    
    SLICE_X50Y92         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.210    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.210    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18898, routed)       0.551     0.887    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X51Y92         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=95, routed)          0.206     1.234    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/ADDRD0
    SLICE_X50Y92         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18898, routed)       0.819     1.185    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/WCLK
    SLICE_X50Y92         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMC/CLK
                         clock pessimism             -0.285     0.900    
    SLICE_X50Y92         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.210    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMC
  -------------------------------------------------------------------
                         required time                         -1.210    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18898, routed)       0.551     0.887    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X51Y92         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=95, routed)          0.206     1.234    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/ADDRD0
    SLICE_X50Y92         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18898, routed)       0.819     1.185    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/WCLK
    SLICE_X50Y92         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMC_D1/CLK
                         clock pessimism             -0.285     0.900    
    SLICE_X50Y92         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.210    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.210    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.024    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y25   design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/tmp_152_reg_2971_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y34   design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getUBtoDF_fu_195/s_fu_486_p2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y39   design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getURFtoDLF_fu_207/s_fu_370_p2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y30   design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getURtoUL_fu_201/s_fu_470_p2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y23   design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/tmp_149_reg_2966_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y24   design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/FRtoBR_Move2_addr_reg_2618_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         10.000      6.313      DSP48_X4Y36   design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getUBtoDF_fu_195/s_reg_819_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         10.000      6.313      DSP48_X4Y24   design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getFRtoBR_fu_189/s_reg_1169_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         10.000      6.313      DSP48_X3Y38   design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getURFtoDLF_fu_207/s_reg_572_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         10.000      6.313      DSP48_X4Y32   design_1_i/solution_0/inst/grp_get_coordcube_fu_1441/grp_getURtoUL_fu_201/s_reg_793_reg__0/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X32Y35  design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X32Y35  design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X32Y35  design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X32Y35  design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X32Y35  design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X32Y35  design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X32Y35  design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X32Y35  design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X38Y68  design_1_i/axi_smc_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X38Y68  design_1_i/axi_smc_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA_D1/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X36Y50  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/FRtoBR_Move3_U/parallel_v2_twistmb6_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X36Y50  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/FRtoBR_Move3_U/parallel_v2_twistmb6_ram_U/ram_reg_0_15_0_0__1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X36Y50  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/FRtoBR_Move3_U/parallel_v2_twistmb6_ram_U/ram_reg_0_15_0_0__11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X36Y50  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/FRtoBR_Move3_U/parallel_v2_twistmb6_ram_U/ram_reg_0_15_0_0__13/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X36Y52  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/FRtoBR_Move3_U/parallel_v2_twistmb6_ram_U/ram_reg_0_15_0_0__15/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X34Y52  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/FRtoBR_Move3_U/parallel_v2_twistmb6_ram_U/ram_reg_0_15_0_0__16/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X36Y52  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/FRtoBR_Move3_U/parallel_v2_twistmb6_ram_U/ram_reg_0_15_0_0__17/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X34Y52  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/FRtoBR_Move3_U/parallel_v2_twistmb6_ram_U/ram_reg_0_15_0_0__18/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X36Y52  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/FRtoBR_Move3_U/parallel_v2_twistmb6_ram_U/ram_reg_0_15_0_0__19/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X34Y52  design_1_i/solution_0/inst/grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/FRtoBR_Move3_U/parallel_v2_twistmb6_ram_U/ram_reg_0_15_0_0__2/SP/CLK



