{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1432819945020 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1432819945021 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 28 21:32:24 2015 " "Processing started: Thu May 28 21:32:24 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1432819945021 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1432819945021 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LED_CNT -c LED_CNT " "Command: quartus_map --read_settings_files=on --write_settings_files=off LED_CNT -c LED_CNT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1432819945021 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1432819945520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_cnt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led_cnt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LED_CNT-ART " "Found design unit 1: LED_CNT-ART" {  } { { "LED_CNT.vhd" "" { Text "E:/Project/VHDL/SequentialLogic/LED_CNT/LED_CNT.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432819946881 ""} { "Info" "ISGN_ENTITY_NAME" "1 LED_CNT " "Found entity 1: LED_CNT" {  } { { "LED_CNT.vhd" "" { Text "E:/Project/VHDL/SequentialLogic/LED_CNT/LED_CNT.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432819946881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432819946881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_cnt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_cnt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_CNT-ART1 " "Found design unit 1: BCD_CNT-ART1" {  } { { "BCD_CNT.vhd" "" { Text "E:/Project/VHDL/SequentialLogic/LED_CNT/BCD_CNT.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432819946888 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_CNT " "Found entity 1: BCD_CNT" {  } { { "BCD_CNT.vhd" "" { Text "E:/Project/VHDL/SequentialLogic/LED_CNT/BCD_CNT.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432819946888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432819946888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scanner.vhd 2 1 " "Found 2 design units, including 1 entities, in source file scanner.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SCANNER-ART1 " "Found design unit 1: SCANNER-ART1" {  } { { "SCANNER.vhd" "" { Text "E:/Project/VHDL/SequentialLogic/LED_CNT/SCANNER.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432819946896 ""} { "Info" "ISGN_ENTITY_NAME" "1 SCANNER " "Found entity 1: SCANNER" {  } { { "SCANNER.vhd" "" { Text "E:/Project/VHDL/SequentialLogic/LED_CNT/SCANNER.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432819946896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432819946896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_dec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led_dec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LED_DEC-ART1 " "Found design unit 1: LED_DEC-ART1" {  } { { "LED_DEC.vhd" "" { Text "E:/Project/VHDL/SequentialLogic/LED_CNT/LED_DEC.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432819946903 ""} { "Info" "ISGN_ENTITY_NAME" "1 LED_DEC " "Found entity 1: LED_DEC" {  } { { "LED_DEC.vhd" "" { Text "E:/Project/VHDL/SequentialLogic/LED_CNT/LED_DEC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432819946903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432819946903 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LED_CNT " "Elaborating entity \"LED_CNT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1432819946986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_CNT BCD_CNT:INST_BCD_CNT " "Elaborating entity \"BCD_CNT\" for hierarchy \"BCD_CNT:INST_BCD_CNT\"" {  } { { "LED_CNT.vhd" "INST_BCD_CNT" { Text "E:/Project/VHDL/SequentialLogic/LED_CNT/LED_CNT.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432819947009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCANNER SCANNER:INST_SCANNER " "Elaborating entity \"SCANNER\" for hierarchy \"SCANNER:INST_SCANNER\"" {  } { { "LED_CNT.vhd" "INST_SCANNER" { Text "E:/Project/VHDL/SequentialLogic/LED_CNT/LED_CNT.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432819947021 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DIN12 SCANNER.vhd(39) " "VHDL Process Statement warning at SCANNER.vhd(39): signal \"DIN12\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SCANNER.vhd" "" { Text "E:/Project/VHDL/SequentialLogic/LED_CNT/SCANNER.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1432819947030 "|LED_CNT|SCANNER:INST_SCANNER"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DIN12 SCANNER.vhd(41) " "VHDL Process Statement warning at SCANNER.vhd(41): signal \"DIN12\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SCANNER.vhd" "" { Text "E:/Project/VHDL/SequentialLogic/LED_CNT/SCANNER.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1432819947030 "|LED_CNT|SCANNER:INST_SCANNER"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DIN12 SCANNER.vhd(43) " "VHDL Process Statement warning at SCANNER.vhd(43): signal \"DIN12\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SCANNER.vhd" "" { Text "E:/Project/VHDL/SequentialLogic/LED_CNT/SCANNER.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1432819947030 "|LED_CNT|SCANNER:INST_SCANNER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_DEC LED_DEC:INST_LED_DEC " "Elaborating entity \"LED_DEC\" for hierarchy \"LED_DEC:INST_LED_DEC\"" {  } { { "LED_CNT.vhd" "INST_LED_DEC" { Text "E:/Project/VHDL/SequentialLogic/LED_CNT/LED_CNT.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432819947031 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1432819947931 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1432819948469 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432819948469 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "55 " "Implemented 55 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1432819948510 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1432819948510 ""} { "Info" "ICUT_CUT_TM_LCELLS" "43 " "Implemented 43 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1432819948510 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1432819948510 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "628 " "Peak virtual memory: 628 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1432819948532 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 28 21:32:28 2015 " "Processing ended: Thu May 28 21:32:28 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1432819948532 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1432819948532 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1432819948532 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1432819948532 ""}
