{
	"conf":{
		"path": "../HDL/",
		"excluded_path" : ["\\ip\\"],
		"out_path": "",
		"mode": [".v",".sv"],
		"additional_files": [
			["True2Comp", "Convert true code to complemental code. Just for simulation"]
		],
		"titles": [
			"Project",
			"Design",
			"Version",
			"Modified",
			"Function",
			"Files",
			"Parameters",
			"Ports",
			"Instances",
			["Simulations","Functional simulation is just supported for RGB and Gray-scale images !\n\n### Software\n\n\n### HDL\n\n\n### Compare\n\n\n"],
			["Utilization",""],
			["Timing",""],
			["Power",""]
		],
		"tcl": [
			true,
"Homepage for this project:\nhttp://fil.dtysky.moe\n\nSources for this project:\nhttps://github.com/dtysky/FPGA-Imaging-Library\n\nMy e-mail:\ndtysky@outlook.com\n\nMy blog:\nhttp://dtysky.moe\n\n"
		]
	}
}