
IR4DetacherFirmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000170  08000000  08000000  00001000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005054  08000170  08000170  00001170  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000dc  080051c4  080051c4  000061c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080052a0  080052a0  0000700c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080052a0  080052a0  0000700c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080052a0  080052a0  0000700c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080052a0  080052a0  000062a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080052a4  080052a4  000062a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  080052a8  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000298  2000000c  080052b4  0000700c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002a4  080052b4  000072a4  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000700c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000182a3  00000000  00000000  00007034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003fe6  00000000  00000000  0001f2d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001598  00000000  00000000  000232c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000010c3  00000000  00000000  00024858  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000466b  00000000  00000000  0002591b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001ec10  00000000  00000000  00029f86  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00099f9b  00000000  00000000  00048b96  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e2b31  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004c44  00000000  00000000  000e2b74  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000009e  00000000  00000000  000e77b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000170 <__do_global_dtors_aux>:
 8000170:	b510      	push	{r4, lr}
 8000172:	4c06      	ldr	r4, [pc, #24]	@ (800018c <__do_global_dtors_aux+0x1c>)
 8000174:	7823      	ldrb	r3, [r4, #0]
 8000176:	2b00      	cmp	r3, #0
 8000178:	d107      	bne.n	800018a <__do_global_dtors_aux+0x1a>
 800017a:	4b05      	ldr	r3, [pc, #20]	@ (8000190 <__do_global_dtors_aux+0x20>)
 800017c:	2b00      	cmp	r3, #0
 800017e:	d002      	beq.n	8000186 <__do_global_dtors_aux+0x16>
 8000180:	4804      	ldr	r0, [pc, #16]	@ (8000194 <__do_global_dtors_aux+0x24>)
 8000182:	e000      	b.n	8000186 <__do_global_dtors_aux+0x16>
 8000184:	bf00      	nop
 8000186:	2301      	movs	r3, #1
 8000188:	7023      	strb	r3, [r4, #0]
 800018a:	bd10      	pop	{r4, pc}
 800018c:	2000000c 	.word	0x2000000c
 8000190:	00000000 	.word	0x00000000
 8000194:	080051ac 	.word	0x080051ac

08000198 <frame_dummy>:
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <frame_dummy+0x14>)
 800019a:	b510      	push	{r4, lr}
 800019c:	2b00      	cmp	r3, #0
 800019e:	d003      	beq.n	80001a8 <frame_dummy+0x10>
 80001a0:	4903      	ldr	r1, [pc, #12]	@ (80001b0 <frame_dummy+0x18>)
 80001a2:	4804      	ldr	r0, [pc, #16]	@ (80001b4 <frame_dummy+0x1c>)
 80001a4:	e000      	b.n	80001a8 <frame_dummy+0x10>
 80001a6:	bf00      	nop
 80001a8:	bd10      	pop	{r4, pc}
 80001aa:	46c0      	nop			@ (mov r8, r8)
 80001ac:	00000000 	.word	0x00000000
 80001b0:	20000010 	.word	0x20000010
 80001b4:	080051ac 	.word	0x080051ac

080001b8 <__udivsi3>:
 80001b8:	2200      	movs	r2, #0
 80001ba:	0843      	lsrs	r3, r0, #1
 80001bc:	428b      	cmp	r3, r1
 80001be:	d374      	bcc.n	80002aa <__udivsi3+0xf2>
 80001c0:	0903      	lsrs	r3, r0, #4
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d35f      	bcc.n	8000286 <__udivsi3+0xce>
 80001c6:	0a03      	lsrs	r3, r0, #8
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d344      	bcc.n	8000256 <__udivsi3+0x9e>
 80001cc:	0b03      	lsrs	r3, r0, #12
 80001ce:	428b      	cmp	r3, r1
 80001d0:	d328      	bcc.n	8000224 <__udivsi3+0x6c>
 80001d2:	0c03      	lsrs	r3, r0, #16
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d30d      	bcc.n	80001f4 <__udivsi3+0x3c>
 80001d8:	22ff      	movs	r2, #255	@ 0xff
 80001da:	0209      	lsls	r1, r1, #8
 80001dc:	ba12      	rev	r2, r2
 80001de:	0c03      	lsrs	r3, r0, #16
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d302      	bcc.n	80001ea <__udivsi3+0x32>
 80001e4:	1212      	asrs	r2, r2, #8
 80001e6:	0209      	lsls	r1, r1, #8
 80001e8:	d065      	beq.n	80002b6 <__udivsi3+0xfe>
 80001ea:	0b03      	lsrs	r3, r0, #12
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d319      	bcc.n	8000224 <__udivsi3+0x6c>
 80001f0:	e000      	b.n	80001f4 <__udivsi3+0x3c>
 80001f2:	0a09      	lsrs	r1, r1, #8
 80001f4:	0bc3      	lsrs	r3, r0, #15
 80001f6:	428b      	cmp	r3, r1
 80001f8:	d301      	bcc.n	80001fe <__udivsi3+0x46>
 80001fa:	03cb      	lsls	r3, r1, #15
 80001fc:	1ac0      	subs	r0, r0, r3
 80001fe:	4152      	adcs	r2, r2
 8000200:	0b83      	lsrs	r3, r0, #14
 8000202:	428b      	cmp	r3, r1
 8000204:	d301      	bcc.n	800020a <__udivsi3+0x52>
 8000206:	038b      	lsls	r3, r1, #14
 8000208:	1ac0      	subs	r0, r0, r3
 800020a:	4152      	adcs	r2, r2
 800020c:	0b43      	lsrs	r3, r0, #13
 800020e:	428b      	cmp	r3, r1
 8000210:	d301      	bcc.n	8000216 <__udivsi3+0x5e>
 8000212:	034b      	lsls	r3, r1, #13
 8000214:	1ac0      	subs	r0, r0, r3
 8000216:	4152      	adcs	r2, r2
 8000218:	0b03      	lsrs	r3, r0, #12
 800021a:	428b      	cmp	r3, r1
 800021c:	d301      	bcc.n	8000222 <__udivsi3+0x6a>
 800021e:	030b      	lsls	r3, r1, #12
 8000220:	1ac0      	subs	r0, r0, r3
 8000222:	4152      	adcs	r2, r2
 8000224:	0ac3      	lsrs	r3, r0, #11
 8000226:	428b      	cmp	r3, r1
 8000228:	d301      	bcc.n	800022e <__udivsi3+0x76>
 800022a:	02cb      	lsls	r3, r1, #11
 800022c:	1ac0      	subs	r0, r0, r3
 800022e:	4152      	adcs	r2, r2
 8000230:	0a83      	lsrs	r3, r0, #10
 8000232:	428b      	cmp	r3, r1
 8000234:	d301      	bcc.n	800023a <__udivsi3+0x82>
 8000236:	028b      	lsls	r3, r1, #10
 8000238:	1ac0      	subs	r0, r0, r3
 800023a:	4152      	adcs	r2, r2
 800023c:	0a43      	lsrs	r3, r0, #9
 800023e:	428b      	cmp	r3, r1
 8000240:	d301      	bcc.n	8000246 <__udivsi3+0x8e>
 8000242:	024b      	lsls	r3, r1, #9
 8000244:	1ac0      	subs	r0, r0, r3
 8000246:	4152      	adcs	r2, r2
 8000248:	0a03      	lsrs	r3, r0, #8
 800024a:	428b      	cmp	r3, r1
 800024c:	d301      	bcc.n	8000252 <__udivsi3+0x9a>
 800024e:	020b      	lsls	r3, r1, #8
 8000250:	1ac0      	subs	r0, r0, r3
 8000252:	4152      	adcs	r2, r2
 8000254:	d2cd      	bcs.n	80001f2 <__udivsi3+0x3a>
 8000256:	09c3      	lsrs	r3, r0, #7
 8000258:	428b      	cmp	r3, r1
 800025a:	d301      	bcc.n	8000260 <__udivsi3+0xa8>
 800025c:	01cb      	lsls	r3, r1, #7
 800025e:	1ac0      	subs	r0, r0, r3
 8000260:	4152      	adcs	r2, r2
 8000262:	0983      	lsrs	r3, r0, #6
 8000264:	428b      	cmp	r3, r1
 8000266:	d301      	bcc.n	800026c <__udivsi3+0xb4>
 8000268:	018b      	lsls	r3, r1, #6
 800026a:	1ac0      	subs	r0, r0, r3
 800026c:	4152      	adcs	r2, r2
 800026e:	0943      	lsrs	r3, r0, #5
 8000270:	428b      	cmp	r3, r1
 8000272:	d301      	bcc.n	8000278 <__udivsi3+0xc0>
 8000274:	014b      	lsls	r3, r1, #5
 8000276:	1ac0      	subs	r0, r0, r3
 8000278:	4152      	adcs	r2, r2
 800027a:	0903      	lsrs	r3, r0, #4
 800027c:	428b      	cmp	r3, r1
 800027e:	d301      	bcc.n	8000284 <__udivsi3+0xcc>
 8000280:	010b      	lsls	r3, r1, #4
 8000282:	1ac0      	subs	r0, r0, r3
 8000284:	4152      	adcs	r2, r2
 8000286:	08c3      	lsrs	r3, r0, #3
 8000288:	428b      	cmp	r3, r1
 800028a:	d301      	bcc.n	8000290 <__udivsi3+0xd8>
 800028c:	00cb      	lsls	r3, r1, #3
 800028e:	1ac0      	subs	r0, r0, r3
 8000290:	4152      	adcs	r2, r2
 8000292:	0883      	lsrs	r3, r0, #2
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__udivsi3+0xe4>
 8000298:	008b      	lsls	r3, r1, #2
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0843      	lsrs	r3, r0, #1
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__udivsi3+0xf0>
 80002a4:	004b      	lsls	r3, r1, #1
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	1a41      	subs	r1, r0, r1
 80002ac:	d200      	bcs.n	80002b0 <__udivsi3+0xf8>
 80002ae:	4601      	mov	r1, r0
 80002b0:	4152      	adcs	r2, r2
 80002b2:	4610      	mov	r0, r2
 80002b4:	4770      	bx	lr
 80002b6:	e7ff      	b.n	80002b8 <__udivsi3+0x100>
 80002b8:	b501      	push	{r0, lr}
 80002ba:	2000      	movs	r0, #0
 80002bc:	f000 f8f0 	bl	80004a0 <__aeabi_idiv0>
 80002c0:	bd02      	pop	{r1, pc}
 80002c2:	46c0      	nop			@ (mov r8, r8)

080002c4 <__aeabi_uidivmod>:
 80002c4:	2900      	cmp	r1, #0
 80002c6:	d0f7      	beq.n	80002b8 <__udivsi3+0x100>
 80002c8:	e776      	b.n	80001b8 <__udivsi3>
 80002ca:	4770      	bx	lr

080002cc <__divsi3>:
 80002cc:	4603      	mov	r3, r0
 80002ce:	430b      	orrs	r3, r1
 80002d0:	d47f      	bmi.n	80003d2 <__divsi3+0x106>
 80002d2:	2200      	movs	r2, #0
 80002d4:	0843      	lsrs	r3, r0, #1
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d374      	bcc.n	80003c4 <__divsi3+0xf8>
 80002da:	0903      	lsrs	r3, r0, #4
 80002dc:	428b      	cmp	r3, r1
 80002de:	d35f      	bcc.n	80003a0 <__divsi3+0xd4>
 80002e0:	0a03      	lsrs	r3, r0, #8
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d344      	bcc.n	8000370 <__divsi3+0xa4>
 80002e6:	0b03      	lsrs	r3, r0, #12
 80002e8:	428b      	cmp	r3, r1
 80002ea:	d328      	bcc.n	800033e <__divsi3+0x72>
 80002ec:	0c03      	lsrs	r3, r0, #16
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d30d      	bcc.n	800030e <__divsi3+0x42>
 80002f2:	22ff      	movs	r2, #255	@ 0xff
 80002f4:	0209      	lsls	r1, r1, #8
 80002f6:	ba12      	rev	r2, r2
 80002f8:	0c03      	lsrs	r3, r0, #16
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d302      	bcc.n	8000304 <__divsi3+0x38>
 80002fe:	1212      	asrs	r2, r2, #8
 8000300:	0209      	lsls	r1, r1, #8
 8000302:	d065      	beq.n	80003d0 <__divsi3+0x104>
 8000304:	0b03      	lsrs	r3, r0, #12
 8000306:	428b      	cmp	r3, r1
 8000308:	d319      	bcc.n	800033e <__divsi3+0x72>
 800030a:	e000      	b.n	800030e <__divsi3+0x42>
 800030c:	0a09      	lsrs	r1, r1, #8
 800030e:	0bc3      	lsrs	r3, r0, #15
 8000310:	428b      	cmp	r3, r1
 8000312:	d301      	bcc.n	8000318 <__divsi3+0x4c>
 8000314:	03cb      	lsls	r3, r1, #15
 8000316:	1ac0      	subs	r0, r0, r3
 8000318:	4152      	adcs	r2, r2
 800031a:	0b83      	lsrs	r3, r0, #14
 800031c:	428b      	cmp	r3, r1
 800031e:	d301      	bcc.n	8000324 <__divsi3+0x58>
 8000320:	038b      	lsls	r3, r1, #14
 8000322:	1ac0      	subs	r0, r0, r3
 8000324:	4152      	adcs	r2, r2
 8000326:	0b43      	lsrs	r3, r0, #13
 8000328:	428b      	cmp	r3, r1
 800032a:	d301      	bcc.n	8000330 <__divsi3+0x64>
 800032c:	034b      	lsls	r3, r1, #13
 800032e:	1ac0      	subs	r0, r0, r3
 8000330:	4152      	adcs	r2, r2
 8000332:	0b03      	lsrs	r3, r0, #12
 8000334:	428b      	cmp	r3, r1
 8000336:	d301      	bcc.n	800033c <__divsi3+0x70>
 8000338:	030b      	lsls	r3, r1, #12
 800033a:	1ac0      	subs	r0, r0, r3
 800033c:	4152      	adcs	r2, r2
 800033e:	0ac3      	lsrs	r3, r0, #11
 8000340:	428b      	cmp	r3, r1
 8000342:	d301      	bcc.n	8000348 <__divsi3+0x7c>
 8000344:	02cb      	lsls	r3, r1, #11
 8000346:	1ac0      	subs	r0, r0, r3
 8000348:	4152      	adcs	r2, r2
 800034a:	0a83      	lsrs	r3, r0, #10
 800034c:	428b      	cmp	r3, r1
 800034e:	d301      	bcc.n	8000354 <__divsi3+0x88>
 8000350:	028b      	lsls	r3, r1, #10
 8000352:	1ac0      	subs	r0, r0, r3
 8000354:	4152      	adcs	r2, r2
 8000356:	0a43      	lsrs	r3, r0, #9
 8000358:	428b      	cmp	r3, r1
 800035a:	d301      	bcc.n	8000360 <__divsi3+0x94>
 800035c:	024b      	lsls	r3, r1, #9
 800035e:	1ac0      	subs	r0, r0, r3
 8000360:	4152      	adcs	r2, r2
 8000362:	0a03      	lsrs	r3, r0, #8
 8000364:	428b      	cmp	r3, r1
 8000366:	d301      	bcc.n	800036c <__divsi3+0xa0>
 8000368:	020b      	lsls	r3, r1, #8
 800036a:	1ac0      	subs	r0, r0, r3
 800036c:	4152      	adcs	r2, r2
 800036e:	d2cd      	bcs.n	800030c <__divsi3+0x40>
 8000370:	09c3      	lsrs	r3, r0, #7
 8000372:	428b      	cmp	r3, r1
 8000374:	d301      	bcc.n	800037a <__divsi3+0xae>
 8000376:	01cb      	lsls	r3, r1, #7
 8000378:	1ac0      	subs	r0, r0, r3
 800037a:	4152      	adcs	r2, r2
 800037c:	0983      	lsrs	r3, r0, #6
 800037e:	428b      	cmp	r3, r1
 8000380:	d301      	bcc.n	8000386 <__divsi3+0xba>
 8000382:	018b      	lsls	r3, r1, #6
 8000384:	1ac0      	subs	r0, r0, r3
 8000386:	4152      	adcs	r2, r2
 8000388:	0943      	lsrs	r3, r0, #5
 800038a:	428b      	cmp	r3, r1
 800038c:	d301      	bcc.n	8000392 <__divsi3+0xc6>
 800038e:	014b      	lsls	r3, r1, #5
 8000390:	1ac0      	subs	r0, r0, r3
 8000392:	4152      	adcs	r2, r2
 8000394:	0903      	lsrs	r3, r0, #4
 8000396:	428b      	cmp	r3, r1
 8000398:	d301      	bcc.n	800039e <__divsi3+0xd2>
 800039a:	010b      	lsls	r3, r1, #4
 800039c:	1ac0      	subs	r0, r0, r3
 800039e:	4152      	adcs	r2, r2
 80003a0:	08c3      	lsrs	r3, r0, #3
 80003a2:	428b      	cmp	r3, r1
 80003a4:	d301      	bcc.n	80003aa <__divsi3+0xde>
 80003a6:	00cb      	lsls	r3, r1, #3
 80003a8:	1ac0      	subs	r0, r0, r3
 80003aa:	4152      	adcs	r2, r2
 80003ac:	0883      	lsrs	r3, r0, #2
 80003ae:	428b      	cmp	r3, r1
 80003b0:	d301      	bcc.n	80003b6 <__divsi3+0xea>
 80003b2:	008b      	lsls	r3, r1, #2
 80003b4:	1ac0      	subs	r0, r0, r3
 80003b6:	4152      	adcs	r2, r2
 80003b8:	0843      	lsrs	r3, r0, #1
 80003ba:	428b      	cmp	r3, r1
 80003bc:	d301      	bcc.n	80003c2 <__divsi3+0xf6>
 80003be:	004b      	lsls	r3, r1, #1
 80003c0:	1ac0      	subs	r0, r0, r3
 80003c2:	4152      	adcs	r2, r2
 80003c4:	1a41      	subs	r1, r0, r1
 80003c6:	d200      	bcs.n	80003ca <__divsi3+0xfe>
 80003c8:	4601      	mov	r1, r0
 80003ca:	4152      	adcs	r2, r2
 80003cc:	4610      	mov	r0, r2
 80003ce:	4770      	bx	lr
 80003d0:	e05d      	b.n	800048e <__divsi3+0x1c2>
 80003d2:	0fca      	lsrs	r2, r1, #31
 80003d4:	d000      	beq.n	80003d8 <__divsi3+0x10c>
 80003d6:	4249      	negs	r1, r1
 80003d8:	1003      	asrs	r3, r0, #32
 80003da:	d300      	bcc.n	80003de <__divsi3+0x112>
 80003dc:	4240      	negs	r0, r0
 80003de:	4053      	eors	r3, r2
 80003e0:	2200      	movs	r2, #0
 80003e2:	469c      	mov	ip, r3
 80003e4:	0903      	lsrs	r3, r0, #4
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d32d      	bcc.n	8000446 <__divsi3+0x17a>
 80003ea:	0a03      	lsrs	r3, r0, #8
 80003ec:	428b      	cmp	r3, r1
 80003ee:	d312      	bcc.n	8000416 <__divsi3+0x14a>
 80003f0:	22fc      	movs	r2, #252	@ 0xfc
 80003f2:	0189      	lsls	r1, r1, #6
 80003f4:	ba12      	rev	r2, r2
 80003f6:	0a03      	lsrs	r3, r0, #8
 80003f8:	428b      	cmp	r3, r1
 80003fa:	d30c      	bcc.n	8000416 <__divsi3+0x14a>
 80003fc:	0189      	lsls	r1, r1, #6
 80003fe:	1192      	asrs	r2, r2, #6
 8000400:	428b      	cmp	r3, r1
 8000402:	d308      	bcc.n	8000416 <__divsi3+0x14a>
 8000404:	0189      	lsls	r1, r1, #6
 8000406:	1192      	asrs	r2, r2, #6
 8000408:	428b      	cmp	r3, r1
 800040a:	d304      	bcc.n	8000416 <__divsi3+0x14a>
 800040c:	0189      	lsls	r1, r1, #6
 800040e:	d03a      	beq.n	8000486 <__divsi3+0x1ba>
 8000410:	1192      	asrs	r2, r2, #6
 8000412:	e000      	b.n	8000416 <__divsi3+0x14a>
 8000414:	0989      	lsrs	r1, r1, #6
 8000416:	09c3      	lsrs	r3, r0, #7
 8000418:	428b      	cmp	r3, r1
 800041a:	d301      	bcc.n	8000420 <__divsi3+0x154>
 800041c:	01cb      	lsls	r3, r1, #7
 800041e:	1ac0      	subs	r0, r0, r3
 8000420:	4152      	adcs	r2, r2
 8000422:	0983      	lsrs	r3, r0, #6
 8000424:	428b      	cmp	r3, r1
 8000426:	d301      	bcc.n	800042c <__divsi3+0x160>
 8000428:	018b      	lsls	r3, r1, #6
 800042a:	1ac0      	subs	r0, r0, r3
 800042c:	4152      	adcs	r2, r2
 800042e:	0943      	lsrs	r3, r0, #5
 8000430:	428b      	cmp	r3, r1
 8000432:	d301      	bcc.n	8000438 <__divsi3+0x16c>
 8000434:	014b      	lsls	r3, r1, #5
 8000436:	1ac0      	subs	r0, r0, r3
 8000438:	4152      	adcs	r2, r2
 800043a:	0903      	lsrs	r3, r0, #4
 800043c:	428b      	cmp	r3, r1
 800043e:	d301      	bcc.n	8000444 <__divsi3+0x178>
 8000440:	010b      	lsls	r3, r1, #4
 8000442:	1ac0      	subs	r0, r0, r3
 8000444:	4152      	adcs	r2, r2
 8000446:	08c3      	lsrs	r3, r0, #3
 8000448:	428b      	cmp	r3, r1
 800044a:	d301      	bcc.n	8000450 <__divsi3+0x184>
 800044c:	00cb      	lsls	r3, r1, #3
 800044e:	1ac0      	subs	r0, r0, r3
 8000450:	4152      	adcs	r2, r2
 8000452:	0883      	lsrs	r3, r0, #2
 8000454:	428b      	cmp	r3, r1
 8000456:	d301      	bcc.n	800045c <__divsi3+0x190>
 8000458:	008b      	lsls	r3, r1, #2
 800045a:	1ac0      	subs	r0, r0, r3
 800045c:	4152      	adcs	r2, r2
 800045e:	d2d9      	bcs.n	8000414 <__divsi3+0x148>
 8000460:	0843      	lsrs	r3, r0, #1
 8000462:	428b      	cmp	r3, r1
 8000464:	d301      	bcc.n	800046a <__divsi3+0x19e>
 8000466:	004b      	lsls	r3, r1, #1
 8000468:	1ac0      	subs	r0, r0, r3
 800046a:	4152      	adcs	r2, r2
 800046c:	1a41      	subs	r1, r0, r1
 800046e:	d200      	bcs.n	8000472 <__divsi3+0x1a6>
 8000470:	4601      	mov	r1, r0
 8000472:	4663      	mov	r3, ip
 8000474:	4152      	adcs	r2, r2
 8000476:	105b      	asrs	r3, r3, #1
 8000478:	4610      	mov	r0, r2
 800047a:	d301      	bcc.n	8000480 <__divsi3+0x1b4>
 800047c:	4240      	negs	r0, r0
 800047e:	2b00      	cmp	r3, #0
 8000480:	d500      	bpl.n	8000484 <__divsi3+0x1b8>
 8000482:	4249      	negs	r1, r1
 8000484:	4770      	bx	lr
 8000486:	4663      	mov	r3, ip
 8000488:	105b      	asrs	r3, r3, #1
 800048a:	d300      	bcc.n	800048e <__divsi3+0x1c2>
 800048c:	4240      	negs	r0, r0
 800048e:	b501      	push	{r0, lr}
 8000490:	2000      	movs	r0, #0
 8000492:	f000 f805 	bl	80004a0 <__aeabi_idiv0>
 8000496:	bd02      	pop	{r1, pc}

08000498 <__aeabi_idivmod>:
 8000498:	2900      	cmp	r1, #0
 800049a:	d0f8      	beq.n	800048e <__divsi3+0x1c2>
 800049c:	e716      	b.n	80002cc <__divsi3>
 800049e:	4770      	bx	lr

080004a0 <__aeabi_idiv0>:
 80004a0:	4770      	bx	lr
 80004a2:	46c0      	nop			@ (mov r8, r8)

080004a4 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80004a4:	b580      	push	{r7, lr}
 80004a6:	b084      	sub	sp, #16
 80004a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80004aa:	1d3b      	adds	r3, r7, #4
 80004ac:	0018      	movs	r0, r3
 80004ae:	230c      	movs	r3, #12
 80004b0:	001a      	movs	r2, r3
 80004b2:	2100      	movs	r1, #0
 80004b4:	f004 fe72 	bl	800519c <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80004b8:	4b2d      	ldr	r3, [pc, #180]	@ (8000570 <MX_ADC1_Init+0xcc>)
 80004ba:	4a2e      	ldr	r2, [pc, #184]	@ (8000574 <MX_ADC1_Init+0xd0>)
 80004bc:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80004be:	4b2c      	ldr	r3, [pc, #176]	@ (8000570 <MX_ADC1_Init+0xcc>)
 80004c0:	2280      	movs	r2, #128	@ 0x80
 80004c2:	05d2      	lsls	r2, r2, #23
 80004c4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80004c6:	4b2a      	ldr	r3, [pc, #168]	@ (8000570 <MX_ADC1_Init+0xcc>)
 80004c8:	2200      	movs	r2, #0
 80004ca:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80004cc:	4b28      	ldr	r3, [pc, #160]	@ (8000570 <MX_ADC1_Init+0xcc>)
 80004ce:	2200      	movs	r2, #0
 80004d0:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80004d2:	4b27      	ldr	r3, [pc, #156]	@ (8000570 <MX_ADC1_Init+0xcc>)
 80004d4:	2200      	movs	r2, #0
 80004d6:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80004d8:	4b25      	ldr	r3, [pc, #148]	@ (8000570 <MX_ADC1_Init+0xcc>)
 80004da:	2204      	movs	r2, #4
 80004dc:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80004de:	4b24      	ldr	r3, [pc, #144]	@ (8000570 <MX_ADC1_Init+0xcc>)
 80004e0:	2200      	movs	r2, #0
 80004e2:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 80004e4:	4b22      	ldr	r3, [pc, #136]	@ (8000570 <MX_ADC1_Init+0xcc>)
 80004e6:	2200      	movs	r2, #0
 80004e8:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80004ea:	4b21      	ldr	r3, [pc, #132]	@ (8000570 <MX_ADC1_Init+0xcc>)
 80004ec:	2200      	movs	r2, #0
 80004ee:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 1;
 80004f0:	4b1f      	ldr	r3, [pc, #124]	@ (8000570 <MX_ADC1_Init+0xcc>)
 80004f2:	2201      	movs	r2, #1
 80004f4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80004f6:	4b1e      	ldr	r3, [pc, #120]	@ (8000570 <MX_ADC1_Init+0xcc>)
 80004f8:	2220      	movs	r2, #32
 80004fa:	2100      	movs	r1, #0
 80004fc:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80004fe:	4b1c      	ldr	r3, [pc, #112]	@ (8000570 <MX_ADC1_Init+0xcc>)
 8000500:	2200      	movs	r2, #0
 8000502:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000504:	4b1a      	ldr	r3, [pc, #104]	@ (8000570 <MX_ADC1_Init+0xcc>)
 8000506:	2200      	movs	r2, #0
 8000508:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800050a:	4b19      	ldr	r3, [pc, #100]	@ (8000570 <MX_ADC1_Init+0xcc>)
 800050c:	222c      	movs	r2, #44	@ 0x2c
 800050e:	2100      	movs	r1, #0
 8000510:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000512:	4b17      	ldr	r3, [pc, #92]	@ (8000570 <MX_ADC1_Init+0xcc>)
 8000514:	2200      	movs	r2, #0
 8000516:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 8000518:	4b15      	ldr	r3, [pc, #84]	@ (8000570 <MX_ADC1_Init+0xcc>)
 800051a:	2200      	movs	r2, #0
 800051c:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 800051e:	4b14      	ldr	r3, [pc, #80]	@ (8000570 <MX_ADC1_Init+0xcc>)
 8000520:	2200      	movs	r2, #0
 8000522:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 8000524:	4b12      	ldr	r3, [pc, #72]	@ (8000570 <MX_ADC1_Init+0xcc>)
 8000526:	223c      	movs	r2, #60	@ 0x3c
 8000528:	2100      	movs	r1, #0
 800052a:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 800052c:	4b10      	ldr	r3, [pc, #64]	@ (8000570 <MX_ADC1_Init+0xcc>)
 800052e:	2200      	movs	r2, #0
 8000530:	64da      	str	r2, [r3, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000532:	4b0f      	ldr	r3, [pc, #60]	@ (8000570 <MX_ADC1_Init+0xcc>)
 8000534:	0018      	movs	r0, r3
 8000536:	f001 f87d 	bl	8001634 <HAL_ADC_Init>
 800053a:	1e03      	subs	r3, r0, #0
 800053c:	d001      	beq.n	8000542 <MX_ADC1_Init+0x9e>
  {
    Error_Handler();
 800053e:	f000 fadc 	bl	8000afa <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000542:	1d3b      	adds	r3, r7, #4
 8000544:	2201      	movs	r2, #1
 8000546:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000548:	1d3b      	adds	r3, r7, #4
 800054a:	2200      	movs	r2, #0
 800054c:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 800054e:	1d3b      	adds	r3, r7, #4
 8000550:	2200      	movs	r2, #0
 8000552:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000554:	1d3a      	adds	r2, r7, #4
 8000556:	4b06      	ldr	r3, [pc, #24]	@ (8000570 <MX_ADC1_Init+0xcc>)
 8000558:	0011      	movs	r1, r2
 800055a:	0018      	movs	r0, r3
 800055c:	f001 fb42 	bl	8001be4 <HAL_ADC_ConfigChannel>
 8000560:	1e03      	subs	r3, r0, #0
 8000562:	d001      	beq.n	8000568 <MX_ADC1_Init+0xc4>
  {
    Error_Handler();
 8000564:	f000 fac9 	bl	8000afa <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000568:	46c0      	nop			@ (mov r8, r8)
 800056a:	46bd      	mov	sp, r7
 800056c:	b004      	add	sp, #16
 800056e:	bd80      	pop	{r7, pc}
 8000570:	20000028 	.word	0x20000028
 8000574:	40012400 	.word	0x40012400

08000578 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000578:	b590      	push	{r4, r7, lr}
 800057a:	b08b      	sub	sp, #44	@ 0x2c
 800057c:	af00      	add	r7, sp, #0
 800057e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000580:	2414      	movs	r4, #20
 8000582:	193b      	adds	r3, r7, r4
 8000584:	0018      	movs	r0, r3
 8000586:	2314      	movs	r3, #20
 8000588:	001a      	movs	r2, r3
 800058a:	2100      	movs	r1, #0
 800058c:	f004 fe06 	bl	800519c <memset>
  if(adcHandle->Instance==ADC1)
 8000590:	687b      	ldr	r3, [r7, #4]
 8000592:	681b      	ldr	r3, [r3, #0]
 8000594:	4a29      	ldr	r2, [pc, #164]	@ (800063c <HAL_ADC_MspInit+0xc4>)
 8000596:	4293      	cmp	r3, r2
 8000598:	d14c      	bne.n	8000634 <HAL_ADC_MspInit+0xbc>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 800059a:	4b29      	ldr	r3, [pc, #164]	@ (8000640 <HAL_ADC_MspInit+0xc8>)
 800059c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800059e:	4b28      	ldr	r3, [pc, #160]	@ (8000640 <HAL_ADC_MspInit+0xc8>)
 80005a0:	2180      	movs	r1, #128	@ 0x80
 80005a2:	0349      	lsls	r1, r1, #13
 80005a4:	430a      	orrs	r2, r1
 80005a6:	641a      	str	r2, [r3, #64]	@ 0x40
 80005a8:	4b25      	ldr	r3, [pc, #148]	@ (8000640 <HAL_ADC_MspInit+0xc8>)
 80005aa:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80005ac:	2380      	movs	r3, #128	@ 0x80
 80005ae:	035b      	lsls	r3, r3, #13
 80005b0:	4013      	ands	r3, r2
 80005b2:	613b      	str	r3, [r7, #16]
 80005b4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80005b6:	4b22      	ldr	r3, [pc, #136]	@ (8000640 <HAL_ADC_MspInit+0xc8>)
 80005b8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80005ba:	4b21      	ldr	r3, [pc, #132]	@ (8000640 <HAL_ADC_MspInit+0xc8>)
 80005bc:	2101      	movs	r1, #1
 80005be:	430a      	orrs	r2, r1
 80005c0:	635a      	str	r2, [r3, #52]	@ 0x34
 80005c2:	4b1f      	ldr	r3, [pc, #124]	@ (8000640 <HAL_ADC_MspInit+0xc8>)
 80005c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80005c6:	2201      	movs	r2, #1
 80005c8:	4013      	ands	r3, r2
 80005ca:	60fb      	str	r3, [r7, #12]
 80005cc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80005ce:	4b1c      	ldr	r3, [pc, #112]	@ (8000640 <HAL_ADC_MspInit+0xc8>)
 80005d0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80005d2:	4b1b      	ldr	r3, [pc, #108]	@ (8000640 <HAL_ADC_MspInit+0xc8>)
 80005d4:	2102      	movs	r1, #2
 80005d6:	430a      	orrs	r2, r1
 80005d8:	635a      	str	r2, [r3, #52]	@ 0x34
 80005da:	4b19      	ldr	r3, [pc, #100]	@ (8000640 <HAL_ADC_MspInit+0xc8>)
 80005dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80005de:	2202      	movs	r2, #2
 80005e0:	4013      	ands	r3, r2
 80005e2:	60bb      	str	r3, [r7, #8]
 80005e4:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN0
    PB2     ------> ADC1_IN10
    */
    GPIO_InitStruct.Pin = VBOOST_FDBK_Pin;
 80005e6:	193b      	adds	r3, r7, r4
 80005e8:	2201      	movs	r2, #1
 80005ea:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80005ec:	193b      	adds	r3, r7, r4
 80005ee:	2203      	movs	r2, #3
 80005f0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005f2:	193b      	adds	r3, r7, r4
 80005f4:	2200      	movs	r2, #0
 80005f6:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(VBOOST_FDBK_GPIO_Port, &GPIO_InitStruct);
 80005f8:	193a      	adds	r2, r7, r4
 80005fa:	23a0      	movs	r3, #160	@ 0xa0
 80005fc:	05db      	lsls	r3, r3, #23
 80005fe:	0011      	movs	r1, r2
 8000600:	0018      	movs	r0, r3
 8000602:	f001 fdc5 	bl	8002190 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = NFC_VOUT_SENSE_Pin;
 8000606:	193b      	adds	r3, r7, r4
 8000608:	2204      	movs	r2, #4
 800060a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800060c:	193b      	adds	r3, r7, r4
 800060e:	2203      	movs	r2, #3
 8000610:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000612:	193b      	adds	r3, r7, r4
 8000614:	2200      	movs	r2, #0
 8000616:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(NFC_VOUT_SENSE_GPIO_Port, &GPIO_InitStruct);
 8000618:	193b      	adds	r3, r7, r4
 800061a:	4a0a      	ldr	r2, [pc, #40]	@ (8000644 <HAL_ADC_MspInit+0xcc>)
 800061c:	0019      	movs	r1, r3
 800061e:	0010      	movs	r0, r2
 8000620:	f001 fdb6 	bl	8002190 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_IRQn, 0, 0);
 8000624:	2200      	movs	r2, #0
 8000626:	2100      	movs	r1, #0
 8000628:	200c      	movs	r0, #12
 800062a:	f001 fd7f 	bl	800212c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
 800062e:	200c      	movs	r0, #12
 8000630:	f001 fd91 	bl	8002156 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000634:	46c0      	nop			@ (mov r8, r8)
 8000636:	46bd      	mov	sp, r7
 8000638:	b00b      	add	sp, #44	@ 0x2c
 800063a:	bd90      	pop	{r4, r7, pc}
 800063c:	40012400 	.word	0x40012400
 8000640:	40021000 	.word	0x40021000
 8000644:	50000400 	.word	0x50000400

08000648 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 8000648:	b590      	push	{r4, r7, lr}
 800064a:	b08b      	sub	sp, #44	@ 0x2c
 800064c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800064e:	2414      	movs	r4, #20
 8000650:	193b      	adds	r3, r7, r4
 8000652:	0018      	movs	r0, r3
 8000654:	2314      	movs	r3, #20
 8000656:	001a      	movs	r2, r3
 8000658:	2100      	movs	r1, #0
 800065a:	f004 fd9f 	bl	800519c <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800065e:	4b74      	ldr	r3, [pc, #464]	@ (8000830 <MX_GPIO_Init+0x1e8>)
 8000660:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000662:	4b73      	ldr	r3, [pc, #460]	@ (8000830 <MX_GPIO_Init+0x1e8>)
 8000664:	2104      	movs	r1, #4
 8000666:	430a      	orrs	r2, r1
 8000668:	635a      	str	r2, [r3, #52]	@ 0x34
 800066a:	4b71      	ldr	r3, [pc, #452]	@ (8000830 <MX_GPIO_Init+0x1e8>)
 800066c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800066e:	2204      	movs	r2, #4
 8000670:	4013      	ands	r3, r2
 8000672:	613b      	str	r3, [r7, #16]
 8000674:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000676:	4b6e      	ldr	r3, [pc, #440]	@ (8000830 <MX_GPIO_Init+0x1e8>)
 8000678:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800067a:	4b6d      	ldr	r3, [pc, #436]	@ (8000830 <MX_GPIO_Init+0x1e8>)
 800067c:	2120      	movs	r1, #32
 800067e:	430a      	orrs	r2, r1
 8000680:	635a      	str	r2, [r3, #52]	@ 0x34
 8000682:	4b6b      	ldr	r3, [pc, #428]	@ (8000830 <MX_GPIO_Init+0x1e8>)
 8000684:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000686:	2220      	movs	r2, #32
 8000688:	4013      	ands	r3, r2
 800068a:	60fb      	str	r3, [r7, #12]
 800068c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800068e:	4b68      	ldr	r3, [pc, #416]	@ (8000830 <MX_GPIO_Init+0x1e8>)
 8000690:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000692:	4b67      	ldr	r3, [pc, #412]	@ (8000830 <MX_GPIO_Init+0x1e8>)
 8000694:	2101      	movs	r1, #1
 8000696:	430a      	orrs	r2, r1
 8000698:	635a      	str	r2, [r3, #52]	@ 0x34
 800069a:	4b65      	ldr	r3, [pc, #404]	@ (8000830 <MX_GPIO_Init+0x1e8>)
 800069c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800069e:	2201      	movs	r2, #1
 80006a0:	4013      	ands	r3, r2
 80006a2:	60bb      	str	r3, [r7, #8]
 80006a4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006a6:	4b62      	ldr	r3, [pc, #392]	@ (8000830 <MX_GPIO_Init+0x1e8>)
 80006a8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80006aa:	4b61      	ldr	r3, [pc, #388]	@ (8000830 <MX_GPIO_Init+0x1e8>)
 80006ac:	2102      	movs	r1, #2
 80006ae:	430a      	orrs	r2, r1
 80006b0:	635a      	str	r2, [r3, #52]	@ 0x34
 80006b2:	4b5f      	ldr	r3, [pc, #380]	@ (8000830 <MX_GPIO_Init+0x1e8>)
 80006b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80006b6:	2202      	movs	r2, #2
 80006b8:	4013      	ands	r3, r2
 80006ba:	607b      	str	r3, [r7, #4]
 80006bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80006be:	4b5c      	ldr	r3, [pc, #368]	@ (8000830 <MX_GPIO_Init+0x1e8>)
 80006c0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80006c2:	4b5b      	ldr	r3, [pc, #364]	@ (8000830 <MX_GPIO_Init+0x1e8>)
 80006c4:	2108      	movs	r1, #8
 80006c6:	430a      	orrs	r2, r1
 80006c8:	635a      	str	r2, [r3, #52]	@ 0x34
 80006ca:	4b59      	ldr	r3, [pc, #356]	@ (8000830 <MX_GPIO_Init+0x1e8>)
 80006cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80006ce:	2208      	movs	r2, #8
 80006d0:	4013      	ands	r3, r2
 80006d2:	603b      	str	r3, [r7, #0]
 80006d4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, VBOOST_ENABLE_Pin|LED_RED_Pin|LED_YELLOW_Pin|LED_GREEN_Pin
 80006d6:	4957      	ldr	r1, [pc, #348]	@ (8000834 <MX_GPIO_Init+0x1ec>)
 80006d8:	23a0      	movs	r3, #160	@ 0xa0
 80006da:	05db      	lsls	r3, r3, #23
 80006dc:	2200      	movs	r2, #0
 80006de:	0018      	movs	r0, r3
 80006e0:	f001 feba 	bl	8002458 <HAL_GPIO_WritePin>
                          |BATTERY_ENABLE_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NFC_POWER_ENABLE_GPIO_Port, NFC_POWER_ENABLE_Pin, GPIO_PIN_RESET);
 80006e4:	4b54      	ldr	r3, [pc, #336]	@ (8000838 <MX_GPIO_Init+0x1f0>)
 80006e6:	2200      	movs	r2, #0
 80006e8:	2140      	movs	r1, #64	@ 0x40
 80006ea:	0018      	movs	r0, r3
 80006ec:	f001 feb4 	bl	8002458 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = USER_BUTTON_Pin|BASE_BUTTON_Pin;
 80006f0:	193b      	adds	r3, r7, r4
 80006f2:	22c0      	movs	r2, #192	@ 0xc0
 80006f4:	01d2      	lsls	r2, r2, #7
 80006f6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006f8:	193b      	adds	r3, r7, r4
 80006fa:	2200      	movs	r2, #0
 80006fc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006fe:	193b      	adds	r3, r7, r4
 8000700:	2200      	movs	r2, #0
 8000702:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000704:	193b      	adds	r3, r7, r4
 8000706:	4a4d      	ldr	r2, [pc, #308]	@ (800083c <MX_GPIO_Init+0x1f4>)
 8000708:	0019      	movs	r1, r3
 800070a:	0010      	movs	r0, r2
 800070c:	f001 fd40 	bl	8002190 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC15 PC6 PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_6|GPIO_PIN_7;
 8000710:	193b      	adds	r3, r7, r4
 8000712:	4a4b      	ldr	r2, [pc, #300]	@ (8000840 <MX_GPIO_Init+0x1f8>)
 8000714:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000716:	193b      	adds	r3, r7, r4
 8000718:	2203      	movs	r2, #3
 800071a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800071c:	193b      	adds	r3, r7, r4
 800071e:	2200      	movs	r2, #0
 8000720:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000722:	193b      	adds	r3, r7, r4
 8000724:	4a45      	ldr	r2, [pc, #276]	@ (800083c <MX_GPIO_Init+0x1f4>)
 8000726:	0019      	movs	r1, r3
 8000728:	0010      	movs	r0, r2
 800072a:	f001 fd31 	bl	8002190 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF0 PF1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800072e:	193b      	adds	r3, r7, r4
 8000730:	2203      	movs	r2, #3
 8000732:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000734:	193b      	adds	r3, r7, r4
 8000736:	2203      	movs	r2, #3
 8000738:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800073a:	193b      	adds	r3, r7, r4
 800073c:	2200      	movs	r2, #0
 800073e:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000740:	193b      	adds	r3, r7, r4
 8000742:	4a40      	ldr	r2, [pc, #256]	@ (8000844 <MX_GPIO_Init+0x1fc>)
 8000744:	0019      	movs	r1, r3
 8000746:	0010      	movs	r0, r2
 8000748:	f001 fd22 	bl	8002190 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin
                           PAPin */
  GPIO_InitStruct.Pin = VBOOST_ENABLE_Pin|LED_RED_Pin|LED_YELLOW_Pin|LED_GREEN_Pin
 800074c:	193b      	adds	r3, r7, r4
 800074e:	4a39      	ldr	r2, [pc, #228]	@ (8000834 <MX_GPIO_Init+0x1ec>)
 8000750:	601a      	str	r2, [r3, #0]
                          |BATTERY_ENABLE_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000752:	193b      	adds	r3, r7, r4
 8000754:	2201      	movs	r2, #1
 8000756:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000758:	193b      	adds	r3, r7, r4
 800075a:	2200      	movs	r2, #0
 800075c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800075e:	193b      	adds	r3, r7, r4
 8000760:	2200      	movs	r2, #0
 8000762:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000764:	193a      	adds	r2, r7, r4
 8000766:	23a0      	movs	r3, #160	@ 0xa0
 8000768:	05db      	lsls	r3, r3, #23
 800076a:	0011      	movs	r1, r2
 800076c:	0018      	movs	r0, r3
 800076e:	f001 fd0f 	bl	8002190 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA7 PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_11|GPIO_PIN_12;
 8000772:	193b      	adds	r3, r7, r4
 8000774:	22c4      	movs	r2, #196	@ 0xc4
 8000776:	0152      	lsls	r2, r2, #5
 8000778:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800077a:	193b      	adds	r3, r7, r4
 800077c:	2203      	movs	r2, #3
 800077e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000780:	193b      	adds	r3, r7, r4
 8000782:	2200      	movs	r2, #0
 8000784:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000786:	193a      	adds	r2, r7, r4
 8000788:	23a0      	movs	r3, #160	@ 0xa0
 800078a:	05db      	lsls	r3, r3, #23
 800078c:	0011      	movs	r1, r2
 800078e:	0018      	movs	r0, r3
 8000790:	f001 fcfe 	bl	8002190 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB10 PB11
                           PB12 PB13 PB14 PB15
                           PB3 PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_10|GPIO_PIN_11
 8000794:	193b      	adds	r3, r7, r4
 8000796:	4a2c      	ldr	r2, [pc, #176]	@ (8000848 <MX_GPIO_Init+0x200>)
 8000798:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
                          |GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800079a:	193b      	adds	r3, r7, r4
 800079c:	2203      	movs	r2, #3
 800079e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007a0:	193b      	adds	r3, r7, r4
 80007a2:	2200      	movs	r2, #0
 80007a4:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007a6:	193b      	adds	r3, r7, r4
 80007a8:	4a23      	ldr	r2, [pc, #140]	@ (8000838 <MX_GPIO_Init+0x1f0>)
 80007aa:	0019      	movs	r1, r3
 80007ac:	0010      	movs	r0, r2
 80007ae:	f001 fcef 	bl	8002190 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD0 PD1 PD2 PD3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 80007b2:	193b      	adds	r3, r7, r4
 80007b4:	220f      	movs	r2, #15
 80007b6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80007b8:	193b      	adds	r3, r7, r4
 80007ba:	2203      	movs	r2, #3
 80007bc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007be:	193b      	adds	r3, r7, r4
 80007c0:	2200      	movs	r2, #0
 80007c2:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80007c4:	193b      	adds	r3, r7, r4
 80007c6:	4a21      	ldr	r2, [pc, #132]	@ (800084c <MX_GPIO_Init+0x204>)
 80007c8:	0019      	movs	r1, r3
 80007ca:	0010      	movs	r0, r2
 80007cc:	f001 fce0 	bl	8002190 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = NFC_POWER_ENABLE_Pin;
 80007d0:	193b      	adds	r3, r7, r4
 80007d2:	2240      	movs	r2, #64	@ 0x40
 80007d4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007d6:	193b      	adds	r3, r7, r4
 80007d8:	2201      	movs	r2, #1
 80007da:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007dc:	193b      	adds	r3, r7, r4
 80007de:	2200      	movs	r2, #0
 80007e0:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007e2:	193b      	adds	r3, r7, r4
 80007e4:	2200      	movs	r2, #0
 80007e6:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(NFC_POWER_ENABLE_GPIO_Port, &GPIO_InitStruct);
 80007e8:	193b      	adds	r3, r7, r4
 80007ea:	4a13      	ldr	r2, [pc, #76]	@ (8000838 <MX_GPIO_Init+0x1f0>)
 80007ec:	0019      	movs	r1, r3
 80007ee:	0010      	movs	r0, r2
 80007f0:	f001 fcce 	bl	8002190 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = NFC_FD_INT_Pin;
 80007f4:	0021      	movs	r1, r4
 80007f6:	187b      	adds	r3, r7, r1
 80007f8:	2280      	movs	r2, #128	@ 0x80
 80007fa:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80007fc:	187b      	adds	r3, r7, r1
 80007fe:	2288      	movs	r2, #136	@ 0x88
 8000800:	0352      	lsls	r2, r2, #13
 8000802:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000804:	187b      	adds	r3, r7, r1
 8000806:	2200      	movs	r2, #0
 8000808:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(NFC_FD_INT_GPIO_Port, &GPIO_InitStruct);
 800080a:	187b      	adds	r3, r7, r1
 800080c:	4a0a      	ldr	r2, [pc, #40]	@ (8000838 <MX_GPIO_Init+0x1f0>)
 800080e:	0019      	movs	r1, r3
 8000810:	0010      	movs	r0, r2
 8000812:	f001 fcbd 	bl	8002190 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8000816:	2200      	movs	r2, #0
 8000818:	2100      	movs	r1, #0
 800081a:	2007      	movs	r0, #7
 800081c:	f001 fc86 	bl	800212c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8000820:	2007      	movs	r0, #7
 8000822:	f001 fc98 	bl	8002156 <HAL_NVIC_EnableIRQ>

}
 8000826:	46c0      	nop			@ (mov r8, r8)
 8000828:	46bd      	mov	sp, r7
 800082a:	b00b      	add	sp, #44	@ 0x2c
 800082c:	bd90      	pop	{r4, r7, pc}
 800082e:	46c0      	nop			@ (mov r8, r8)
 8000830:	40021000 	.word	0x40021000
 8000834:	0000803c 	.word	0x0000803c
 8000838:	50000400 	.word	0x50000400
 800083c:	50000800 	.word	0x50000800
 8000840:	000080c0 	.word	0x000080c0
 8000844:	50001400 	.word	0x50001400
 8000848:	0000fc3b 	.word	0x0000fc3b
 800084c:	50000c00 	.word	0x50000c00

08000850 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000850:	b580      	push	{r7, lr}
 8000852:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000854:	4b1b      	ldr	r3, [pc, #108]	@ (80008c4 <MX_I2C1_Init+0x74>)
 8000856:	4a1c      	ldr	r2, [pc, #112]	@ (80008c8 <MX_I2C1_Init+0x78>)
 8000858:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10707DBC;
 800085a:	4b1a      	ldr	r3, [pc, #104]	@ (80008c4 <MX_I2C1_Init+0x74>)
 800085c:	4a1b      	ldr	r2, [pc, #108]	@ (80008cc <MX_I2C1_Init+0x7c>)
 800085e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000860:	4b18      	ldr	r3, [pc, #96]	@ (80008c4 <MX_I2C1_Init+0x74>)
 8000862:	2200      	movs	r2, #0
 8000864:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000866:	4b17      	ldr	r3, [pc, #92]	@ (80008c4 <MX_I2C1_Init+0x74>)
 8000868:	2201      	movs	r2, #1
 800086a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800086c:	4b15      	ldr	r3, [pc, #84]	@ (80008c4 <MX_I2C1_Init+0x74>)
 800086e:	2200      	movs	r2, #0
 8000870:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000872:	4b14      	ldr	r3, [pc, #80]	@ (80008c4 <MX_I2C1_Init+0x74>)
 8000874:	2200      	movs	r2, #0
 8000876:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000878:	4b12      	ldr	r3, [pc, #72]	@ (80008c4 <MX_I2C1_Init+0x74>)
 800087a:	2200      	movs	r2, #0
 800087c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800087e:	4b11      	ldr	r3, [pc, #68]	@ (80008c4 <MX_I2C1_Init+0x74>)
 8000880:	2200      	movs	r2, #0
 8000882:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000884:	4b0f      	ldr	r3, [pc, #60]	@ (80008c4 <MX_I2C1_Init+0x74>)
 8000886:	2200      	movs	r2, #0
 8000888:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800088a:	4b0e      	ldr	r3, [pc, #56]	@ (80008c4 <MX_I2C1_Init+0x74>)
 800088c:	0018      	movs	r0, r3
 800088e:	f001 fe3f 	bl	8002510 <HAL_I2C_Init>
 8000892:	1e03      	subs	r3, r0, #0
 8000894:	d001      	beq.n	800089a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000896:	f000 f930 	bl	8000afa <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800089a:	4b0a      	ldr	r3, [pc, #40]	@ (80008c4 <MX_I2C1_Init+0x74>)
 800089c:	2100      	movs	r1, #0
 800089e:	0018      	movs	r0, r3
 80008a0:	f001 fedc 	bl	800265c <HAL_I2CEx_ConfigAnalogFilter>
 80008a4:	1e03      	subs	r3, r0, #0
 80008a6:	d001      	beq.n	80008ac <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80008a8:	f000 f927 	bl	8000afa <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80008ac:	4b05      	ldr	r3, [pc, #20]	@ (80008c4 <MX_I2C1_Init+0x74>)
 80008ae:	2100      	movs	r1, #0
 80008b0:	0018      	movs	r0, r3
 80008b2:	f001 ff1f 	bl	80026f4 <HAL_I2CEx_ConfigDigitalFilter>
 80008b6:	1e03      	subs	r3, r0, #0
 80008b8:	d001      	beq.n	80008be <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80008ba:	f000 f91e 	bl	8000afa <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80008be:	46c0      	nop			@ (mov r8, r8)
 80008c0:	46bd      	mov	sp, r7
 80008c2:	bd80      	pop	{r7, pc}
 80008c4:	2000008c 	.word	0x2000008c
 80008c8:	40005400 	.word	0x40005400
 80008cc:	10707dbc 	.word	0x10707dbc

080008d0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80008d0:	b590      	push	{r4, r7, lr}
 80008d2:	b091      	sub	sp, #68	@ 0x44
 80008d4:	af00      	add	r7, sp, #0
 80008d6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008d8:	232c      	movs	r3, #44	@ 0x2c
 80008da:	18fb      	adds	r3, r7, r3
 80008dc:	0018      	movs	r0, r3
 80008de:	2314      	movs	r3, #20
 80008e0:	001a      	movs	r2, r3
 80008e2:	2100      	movs	r1, #0
 80008e4:	f004 fc5a 	bl	800519c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80008e8:	2410      	movs	r4, #16
 80008ea:	193b      	adds	r3, r7, r4
 80008ec:	0018      	movs	r0, r3
 80008ee:	231c      	movs	r3, #28
 80008f0:	001a      	movs	r2, r3
 80008f2:	2100      	movs	r1, #0
 80008f4:	f004 fc52 	bl	800519c <memset>
  if(i2cHandle->Instance==I2C1)
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	681b      	ldr	r3, [r3, #0]
 80008fc:	4a22      	ldr	r2, [pc, #136]	@ (8000988 <HAL_I2C_MspInit+0xb8>)
 80008fe:	4293      	cmp	r3, r2
 8000900:	d13e      	bne.n	8000980 <HAL_I2C_MspInit+0xb0>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000902:	193b      	adds	r3, r7, r4
 8000904:	2220      	movs	r2, #32
 8000906:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000908:	193b      	adds	r3, r7, r4
 800090a:	2200      	movs	r2, #0
 800090c:	60da      	str	r2, [r3, #12]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800090e:	193b      	adds	r3, r7, r4
 8000910:	0018      	movs	r0, r3
 8000912:	f002 fca3 	bl	800325c <HAL_RCCEx_PeriphCLKConfig>
 8000916:	1e03      	subs	r3, r0, #0
 8000918:	d001      	beq.n	800091e <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 800091a:	f000 f8ee 	bl	8000afa <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800091e:	4b1b      	ldr	r3, [pc, #108]	@ (800098c <HAL_I2C_MspInit+0xbc>)
 8000920:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000922:	4b1a      	ldr	r3, [pc, #104]	@ (800098c <HAL_I2C_MspInit+0xbc>)
 8000924:	2102      	movs	r1, #2
 8000926:	430a      	orrs	r2, r1
 8000928:	635a      	str	r2, [r3, #52]	@ 0x34
 800092a:	4b18      	ldr	r3, [pc, #96]	@ (800098c <HAL_I2C_MspInit+0xbc>)
 800092c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800092e:	2202      	movs	r2, #2
 8000930:	4013      	ands	r3, r2
 8000932:	60fb      	str	r3, [r7, #12]
 8000934:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = NFC_I2C_SCL_Pin|NFC_I2C_SDA_Pin;
 8000936:	212c      	movs	r1, #44	@ 0x2c
 8000938:	187b      	adds	r3, r7, r1
 800093a:	22c0      	movs	r2, #192	@ 0xc0
 800093c:	0092      	lsls	r2, r2, #2
 800093e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000940:	187b      	adds	r3, r7, r1
 8000942:	2212      	movs	r2, #18
 8000944:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000946:	187b      	adds	r3, r7, r1
 8000948:	2200      	movs	r2, #0
 800094a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800094c:	187b      	adds	r3, r7, r1
 800094e:	2200      	movs	r2, #0
 8000950:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 8000952:	187b      	adds	r3, r7, r1
 8000954:	2206      	movs	r2, #6
 8000956:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000958:	187b      	adds	r3, r7, r1
 800095a:	4a0d      	ldr	r2, [pc, #52]	@ (8000990 <HAL_I2C_MspInit+0xc0>)
 800095c:	0019      	movs	r1, r3
 800095e:	0010      	movs	r0, r2
 8000960:	f001 fc16 	bl	8002190 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000964:	4b09      	ldr	r3, [pc, #36]	@ (800098c <HAL_I2C_MspInit+0xbc>)
 8000966:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000968:	4b08      	ldr	r3, [pc, #32]	@ (800098c <HAL_I2C_MspInit+0xbc>)
 800096a:	2180      	movs	r1, #128	@ 0x80
 800096c:	0389      	lsls	r1, r1, #14
 800096e:	430a      	orrs	r2, r1
 8000970:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000972:	4b06      	ldr	r3, [pc, #24]	@ (800098c <HAL_I2C_MspInit+0xbc>)
 8000974:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000976:	2380      	movs	r3, #128	@ 0x80
 8000978:	039b      	lsls	r3, r3, #14
 800097a:	4013      	ands	r3, r2
 800097c:	60bb      	str	r3, [r7, #8]
 800097e:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000980:	46c0      	nop			@ (mov r8, r8)
 8000982:	46bd      	mov	sp, r7
 8000984:	b011      	add	sp, #68	@ 0x44
 8000986:	bd90      	pop	{r4, r7, pc}
 8000988:	40005400 	.word	0x40005400
 800098c:	40021000 	.word	0x40021000
 8000990:	50000400 	.word	0x50000400

08000994 <MX_IWDG_Init>:

IWDG_HandleTypeDef hiwdg;

/* IWDG init function */
void MX_IWDG_Init(void)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 8000998:	4b0b      	ldr	r3, [pc, #44]	@ (80009c8 <MX_IWDG_Init+0x34>)
 800099a:	4a0c      	ldr	r2, [pc, #48]	@ (80009cc <MX_IWDG_Init+0x38>)
 800099c:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_4;
 800099e:	4b0a      	ldr	r3, [pc, #40]	@ (80009c8 <MX_IWDG_Init+0x34>)
 80009a0:	2200      	movs	r2, #0
 80009a2:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Window = 4095;
 80009a4:	4b08      	ldr	r3, [pc, #32]	@ (80009c8 <MX_IWDG_Init+0x34>)
 80009a6:	4a0a      	ldr	r2, [pc, #40]	@ (80009d0 <MX_IWDG_Init+0x3c>)
 80009a8:	60da      	str	r2, [r3, #12]
  hiwdg.Init.Reload = 4095;
 80009aa:	4b07      	ldr	r3, [pc, #28]	@ (80009c8 <MX_IWDG_Init+0x34>)
 80009ac:	4a08      	ldr	r2, [pc, #32]	@ (80009d0 <MX_IWDG_Init+0x3c>)
 80009ae:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 80009b0:	4b05      	ldr	r3, [pc, #20]	@ (80009c8 <MX_IWDG_Init+0x34>)
 80009b2:	0018      	movs	r0, r3
 80009b4:	f001 feea 	bl	800278c <HAL_IWDG_Init>
 80009b8:	1e03      	subs	r3, r0, #0
 80009ba:	d001      	beq.n	80009c0 <MX_IWDG_Init+0x2c>
  {
    Error_Handler();
 80009bc:	f000 f89d 	bl	8000afa <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 80009c0:	46c0      	nop			@ (mov r8, r8)
 80009c2:	46bd      	mov	sp, r7
 80009c4:	bd80      	pop	{r7, pc}
 80009c6:	46c0      	nop			@ (mov r8, r8)
 80009c8:	200000e0 	.word	0x200000e0
 80009cc:	40003000 	.word	0x40003000
 80009d0:	00000fff 	.word	0x00000fff

080009d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80009d8:	f000 fc74 	bl	80012c4 <HAL_Init>
 #endif

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80009dc:	f000 f830 	bl	8000a40 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
	hal_gpio_init();
 80009e0:	f004 fa5e 	bl	8004ea0 <hal_gpio_init>

	MX_I2C1_Init();
 80009e4:	f7ff ff34 	bl	8000850 <MX_I2C1_Init>

	MX_USART1_UART_Init();
 80009e8:	f000 fbb2 	bl	8001150 <MX_USART1_UART_Init>

	MX_ADC1_Init();
 80009ec:	f7ff fd5a 	bl	80004a4 <MX_ADC1_Init>

	hal_timer_init();
 80009f0:	f004 fa80 	bl	8004ef4 <hal_timer_init>
  MX_ADC1_Init();
  MX_IWDG_Init();
  MX_TIM15_Init();
  /* USER CODE BEGIN 2 */
#endif
  hal_watchdog_init(); // Initialize the the watch dog handle in submod-hal_generic
 80009f4:	f004 fbb0 	bl	8005158 <hal_watchdog_init>

  // Turn on the red LED to indicate that we have power but we are not authorized.
  while (1)
  {
	  /* reset the WDT */
	  hal_watchdog_reset();
 80009f8:	f004 fbc0 	bl	800517c <hal_watchdog_reset>

      TickSinceLastExecution = hal_timer_get_ticks_since_count(LastExecutionCount);
 80009fc:	4b0c      	ldr	r3, [pc, #48]	@ (8000a30 <main+0x5c>)
 80009fe:	681b      	ldr	r3, [r3, #0]
 8000a00:	0018      	movs	r0, r3
 8000a02:	f004 fa5c 	bl	8004ebe <hal_timer_get_ticks_since_count>
 8000a06:	0002      	movs	r2, r0
 8000a08:	4b0a      	ldr	r3, [pc, #40]	@ (8000a34 <main+0x60>)
 8000a0a:	601a      	str	r2, [r3, #0]

	  if (LED_TIMEOUT_INTERVAL <= TickSinceLastExecution)
 8000a0c:	4b09      	ldr	r3, [pc, #36]	@ (8000a34 <main+0x60>)
 8000a0e:	681b      	ldr	r3, [r3, #0]
 8000a10:	2b63      	cmp	r3, #99	@ 0x63
 8000a12:	d90a      	bls.n	8000a2a <main+0x56>
	  {
		  // Check for NFC activity

		  // Check for IR input activity

		  while ((true == Authorized) && (true == ValidSdcIsPresent))
 8000a14:	e001      	b.n	8000a1a <main+0x46>
		  {
			  /* reset the WDT */
			  hal_watchdog_reset();
 8000a16:	f004 fbb1 	bl	800517c <hal_watchdog_reset>
		  while ((true == Authorized) && (true == ValidSdcIsPresent))
 8000a1a:	4b07      	ldr	r3, [pc, #28]	@ (8000a38 <main+0x64>)
 8000a1c:	781b      	ldrb	r3, [r3, #0]
 8000a1e:	2b00      	cmp	r3, #0
 8000a20:	d003      	beq.n	8000a2a <main+0x56>
 8000a22:	4b06      	ldr	r3, [pc, #24]	@ (8000a3c <main+0x68>)
 8000a24:	781b      	ldrb	r3, [r3, #0]
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	d1f5      	bne.n	8000a16 <main+0x42>
	  }

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  hal_watchdog_reset();
 8000a2a:	f004 fba7 	bl	800517c <hal_watchdog_reset>
	  hal_watchdog_reset();
 8000a2e:	e7e3      	b.n	80009f8 <main+0x24>
 8000a30:	200000f0 	.word	0x200000f0
 8000a34:	200000f4 	.word	0x200000f4
 8000a38:	200000f8 	.word	0x200000f8
 8000a3c:	200000f9 	.word	0x200000f9

08000a40 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a40:	b590      	push	{r4, r7, lr}
 8000a42:	b093      	sub	sp, #76	@ 0x4c
 8000a44:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a46:	2414      	movs	r4, #20
 8000a48:	193b      	adds	r3, r7, r4
 8000a4a:	0018      	movs	r0, r3
 8000a4c:	2334      	movs	r3, #52	@ 0x34
 8000a4e:	001a      	movs	r2, r3
 8000a50:	2100      	movs	r1, #0
 8000a52:	f004 fba3 	bl	800519c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a56:	1d3b      	adds	r3, r7, #4
 8000a58:	0018      	movs	r0, r3
 8000a5a:	2310      	movs	r3, #16
 8000a5c:	001a      	movs	r2, r3
 8000a5e:	2100      	movs	r1, #0
 8000a60:	f004 fb9c 	bl	800519c <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000a64:	2380      	movs	r3, #128	@ 0x80
 8000a66:	009b      	lsls	r3, r3, #2
 8000a68:	0018      	movs	r0, r3
 8000a6a:	f001 fef1 	bl	8002850 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8000a6e:	193b      	adds	r3, r7, r4
 8000a70:	220a      	movs	r2, #10
 8000a72:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000a74:	193b      	adds	r3, r7, r4
 8000a76:	2280      	movs	r2, #128	@ 0x80
 8000a78:	0052      	lsls	r2, r2, #1
 8000a7a:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000a7c:	0021      	movs	r1, r4
 8000a7e:	187b      	adds	r3, r7, r1
 8000a80:	2200      	movs	r2, #0
 8000a82:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000a84:	187b      	adds	r3, r7, r1
 8000a86:	2240      	movs	r2, #64	@ 0x40
 8000a88:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000a8a:	187b      	adds	r3, r7, r1
 8000a8c:	2201      	movs	r2, #1
 8000a8e:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a90:	187b      	adds	r3, r7, r1
 8000a92:	2202      	movs	r2, #2
 8000a94:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000a96:	187b      	adds	r3, r7, r1
 8000a98:	2202      	movs	r2, #2
 8000a9a:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8000a9c:	187b      	adds	r3, r7, r1
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLN = 8;
 8000aa2:	187b      	adds	r3, r7, r1
 8000aa4:	2208      	movs	r2, #8
 8000aa6:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000aa8:	187b      	adds	r3, r7, r1
 8000aaa:	2280      	movs	r2, #128	@ 0x80
 8000aac:	0292      	lsls	r2, r2, #10
 8000aae:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000ab0:	187b      	adds	r3, r7, r1
 8000ab2:	2280      	movs	r2, #128	@ 0x80
 8000ab4:	0592      	lsls	r2, r2, #22
 8000ab6:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ab8:	187b      	adds	r3, r7, r1
 8000aba:	0018      	movs	r0, r3
 8000abc:	f001 ff14 	bl	80028e8 <HAL_RCC_OscConfig>
 8000ac0:	1e03      	subs	r3, r0, #0
 8000ac2:	d001      	beq.n	8000ac8 <SystemClock_Config+0x88>
  {
    Error_Handler();
 8000ac4:	f000 f819 	bl	8000afa <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ac8:	1d3b      	adds	r3, r7, #4
 8000aca:	2207      	movs	r2, #7
 8000acc:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ace:	1d3b      	adds	r3, r7, #4
 8000ad0:	2202      	movs	r2, #2
 8000ad2:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ad4:	1d3b      	adds	r3, r7, #4
 8000ad6:	2200      	movs	r2, #0
 8000ad8:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000ada:	1d3b      	adds	r3, r7, #4
 8000adc:	2200      	movs	r2, #0
 8000ade:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000ae0:	1d3b      	adds	r3, r7, #4
 8000ae2:	2102      	movs	r1, #2
 8000ae4:	0018      	movs	r0, r3
 8000ae6:	f002 fa0f 	bl	8002f08 <HAL_RCC_ClockConfig>
 8000aea:	1e03      	subs	r3, r0, #0
 8000aec:	d001      	beq.n	8000af2 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8000aee:	f000 f804 	bl	8000afa <Error_Handler>
  }
}
 8000af2:	46c0      	nop			@ (mov r8, r8)
 8000af4:	46bd      	mov	sp, r7
 8000af6:	b013      	add	sp, #76	@ 0x4c
 8000af8:	bd90      	pop	{r4, r7, pc}

08000afa <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000afa:	b580      	push	{r7, lr}
 8000afc:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000afe:	b672      	cpsid	i
}
 8000b00:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b02:	46c0      	nop			@ (mov r8, r8)
 8000b04:	e7fd      	b.n	8000b02 <Error_Handler+0x8>
	...

08000b08 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	b082      	sub	sp, #8
 8000b0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b0e:	4b11      	ldr	r3, [pc, #68]	@ (8000b54 <HAL_MspInit+0x4c>)
 8000b10:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000b12:	4b10      	ldr	r3, [pc, #64]	@ (8000b54 <HAL_MspInit+0x4c>)
 8000b14:	2101      	movs	r1, #1
 8000b16:	430a      	orrs	r2, r1
 8000b18:	641a      	str	r2, [r3, #64]	@ 0x40
 8000b1a:	4b0e      	ldr	r3, [pc, #56]	@ (8000b54 <HAL_MspInit+0x4c>)
 8000b1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b1e:	2201      	movs	r2, #1
 8000b20:	4013      	ands	r3, r2
 8000b22:	607b      	str	r3, [r7, #4]
 8000b24:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b26:	4b0b      	ldr	r3, [pc, #44]	@ (8000b54 <HAL_MspInit+0x4c>)
 8000b28:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000b2a:	4b0a      	ldr	r3, [pc, #40]	@ (8000b54 <HAL_MspInit+0x4c>)
 8000b2c:	2180      	movs	r1, #128	@ 0x80
 8000b2e:	0549      	lsls	r1, r1, #21
 8000b30:	430a      	orrs	r2, r1
 8000b32:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000b34:	4b07      	ldr	r3, [pc, #28]	@ (8000b54 <HAL_MspInit+0x4c>)
 8000b36:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000b38:	2380      	movs	r3, #128	@ 0x80
 8000b3a:	055b      	lsls	r3, r3, #21
 8000b3c:	4013      	ands	r3, r2
 8000b3e:	603b      	str	r3, [r7, #0]
 8000b40:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 8000b42:	23c0      	movs	r3, #192	@ 0xc0
 8000b44:	00db      	lsls	r3, r3, #3
 8000b46:	0018      	movs	r0, r3
 8000b48:	f000 fc42 	bl	80013d0 <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b4c:	46c0      	nop			@ (mov r8, r8)
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	b002      	add	sp, #8
 8000b52:	bd80      	pop	{r7, pc}
 8000b54:	40021000 	.word	0x40021000

08000b58 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b5c:	46c0      	nop			@ (mov r8, r8)
 8000b5e:	e7fd      	b.n	8000b5c <NMI_Handler+0x4>

08000b60 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b64:	46c0      	nop			@ (mov r8, r8)
 8000b66:	e7fd      	b.n	8000b64 <HardFault_Handler+0x4>

08000b68 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000b6c:	46c0      	nop			@ (mov r8, r8)
 8000b6e:	46bd      	mov	sp, r7
 8000b70:	bd80      	pop	{r7, pc}

08000b72 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b72:	b580      	push	{r7, lr}
 8000b74:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b76:	46c0      	nop			@ (mov r8, r8)
 8000b78:	46bd      	mov	sp, r7
 8000b7a:	bd80      	pop	{r7, pc}

08000b7c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b80:	f000 fc0a 	bl	8001398 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b84:	46c0      	nop			@ (mov r8, r8)
 8000b86:	46bd      	mov	sp, r7
 8000b88:	bd80      	pop	{r7, pc}

08000b8a <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8000b8a:	b580      	push	{r7, lr}
 8000b8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(NFC_FD_INT_Pin);
 8000b8e:	2080      	movs	r0, #128	@ 0x80
 8000b90:	f001 fc80 	bl	8002494 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8000b94:	46c0      	nop			@ (mov r8, r8)
 8000b96:	46bd      	mov	sp, r7
 8000b98:	bd80      	pop	{r7, pc}
	...

08000b9c <ADC1_IRQHandler>:

/**
  * @brief This function handles ADC1 interrupt.
  */
void ADC1_IRQHandler(void)
{
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_IRQn 0 */

  /* USER CODE END ADC1_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8000ba0:	4b03      	ldr	r3, [pc, #12]	@ (8000bb0 <ADC1_IRQHandler+0x14>)
 8000ba2:	0018      	movs	r0, r3
 8000ba4:	f000 feee 	bl	8001984 <HAL_ADC_IRQHandler>
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
  /* USER CODE BEGIN USART1_IRQn 1 */
#endif
  /* USER CODE END USART1_IRQn 1 */
}
 8000ba8:	46c0      	nop			@ (mov r8, r8)
 8000baa:	46bd      	mov	sp, r7
 8000bac:	bd80      	pop	{r7, pc}
 8000bae:	46c0      	nop			@ (mov r8, r8)
 8000bb0:	20000028 	.word	0x20000028

08000bb4 <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim15;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	b09c      	sub	sp, #112	@ 0x70
 8000bb8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000bba:	2360      	movs	r3, #96	@ 0x60
 8000bbc:	18fb      	adds	r3, r7, r3
 8000bbe:	0018      	movs	r0, r3
 8000bc0:	2310      	movs	r3, #16
 8000bc2:	001a      	movs	r2, r3
 8000bc4:	2100      	movs	r1, #0
 8000bc6:	f004 fae9 	bl	800519c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000bca:	2354      	movs	r3, #84	@ 0x54
 8000bcc:	18fb      	adds	r3, r7, r3
 8000bce:	0018      	movs	r0, r3
 8000bd0:	230c      	movs	r3, #12
 8000bd2:	001a      	movs	r2, r3
 8000bd4:	2100      	movs	r1, #0
 8000bd6:	f004 fae1 	bl	800519c <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000bda:	2338      	movs	r3, #56	@ 0x38
 8000bdc:	18fb      	adds	r3, r7, r3
 8000bde:	0018      	movs	r0, r3
 8000be0:	231c      	movs	r3, #28
 8000be2:	001a      	movs	r2, r3
 8000be4:	2100      	movs	r1, #0
 8000be6:	f004 fad9 	bl	800519c <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000bea:	1d3b      	adds	r3, r7, #4
 8000bec:	0018      	movs	r0, r3
 8000bee:	2334      	movs	r3, #52	@ 0x34
 8000bf0:	001a      	movs	r2, r3
 8000bf2:	2100      	movs	r1, #0
 8000bf4:	f004 fad2 	bl	800519c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000bf8:	4b51      	ldr	r3, [pc, #324]	@ (8000d40 <MX_TIM1_Init+0x18c>)
 8000bfa:	4a52      	ldr	r2, [pc, #328]	@ (8000d44 <MX_TIM1_Init+0x190>)
 8000bfc:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000bfe:	4b50      	ldr	r3, [pc, #320]	@ (8000d40 <MX_TIM1_Init+0x18c>)
 8000c00:	2200      	movs	r2, #0
 8000c02:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c04:	4b4e      	ldr	r3, [pc, #312]	@ (8000d40 <MX_TIM1_Init+0x18c>)
 8000c06:	2200      	movs	r2, #0
 8000c08:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8000c0a:	4b4d      	ldr	r3, [pc, #308]	@ (8000d40 <MX_TIM1_Init+0x18c>)
 8000c0c:	4a4e      	ldr	r2, [pc, #312]	@ (8000d48 <MX_TIM1_Init+0x194>)
 8000c0e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c10:	4b4b      	ldr	r3, [pc, #300]	@ (8000d40 <MX_TIM1_Init+0x18c>)
 8000c12:	2200      	movs	r2, #0
 8000c14:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000c16:	4b4a      	ldr	r3, [pc, #296]	@ (8000d40 <MX_TIM1_Init+0x18c>)
 8000c18:	2200      	movs	r2, #0
 8000c1a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c1c:	4b48      	ldr	r3, [pc, #288]	@ (8000d40 <MX_TIM1_Init+0x18c>)
 8000c1e:	2200      	movs	r2, #0
 8000c20:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000c22:	4b47      	ldr	r3, [pc, #284]	@ (8000d40 <MX_TIM1_Init+0x18c>)
 8000c24:	0018      	movs	r0, r3
 8000c26:	f002 fc4d 	bl	80034c4 <HAL_TIM_Base_Init>
 8000c2a:	1e03      	subs	r3, r0, #0
 8000c2c:	d001      	beq.n	8000c32 <MX_TIM1_Init+0x7e>
  {
    Error_Handler();
 8000c2e:	f7ff ff64 	bl	8000afa <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000c32:	2160      	movs	r1, #96	@ 0x60
 8000c34:	187b      	adds	r3, r7, r1
 8000c36:	2280      	movs	r2, #128	@ 0x80
 8000c38:	0152      	lsls	r2, r2, #5
 8000c3a:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000c3c:	187a      	adds	r2, r7, r1
 8000c3e:	4b40      	ldr	r3, [pc, #256]	@ (8000d40 <MX_TIM1_Init+0x18c>)
 8000c40:	0011      	movs	r1, r2
 8000c42:	0018      	movs	r0, r3
 8000c44:	f002 fdee 	bl	8003824 <HAL_TIM_ConfigClockSource>
 8000c48:	1e03      	subs	r3, r0, #0
 8000c4a:	d001      	beq.n	8000c50 <MX_TIM1_Init+0x9c>
  {
    Error_Handler();
 8000c4c:	f7ff ff55 	bl	8000afa <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000c50:	4b3b      	ldr	r3, [pc, #236]	@ (8000d40 <MX_TIM1_Init+0x18c>)
 8000c52:	0018      	movs	r0, r3
 8000c54:	f002 fc8e 	bl	8003574 <HAL_TIM_PWM_Init>
 8000c58:	1e03      	subs	r3, r0, #0
 8000c5a:	d001      	beq.n	8000c60 <MX_TIM1_Init+0xac>
  {
    Error_Handler();
 8000c5c:	f7ff ff4d 	bl	8000afa <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000c60:	2154      	movs	r1, #84	@ 0x54
 8000c62:	187b      	adds	r3, r7, r1
 8000c64:	2200      	movs	r2, #0
 8000c66:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000c68:	187b      	adds	r3, r7, r1
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	605a      	str	r2, [r3, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c6e:	187b      	adds	r3, r7, r1
 8000c70:	2200      	movs	r2, #0
 8000c72:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000c74:	187a      	adds	r2, r7, r1
 8000c76:	4b32      	ldr	r3, [pc, #200]	@ (8000d40 <MX_TIM1_Init+0x18c>)
 8000c78:	0011      	movs	r1, r2
 8000c7a:	0018      	movs	r0, r3
 8000c7c:	f003 fa8c 	bl	8004198 <HAL_TIMEx_MasterConfigSynchronization>
 8000c80:	1e03      	subs	r3, r0, #0
 8000c82:	d001      	beq.n	8000c88 <MX_TIM1_Init+0xd4>
  {
    Error_Handler();
 8000c84:	f7ff ff39 	bl	8000afa <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000c88:	2138      	movs	r1, #56	@ 0x38
 8000c8a:	187b      	adds	r3, r7, r1
 8000c8c:	2260      	movs	r2, #96	@ 0x60
 8000c8e:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8000c90:	187b      	adds	r3, r7, r1
 8000c92:	2200      	movs	r2, #0
 8000c94:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000c96:	187b      	adds	r3, r7, r1
 8000c98:	2200      	movs	r2, #0
 8000c9a:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000c9c:	187b      	adds	r3, r7, r1
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000ca2:	187b      	adds	r3, r7, r1
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000ca8:	187b      	adds	r3, r7, r1
 8000caa:	2200      	movs	r2, #0
 8000cac:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000cae:	187b      	adds	r3, r7, r1
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000cb4:	1879      	adds	r1, r7, r1
 8000cb6:	4b22      	ldr	r3, [pc, #136]	@ (8000d40 <MX_TIM1_Init+0x18c>)
 8000cb8:	2200      	movs	r2, #0
 8000cba:	0018      	movs	r0, r3
 8000cbc:	f002 fcb2 	bl	8003624 <HAL_TIM_PWM_ConfigChannel>
 8000cc0:	1e03      	subs	r3, r0, #0
 8000cc2:	d001      	beq.n	8000cc8 <MX_TIM1_Init+0x114>
  {
    Error_Handler();
 8000cc4:	f7ff ff19 	bl	8000afa <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000cc8:	1d3b      	adds	r3, r7, #4
 8000cca:	2200      	movs	r2, #0
 8000ccc:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000cce:	1d3b      	adds	r3, r7, #4
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000cd4:	1d3b      	adds	r3, r7, #4
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000cda:	1d3b      	adds	r3, r7, #4
 8000cdc:	2200      	movs	r2, #0
 8000cde:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000ce0:	1d3b      	adds	r3, r7, #4
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000ce6:	1d3b      	adds	r3, r7, #4
 8000ce8:	2280      	movs	r2, #128	@ 0x80
 8000cea:	0192      	lsls	r2, r2, #6
 8000cec:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000cee:	1d3b      	adds	r3, r7, #4
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8000cf4:	1d3b      	adds	r3, r7, #4
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	61da      	str	r2, [r3, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8000cfa:	1d3b      	adds	r3, r7, #4
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	621a      	str	r2, [r3, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000d00:	1d3b      	adds	r3, r7, #4
 8000d02:	2280      	movs	r2, #128	@ 0x80
 8000d04:	0492      	lsls	r2, r2, #18
 8000d06:	625a      	str	r2, [r3, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8000d08:	1d3b      	adds	r3, r7, #4
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	629a      	str	r2, [r3, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8000d0e:	1d3b      	adds	r3, r7, #4
 8000d10:	2200      	movs	r2, #0
 8000d12:	62da      	str	r2, [r3, #44]	@ 0x2c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000d14:	1d3b      	adds	r3, r7, #4
 8000d16:	2200      	movs	r2, #0
 8000d18:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000d1a:	1d3a      	adds	r2, r7, #4
 8000d1c:	4b08      	ldr	r3, [pc, #32]	@ (8000d40 <MX_TIM1_Init+0x18c>)
 8000d1e:	0011      	movs	r1, r2
 8000d20:	0018      	movs	r0, r3
 8000d22:	f003 faa1 	bl	8004268 <HAL_TIMEx_ConfigBreakDeadTime>
 8000d26:	1e03      	subs	r3, r0, #0
 8000d28:	d001      	beq.n	8000d2e <MX_TIM1_Init+0x17a>
  {
    Error_Handler();
 8000d2a:	f7ff fee6 	bl	8000afa <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000d2e:	4b04      	ldr	r3, [pc, #16]	@ (8000d40 <MX_TIM1_Init+0x18c>)
 8000d30:	0018      	movs	r0, r3
 8000d32:	f000 f979 	bl	8001028 <HAL_TIM_MspPostInit>

}
 8000d36:	46c0      	nop			@ (mov r8, r8)
 8000d38:	46bd      	mov	sp, r7
 8000d3a:	b01c      	add	sp, #112	@ 0x70
 8000d3c:	bd80      	pop	{r7, pc}
 8000d3e:	46c0      	nop			@ (mov r8, r8)
 8000d40:	200000fc 	.word	0x200000fc
 8000d44:	40012c00 	.word	0x40012c00
 8000d48:	0000ffff 	.word	0x0000ffff

08000d4c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	b08e      	sub	sp, #56	@ 0x38
 8000d50:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000d52:	2328      	movs	r3, #40	@ 0x28
 8000d54:	18fb      	adds	r3, r7, r3
 8000d56:	0018      	movs	r0, r3
 8000d58:	2310      	movs	r3, #16
 8000d5a:	001a      	movs	r2, r3
 8000d5c:	2100      	movs	r1, #0
 8000d5e:	f004 fa1d 	bl	800519c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d62:	231c      	movs	r3, #28
 8000d64:	18fb      	adds	r3, r7, r3
 8000d66:	0018      	movs	r0, r3
 8000d68:	230c      	movs	r3, #12
 8000d6a:	001a      	movs	r2, r3
 8000d6c:	2100      	movs	r1, #0
 8000d6e:	f004 fa15 	bl	800519c <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000d72:	003b      	movs	r3, r7
 8000d74:	0018      	movs	r0, r3
 8000d76:	231c      	movs	r3, #28
 8000d78:	001a      	movs	r2, r3
 8000d7a:	2100      	movs	r1, #0
 8000d7c:	f004 fa0e 	bl	800519c <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000d80:	4b2f      	ldr	r3, [pc, #188]	@ (8000e40 <MX_TIM3_Init+0xf4>)
 8000d82:	4a30      	ldr	r2, [pc, #192]	@ (8000e44 <MX_TIM3_Init+0xf8>)
 8000d84:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000d86:	4b2e      	ldr	r3, [pc, #184]	@ (8000e40 <MX_TIM3_Init+0xf4>)
 8000d88:	2200      	movs	r2, #0
 8000d8a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d8c:	4b2c      	ldr	r3, [pc, #176]	@ (8000e40 <MX_TIM3_Init+0xf4>)
 8000d8e:	2200      	movs	r2, #0
 8000d90:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8000d92:	4b2b      	ldr	r3, [pc, #172]	@ (8000e40 <MX_TIM3_Init+0xf4>)
 8000d94:	4a2c      	ldr	r2, [pc, #176]	@ (8000e48 <MX_TIM3_Init+0xfc>)
 8000d96:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d98:	4b29      	ldr	r3, [pc, #164]	@ (8000e40 <MX_TIM3_Init+0xf4>)
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d9e:	4b28      	ldr	r3, [pc, #160]	@ (8000e40 <MX_TIM3_Init+0xf4>)
 8000da0:	2200      	movs	r2, #0
 8000da2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000da4:	4b26      	ldr	r3, [pc, #152]	@ (8000e40 <MX_TIM3_Init+0xf4>)
 8000da6:	0018      	movs	r0, r3
 8000da8:	f002 fb8c 	bl	80034c4 <HAL_TIM_Base_Init>
 8000dac:	1e03      	subs	r3, r0, #0
 8000dae:	d001      	beq.n	8000db4 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8000db0:	f7ff fea3 	bl	8000afa <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000db4:	2128      	movs	r1, #40	@ 0x28
 8000db6:	187b      	adds	r3, r7, r1
 8000db8:	2280      	movs	r2, #128	@ 0x80
 8000dba:	0152      	lsls	r2, r2, #5
 8000dbc:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000dbe:	187a      	adds	r2, r7, r1
 8000dc0:	4b1f      	ldr	r3, [pc, #124]	@ (8000e40 <MX_TIM3_Init+0xf4>)
 8000dc2:	0011      	movs	r1, r2
 8000dc4:	0018      	movs	r0, r3
 8000dc6:	f002 fd2d 	bl	8003824 <HAL_TIM_ConfigClockSource>
 8000dca:	1e03      	subs	r3, r0, #0
 8000dcc:	d001      	beq.n	8000dd2 <MX_TIM3_Init+0x86>
  {
    Error_Handler();
 8000dce:	f7ff fe94 	bl	8000afa <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000dd2:	4b1b      	ldr	r3, [pc, #108]	@ (8000e40 <MX_TIM3_Init+0xf4>)
 8000dd4:	0018      	movs	r0, r3
 8000dd6:	f002 fbcd 	bl	8003574 <HAL_TIM_PWM_Init>
 8000dda:	1e03      	subs	r3, r0, #0
 8000ddc:	d001      	beq.n	8000de2 <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 8000dde:	f7ff fe8c 	bl	8000afa <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000de2:	211c      	movs	r1, #28
 8000de4:	187b      	adds	r3, r7, r1
 8000de6:	2200      	movs	r2, #0
 8000de8:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000dea:	187b      	adds	r3, r7, r1
 8000dec:	2200      	movs	r2, #0
 8000dee:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000df0:	187a      	adds	r2, r7, r1
 8000df2:	4b13      	ldr	r3, [pc, #76]	@ (8000e40 <MX_TIM3_Init+0xf4>)
 8000df4:	0011      	movs	r1, r2
 8000df6:	0018      	movs	r0, r3
 8000df8:	f003 f9ce 	bl	8004198 <HAL_TIMEx_MasterConfigSynchronization>
 8000dfc:	1e03      	subs	r3, r0, #0
 8000dfe:	d001      	beq.n	8000e04 <MX_TIM3_Init+0xb8>
  {
    Error_Handler();
 8000e00:	f7ff fe7b 	bl	8000afa <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000e04:	003b      	movs	r3, r7
 8000e06:	2260      	movs	r2, #96	@ 0x60
 8000e08:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8000e0a:	003b      	movs	r3, r7
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000e10:	003b      	movs	r3, r7
 8000e12:	2200      	movs	r2, #0
 8000e14:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000e16:	003b      	movs	r3, r7
 8000e18:	2200      	movs	r2, #0
 8000e1a:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000e1c:	0039      	movs	r1, r7
 8000e1e:	4b08      	ldr	r3, [pc, #32]	@ (8000e40 <MX_TIM3_Init+0xf4>)
 8000e20:	2200      	movs	r2, #0
 8000e22:	0018      	movs	r0, r3
 8000e24:	f002 fbfe 	bl	8003624 <HAL_TIM_PWM_ConfigChannel>
 8000e28:	1e03      	subs	r3, r0, #0
 8000e2a:	d001      	beq.n	8000e30 <MX_TIM3_Init+0xe4>
  {
    Error_Handler();
 8000e2c:	f7ff fe65 	bl	8000afa <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000e30:	4b03      	ldr	r3, [pc, #12]	@ (8000e40 <MX_TIM3_Init+0xf4>)
 8000e32:	0018      	movs	r0, r3
 8000e34:	f000 f8f8 	bl	8001028 <HAL_TIM_MspPostInit>

}
 8000e38:	46c0      	nop			@ (mov r8, r8)
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	b00e      	add	sp, #56	@ 0x38
 8000e3e:	bd80      	pop	{r7, pc}
 8000e40:	20000148 	.word	0x20000148
 8000e44:	40000400 	.word	0x40000400
 8000e48:	0000ffff 	.word	0x0000ffff

08000e4c <MX_TIM15_Init>:
/* TIM15 init function */
void MX_TIM15_Init(void)
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	b098      	sub	sp, #96	@ 0x60
 8000e50:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e52:	2354      	movs	r3, #84	@ 0x54
 8000e54:	18fb      	adds	r3, r7, r3
 8000e56:	0018      	movs	r0, r3
 8000e58:	230c      	movs	r3, #12
 8000e5a:	001a      	movs	r2, r3
 8000e5c:	2100      	movs	r1, #0
 8000e5e:	f004 f99d 	bl	800519c <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000e62:	2338      	movs	r3, #56	@ 0x38
 8000e64:	18fb      	adds	r3, r7, r3
 8000e66:	0018      	movs	r0, r3
 8000e68:	231c      	movs	r3, #28
 8000e6a:	001a      	movs	r2, r3
 8000e6c:	2100      	movs	r1, #0
 8000e6e:	f004 f995 	bl	800519c <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000e72:	1d3b      	adds	r3, r7, #4
 8000e74:	0018      	movs	r0, r3
 8000e76:	2334      	movs	r3, #52	@ 0x34
 8000e78:	001a      	movs	r2, r3
 8000e7a:	2100      	movs	r1, #0
 8000e7c:	f004 f98e 	bl	800519c <memset>

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 8000e80:	4b3c      	ldr	r3, [pc, #240]	@ (8000f74 <MX_TIM15_Init+0x128>)
 8000e82:	4a3d      	ldr	r2, [pc, #244]	@ (8000f78 <MX_TIM15_Init+0x12c>)
 8000e84:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 0;
 8000e86:	4b3b      	ldr	r3, [pc, #236]	@ (8000f74 <MX_TIM15_Init+0x128>)
 8000e88:	2200      	movs	r2, #0
 8000e8a:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e8c:	4b39      	ldr	r3, [pc, #228]	@ (8000f74 <MX_TIM15_Init+0x128>)
 8000e8e:	2200      	movs	r2, #0
 8000e90:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 65535;
 8000e92:	4b38      	ldr	r3, [pc, #224]	@ (8000f74 <MX_TIM15_Init+0x128>)
 8000e94:	4a39      	ldr	r2, [pc, #228]	@ (8000f7c <MX_TIM15_Init+0x130>)
 8000e96:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e98:	4b36      	ldr	r3, [pc, #216]	@ (8000f74 <MX_TIM15_Init+0x128>)
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8000e9e:	4b35      	ldr	r3, [pc, #212]	@ (8000f74 <MX_TIM15_Init+0x128>)
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ea4:	4b33      	ldr	r3, [pc, #204]	@ (8000f74 <MX_TIM15_Init+0x128>)
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 8000eaa:	4b32      	ldr	r3, [pc, #200]	@ (8000f74 <MX_TIM15_Init+0x128>)
 8000eac:	0018      	movs	r0, r3
 8000eae:	f002 fb61 	bl	8003574 <HAL_TIM_PWM_Init>
 8000eb2:	1e03      	subs	r3, r0, #0
 8000eb4:	d001      	beq.n	8000eba <MX_TIM15_Init+0x6e>
  {
    Error_Handler();
 8000eb6:	f7ff fe20 	bl	8000afa <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000eba:	2154      	movs	r1, #84	@ 0x54
 8000ebc:	187b      	adds	r3, r7, r1
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ec2:	187b      	adds	r3, r7, r1
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8000ec8:	187a      	adds	r2, r7, r1
 8000eca:	4b2a      	ldr	r3, [pc, #168]	@ (8000f74 <MX_TIM15_Init+0x128>)
 8000ecc:	0011      	movs	r1, r2
 8000ece:	0018      	movs	r0, r3
 8000ed0:	f003 f962 	bl	8004198 <HAL_TIMEx_MasterConfigSynchronization>
 8000ed4:	1e03      	subs	r3, r0, #0
 8000ed6:	d001      	beq.n	8000edc <MX_TIM15_Init+0x90>
  {
    Error_Handler();
 8000ed8:	f7ff fe0f 	bl	8000afa <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000edc:	2138      	movs	r1, #56	@ 0x38
 8000ede:	187b      	adds	r3, r7, r1
 8000ee0:	2260      	movs	r2, #96	@ 0x60
 8000ee2:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8000ee4:	187b      	adds	r3, r7, r1
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000eea:	187b      	adds	r3, r7, r1
 8000eec:	2200      	movs	r2, #0
 8000eee:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000ef0:	187b      	adds	r3, r7, r1
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000ef6:	187b      	adds	r3, r7, r1
 8000ef8:	2200      	movs	r2, #0
 8000efa:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000efc:	187b      	adds	r3, r7, r1
 8000efe:	2200      	movs	r2, #0
 8000f00:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000f02:	187b      	adds	r3, r7, r1
 8000f04:	2200      	movs	r2, #0
 8000f06:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000f08:	1879      	adds	r1, r7, r1
 8000f0a:	4b1a      	ldr	r3, [pc, #104]	@ (8000f74 <MX_TIM15_Init+0x128>)
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	0018      	movs	r0, r3
 8000f10:	f002 fb88 	bl	8003624 <HAL_TIM_PWM_ConfigChannel>
 8000f14:	1e03      	subs	r3, r0, #0
 8000f16:	d001      	beq.n	8000f1c <MX_TIM15_Init+0xd0>
  {
    Error_Handler();
 8000f18:	f7ff fdef 	bl	8000afa <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000f1c:	1d3b      	adds	r3, r7, #4
 8000f1e:	2200      	movs	r2, #0
 8000f20:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000f22:	1d3b      	adds	r3, r7, #4
 8000f24:	2200      	movs	r2, #0
 8000f26:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000f28:	1d3b      	adds	r3, r7, #4
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000f2e:	1d3b      	adds	r3, r7, #4
 8000f30:	2200      	movs	r2, #0
 8000f32:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000f34:	1d3b      	adds	r3, r7, #4
 8000f36:	2200      	movs	r2, #0
 8000f38:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000f3a:	1d3b      	adds	r3, r7, #4
 8000f3c:	2280      	movs	r2, #128	@ 0x80
 8000f3e:	0192      	lsls	r2, r2, #6
 8000f40:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000f42:	1d3b      	adds	r3, r7, #4
 8000f44:	2200      	movs	r2, #0
 8000f46:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000f48:	1d3b      	adds	r3, r7, #4
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 8000f4e:	1d3a      	adds	r2, r7, #4
 8000f50:	4b08      	ldr	r3, [pc, #32]	@ (8000f74 <MX_TIM15_Init+0x128>)
 8000f52:	0011      	movs	r1, r2
 8000f54:	0018      	movs	r0, r3
 8000f56:	f003 f987 	bl	8004268 <HAL_TIMEx_ConfigBreakDeadTime>
 8000f5a:	1e03      	subs	r3, r0, #0
 8000f5c:	d001      	beq.n	8000f62 <MX_TIM15_Init+0x116>
  {
    Error_Handler();
 8000f5e:	f7ff fdcc 	bl	8000afa <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */
  HAL_TIM_MspPostInit(&htim15);
 8000f62:	4b04      	ldr	r3, [pc, #16]	@ (8000f74 <MX_TIM15_Init+0x128>)
 8000f64:	0018      	movs	r0, r3
 8000f66:	f000 f85f 	bl	8001028 <HAL_TIM_MspPostInit>

}
 8000f6a:	46c0      	nop			@ (mov r8, r8)
 8000f6c:	46bd      	mov	sp, r7
 8000f6e:	b018      	add	sp, #96	@ 0x60
 8000f70:	bd80      	pop	{r7, pc}
 8000f72:	46c0      	nop			@ (mov r8, r8)
 8000f74:	20000194 	.word	0x20000194
 8000f78:	40014000 	.word	0x40014000
 8000f7c:	0000ffff 	.word	0x0000ffff

08000f80 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b084      	sub	sp, #16
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	4a13      	ldr	r2, [pc, #76]	@ (8000fdc <HAL_TIM_Base_MspInit+0x5c>)
 8000f8e:	4293      	cmp	r3, r2
 8000f90:	d10e      	bne.n	8000fb0 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000f92:	4b13      	ldr	r3, [pc, #76]	@ (8000fe0 <HAL_TIM_Base_MspInit+0x60>)
 8000f94:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000f96:	4b12      	ldr	r3, [pc, #72]	@ (8000fe0 <HAL_TIM_Base_MspInit+0x60>)
 8000f98:	2180      	movs	r1, #128	@ 0x80
 8000f9a:	0109      	lsls	r1, r1, #4
 8000f9c:	430a      	orrs	r2, r1
 8000f9e:	641a      	str	r2, [r3, #64]	@ 0x40
 8000fa0:	4b0f      	ldr	r3, [pc, #60]	@ (8000fe0 <HAL_TIM_Base_MspInit+0x60>)
 8000fa2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000fa4:	2380      	movs	r3, #128	@ 0x80
 8000fa6:	011b      	lsls	r3, r3, #4
 8000fa8:	4013      	ands	r3, r2
 8000faa:	60fb      	str	r3, [r7, #12]
 8000fac:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM3_CLK_ENABLE();
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8000fae:	e010      	b.n	8000fd2 <HAL_TIM_Base_MspInit+0x52>
  else if(tim_baseHandle->Instance==TIM3)
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	4a0b      	ldr	r2, [pc, #44]	@ (8000fe4 <HAL_TIM_Base_MspInit+0x64>)
 8000fb6:	4293      	cmp	r3, r2
 8000fb8:	d10b      	bne.n	8000fd2 <HAL_TIM_Base_MspInit+0x52>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000fba:	4b09      	ldr	r3, [pc, #36]	@ (8000fe0 <HAL_TIM_Base_MspInit+0x60>)
 8000fbc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000fbe:	4b08      	ldr	r3, [pc, #32]	@ (8000fe0 <HAL_TIM_Base_MspInit+0x60>)
 8000fc0:	2102      	movs	r1, #2
 8000fc2:	430a      	orrs	r2, r1
 8000fc4:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000fc6:	4b06      	ldr	r3, [pc, #24]	@ (8000fe0 <HAL_TIM_Base_MspInit+0x60>)
 8000fc8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000fca:	2202      	movs	r2, #2
 8000fcc:	4013      	ands	r3, r2
 8000fce:	60bb      	str	r3, [r7, #8]
 8000fd0:	68bb      	ldr	r3, [r7, #8]
}
 8000fd2:	46c0      	nop			@ (mov r8, r8)
 8000fd4:	46bd      	mov	sp, r7
 8000fd6:	b004      	add	sp, #16
 8000fd8:	bd80      	pop	{r7, pc}
 8000fda:	46c0      	nop			@ (mov r8, r8)
 8000fdc:	40012c00 	.word	0x40012c00
 8000fe0:	40021000 	.word	0x40021000
 8000fe4:	40000400 	.word	0x40000400

08000fe8 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b084      	sub	sp, #16
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM15)
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	4a0a      	ldr	r2, [pc, #40]	@ (8001020 <HAL_TIM_PWM_MspInit+0x38>)
 8000ff6:	4293      	cmp	r3, r2
 8000ff8:	d10d      	bne.n	8001016 <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM15_MspInit 0 */

  /* USER CODE END TIM15_MspInit 0 */
    /* TIM15 clock enable */
    __HAL_RCC_TIM15_CLK_ENABLE();
 8000ffa:	4b0a      	ldr	r3, [pc, #40]	@ (8001024 <HAL_TIM_PWM_MspInit+0x3c>)
 8000ffc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000ffe:	4b09      	ldr	r3, [pc, #36]	@ (8001024 <HAL_TIM_PWM_MspInit+0x3c>)
 8001000:	2180      	movs	r1, #128	@ 0x80
 8001002:	0249      	lsls	r1, r1, #9
 8001004:	430a      	orrs	r2, r1
 8001006:	641a      	str	r2, [r3, #64]	@ 0x40
 8001008:	4b06      	ldr	r3, [pc, #24]	@ (8001024 <HAL_TIM_PWM_MspInit+0x3c>)
 800100a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800100c:	2380      	movs	r3, #128	@ 0x80
 800100e:	025b      	lsls	r3, r3, #9
 8001010:	4013      	ands	r3, r2
 8001012:	60fb      	str	r3, [r7, #12]
 8001014:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }
}
 8001016:	46c0      	nop			@ (mov r8, r8)
 8001018:	46bd      	mov	sp, r7
 800101a:	b004      	add	sp, #16
 800101c:	bd80      	pop	{r7, pc}
 800101e:	46c0      	nop			@ (mov r8, r8)
 8001020:	40014000 	.word	0x40014000
 8001024:	40021000 	.word	0x40021000

08001028 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001028:	b590      	push	{r4, r7, lr}
 800102a:	b08b      	sub	sp, #44	@ 0x2c
 800102c:	af00      	add	r7, sp, #0
 800102e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001030:	2414      	movs	r4, #20
 8001032:	193b      	adds	r3, r7, r4
 8001034:	0018      	movs	r0, r3
 8001036:	2314      	movs	r3, #20
 8001038:	001a      	movs	r2, r3
 800103a:	2100      	movs	r1, #0
 800103c:	f004 f8ae 	bl	800519c <memset>
  if(timHandle->Instance==TIM1)
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	4a3e      	ldr	r2, [pc, #248]	@ (8001140 <HAL_TIM_MspPostInit+0x118>)
 8001046:	4293      	cmp	r3, r2
 8001048:	d124      	bne.n	8001094 <HAL_TIM_MspPostInit+0x6c>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800104a:	4b3e      	ldr	r3, [pc, #248]	@ (8001144 <HAL_TIM_MspPostInit+0x11c>)
 800104c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800104e:	4b3d      	ldr	r3, [pc, #244]	@ (8001144 <HAL_TIM_MspPostInit+0x11c>)
 8001050:	2101      	movs	r1, #1
 8001052:	430a      	orrs	r2, r1
 8001054:	635a      	str	r2, [r3, #52]	@ 0x34
 8001056:	4b3b      	ldr	r3, [pc, #236]	@ (8001144 <HAL_TIM_MspPostInit+0x11c>)
 8001058:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800105a:	2201      	movs	r2, #1
 800105c:	4013      	ands	r3, r2
 800105e:	613b      	str	r3, [r7, #16]
 8001060:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = PIEZO_PWM_Pin;
 8001062:	193b      	adds	r3, r7, r4
 8001064:	2280      	movs	r2, #128	@ 0x80
 8001066:	0052      	lsls	r2, r2, #1
 8001068:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800106a:	0021      	movs	r1, r4
 800106c:	187b      	adds	r3, r7, r1
 800106e:	2202      	movs	r2, #2
 8001070:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001072:	187b      	adds	r3, r7, r1
 8001074:	2200      	movs	r2, #0
 8001076:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001078:	187b      	adds	r3, r7, r1
 800107a:	2200      	movs	r2, #0
 800107c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 800107e:	187b      	adds	r3, r7, r1
 8001080:	2202      	movs	r2, #2
 8001082:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(PIEZO_PWM_GPIO_Port, &GPIO_InitStruct);
 8001084:	187a      	adds	r2, r7, r1
 8001086:	23a0      	movs	r3, #160	@ 0xa0
 8001088:	05db      	lsls	r3, r3, #23
 800108a:	0011      	movs	r1, r2
 800108c:	0018      	movs	r0, r3
 800108e:	f001 f87f 	bl	8002190 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM15_MspPostInit 1 */

  /* USER CODE END TIM15_MspPostInit 1 */
  }

}
 8001092:	e050      	b.n	8001136 <HAL_TIM_MspPostInit+0x10e>
  else if(timHandle->Instance==TIM3)
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	4a2b      	ldr	r2, [pc, #172]	@ (8001148 <HAL_TIM_MspPostInit+0x120>)
 800109a:	4293      	cmp	r3, r2
 800109c:	d123      	bne.n	80010e6 <HAL_TIM_MspPostInit+0xbe>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800109e:	4b29      	ldr	r3, [pc, #164]	@ (8001144 <HAL_TIM_MspPostInit+0x11c>)
 80010a0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80010a2:	4b28      	ldr	r3, [pc, #160]	@ (8001144 <HAL_TIM_MspPostInit+0x11c>)
 80010a4:	2101      	movs	r1, #1
 80010a6:	430a      	orrs	r2, r1
 80010a8:	635a      	str	r2, [r3, #52]	@ 0x34
 80010aa:	4b26      	ldr	r3, [pc, #152]	@ (8001144 <HAL_TIM_MspPostInit+0x11c>)
 80010ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80010ae:	2201      	movs	r2, #1
 80010b0:	4013      	ands	r3, r2
 80010b2:	60fb      	str	r3, [r7, #12]
 80010b4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = WPT_PWM_Pin;
 80010b6:	2114      	movs	r1, #20
 80010b8:	187b      	adds	r3, r7, r1
 80010ba:	2240      	movs	r2, #64	@ 0x40
 80010bc:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010be:	187b      	adds	r3, r7, r1
 80010c0:	2202      	movs	r2, #2
 80010c2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010c4:	187b      	adds	r3, r7, r1
 80010c6:	2200      	movs	r2, #0
 80010c8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010ca:	187b      	adds	r3, r7, r1
 80010cc:	2200      	movs	r2, #0
 80010ce:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 80010d0:	187b      	adds	r3, r7, r1
 80010d2:	2201      	movs	r2, #1
 80010d4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(WPT_PWM_GPIO_Port, &GPIO_InitStruct);
 80010d6:	187a      	adds	r2, r7, r1
 80010d8:	23a0      	movs	r3, #160	@ 0xa0
 80010da:	05db      	lsls	r3, r3, #23
 80010dc:	0011      	movs	r1, r2
 80010de:	0018      	movs	r0, r3
 80010e0:	f001 f856 	bl	8002190 <HAL_GPIO_Init>
}
 80010e4:	e027      	b.n	8001136 <HAL_TIM_MspPostInit+0x10e>
  else if(timHandle->Instance==TIM15)
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	4a18      	ldr	r2, [pc, #96]	@ (800114c <HAL_TIM_MspPostInit+0x124>)
 80010ec:	4293      	cmp	r3, r2
 80010ee:	d122      	bne.n	8001136 <HAL_TIM_MspPostInit+0x10e>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010f0:	4b14      	ldr	r3, [pc, #80]	@ (8001144 <HAL_TIM_MspPostInit+0x11c>)
 80010f2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80010f4:	4b13      	ldr	r3, [pc, #76]	@ (8001144 <HAL_TIM_MspPostInit+0x11c>)
 80010f6:	2101      	movs	r1, #1
 80010f8:	430a      	orrs	r2, r1
 80010fa:	635a      	str	r2, [r3, #52]	@ 0x34
 80010fc:	4b11      	ldr	r3, [pc, #68]	@ (8001144 <HAL_TIM_MspPostInit+0x11c>)
 80010fe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001100:	2201      	movs	r2, #1
 8001102:	4013      	ands	r3, r2
 8001104:	60bb      	str	r3, [r7, #8]
 8001106:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = VBOOST_CAL_PWM_Pin;
 8001108:	2114      	movs	r1, #20
 800110a:	187b      	adds	r3, r7, r1
 800110c:	2202      	movs	r2, #2
 800110e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001110:	187b      	adds	r3, r7, r1
 8001112:	2202      	movs	r2, #2
 8001114:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001116:	187b      	adds	r3, r7, r1
 8001118:	2200      	movs	r2, #0
 800111a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800111c:	187b      	adds	r3, r7, r1
 800111e:	2200      	movs	r2, #0
 8001120:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_TIM15;
 8001122:	187b      	adds	r3, r7, r1
 8001124:	2205      	movs	r2, #5
 8001126:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(VBOOST_CAL_PWM_GPIO_Port, &GPIO_InitStruct);
 8001128:	187a      	adds	r2, r7, r1
 800112a:	23a0      	movs	r3, #160	@ 0xa0
 800112c:	05db      	lsls	r3, r3, #23
 800112e:	0011      	movs	r1, r2
 8001130:	0018      	movs	r0, r3
 8001132:	f001 f82d 	bl	8002190 <HAL_GPIO_Init>
}
 8001136:	46c0      	nop			@ (mov r8, r8)
 8001138:	46bd      	mov	sp, r7
 800113a:	b00b      	add	sp, #44	@ 0x2c
 800113c:	bd90      	pop	{r4, r7, pc}
 800113e:	46c0      	nop			@ (mov r8, r8)
 8001140:	40012c00 	.word	0x40012c00
 8001144:	40021000 	.word	0x40021000
 8001148:	40000400 	.word	0x40000400
 800114c:	40014000 	.word	0x40014000

08001150 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001154:	4b22      	ldr	r3, [pc, #136]	@ (80011e0 <MX_USART1_UART_Init+0x90>)
 8001156:	4a23      	ldr	r2, [pc, #140]	@ (80011e4 <MX_USART1_UART_Init+0x94>)
 8001158:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 6553;
 800115a:	4b21      	ldr	r3, [pc, #132]	@ (80011e0 <MX_USART1_UART_Init+0x90>)
 800115c:	4a22      	ldr	r2, [pc, #136]	@ (80011e8 <MX_USART1_UART_Init+0x98>)
 800115e:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001160:	4b1f      	ldr	r3, [pc, #124]	@ (80011e0 <MX_USART1_UART_Init+0x90>)
 8001162:	2200      	movs	r2, #0
 8001164:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001166:	4b1e      	ldr	r3, [pc, #120]	@ (80011e0 <MX_USART1_UART_Init+0x90>)
 8001168:	2200      	movs	r2, #0
 800116a:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800116c:	4b1c      	ldr	r3, [pc, #112]	@ (80011e0 <MX_USART1_UART_Init+0x90>)
 800116e:	2200      	movs	r2, #0
 8001170:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001172:	4b1b      	ldr	r3, [pc, #108]	@ (80011e0 <MX_USART1_UART_Init+0x90>)
 8001174:	220c      	movs	r2, #12
 8001176:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001178:	4b19      	ldr	r3, [pc, #100]	@ (80011e0 <MX_USART1_UART_Init+0x90>)
 800117a:	2200      	movs	r2, #0
 800117c:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800117e:	4b18      	ldr	r3, [pc, #96]	@ (80011e0 <MX_USART1_UART_Init+0x90>)
 8001180:	2200      	movs	r2, #0
 8001182:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001184:	4b16      	ldr	r3, [pc, #88]	@ (80011e0 <MX_USART1_UART_Init+0x90>)
 8001186:	2200      	movs	r2, #0
 8001188:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800118a:	4b15      	ldr	r3, [pc, #84]	@ (80011e0 <MX_USART1_UART_Init+0x90>)
 800118c:	2200      	movs	r2, #0
 800118e:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001190:	4b13      	ldr	r3, [pc, #76]	@ (80011e0 <MX_USART1_UART_Init+0x90>)
 8001192:	2200      	movs	r2, #0
 8001194:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001196:	4b12      	ldr	r3, [pc, #72]	@ (80011e0 <MX_USART1_UART_Init+0x90>)
 8001198:	0018      	movs	r0, r3
 800119a:	f003 f901 	bl	80043a0 <HAL_UART_Init>
 800119e:	1e03      	subs	r3, r0, #0
 80011a0:	d001      	beq.n	80011a6 <MX_USART1_UART_Init+0x56>
  {
    Error_Handler();
 80011a2:	f7ff fcaa 	bl	8000afa <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80011a6:	4b0e      	ldr	r3, [pc, #56]	@ (80011e0 <MX_USART1_UART_Init+0x90>)
 80011a8:	2100      	movs	r1, #0
 80011aa:	0018      	movs	r0, r3
 80011ac:	f003 fd60 	bl	8004c70 <HAL_UARTEx_SetTxFifoThreshold>
 80011b0:	1e03      	subs	r3, r0, #0
 80011b2:	d001      	beq.n	80011b8 <MX_USART1_UART_Init+0x68>
  {
    Error_Handler();
 80011b4:	f7ff fca1 	bl	8000afa <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80011b8:	4b09      	ldr	r3, [pc, #36]	@ (80011e0 <MX_USART1_UART_Init+0x90>)
 80011ba:	2100      	movs	r1, #0
 80011bc:	0018      	movs	r0, r3
 80011be:	f003 fd97 	bl	8004cf0 <HAL_UARTEx_SetRxFifoThreshold>
 80011c2:	1e03      	subs	r3, r0, #0
 80011c4:	d001      	beq.n	80011ca <MX_USART1_UART_Init+0x7a>
  {
    Error_Handler();
 80011c6:	f7ff fc98 	bl	8000afa <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80011ca:	4b05      	ldr	r3, [pc, #20]	@ (80011e0 <MX_USART1_UART_Init+0x90>)
 80011cc:	0018      	movs	r0, r3
 80011ce:	f003 fd15 	bl	8004bfc <HAL_UARTEx_DisableFifoMode>
 80011d2:	1e03      	subs	r3, r0, #0
 80011d4:	d001      	beq.n	80011da <MX_USART1_UART_Init+0x8a>
  {
    Error_Handler();
 80011d6:	f7ff fc90 	bl	8000afa <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80011da:	46c0      	nop			@ (mov r8, r8)
 80011dc:	46bd      	mov	sp, r7
 80011de:	bd80      	pop	{r7, pc}
 80011e0:	200001e0 	.word	0x200001e0
 80011e4:	40013800 	.word	0x40013800
 80011e8:	00001999 	.word	0x00001999

080011ec <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80011ec:	b590      	push	{r4, r7, lr}
 80011ee:	b091      	sub	sp, #68	@ 0x44
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011f4:	232c      	movs	r3, #44	@ 0x2c
 80011f6:	18fb      	adds	r3, r7, r3
 80011f8:	0018      	movs	r0, r3
 80011fa:	2314      	movs	r3, #20
 80011fc:	001a      	movs	r2, r3
 80011fe:	2100      	movs	r1, #0
 8001200:	f003 ffcc 	bl	800519c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001204:	2410      	movs	r4, #16
 8001206:	193b      	adds	r3, r7, r4
 8001208:	0018      	movs	r0, r3
 800120a:	231c      	movs	r3, #28
 800120c:	001a      	movs	r2, r3
 800120e:	2100      	movs	r1, #0
 8001210:	f003 ffc4 	bl	800519c <memset>
  if(uartHandle->Instance==USART1)
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	4a27      	ldr	r2, [pc, #156]	@ (80012b8 <HAL_UART_MspInit+0xcc>)
 800121a:	4293      	cmp	r3, r2
 800121c:	d147      	bne.n	80012ae <HAL_UART_MspInit+0xc2>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800121e:	193b      	adds	r3, r7, r4
 8001220:	2201      	movs	r2, #1
 8001222:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8001224:	193b      	adds	r3, r7, r4
 8001226:	2200      	movs	r2, #0
 8001228:	605a      	str	r2, [r3, #4]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800122a:	193b      	adds	r3, r7, r4
 800122c:	0018      	movs	r0, r3
 800122e:	f002 f815 	bl	800325c <HAL_RCCEx_PeriphCLKConfig>
 8001232:	1e03      	subs	r3, r0, #0
 8001234:	d001      	beq.n	800123a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8001236:	f7ff fc60 	bl	8000afa <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800123a:	4b20      	ldr	r3, [pc, #128]	@ (80012bc <HAL_UART_MspInit+0xd0>)
 800123c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800123e:	4b1f      	ldr	r3, [pc, #124]	@ (80012bc <HAL_UART_MspInit+0xd0>)
 8001240:	2180      	movs	r1, #128	@ 0x80
 8001242:	01c9      	lsls	r1, r1, #7
 8001244:	430a      	orrs	r2, r1
 8001246:	641a      	str	r2, [r3, #64]	@ 0x40
 8001248:	4b1c      	ldr	r3, [pc, #112]	@ (80012bc <HAL_UART_MspInit+0xd0>)
 800124a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800124c:	2380      	movs	r3, #128	@ 0x80
 800124e:	01db      	lsls	r3, r3, #7
 8001250:	4013      	ands	r3, r2
 8001252:	60fb      	str	r3, [r7, #12]
 8001254:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001256:	4b19      	ldr	r3, [pc, #100]	@ (80012bc <HAL_UART_MspInit+0xd0>)
 8001258:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800125a:	4b18      	ldr	r3, [pc, #96]	@ (80012bc <HAL_UART_MspInit+0xd0>)
 800125c:	2101      	movs	r1, #1
 800125e:	430a      	orrs	r2, r1
 8001260:	635a      	str	r2, [r3, #52]	@ 0x34
 8001262:	4b16      	ldr	r3, [pc, #88]	@ (80012bc <HAL_UART_MspInit+0xd0>)
 8001264:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001266:	2201      	movs	r2, #1
 8001268:	4013      	ands	r3, r2
 800126a:	60bb      	str	r3, [r7, #8]
 800126c:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = IR_UART_TX_Pin|IR_UART_RX_Pin;
 800126e:	212c      	movs	r1, #44	@ 0x2c
 8001270:	187b      	adds	r3, r7, r1
 8001272:	22c0      	movs	r2, #192	@ 0xc0
 8001274:	00d2      	lsls	r2, r2, #3
 8001276:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001278:	187b      	adds	r3, r7, r1
 800127a:	2202      	movs	r2, #2
 800127c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800127e:	187b      	adds	r3, r7, r1
 8001280:	2200      	movs	r2, #0
 8001282:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001284:	187b      	adds	r3, r7, r1
 8001286:	2200      	movs	r2, #0
 8001288:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 800128a:	187b      	adds	r3, r7, r1
 800128c:	2201      	movs	r2, #1
 800128e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001290:	187a      	adds	r2, r7, r1
 8001292:	23a0      	movs	r3, #160	@ 0xa0
 8001294:	05db      	lsls	r3, r3, #23
 8001296:	0011      	movs	r1, r2
 8001298:	0018      	movs	r0, r3
 800129a:	f000 ff79 	bl	8002190 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 800129e:	2200      	movs	r2, #0
 80012a0:	2101      	movs	r1, #1
 80012a2:	201b      	movs	r0, #27
 80012a4:	f000 ff42 	bl	800212c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80012a8:	201b      	movs	r0, #27
 80012aa:	f000 ff54 	bl	8002156 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80012ae:	46c0      	nop			@ (mov r8, r8)
 80012b0:	46bd      	mov	sp, r7
 80012b2:	b011      	add	sp, #68	@ 0x44
 80012b4:	bd90      	pop	{r4, r7, pc}
 80012b6:	46c0      	nop			@ (mov r8, r8)
 80012b8:	40013800 	.word	0x40013800
 80012bc:	40021000 	.word	0x40021000

080012c0 <DMA1_Ch4_7_DMAMUX1_OVR_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80012c0:	e7fe      	b.n	80012c0 <DMA1_Ch4_7_DMAMUX1_OVR_IRQHandler>
	...

080012c4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b082      	sub	sp, #8
 80012c8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80012ca:	1dfb      	adds	r3, r7, #7
 80012cc:	2200      	movs	r2, #0
 80012ce:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80012d0:	4b0b      	ldr	r3, [pc, #44]	@ (8001300 <HAL_Init+0x3c>)
 80012d2:	681a      	ldr	r2, [r3, #0]
 80012d4:	4b0a      	ldr	r3, [pc, #40]	@ (8001300 <HAL_Init+0x3c>)
 80012d6:	2180      	movs	r1, #128	@ 0x80
 80012d8:	0049      	lsls	r1, r1, #1
 80012da:	430a      	orrs	r2, r1
 80012dc:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80012de:	2003      	movs	r0, #3
 80012e0:	f000 f810 	bl	8001304 <HAL_InitTick>
 80012e4:	1e03      	subs	r3, r0, #0
 80012e6:	d003      	beq.n	80012f0 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 80012e8:	1dfb      	adds	r3, r7, #7
 80012ea:	2201      	movs	r2, #1
 80012ec:	701a      	strb	r2, [r3, #0]
 80012ee:	e001      	b.n	80012f4 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 80012f0:	f7ff fc0a 	bl	8000b08 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80012f4:	1dfb      	adds	r3, r7, #7
 80012f6:	781b      	ldrb	r3, [r3, #0]
}
 80012f8:	0018      	movs	r0, r3
 80012fa:	46bd      	mov	sp, r7
 80012fc:	b002      	add	sp, #8
 80012fe:	bd80      	pop	{r7, pc}
 8001300:	40022000 	.word	0x40022000

08001304 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001304:	b590      	push	{r4, r7, lr}
 8001306:	b085      	sub	sp, #20
 8001308:	af00      	add	r7, sp, #0
 800130a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800130c:	230f      	movs	r3, #15
 800130e:	18fb      	adds	r3, r7, r3
 8001310:	2200      	movs	r2, #0
 8001312:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8001314:	4b1d      	ldr	r3, [pc, #116]	@ (800138c <HAL_InitTick+0x88>)
 8001316:	781b      	ldrb	r3, [r3, #0]
 8001318:	2b00      	cmp	r3, #0
 800131a:	d02b      	beq.n	8001374 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 800131c:	4b1c      	ldr	r3, [pc, #112]	@ (8001390 <HAL_InitTick+0x8c>)
 800131e:	681c      	ldr	r4, [r3, #0]
 8001320:	4b1a      	ldr	r3, [pc, #104]	@ (800138c <HAL_InitTick+0x88>)
 8001322:	781b      	ldrb	r3, [r3, #0]
 8001324:	0019      	movs	r1, r3
 8001326:	23fa      	movs	r3, #250	@ 0xfa
 8001328:	0098      	lsls	r0, r3, #2
 800132a:	f7fe ff45 	bl	80001b8 <__udivsi3>
 800132e:	0003      	movs	r3, r0
 8001330:	0019      	movs	r1, r3
 8001332:	0020      	movs	r0, r4
 8001334:	f7fe ff40 	bl	80001b8 <__udivsi3>
 8001338:	0003      	movs	r3, r0
 800133a:	0018      	movs	r0, r3
 800133c:	f000 ff1b 	bl	8002176 <HAL_SYSTICK_Config>
 8001340:	1e03      	subs	r3, r0, #0
 8001342:	d112      	bne.n	800136a <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	2b03      	cmp	r3, #3
 8001348:	d80a      	bhi.n	8001360 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800134a:	6879      	ldr	r1, [r7, #4]
 800134c:	2301      	movs	r3, #1
 800134e:	425b      	negs	r3, r3
 8001350:	2200      	movs	r2, #0
 8001352:	0018      	movs	r0, r3
 8001354:	f000 feea 	bl	800212c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001358:	4b0e      	ldr	r3, [pc, #56]	@ (8001394 <HAL_InitTick+0x90>)
 800135a:	687a      	ldr	r2, [r7, #4]
 800135c:	601a      	str	r2, [r3, #0]
 800135e:	e00d      	b.n	800137c <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8001360:	230f      	movs	r3, #15
 8001362:	18fb      	adds	r3, r7, r3
 8001364:	2201      	movs	r2, #1
 8001366:	701a      	strb	r2, [r3, #0]
 8001368:	e008      	b.n	800137c <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 800136a:	230f      	movs	r3, #15
 800136c:	18fb      	adds	r3, r7, r3
 800136e:	2201      	movs	r2, #1
 8001370:	701a      	strb	r2, [r3, #0]
 8001372:	e003      	b.n	800137c <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001374:	230f      	movs	r3, #15
 8001376:	18fb      	adds	r3, r7, r3
 8001378:	2201      	movs	r2, #1
 800137a:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 800137c:	230f      	movs	r3, #15
 800137e:	18fb      	adds	r3, r7, r3
 8001380:	781b      	ldrb	r3, [r3, #0]
}
 8001382:	0018      	movs	r0, r3
 8001384:	46bd      	mov	sp, r7
 8001386:	b005      	add	sp, #20
 8001388:	bd90      	pop	{r4, r7, pc}
 800138a:	46c0      	nop			@ (mov r8, r8)
 800138c:	20000008 	.word	0x20000008
 8001390:	20000000 	.word	0x20000000
 8001394:	20000004 	.word	0x20000004

08001398 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800139c:	4b05      	ldr	r3, [pc, #20]	@ (80013b4 <HAL_IncTick+0x1c>)
 800139e:	781b      	ldrb	r3, [r3, #0]
 80013a0:	001a      	movs	r2, r3
 80013a2:	4b05      	ldr	r3, [pc, #20]	@ (80013b8 <HAL_IncTick+0x20>)
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	18d2      	adds	r2, r2, r3
 80013a8:	4b03      	ldr	r3, [pc, #12]	@ (80013b8 <HAL_IncTick+0x20>)
 80013aa:	601a      	str	r2, [r3, #0]
}
 80013ac:	46c0      	nop			@ (mov r8, r8)
 80013ae:	46bd      	mov	sp, r7
 80013b0:	bd80      	pop	{r7, pc}
 80013b2:	46c0      	nop			@ (mov r8, r8)
 80013b4:	20000008 	.word	0x20000008
 80013b8:	20000274 	.word	0x20000274

080013bc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	af00      	add	r7, sp, #0
  return uwTick;
 80013c0:	4b02      	ldr	r3, [pc, #8]	@ (80013cc <HAL_GetTick+0x10>)
 80013c2:	681b      	ldr	r3, [r3, #0]
}
 80013c4:	0018      	movs	r0, r3
 80013c6:	46bd      	mov	sp, r7
 80013c8:	bd80      	pop	{r7, pc}
 80013ca:	46c0      	nop			@ (mov r8, r8)
 80013cc:	20000274 	.word	0x20000274

080013d0 <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b082      	sub	sp, #8
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 80013d8:	4b06      	ldr	r3, [pc, #24]	@ (80013f4 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	4a06      	ldr	r2, [pc, #24]	@ (80013f8 <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 80013de:	4013      	ands	r3, r2
 80013e0:	0019      	movs	r1, r3
 80013e2:	4b04      	ldr	r3, [pc, #16]	@ (80013f4 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 80013e4:	687a      	ldr	r2, [r7, #4]
 80013e6:	430a      	orrs	r2, r1
 80013e8:	601a      	str	r2, [r3, #0]
}
 80013ea:	46c0      	nop			@ (mov r8, r8)
 80013ec:	46bd      	mov	sp, r7
 80013ee:	b002      	add	sp, #8
 80013f0:	bd80      	pop	{r7, pc}
 80013f2:	46c0      	nop			@ (mov r8, r8)
 80013f4:	40010000 	.word	0x40010000
 80013f8:	fffff9ff 	.word	0xfffff9ff

080013fc <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b082      	sub	sp, #8
 8001400:	af00      	add	r7, sp, #0
 8001402:	6078      	str	r0, [r7, #4]
 8001404:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	4a05      	ldr	r2, [pc, #20]	@ (8001420 <LL_ADC_SetCommonPathInternalCh+0x24>)
 800140c:	401a      	ands	r2, r3
 800140e:	683b      	ldr	r3, [r7, #0]
 8001410:	431a      	orrs	r2, r3
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	601a      	str	r2, [r3, #0]
}
 8001416:	46c0      	nop			@ (mov r8, r8)
 8001418:	46bd      	mov	sp, r7
 800141a:	b002      	add	sp, #8
 800141c:	bd80      	pop	{r7, pc}
 800141e:	46c0      	nop			@ (mov r8, r8)
 8001420:	fe3fffff 	.word	0xfe3fffff

08001424 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	b082      	sub	sp, #8
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	681a      	ldr	r2, [r3, #0]
 8001430:	23e0      	movs	r3, #224	@ 0xe0
 8001432:	045b      	lsls	r3, r3, #17
 8001434:	4013      	ands	r3, r2
}
 8001436:	0018      	movs	r0, r3
 8001438:	46bd      	mov	sp, r7
 800143a:	b002      	add	sp, #8
 800143c:	bd80      	pop	{r7, pc}

0800143e <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 800143e:	b580      	push	{r7, lr}
 8001440:	b084      	sub	sp, #16
 8001442:	af00      	add	r7, sp, #0
 8001444:	60f8      	str	r0, [r7, #12]
 8001446:	60b9      	str	r1, [r7, #8]
 8001448:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 800144a:	68fb      	ldr	r3, [r7, #12]
 800144c:	695b      	ldr	r3, [r3, #20]
 800144e:	68ba      	ldr	r2, [r7, #8]
 8001450:	2104      	movs	r1, #4
 8001452:	400a      	ands	r2, r1
 8001454:	2107      	movs	r1, #7
 8001456:	4091      	lsls	r1, r2
 8001458:	000a      	movs	r2, r1
 800145a:	43d2      	mvns	r2, r2
 800145c:	401a      	ands	r2, r3
 800145e:	68bb      	ldr	r3, [r7, #8]
 8001460:	2104      	movs	r1, #4
 8001462:	400b      	ands	r3, r1
 8001464:	6879      	ldr	r1, [r7, #4]
 8001466:	4099      	lsls	r1, r3
 8001468:	000b      	movs	r3, r1
 800146a:	431a      	orrs	r2, r3
 800146c:	68fb      	ldr	r3, [r7, #12]
 800146e:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8001470:	46c0      	nop			@ (mov r8, r8)
 8001472:	46bd      	mov	sp, r7
 8001474:	b004      	add	sp, #16
 8001476:	bd80      	pop	{r7, pc}

08001478 <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(const ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	b082      	sub	sp, #8
 800147c:	af00      	add	r7, sp, #0
 800147e:	6078      	str	r0, [r7, #4]
 8001480:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	695b      	ldr	r3, [r3, #20]
 8001486:	683a      	ldr	r2, [r7, #0]
 8001488:	2104      	movs	r1, #4
 800148a:	400a      	ands	r2, r1
 800148c:	2107      	movs	r1, #7
 800148e:	4091      	lsls	r1, r2
 8001490:	000a      	movs	r2, r1
 8001492:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 8001494:	683b      	ldr	r3, [r7, #0]
 8001496:	2104      	movs	r1, #4
 8001498:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 800149a:	40da      	lsrs	r2, r3
 800149c:	0013      	movs	r3, r2
}
 800149e:	0018      	movs	r0, r3
 80014a0:	46bd      	mov	sp, r7
 80014a2:	b002      	add	sp, #8
 80014a4:	bd80      	pop	{r7, pc}

080014a6 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80014a6:	b580      	push	{r7, lr}
 80014a8:	b082      	sub	sp, #8
 80014aa:	af00      	add	r7, sp, #0
 80014ac:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	68da      	ldr	r2, [r3, #12]
 80014b2:	23c0      	movs	r3, #192	@ 0xc0
 80014b4:	011b      	lsls	r3, r3, #4
 80014b6:	4013      	ands	r3, r2
 80014b8:	d101      	bne.n	80014be <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80014ba:	2301      	movs	r3, #1
 80014bc:	e000      	b.n	80014c0 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80014be:	2300      	movs	r3, #0
}
 80014c0:	0018      	movs	r0, r3
 80014c2:	46bd      	mov	sp, r7
 80014c4:	b002      	add	sp, #8
 80014c6:	bd80      	pop	{r7, pc}

080014c8 <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b084      	sub	sp, #16
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	60f8      	str	r0, [r7, #12]
 80014d0:	60b9      	str	r1, [r7, #8]
 80014d2:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 80014d4:	68fb      	ldr	r3, [r7, #12]
 80014d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014d8:	68ba      	ldr	r2, [r7, #8]
 80014da:	211f      	movs	r1, #31
 80014dc:	400a      	ands	r2, r1
 80014de:	210f      	movs	r1, #15
 80014e0:	4091      	lsls	r1, r2
 80014e2:	000a      	movs	r2, r1
 80014e4:	43d2      	mvns	r2, r2
 80014e6:	401a      	ands	r2, r3
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	0e9b      	lsrs	r3, r3, #26
 80014ec:	210f      	movs	r1, #15
 80014ee:	4019      	ands	r1, r3
 80014f0:	68bb      	ldr	r3, [r7, #8]
 80014f2:	201f      	movs	r0, #31
 80014f4:	4003      	ands	r3, r0
 80014f6:	4099      	lsls	r1, r3
 80014f8:	000b      	movs	r3, r1
 80014fa:	431a      	orrs	r2, r3
 80014fc:	68fb      	ldr	r3, [r7, #12]
 80014fe:	629a      	str	r2, [r3, #40]	@ 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001500:	46c0      	nop			@ (mov r8, r8)
 8001502:	46bd      	mov	sp, r7
 8001504:	b004      	add	sp, #16
 8001506:	bd80      	pop	{r7, pc}

08001508 <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	b082      	sub	sp, #8
 800150c:	af00      	add	r7, sp, #0
 800150e:	6078      	str	r0, [r7, #4]
 8001510:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001516:	683b      	ldr	r3, [r7, #0]
 8001518:	035b      	lsls	r3, r3, #13
 800151a:	0b5b      	lsrs	r3, r3, #13
 800151c:	431a      	orrs	r2, r3
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001522:	46c0      	nop			@ (mov r8, r8)
 8001524:	46bd      	mov	sp, r7
 8001526:	b002      	add	sp, #8
 8001528:	bd80      	pop	{r7, pc}

0800152a <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 800152a:	b580      	push	{r7, lr}
 800152c:	b082      	sub	sp, #8
 800152e:	af00      	add	r7, sp, #0
 8001530:	6078      	str	r0, [r7, #4]
 8001532:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001538:	683a      	ldr	r2, [r7, #0]
 800153a:	0352      	lsls	r2, r2, #13
 800153c:	0b52      	lsrs	r2, r2, #13
 800153e:	43d2      	mvns	r2, r2
 8001540:	401a      	ands	r2, r3
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001546:	46c0      	nop			@ (mov r8, r8)
 8001548:	46bd      	mov	sp, r7
 800154a:	b002      	add	sp, #8
 800154c:	bd80      	pop	{r7, pc}

0800154e <LL_ADC_REG_GetDMATransfer>:
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_NONE
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_LIMITED
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_UNLIMITED
  */
__STATIC_INLINE uint32_t LL_ADC_REG_GetDMATransfer(const ADC_TypeDef *ADCx)
{
 800154e:	b580      	push	{r7, lr}
 8001550:	b082      	sub	sp, #8
 8001552:	af00      	add	r7, sp, #0
 8001554:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG));
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	68db      	ldr	r3, [r3, #12]
 800155a:	2203      	movs	r2, #3
 800155c:	4013      	ands	r3, r2
}
 800155e:	0018      	movs	r0, r3
 8001560:	46bd      	mov	sp, r7
 8001562:	b002      	add	sp, #8
 8001564:	bd80      	pop	{r7, pc}
	...

08001568 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	b084      	sub	sp, #16
 800156c:	af00      	add	r7, sp, #0
 800156e:	60f8      	str	r0, [r7, #12]
 8001570:	60b9      	str	r1, [r7, #8]
 8001572:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8001574:	68fb      	ldr	r3, [r7, #12]
 8001576:	695b      	ldr	r3, [r3, #20]
 8001578:	68ba      	ldr	r2, [r7, #8]
 800157a:	0212      	lsls	r2, r2, #8
 800157c:	43d2      	mvns	r2, r2
 800157e:	401a      	ands	r2, r3
 8001580:	68bb      	ldr	r3, [r7, #8]
 8001582:	021b      	lsls	r3, r3, #8
 8001584:	6879      	ldr	r1, [r7, #4]
 8001586:	400b      	ands	r3, r1
 8001588:	4904      	ldr	r1, [pc, #16]	@ (800159c <LL_ADC_SetChannelSamplingTime+0x34>)
 800158a:	400b      	ands	r3, r1
 800158c:	431a      	orrs	r2, r3
 800158e:	68fb      	ldr	r3, [r7, #12]
 8001590:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 8001592:	46c0      	nop			@ (mov r8, r8)
 8001594:	46bd      	mov	sp, r7
 8001596:	b004      	add	sp, #16
 8001598:	bd80      	pop	{r7, pc}
 800159a:	46c0      	nop			@ (mov r8, r8)
 800159c:	07ffff00 	.word	0x07ffff00

080015a0 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b082      	sub	sp, #8
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	689b      	ldr	r3, [r3, #8]
 80015ac:	4a05      	ldr	r2, [pc, #20]	@ (80015c4 <LL_ADC_EnableInternalRegulator+0x24>)
 80015ae:	4013      	ands	r3, r2
 80015b0:	2280      	movs	r2, #128	@ 0x80
 80015b2:	0552      	lsls	r2, r2, #21
 80015b4:	431a      	orrs	r2, r3
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80015ba:	46c0      	nop			@ (mov r8, r8)
 80015bc:	46bd      	mov	sp, r7
 80015be:	b002      	add	sp, #8
 80015c0:	bd80      	pop	{r7, pc}
 80015c2:	46c0      	nop			@ (mov r8, r8)
 80015c4:	6fffffe8 	.word	0x6fffffe8

080015c8 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b082      	sub	sp, #8
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	689a      	ldr	r2, [r3, #8]
 80015d4:	2380      	movs	r3, #128	@ 0x80
 80015d6:	055b      	lsls	r3, r3, #21
 80015d8:	401a      	ands	r2, r3
 80015da:	2380      	movs	r3, #128	@ 0x80
 80015dc:	055b      	lsls	r3, r3, #21
 80015de:	429a      	cmp	r2, r3
 80015e0:	d101      	bne.n	80015e6 <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 80015e2:	2301      	movs	r3, #1
 80015e4:	e000      	b.n	80015e8 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 80015e6:	2300      	movs	r3, #0
}
 80015e8:	0018      	movs	r0, r3
 80015ea:	46bd      	mov	sp, r7
 80015ec:	b002      	add	sp, #8
 80015ee:	bd80      	pop	{r7, pc}

080015f0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b082      	sub	sp, #8
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	689b      	ldr	r3, [r3, #8]
 80015fc:	2201      	movs	r2, #1
 80015fe:	4013      	ands	r3, r2
 8001600:	2b01      	cmp	r3, #1
 8001602:	d101      	bne.n	8001608 <LL_ADC_IsEnabled+0x18>
 8001604:	2301      	movs	r3, #1
 8001606:	e000      	b.n	800160a <LL_ADC_IsEnabled+0x1a>
 8001608:	2300      	movs	r3, #0
}
 800160a:	0018      	movs	r0, r3
 800160c:	46bd      	mov	sp, r7
 800160e:	b002      	add	sp, #8
 8001610:	bd80      	pop	{r7, pc}

08001612 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001612:	b580      	push	{r7, lr}
 8001614:	b082      	sub	sp, #8
 8001616:	af00      	add	r7, sp, #0
 8001618:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	689b      	ldr	r3, [r3, #8]
 800161e:	2204      	movs	r2, #4
 8001620:	4013      	ands	r3, r2
 8001622:	2b04      	cmp	r3, #4
 8001624:	d101      	bne.n	800162a <LL_ADC_REG_IsConversionOngoing+0x18>
 8001626:	2301      	movs	r3, #1
 8001628:	e000      	b.n	800162c <LL_ADC_REG_IsConversionOngoing+0x1a>
 800162a:	2300      	movs	r3, #0
}
 800162c:	0018      	movs	r0, r3
 800162e:	46bd      	mov	sp, r7
 8001630:	b002      	add	sp, #8
 8001632:	bd80      	pop	{r7, pc}

08001634 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	b088      	sub	sp, #32
 8001638:	af00      	add	r7, sp, #0
 800163a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800163c:	231f      	movs	r3, #31
 800163e:	18fb      	adds	r3, r7, r3
 8001640:	2200      	movs	r2, #0
 8001642:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_cfgr1 = 0UL;
 8001644:	2300      	movs	r3, #0
 8001646:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr2 = 0UL;
 8001648:	2300      	movs	r3, #0
 800164a:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 800164c:	2300      	movs	r3, #0
 800164e:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	2b00      	cmp	r3, #0
 8001654:	d101      	bne.n	800165a <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 8001656:	2301      	movs	r3, #1
 8001658:	e17f      	b.n	800195a <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800165e:	2b00      	cmp	r3, #0
 8001660:	d10a      	bne.n	8001678 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	0018      	movs	r0, r3
 8001666:	f7fe ff87 	bl	8000578 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	2200      	movs	r2, #0
 800166e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	2254      	movs	r2, #84	@ 0x54
 8001674:	2100      	movs	r1, #0
 8001676:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	0018      	movs	r0, r3
 800167e:	f7ff ffa3 	bl	80015c8 <LL_ADC_IsInternalRegulatorEnabled>
 8001682:	1e03      	subs	r3, r0, #0
 8001684:	d115      	bne.n	80016b2 <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	0018      	movs	r0, r3
 800168c:	f7ff ff88 	bl	80015a0 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001690:	4bb4      	ldr	r3, [pc, #720]	@ (8001964 <HAL_ADC_Init+0x330>)
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	49b4      	ldr	r1, [pc, #720]	@ (8001968 <HAL_ADC_Init+0x334>)
 8001696:	0018      	movs	r0, r3
 8001698:	f7fe fd8e 	bl	80001b8 <__udivsi3>
 800169c:	0003      	movs	r3, r0
 800169e:	3301      	adds	r3, #1
 80016a0:	005b      	lsls	r3, r3, #1
 80016a2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80016a4:	e002      	b.n	80016ac <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 80016a6:	68fb      	ldr	r3, [r7, #12]
 80016a8:	3b01      	subs	r3, #1
 80016aa:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80016ac:	68fb      	ldr	r3, [r7, #12]
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d1f9      	bne.n	80016a6 <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	0018      	movs	r0, r3
 80016b8:	f7ff ff86 	bl	80015c8 <LL_ADC_IsInternalRegulatorEnabled>
 80016bc:	1e03      	subs	r3, r0, #0
 80016be:	d10f      	bne.n	80016e0 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016c4:	2210      	movs	r2, #16
 80016c6:	431a      	orrs	r2, r3
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80016d0:	2201      	movs	r2, #1
 80016d2:	431a      	orrs	r2, r3
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80016d8:	231f      	movs	r3, #31
 80016da:	18fb      	adds	r3, r7, r3
 80016dc:	2201      	movs	r2, #1
 80016de:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	0018      	movs	r0, r3
 80016e6:	f7ff ff94 	bl	8001612 <LL_ADC_REG_IsConversionOngoing>
 80016ea:	0003      	movs	r3, r0
 80016ec:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016f2:	2210      	movs	r2, #16
 80016f4:	4013      	ands	r3, r2
 80016f6:	d000      	beq.n	80016fa <HAL_ADC_Init+0xc6>
 80016f8:	e122      	b.n	8001940 <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80016fa:	693b      	ldr	r3, [r7, #16]
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d000      	beq.n	8001702 <HAL_ADC_Init+0xce>
 8001700:	e11e      	b.n	8001940 <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001706:	4a99      	ldr	r2, [pc, #612]	@ (800196c <HAL_ADC_Init+0x338>)
 8001708:	4013      	ands	r3, r2
 800170a:	2202      	movs	r2, #2
 800170c:	431a      	orrs	r2, r3
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	659a      	str	r2, [r3, #88]	@ 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	0018      	movs	r0, r3
 8001718:	f7ff ff6a 	bl	80015f0 <LL_ADC_IsEnabled>
 800171c:	1e03      	subs	r3, r0, #0
 800171e:	d000      	beq.n	8001722 <HAL_ADC_Init+0xee>
 8001720:	e0ad      	b.n	800187e <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	689a      	ldr	r2, [r3, #8]
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	7e1b      	ldrb	r3, [r3, #24]
 800172a:	039b      	lsls	r3, r3, #14
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 800172c:	431a      	orrs	r2, r3
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	7e5b      	ldrb	r3, [r3, #25]
 8001732:	03db      	lsls	r3, r3, #15
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8001734:	431a      	orrs	r2, r3
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	7e9b      	ldrb	r3, [r3, #26]
 800173a:	035b      	lsls	r3, r3, #13
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 800173c:	431a      	orrs	r2, r3
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001742:	2b00      	cmp	r3, #0
 8001744:	d002      	beq.n	800174c <HAL_ADC_Init+0x118>
 8001746:	2380      	movs	r3, #128	@ 0x80
 8001748:	015b      	lsls	r3, r3, #5
 800174a:	e000      	b.n	800174e <HAL_ADC_Init+0x11a>
 800174c:	2300      	movs	r3, #0
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 800174e:	431a      	orrs	r2, r3
                    hadc->Init.DataAlign                                           |
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	68db      	ldr	r3, [r3, #12]
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8001754:	431a      	orrs	r2, r3
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	691b      	ldr	r3, [r3, #16]
 800175a:	2b00      	cmp	r3, #0
 800175c:	da04      	bge.n	8001768 <HAL_ADC_Init+0x134>
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	691b      	ldr	r3, [r3, #16]
 8001762:	005b      	lsls	r3, r3, #1
 8001764:	085b      	lsrs	r3, r3, #1
 8001766:	e001      	b.n	800176c <HAL_ADC_Init+0x138>
 8001768:	2380      	movs	r3, #128	@ 0x80
 800176a:	039b      	lsls	r3, r3, #14
                    hadc->Init.DataAlign                                           |
 800176c:	431a      	orrs	r2, r3
                    ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	212c      	movs	r1, #44	@ 0x2c
 8001772:	5c5b      	ldrb	r3, [r3, r1]
 8001774:	005b      	lsls	r3, r3, #1
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8001776:	4313      	orrs	r3, r2
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8001778:	69ba      	ldr	r2, [r7, #24]
 800177a:	4313      	orrs	r3, r2
 800177c:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	2220      	movs	r2, #32
 8001782:	5c9b      	ldrb	r3, [r3, r2]
 8001784:	2b01      	cmp	r3, #1
 8001786:	d115      	bne.n	80017b4 <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	7e9b      	ldrb	r3, [r3, #26]
 800178c:	2b00      	cmp	r3, #0
 800178e:	d105      	bne.n	800179c <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmp_cfgr1 |= ADC_CFGR1_DISCEN;
 8001790:	69bb      	ldr	r3, [r7, #24]
 8001792:	2280      	movs	r2, #128	@ 0x80
 8001794:	0252      	lsls	r2, r2, #9
 8001796:	4313      	orrs	r3, r2
 8001798:	61bb      	str	r3, [r7, #24]
 800179a:	e00b      	b.n	80017b4 <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017a0:	2220      	movs	r2, #32
 80017a2:	431a      	orrs	r2, r3
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80017ac:	2201      	movs	r2, #1
 80017ae:	431a      	orrs	r2, r3
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d00a      	beq.n	80017d2 <HAL_ADC_Init+0x19e>
      {
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80017c0:	23e0      	movs	r3, #224	@ 0xe0
 80017c2:	005b      	lsls	r3, r3, #1
 80017c4:	401a      	ands	r2, r3
                      hadc->Init.ExternalTrigConvEdge);
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 80017ca:	4313      	orrs	r3, r2
 80017cc:	69ba      	ldr	r2, [r7, #24]
 80017ce:	4313      	orrs	r3, r2
 80017d0:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	68db      	ldr	r3, [r3, #12]
 80017d8:	4a65      	ldr	r2, [pc, #404]	@ (8001970 <HAL_ADC_Init+0x33c>)
 80017da:	4013      	ands	r3, r2
 80017dc:	0019      	movs	r1, r3
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	69ba      	ldr	r2, [r7, #24]
 80017e4:	430a      	orrs	r2, r1
 80017e6:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN     |
                 ADC_CFGR1_SCANDIR   |
                 ADC_CFGR1_DMACFG,
                 tmp_cfgr1);

      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	685b      	ldr	r3, [r3, #4]
 80017ec:	0f9b      	lsrs	r3, r3, #30
 80017ee:	079a      	lsls	r2, r3, #30
                    hadc->Init.TriggerFrequencyMode
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80017f4:	4313      	orrs	r3, r2
 80017f6:	697a      	ldr	r2, [r7, #20]
 80017f8:	4313      	orrs	r3, r2
 80017fa:	617b      	str	r3, [r7, #20]
                   );

      if (hadc->Init.OversamplingMode == ENABLE)
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	223c      	movs	r2, #60	@ 0x3c
 8001800:	5c9b      	ldrb	r3, [r3, r2]
 8001802:	2b01      	cmp	r3, #1
 8001804:	d111      	bne.n	800182a <HAL_ADC_Init+0x1f6>
      {
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	685b      	ldr	r3, [r3, #4]
 800180a:	0f9b      	lsrs	r3, r3, #30
 800180c:	079a      	lsls	r2, r3, #30
                      hadc->Init.Oversampling.Ratio         |
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001812:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.RightBitShift |
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                      hadc->Init.Oversampling.Ratio         |
 8001818:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.TriggeredMode
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                      hadc->Init.Oversampling.RightBitShift |
 800181e:	431a      	orrs	r2, r3
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
 8001820:	697b      	ldr	r3, [r7, #20]
 8001822:	4313      	orrs	r3, r2
 8001824:	2201      	movs	r2, #1
 8001826:	4313      	orrs	r3, r2
 8001828:	617b      	str	r3, [r7, #20]
                     );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	691b      	ldr	r3, [r3, #16]
 8001830:	4a50      	ldr	r2, [pc, #320]	@ (8001974 <HAL_ADC_Init+0x340>)
 8001832:	4013      	ands	r3, r2
 8001834:	0019      	movs	r1, r3
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	697a      	ldr	r2, [r7, #20]
 800183c:	430a      	orrs	r2, r1
 800183e:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmp_cfgr2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	685a      	ldr	r2, [r3, #4]
 8001844:	23c0      	movs	r3, #192	@ 0xc0
 8001846:	061b      	lsls	r3, r3, #24
 8001848:	429a      	cmp	r2, r3
 800184a:	d018      	beq.n	800187e <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8001850:	2380      	movs	r3, #128	@ 0x80
 8001852:	05db      	lsls	r3, r3, #23
 8001854:	429a      	cmp	r2, r3
 8001856:	d012      	beq.n	800187e <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 800185c:	2380      	movs	r3, #128	@ 0x80
 800185e:	061b      	lsls	r3, r3, #24
 8001860:	429a      	cmp	r2, r3
 8001862:	d00c      	beq.n	800187e <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 8001864:	4b44      	ldr	r3, [pc, #272]	@ (8001978 <HAL_ADC_Init+0x344>)
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	4a44      	ldr	r2, [pc, #272]	@ (800197c <HAL_ADC_Init+0x348>)
 800186a:	4013      	ands	r3, r2
 800186c:	0019      	movs	r1, r3
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	685a      	ldr	r2, [r3, #4]
 8001872:	23f0      	movs	r3, #240	@ 0xf0
 8001874:	039b      	lsls	r3, r3, #14
 8001876:	401a      	ands	r2, r3
 8001878:	4b3f      	ldr	r3, [pc, #252]	@ (8001978 <HAL_ADC_Init+0x344>)
 800187a:	430a      	orrs	r2, r1
 800187c:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	6818      	ldr	r0, [r3, #0]
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001886:	001a      	movs	r2, r3
 8001888:	2100      	movs	r1, #0
 800188a:	f7ff fdd8 	bl	800143e <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	6818      	ldr	r0, [r3, #0]
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001896:	493a      	ldr	r1, [pc, #232]	@ (8001980 <HAL_ADC_Init+0x34c>)
 8001898:	001a      	movs	r2, r3
 800189a:	f7ff fdd0 	bl	800143e <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	691b      	ldr	r3, [r3, #16]
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d109      	bne.n	80018ba <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	2110      	movs	r1, #16
 80018b2:	4249      	negs	r1, r1
 80018b4:	430a      	orrs	r2, r1
 80018b6:	629a      	str	r2, [r3, #40]	@ 0x28
 80018b8:	e018      	b.n	80018ec <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	691a      	ldr	r2, [r3, #16]
 80018be:	2380      	movs	r3, #128	@ 0x80
 80018c0:	039b      	lsls	r3, r3, #14
 80018c2:	429a      	cmp	r2, r3
 80018c4:	d112      	bne.n	80018ec <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	69db      	ldr	r3, [r3, #28]
 80018d0:	3b01      	subs	r3, #1
 80018d2:	009b      	lsls	r3, r3, #2
 80018d4:	221c      	movs	r2, #28
 80018d6:	4013      	ands	r3, r2
 80018d8:	2210      	movs	r2, #16
 80018da:	4252      	negs	r2, r2
 80018dc:	409a      	lsls	r2, r3
 80018de:	0011      	movs	r1, r2
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	430a      	orrs	r2, r1
 80018ea:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Nothing to do */
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	2100      	movs	r1, #0
 80018f2:	0018      	movs	r0, r3
 80018f4:	f7ff fdc0 	bl	8001478 <LL_ADC_GetSamplingTimeCommonChannels>
 80018f8:	0002      	movs	r2, r0
        == hadc->Init.SamplingTimeCommon1)
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80018fe:	429a      	cmp	r2, r3
 8001900:	d10b      	bne.n	800191a <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	2200      	movs	r2, #0
 8001906:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800190c:	2203      	movs	r2, #3
 800190e:	4393      	bics	r3, r2
 8001910:	2201      	movs	r2, #1
 8001912:	431a      	orrs	r2, r3
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	659a      	str	r2, [r3, #88]	@ 0x58
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001918:	e01c      	b.n	8001954 <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800191e:	2212      	movs	r2, #18
 8001920:	4393      	bics	r3, r2
 8001922:	2210      	movs	r2, #16
 8001924:	431a      	orrs	r2, r3
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800192e:	2201      	movs	r2, #1
 8001930:	431a      	orrs	r2, r3
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	65da      	str	r2, [r3, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 8001936:	231f      	movs	r3, #31
 8001938:	18fb      	adds	r3, r7, r3
 800193a:	2201      	movs	r2, #1
 800193c:	701a      	strb	r2, [r3, #0]
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800193e:	e009      	b.n	8001954 <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001944:	2210      	movs	r2, #16
 8001946:	431a      	orrs	r2, r3
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800194c:	231f      	movs	r3, #31
 800194e:	18fb      	adds	r3, r7, r3
 8001950:	2201      	movs	r2, #1
 8001952:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8001954:	231f      	movs	r3, #31
 8001956:	18fb      	adds	r3, r7, r3
 8001958:	781b      	ldrb	r3, [r3, #0]
}
 800195a:	0018      	movs	r0, r3
 800195c:	46bd      	mov	sp, r7
 800195e:	b008      	add	sp, #32
 8001960:	bd80      	pop	{r7, pc}
 8001962:	46c0      	nop			@ (mov r8, r8)
 8001964:	20000000 	.word	0x20000000
 8001968:	00030d40 	.word	0x00030d40
 800196c:	fffffefd 	.word	0xfffffefd
 8001970:	ffde0201 	.word	0xffde0201
 8001974:	1ffffc02 	.word	0x1ffffc02
 8001978:	40012708 	.word	0x40012708
 800197c:	ffc3ffff 	.word	0xffc3ffff
 8001980:	07ffff04 	.word	0x07ffff04

08001984 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8001984:	b580      	push	{r7, lr}
 8001986:	b086      	sub	sp, #24
 8001988:	af00      	add	r7, sp, #0
 800198a:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 800198c:	2300      	movs	r3, #0
 800198e:	617b      	str	r3, [r7, #20]
  uint32_t tmp_isr = hadc->Instance->ISR;
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	613b      	str	r3, [r7, #16]
  uint32_t tmp_ier = hadc->Instance->IER;
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	685b      	ldr	r3, [r3, #4]
 800199e:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 80019a0:	693b      	ldr	r3, [r7, #16]
 80019a2:	2202      	movs	r2, #2
 80019a4:	4013      	ands	r3, r2
 80019a6:	d017      	beq.n	80019d8 <HAL_ADC_IRQHandler+0x54>
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	2202      	movs	r2, #2
 80019ac:	4013      	ands	r3, r2
 80019ae:	d013      	beq.n	80019d8 <HAL_ADC_IRQHandler+0x54>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019b4:	2210      	movs	r2, #16
 80019b6:	4013      	ands	r3, r2
 80019b8:	d106      	bne.n	80019c8 <HAL_ADC_IRQHandler+0x44>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019be:	2280      	movs	r2, #128	@ 0x80
 80019c0:	0112      	lsls	r2, r2, #4
 80019c2:	431a      	orrs	r2, r3
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	659a      	str	r2, [r3, #88]	@ 0x58

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	0018      	movs	r0, r3
 80019cc:	f000 faf2 	bl	8001fb4 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	2202      	movs	r2, #2
 80019d6:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80019d8:	693b      	ldr	r3, [r7, #16]
 80019da:	2204      	movs	r2, #4
 80019dc:	4013      	ands	r3, r2
 80019de:	d003      	beq.n	80019e8 <HAL_ADC_IRQHandler+0x64>
 80019e0:	68fb      	ldr	r3, [r7, #12]
 80019e2:	2204      	movs	r2, #4
 80019e4:	4013      	ands	r3, r2
 80019e6:	d107      	bne.n	80019f8 <HAL_ADC_IRQHandler+0x74>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80019e8:	693b      	ldr	r3, [r7, #16]
 80019ea:	2208      	movs	r2, #8
 80019ec:	4013      	ands	r3, r2
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80019ee:	d04d      	beq.n	8001a8c <HAL_ADC_IRQHandler+0x108>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	2208      	movs	r2, #8
 80019f4:	4013      	ands	r3, r2
 80019f6:	d049      	beq.n	8001a8c <HAL_ADC_IRQHandler+0x108>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019fc:	2210      	movs	r2, #16
 80019fe:	4013      	ands	r3, r2
 8001a00:	d106      	bne.n	8001a10 <HAL_ADC_IRQHandler+0x8c>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a06:	2280      	movs	r2, #128	@ 0x80
 8001a08:	0092      	lsls	r2, r2, #2
 8001a0a:	431a      	orrs	r2, r3
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	0018      	movs	r0, r3
 8001a16:	f7ff fd46 	bl	80014a6 <LL_ADC_REG_IsTriggerSourceSWStart>
 8001a1a:	1e03      	subs	r3, r0, #0
 8001a1c:	d02e      	beq.n	8001a7c <HAL_ADC_IRQHandler+0xf8>
        && (hadc->Init.ContinuousConvMode == DISABLE)
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	7e9b      	ldrb	r3, [r3, #26]
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d12a      	bne.n	8001a7c <HAL_ADC_IRQHandler+0xf8>
       )
    {
      /* If End of Sequence is reached, disable interrupts */
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	2208      	movs	r2, #8
 8001a2e:	4013      	ands	r3, r2
 8001a30:	2b08      	cmp	r3, #8
 8001a32:	d123      	bne.n	8001a7c <HAL_ADC_IRQHandler+0xf8>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	0018      	movs	r0, r3
 8001a3a:	f7ff fdea 	bl	8001612 <LL_ADC_REG_IsConversionOngoing>
 8001a3e:	1e03      	subs	r3, r0, #0
 8001a40:	d110      	bne.n	8001a64 <HAL_ADC_IRQHandler+0xe0>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	685a      	ldr	r2, [r3, #4]
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	210c      	movs	r1, #12
 8001a4e:	438a      	bics	r2, r1
 8001a50:	605a      	str	r2, [r3, #4]

          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a56:	4a56      	ldr	r2, [pc, #344]	@ (8001bb0 <HAL_ADC_IRQHandler+0x22c>)
 8001a58:	4013      	ands	r3, r2
 8001a5a:	2201      	movs	r2, #1
 8001a5c:	431a      	orrs	r2, r3
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	659a      	str	r2, [r3, #88]	@ 0x58
 8001a62:	e00b      	b.n	8001a7c <HAL_ADC_IRQHandler+0xf8>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a68:	2220      	movs	r2, #32
 8001a6a:	431a      	orrs	r2, r3
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a74:	2201      	movs	r2, #1
 8001a76:	431a      	orrs	r2, r3
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	65da      	str	r2, [r3, #92]	@ 0x5c
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	0018      	movs	r0, r3
 8001a80:	f000 f898 	bl	8001bb4 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	220c      	movs	r2, #12
 8001a8a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8001a8c:	693b      	ldr	r3, [r7, #16]
 8001a8e:	2280      	movs	r2, #128	@ 0x80
 8001a90:	4013      	ands	r3, r2
 8001a92:	d012      	beq.n	8001aba <HAL_ADC_IRQHandler+0x136>
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	2280      	movs	r2, #128	@ 0x80
 8001a98:	4013      	ands	r3, r2
 8001a9a:	d00e      	beq.n	8001aba <HAL_ADC_IRQHandler+0x136>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001aa0:	2280      	movs	r2, #128	@ 0x80
 8001aa2:	0252      	lsls	r2, r2, #9
 8001aa4:	431a      	orrs	r2, r3
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	0018      	movs	r0, r3
 8001aae:	f000 f889 	bl	8001bc4 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	2280      	movs	r2, #128	@ 0x80
 8001ab8:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8001aba:	693a      	ldr	r2, [r7, #16]
 8001abc:	2380      	movs	r3, #128	@ 0x80
 8001abe:	005b      	lsls	r3, r3, #1
 8001ac0:	4013      	ands	r3, r2
 8001ac2:	d014      	beq.n	8001aee <HAL_ADC_IRQHandler+0x16a>
 8001ac4:	68fa      	ldr	r2, [r7, #12]
 8001ac6:	2380      	movs	r3, #128	@ 0x80
 8001ac8:	005b      	lsls	r3, r3, #1
 8001aca:	4013      	ands	r3, r2
 8001acc:	d00f      	beq.n	8001aee <HAL_ADC_IRQHandler+0x16a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ad2:	2280      	movs	r2, #128	@ 0x80
 8001ad4:	0292      	lsls	r2, r2, #10
 8001ad6:	431a      	orrs	r2, r3
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	0018      	movs	r0, r3
 8001ae0:	f000 fa58 	bl	8001f94 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	2280      	movs	r2, #128	@ 0x80
 8001aea:	0052      	lsls	r2, r2, #1
 8001aec:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8001aee:	693a      	ldr	r2, [r7, #16]
 8001af0:	2380      	movs	r3, #128	@ 0x80
 8001af2:	009b      	lsls	r3, r3, #2
 8001af4:	4013      	ands	r3, r2
 8001af6:	d014      	beq.n	8001b22 <HAL_ADC_IRQHandler+0x19e>
 8001af8:	68fa      	ldr	r2, [r7, #12]
 8001afa:	2380      	movs	r3, #128	@ 0x80
 8001afc:	009b      	lsls	r3, r3, #2
 8001afe:	4013      	ands	r3, r2
 8001b00:	d00f      	beq.n	8001b22 <HAL_ADC_IRQHandler+0x19e>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b06:	2280      	movs	r2, #128	@ 0x80
 8001b08:	02d2      	lsls	r2, r2, #11
 8001b0a:	431a      	orrs	r2, r3
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	0018      	movs	r0, r3
 8001b14:	f000 fa46 	bl	8001fa4 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	2280      	movs	r2, #128	@ 0x80
 8001b1e:	0092      	lsls	r2, r2, #2
 8001b20:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8001b22:	693b      	ldr	r3, [r7, #16]
 8001b24:	2210      	movs	r2, #16
 8001b26:	4013      	ands	r3, r2
 8001b28:	d02b      	beq.n	8001b82 <HAL_ADC_IRQHandler+0x1fe>
 8001b2a:	68fb      	ldr	r3, [r7, #12]
 8001b2c:	2210      	movs	r2, #16
 8001b2e:	4013      	ands	r3, r2
 8001b30:	d027      	beq.n	8001b82 <HAL_ADC_IRQHandler+0x1fe>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d102      	bne.n	8001b40 <HAL_ADC_IRQHandler+0x1bc>
    {
      overrun_error = 1UL;
 8001b3a:	2301      	movs	r3, #1
 8001b3c:	617b      	str	r3, [r7, #20]
 8001b3e:	e008      	b.n	8001b52 <HAL_ADC_IRQHandler+0x1ce>
    }
    else
    {
      /* Check DMA configuration */
      if (LL_ADC_REG_GetDMATransfer(hadc->Instance) != LL_ADC_REG_DMA_TRANSFER_NONE)
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	0018      	movs	r0, r3
 8001b46:	f7ff fd02 	bl	800154e <LL_ADC_REG_GetDMATransfer>
 8001b4a:	1e03      	subs	r3, r0, #0
 8001b4c:	d001      	beq.n	8001b52 <HAL_ADC_IRQHandler+0x1ce>
      {
        overrun_error = 1UL;
 8001b4e:	2301      	movs	r3, #1
 8001b50:	617b      	str	r3, [r7, #20]
      }
    }

    if (overrun_error == 1UL)
 8001b52:	697b      	ldr	r3, [r7, #20]
 8001b54:	2b01      	cmp	r3, #1
 8001b56:	d110      	bne.n	8001b7a <HAL_ADC_IRQHandler+0x1f6>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b5c:	2280      	movs	r2, #128	@ 0x80
 8001b5e:	00d2      	lsls	r2, r2, #3
 8001b60:	431a      	orrs	r2, r3
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b6a:	2202      	movs	r2, #2
 8001b6c:	431a      	orrs	r2, r3
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	65da      	str	r2, [r3, #92]	@ 0x5c
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	0018      	movs	r0, r3
 8001b76:	f000 f82d 	bl	8001bd4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	2210      	movs	r2, #16
 8001b80:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check channel configuration ready flag ========== */
  if (((tmp_isr & ADC_FLAG_CCRDY) == ADC_FLAG_CCRDY) && ((tmp_ier & ADC_IT_CCRDY) == ADC_IT_CCRDY))
 8001b82:	693a      	ldr	r2, [r7, #16]
 8001b84:	2380      	movs	r3, #128	@ 0x80
 8001b86:	019b      	lsls	r3, r3, #6
 8001b88:	4013      	ands	r3, r2
 8001b8a:	d00d      	beq.n	8001ba8 <HAL_ADC_IRQHandler+0x224>
 8001b8c:	68fa      	ldr	r2, [r7, #12]
 8001b8e:	2380      	movs	r3, #128	@ 0x80
 8001b90:	019b      	lsls	r3, r3, #6
 8001b92:	4013      	ands	r3, r2
 8001b94:	d008      	beq.n	8001ba8 <HAL_ADC_IRQHandler+0x224>
  {
    /* Channel configuration ready callback */
    HAL_ADCEx_ChannelConfigReadyCallback(hadc);
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	0018      	movs	r0, r3
 8001b9a:	f000 fa13 	bl	8001fc4 <HAL_ADCEx_ChannelConfigReadyCallback>

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_CCRDY);
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	2280      	movs	r2, #128	@ 0x80
 8001ba4:	0192      	lsls	r2, r2, #6
 8001ba6:	601a      	str	r2, [r3, #0]
  }
}
 8001ba8:	46c0      	nop			@ (mov r8, r8)
 8001baa:	46bd      	mov	sp, r7
 8001bac:	b006      	add	sp, #24
 8001bae:	bd80      	pop	{r7, pc}
 8001bb0:	fffffefe 	.word	0xfffffefe

08001bb4 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b082      	sub	sp, #8
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8001bbc:	46c0      	nop			@ (mov r8, r8)
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	b002      	add	sp, #8
 8001bc2:	bd80      	pop	{r7, pc}

08001bc4 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b082      	sub	sp, #8
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8001bcc:	46c0      	nop			@ (mov r8, r8)
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	b002      	add	sp, #8
 8001bd2:	bd80      	pop	{r7, pc}

08001bd4 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b082      	sub	sp, #8
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001bdc:	46c0      	nop			@ (mov r8, r8)
 8001bde:	46bd      	mov	sp, r7
 8001be0:	b002      	add	sp, #8
 8001be2:	bd80      	pop	{r7, pc}

08001be4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b086      	sub	sp, #24
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
 8001bec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001bee:	2317      	movs	r3, #23
 8001bf0:	18fb      	adds	r3, r7, r3
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	2254      	movs	r2, #84	@ 0x54
 8001bfe:	5c9b      	ldrb	r3, [r3, r2]
 8001c00:	2b01      	cmp	r3, #1
 8001c02:	d101      	bne.n	8001c08 <HAL_ADC_ConfigChannel+0x24>
 8001c04:	2302      	movs	r3, #2
 8001c06:	e1c0      	b.n	8001f8a <HAL_ADC_ConfigChannel+0x3a6>
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	2254      	movs	r2, #84	@ 0x54
 8001c0c:	2101      	movs	r1, #1
 8001c0e:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	0018      	movs	r0, r3
 8001c16:	f7ff fcfc 	bl	8001612 <LL_ADC_REG_IsConversionOngoing>
 8001c1a:	1e03      	subs	r3, r0, #0
 8001c1c:	d000      	beq.n	8001c20 <HAL_ADC_ConfigChannel+0x3c>
 8001c1e:	e1a3      	b.n	8001f68 <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 8001c20:	683b      	ldr	r3, [r7, #0]
 8001c22:	685b      	ldr	r3, [r3, #4]
 8001c24:	2b02      	cmp	r3, #2
 8001c26:	d100      	bne.n	8001c2a <HAL_ADC_ConfigChannel+0x46>
 8001c28:	e143      	b.n	8001eb2 <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	691a      	ldr	r2, [r3, #16]
 8001c2e:	2380      	movs	r3, #128	@ 0x80
 8001c30:	061b      	lsls	r3, r3, #24
 8001c32:	429a      	cmp	r2, r3
 8001c34:	d004      	beq.n	8001c40 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001c3a:	4ac1      	ldr	r2, [pc, #772]	@ (8001f40 <HAL_ADC_ConfigChannel+0x35c>)
 8001c3c:	4293      	cmp	r3, r2
 8001c3e:	d108      	bne.n	8001c52 <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681a      	ldr	r2, [r3, #0]
 8001c44:	683b      	ldr	r3, [r7, #0]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	0019      	movs	r1, r3
 8001c4a:	0010      	movs	r0, r2
 8001c4c:	f7ff fc5c 	bl	8001508 <LL_ADC_REG_SetSequencerChAdd>
 8001c50:	e0c9      	b.n	8001de6 <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001c56:	683b      	ldr	r3, [r7, #0]
 8001c58:	685b      	ldr	r3, [r3, #4]
 8001c5a:	211f      	movs	r1, #31
 8001c5c:	400b      	ands	r3, r1
 8001c5e:	210f      	movs	r1, #15
 8001c60:	4099      	lsls	r1, r3
 8001c62:	000b      	movs	r3, r1
 8001c64:	43db      	mvns	r3, r3
 8001c66:	4013      	ands	r3, r2
 8001c68:	0019      	movs	r1, r3
 8001c6a:	683b      	ldr	r3, [r7, #0]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	035b      	lsls	r3, r3, #13
 8001c70:	0b5b      	lsrs	r3, r3, #13
 8001c72:	d105      	bne.n	8001c80 <HAL_ADC_ConfigChannel+0x9c>
 8001c74:	683b      	ldr	r3, [r7, #0]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	0e9b      	lsrs	r3, r3, #26
 8001c7a:	221f      	movs	r2, #31
 8001c7c:	4013      	ands	r3, r2
 8001c7e:	e098      	b.n	8001db2 <HAL_ADC_ConfigChannel+0x1ce>
 8001c80:	683b      	ldr	r3, [r7, #0]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	2201      	movs	r2, #1
 8001c86:	4013      	ands	r3, r2
 8001c88:	d000      	beq.n	8001c8c <HAL_ADC_ConfigChannel+0xa8>
 8001c8a:	e091      	b.n	8001db0 <HAL_ADC_ConfigChannel+0x1cc>
 8001c8c:	683b      	ldr	r3, [r7, #0]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	2202      	movs	r2, #2
 8001c92:	4013      	ands	r3, r2
 8001c94:	d000      	beq.n	8001c98 <HAL_ADC_ConfigChannel+0xb4>
 8001c96:	e089      	b.n	8001dac <HAL_ADC_ConfigChannel+0x1c8>
 8001c98:	683b      	ldr	r3, [r7, #0]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	2204      	movs	r2, #4
 8001c9e:	4013      	ands	r3, r2
 8001ca0:	d000      	beq.n	8001ca4 <HAL_ADC_ConfigChannel+0xc0>
 8001ca2:	e081      	b.n	8001da8 <HAL_ADC_ConfigChannel+0x1c4>
 8001ca4:	683b      	ldr	r3, [r7, #0]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	2208      	movs	r2, #8
 8001caa:	4013      	ands	r3, r2
 8001cac:	d000      	beq.n	8001cb0 <HAL_ADC_ConfigChannel+0xcc>
 8001cae:	e079      	b.n	8001da4 <HAL_ADC_ConfigChannel+0x1c0>
 8001cb0:	683b      	ldr	r3, [r7, #0]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	2210      	movs	r2, #16
 8001cb6:	4013      	ands	r3, r2
 8001cb8:	d000      	beq.n	8001cbc <HAL_ADC_ConfigChannel+0xd8>
 8001cba:	e071      	b.n	8001da0 <HAL_ADC_ConfigChannel+0x1bc>
 8001cbc:	683b      	ldr	r3, [r7, #0]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	2220      	movs	r2, #32
 8001cc2:	4013      	ands	r3, r2
 8001cc4:	d000      	beq.n	8001cc8 <HAL_ADC_ConfigChannel+0xe4>
 8001cc6:	e069      	b.n	8001d9c <HAL_ADC_ConfigChannel+0x1b8>
 8001cc8:	683b      	ldr	r3, [r7, #0]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	2240      	movs	r2, #64	@ 0x40
 8001cce:	4013      	ands	r3, r2
 8001cd0:	d000      	beq.n	8001cd4 <HAL_ADC_ConfigChannel+0xf0>
 8001cd2:	e061      	b.n	8001d98 <HAL_ADC_ConfigChannel+0x1b4>
 8001cd4:	683b      	ldr	r3, [r7, #0]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	2280      	movs	r2, #128	@ 0x80
 8001cda:	4013      	ands	r3, r2
 8001cdc:	d000      	beq.n	8001ce0 <HAL_ADC_ConfigChannel+0xfc>
 8001cde:	e059      	b.n	8001d94 <HAL_ADC_ConfigChannel+0x1b0>
 8001ce0:	683b      	ldr	r3, [r7, #0]
 8001ce2:	681a      	ldr	r2, [r3, #0]
 8001ce4:	2380      	movs	r3, #128	@ 0x80
 8001ce6:	005b      	lsls	r3, r3, #1
 8001ce8:	4013      	ands	r3, r2
 8001cea:	d151      	bne.n	8001d90 <HAL_ADC_ConfigChannel+0x1ac>
 8001cec:	683b      	ldr	r3, [r7, #0]
 8001cee:	681a      	ldr	r2, [r3, #0]
 8001cf0:	2380      	movs	r3, #128	@ 0x80
 8001cf2:	009b      	lsls	r3, r3, #2
 8001cf4:	4013      	ands	r3, r2
 8001cf6:	d149      	bne.n	8001d8c <HAL_ADC_ConfigChannel+0x1a8>
 8001cf8:	683b      	ldr	r3, [r7, #0]
 8001cfa:	681a      	ldr	r2, [r3, #0]
 8001cfc:	2380      	movs	r3, #128	@ 0x80
 8001cfe:	00db      	lsls	r3, r3, #3
 8001d00:	4013      	ands	r3, r2
 8001d02:	d141      	bne.n	8001d88 <HAL_ADC_ConfigChannel+0x1a4>
 8001d04:	683b      	ldr	r3, [r7, #0]
 8001d06:	681a      	ldr	r2, [r3, #0]
 8001d08:	2380      	movs	r3, #128	@ 0x80
 8001d0a:	011b      	lsls	r3, r3, #4
 8001d0c:	4013      	ands	r3, r2
 8001d0e:	d139      	bne.n	8001d84 <HAL_ADC_ConfigChannel+0x1a0>
 8001d10:	683b      	ldr	r3, [r7, #0]
 8001d12:	681a      	ldr	r2, [r3, #0]
 8001d14:	2380      	movs	r3, #128	@ 0x80
 8001d16:	015b      	lsls	r3, r3, #5
 8001d18:	4013      	ands	r3, r2
 8001d1a:	d131      	bne.n	8001d80 <HAL_ADC_ConfigChannel+0x19c>
 8001d1c:	683b      	ldr	r3, [r7, #0]
 8001d1e:	681a      	ldr	r2, [r3, #0]
 8001d20:	2380      	movs	r3, #128	@ 0x80
 8001d22:	019b      	lsls	r3, r3, #6
 8001d24:	4013      	ands	r3, r2
 8001d26:	d129      	bne.n	8001d7c <HAL_ADC_ConfigChannel+0x198>
 8001d28:	683b      	ldr	r3, [r7, #0]
 8001d2a:	681a      	ldr	r2, [r3, #0]
 8001d2c:	2380      	movs	r3, #128	@ 0x80
 8001d2e:	01db      	lsls	r3, r3, #7
 8001d30:	4013      	ands	r3, r2
 8001d32:	d121      	bne.n	8001d78 <HAL_ADC_ConfigChannel+0x194>
 8001d34:	683b      	ldr	r3, [r7, #0]
 8001d36:	681a      	ldr	r2, [r3, #0]
 8001d38:	2380      	movs	r3, #128	@ 0x80
 8001d3a:	021b      	lsls	r3, r3, #8
 8001d3c:	4013      	ands	r3, r2
 8001d3e:	d119      	bne.n	8001d74 <HAL_ADC_ConfigChannel+0x190>
 8001d40:	683b      	ldr	r3, [r7, #0]
 8001d42:	681a      	ldr	r2, [r3, #0]
 8001d44:	2380      	movs	r3, #128	@ 0x80
 8001d46:	025b      	lsls	r3, r3, #9
 8001d48:	4013      	ands	r3, r2
 8001d4a:	d111      	bne.n	8001d70 <HAL_ADC_ConfigChannel+0x18c>
 8001d4c:	683b      	ldr	r3, [r7, #0]
 8001d4e:	681a      	ldr	r2, [r3, #0]
 8001d50:	2380      	movs	r3, #128	@ 0x80
 8001d52:	029b      	lsls	r3, r3, #10
 8001d54:	4013      	ands	r3, r2
 8001d56:	d109      	bne.n	8001d6c <HAL_ADC_ConfigChannel+0x188>
 8001d58:	683b      	ldr	r3, [r7, #0]
 8001d5a:	681a      	ldr	r2, [r3, #0]
 8001d5c:	2380      	movs	r3, #128	@ 0x80
 8001d5e:	02db      	lsls	r3, r3, #11
 8001d60:	4013      	ands	r3, r2
 8001d62:	d001      	beq.n	8001d68 <HAL_ADC_ConfigChannel+0x184>
 8001d64:	2312      	movs	r3, #18
 8001d66:	e024      	b.n	8001db2 <HAL_ADC_ConfigChannel+0x1ce>
 8001d68:	2300      	movs	r3, #0
 8001d6a:	e022      	b.n	8001db2 <HAL_ADC_ConfigChannel+0x1ce>
 8001d6c:	2311      	movs	r3, #17
 8001d6e:	e020      	b.n	8001db2 <HAL_ADC_ConfigChannel+0x1ce>
 8001d70:	2310      	movs	r3, #16
 8001d72:	e01e      	b.n	8001db2 <HAL_ADC_ConfigChannel+0x1ce>
 8001d74:	230f      	movs	r3, #15
 8001d76:	e01c      	b.n	8001db2 <HAL_ADC_ConfigChannel+0x1ce>
 8001d78:	230e      	movs	r3, #14
 8001d7a:	e01a      	b.n	8001db2 <HAL_ADC_ConfigChannel+0x1ce>
 8001d7c:	230d      	movs	r3, #13
 8001d7e:	e018      	b.n	8001db2 <HAL_ADC_ConfigChannel+0x1ce>
 8001d80:	230c      	movs	r3, #12
 8001d82:	e016      	b.n	8001db2 <HAL_ADC_ConfigChannel+0x1ce>
 8001d84:	230b      	movs	r3, #11
 8001d86:	e014      	b.n	8001db2 <HAL_ADC_ConfigChannel+0x1ce>
 8001d88:	230a      	movs	r3, #10
 8001d8a:	e012      	b.n	8001db2 <HAL_ADC_ConfigChannel+0x1ce>
 8001d8c:	2309      	movs	r3, #9
 8001d8e:	e010      	b.n	8001db2 <HAL_ADC_ConfigChannel+0x1ce>
 8001d90:	2308      	movs	r3, #8
 8001d92:	e00e      	b.n	8001db2 <HAL_ADC_ConfigChannel+0x1ce>
 8001d94:	2307      	movs	r3, #7
 8001d96:	e00c      	b.n	8001db2 <HAL_ADC_ConfigChannel+0x1ce>
 8001d98:	2306      	movs	r3, #6
 8001d9a:	e00a      	b.n	8001db2 <HAL_ADC_ConfigChannel+0x1ce>
 8001d9c:	2305      	movs	r3, #5
 8001d9e:	e008      	b.n	8001db2 <HAL_ADC_ConfigChannel+0x1ce>
 8001da0:	2304      	movs	r3, #4
 8001da2:	e006      	b.n	8001db2 <HAL_ADC_ConfigChannel+0x1ce>
 8001da4:	2303      	movs	r3, #3
 8001da6:	e004      	b.n	8001db2 <HAL_ADC_ConfigChannel+0x1ce>
 8001da8:	2302      	movs	r3, #2
 8001daa:	e002      	b.n	8001db2 <HAL_ADC_ConfigChannel+0x1ce>
 8001dac:	2301      	movs	r3, #1
 8001dae:	e000      	b.n	8001db2 <HAL_ADC_ConfigChannel+0x1ce>
 8001db0:	2300      	movs	r3, #0
 8001db2:	683a      	ldr	r2, [r7, #0]
 8001db4:	6852      	ldr	r2, [r2, #4]
 8001db6:	201f      	movs	r0, #31
 8001db8:	4002      	ands	r2, r0
 8001dba:	4093      	lsls	r3, r2
 8001dbc:	000a      	movs	r2, r1
 8001dbe:	431a      	orrs	r2, r3
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	661a      	str	r2, [r3, #96]	@ 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8001dc4:	683b      	ldr	r3, [r7, #0]
 8001dc6:	685b      	ldr	r3, [r3, #4]
 8001dc8:	089b      	lsrs	r3, r3, #2
 8001dca:	1c5a      	adds	r2, r3, #1
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	69db      	ldr	r3, [r3, #28]
 8001dd0:	429a      	cmp	r2, r3
 8001dd2:	d808      	bhi.n	8001de6 <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	6818      	ldr	r0, [r3, #0]
 8001dd8:	683b      	ldr	r3, [r7, #0]
 8001dda:	6859      	ldr	r1, [r3, #4]
 8001ddc:	683b      	ldr	r3, [r7, #0]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	001a      	movs	r2, r3
 8001de2:	f7ff fb71 	bl	80014c8 <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	6818      	ldr	r0, [r3, #0]
 8001dea:	683b      	ldr	r3, [r7, #0]
 8001dec:	6819      	ldr	r1, [r3, #0]
 8001dee:	683b      	ldr	r3, [r7, #0]
 8001df0:	689b      	ldr	r3, [r3, #8]
 8001df2:	001a      	movs	r2, r3
 8001df4:	f7ff fbb8 	bl	8001568 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8001df8:	683b      	ldr	r3, [r7, #0]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	db00      	blt.n	8001e02 <HAL_ADC_ConfigChannel+0x21e>
 8001e00:	e0bc      	b.n	8001f7c <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001e02:	4b50      	ldr	r3, [pc, #320]	@ (8001f44 <HAL_ADC_ConfigChannel+0x360>)
 8001e04:	0018      	movs	r0, r3
 8001e06:	f7ff fb0d 	bl	8001424 <LL_ADC_GetCommonPathInternalCh>
 8001e0a:	0003      	movs	r3, r0
 8001e0c:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001e0e:	683b      	ldr	r3, [r7, #0]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	4a4d      	ldr	r2, [pc, #308]	@ (8001f48 <HAL_ADC_ConfigChannel+0x364>)
 8001e14:	4293      	cmp	r3, r2
 8001e16:	d122      	bne.n	8001e5e <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8001e18:	693a      	ldr	r2, [r7, #16]
 8001e1a:	2380      	movs	r3, #128	@ 0x80
 8001e1c:	041b      	lsls	r3, r3, #16
 8001e1e:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001e20:	d11d      	bne.n	8001e5e <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001e22:	693b      	ldr	r3, [r7, #16]
 8001e24:	2280      	movs	r2, #128	@ 0x80
 8001e26:	0412      	lsls	r2, r2, #16
 8001e28:	4313      	orrs	r3, r2
 8001e2a:	4a46      	ldr	r2, [pc, #280]	@ (8001f44 <HAL_ADC_ConfigChannel+0x360>)
 8001e2c:	0019      	movs	r1, r3
 8001e2e:	0010      	movs	r0, r2
 8001e30:	f7ff fae4 	bl	80013fc <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001e34:	4b45      	ldr	r3, [pc, #276]	@ (8001f4c <HAL_ADC_ConfigChannel+0x368>)
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	4945      	ldr	r1, [pc, #276]	@ (8001f50 <HAL_ADC_ConfigChannel+0x36c>)
 8001e3a:	0018      	movs	r0, r3
 8001e3c:	f7fe f9bc 	bl	80001b8 <__udivsi3>
 8001e40:	0003      	movs	r3, r0
 8001e42:	1c5a      	adds	r2, r3, #1
 8001e44:	0013      	movs	r3, r2
 8001e46:	005b      	lsls	r3, r3, #1
 8001e48:	189b      	adds	r3, r3, r2
 8001e4a:	009b      	lsls	r3, r3, #2
 8001e4c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001e4e:	e002      	b.n	8001e56 <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	3b01      	subs	r3, #1
 8001e54:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d1f9      	bne.n	8001e50 <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001e5c:	e08e      	b.n	8001f7c <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8001e5e:	683b      	ldr	r3, [r7, #0]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	4a3c      	ldr	r2, [pc, #240]	@ (8001f54 <HAL_ADC_ConfigChannel+0x370>)
 8001e64:	4293      	cmp	r3, r2
 8001e66:	d10e      	bne.n	8001e86 <HAL_ADC_ConfigChannel+0x2a2>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8001e68:	693a      	ldr	r2, [r7, #16]
 8001e6a:	2380      	movs	r3, #128	@ 0x80
 8001e6c:	045b      	lsls	r3, r3, #17
 8001e6e:	4013      	ands	r3, r2
 8001e70:	d109      	bne.n	8001e86 <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001e72:	693b      	ldr	r3, [r7, #16]
 8001e74:	2280      	movs	r2, #128	@ 0x80
 8001e76:	0452      	lsls	r2, r2, #17
 8001e78:	4313      	orrs	r3, r2
 8001e7a:	4a32      	ldr	r2, [pc, #200]	@ (8001f44 <HAL_ADC_ConfigChannel+0x360>)
 8001e7c:	0019      	movs	r1, r3
 8001e7e:	0010      	movs	r0, r2
 8001e80:	f7ff fabc 	bl	80013fc <LL_ADC_SetCommonPathInternalCh>
 8001e84:	e07a      	b.n	8001f7c <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8001e86:	683b      	ldr	r3, [r7, #0]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	4a33      	ldr	r2, [pc, #204]	@ (8001f58 <HAL_ADC_ConfigChannel+0x374>)
 8001e8c:	4293      	cmp	r3, r2
 8001e8e:	d000      	beq.n	8001e92 <HAL_ADC_ConfigChannel+0x2ae>
 8001e90:	e074      	b.n	8001f7c <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8001e92:	693a      	ldr	r2, [r7, #16]
 8001e94:	2380      	movs	r3, #128	@ 0x80
 8001e96:	03db      	lsls	r3, r3, #15
 8001e98:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8001e9a:	d000      	beq.n	8001e9e <HAL_ADC_ConfigChannel+0x2ba>
 8001e9c:	e06e      	b.n	8001f7c <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001e9e:	693b      	ldr	r3, [r7, #16]
 8001ea0:	2280      	movs	r2, #128	@ 0x80
 8001ea2:	03d2      	lsls	r2, r2, #15
 8001ea4:	4313      	orrs	r3, r2
 8001ea6:	4a27      	ldr	r2, [pc, #156]	@ (8001f44 <HAL_ADC_ConfigChannel+0x360>)
 8001ea8:	0019      	movs	r1, r3
 8001eaa:	0010      	movs	r0, r2
 8001eac:	f7ff faa6 	bl	80013fc <LL_ADC_SetCommonPathInternalCh>
 8001eb0:	e064      	b.n	8001f7c <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	691a      	ldr	r2, [r3, #16]
 8001eb6:	2380      	movs	r3, #128	@ 0x80
 8001eb8:	061b      	lsls	r3, r3, #24
 8001eba:	429a      	cmp	r2, r3
 8001ebc:	d004      	beq.n	8001ec8 <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001ec2:	4a1f      	ldr	r2, [pc, #124]	@ (8001f40 <HAL_ADC_ConfigChannel+0x35c>)
 8001ec4:	4293      	cmp	r3, r2
 8001ec6:	d107      	bne.n	8001ed8 <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681a      	ldr	r2, [r3, #0]
 8001ecc:	683b      	ldr	r3, [r7, #0]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	0019      	movs	r1, r3
 8001ed2:	0010      	movs	r0, r2
 8001ed4:	f7ff fb29 	bl	800152a <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8001ed8:	683b      	ldr	r3, [r7, #0]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	da4d      	bge.n	8001f7c <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001ee0:	4b18      	ldr	r3, [pc, #96]	@ (8001f44 <HAL_ADC_ConfigChannel+0x360>)
 8001ee2:	0018      	movs	r0, r3
 8001ee4:	f7ff fa9e 	bl	8001424 <LL_ADC_GetCommonPathInternalCh>
 8001ee8:	0003      	movs	r3, r0
 8001eea:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001eec:	683b      	ldr	r3, [r7, #0]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	4a15      	ldr	r2, [pc, #84]	@ (8001f48 <HAL_ADC_ConfigChannel+0x364>)
 8001ef2:	4293      	cmp	r3, r2
 8001ef4:	d108      	bne.n	8001f08 <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001ef6:	693b      	ldr	r3, [r7, #16]
 8001ef8:	4a18      	ldr	r2, [pc, #96]	@ (8001f5c <HAL_ADC_ConfigChannel+0x378>)
 8001efa:	4013      	ands	r3, r2
 8001efc:	4a11      	ldr	r2, [pc, #68]	@ (8001f44 <HAL_ADC_ConfigChannel+0x360>)
 8001efe:	0019      	movs	r1, r3
 8001f00:	0010      	movs	r0, r2
 8001f02:	f7ff fa7b 	bl	80013fc <LL_ADC_SetCommonPathInternalCh>
 8001f06:	e039      	b.n	8001f7c <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8001f08:	683b      	ldr	r3, [r7, #0]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	4a11      	ldr	r2, [pc, #68]	@ (8001f54 <HAL_ADC_ConfigChannel+0x370>)
 8001f0e:	4293      	cmp	r3, r2
 8001f10:	d108      	bne.n	8001f24 <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001f12:	693b      	ldr	r3, [r7, #16]
 8001f14:	4a12      	ldr	r2, [pc, #72]	@ (8001f60 <HAL_ADC_ConfigChannel+0x37c>)
 8001f16:	4013      	ands	r3, r2
 8001f18:	4a0a      	ldr	r2, [pc, #40]	@ (8001f44 <HAL_ADC_ConfigChannel+0x360>)
 8001f1a:	0019      	movs	r1, r3
 8001f1c:	0010      	movs	r0, r2
 8001f1e:	f7ff fa6d 	bl	80013fc <LL_ADC_SetCommonPathInternalCh>
 8001f22:	e02b      	b.n	8001f7c <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 8001f24:	683b      	ldr	r3, [r7, #0]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	4a0b      	ldr	r2, [pc, #44]	@ (8001f58 <HAL_ADC_ConfigChannel+0x374>)
 8001f2a:	4293      	cmp	r3, r2
 8001f2c:	d126      	bne.n	8001f7c <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001f2e:	693b      	ldr	r3, [r7, #16]
 8001f30:	4a0c      	ldr	r2, [pc, #48]	@ (8001f64 <HAL_ADC_ConfigChannel+0x380>)
 8001f32:	4013      	ands	r3, r2
 8001f34:	4a03      	ldr	r2, [pc, #12]	@ (8001f44 <HAL_ADC_ConfigChannel+0x360>)
 8001f36:	0019      	movs	r1, r3
 8001f38:	0010      	movs	r0, r2
 8001f3a:	f7ff fa5f 	bl	80013fc <LL_ADC_SetCommonPathInternalCh>
 8001f3e:	e01d      	b.n	8001f7c <HAL_ADC_ConfigChannel+0x398>
 8001f40:	80000004 	.word	0x80000004
 8001f44:	40012708 	.word	0x40012708
 8001f48:	b0001000 	.word	0xb0001000
 8001f4c:	20000000 	.word	0x20000000
 8001f50:	00030d40 	.word	0x00030d40
 8001f54:	b8004000 	.word	0xb8004000
 8001f58:	b4002000 	.word	0xb4002000
 8001f5c:	ff7fffff 	.word	0xff7fffff
 8001f60:	feffffff 	.word	0xfeffffff
 8001f64:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f6c:	2220      	movs	r2, #32
 8001f6e:	431a      	orrs	r2, r3
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8001f74:	2317      	movs	r3, #23
 8001f76:	18fb      	adds	r3, r7, r3
 8001f78:	2201      	movs	r2, #1
 8001f7a:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	2254      	movs	r2, #84	@ 0x54
 8001f80:	2100      	movs	r1, #0
 8001f82:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8001f84:	2317      	movs	r3, #23
 8001f86:	18fb      	adds	r3, r7, r3
 8001f88:	781b      	ldrb	r3, [r3, #0]
}
 8001f8a:	0018      	movs	r0, r3
 8001f8c:	46bd      	mov	sp, r7
 8001f8e:	b006      	add	sp, #24
 8001f90:	bd80      	pop	{r7, pc}
 8001f92:	46c0      	nop			@ (mov r8, r8)

08001f94 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	b082      	sub	sp, #8
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8001f9c:	46c0      	nop			@ (mov r8, r8)
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	b002      	add	sp, #8
 8001fa2:	bd80      	pop	{r7, pc}

08001fa4 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	b082      	sub	sp, #8
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8001fac:	46c0      	nop			@ (mov r8, r8)
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	b002      	add	sp, #8
 8001fb2:	bd80      	pop	{r7, pc}

08001fb4 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	b082      	sub	sp, #8
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8001fbc:	46c0      	nop			@ (mov r8, r8)
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	b002      	add	sp, #8
 8001fc2:	bd80      	pop	{r7, pc}

08001fc4 <HAL_ADCEx_ChannelConfigReadyCallback>:
  * @brief  ADC channel configuration ready callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_ChannelConfigReadyCallback(ADC_HandleTypeDef *hadc)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b082      	sub	sp, #8
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_ChannelConfigReadyCallback must be implemented in the user file.
  */
}
 8001fcc:	46c0      	nop			@ (mov r8, r8)
 8001fce:	46bd      	mov	sp, r7
 8001fd0:	b002      	add	sp, #8
 8001fd2:	bd80      	pop	{r7, pc}

08001fd4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	b082      	sub	sp, #8
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	0002      	movs	r2, r0
 8001fdc:	1dfb      	adds	r3, r7, #7
 8001fde:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001fe0:	1dfb      	adds	r3, r7, #7
 8001fe2:	781b      	ldrb	r3, [r3, #0]
 8001fe4:	2b7f      	cmp	r3, #127	@ 0x7f
 8001fe6:	d809      	bhi.n	8001ffc <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001fe8:	1dfb      	adds	r3, r7, #7
 8001fea:	781b      	ldrb	r3, [r3, #0]
 8001fec:	001a      	movs	r2, r3
 8001fee:	231f      	movs	r3, #31
 8001ff0:	401a      	ands	r2, r3
 8001ff2:	4b04      	ldr	r3, [pc, #16]	@ (8002004 <__NVIC_EnableIRQ+0x30>)
 8001ff4:	2101      	movs	r1, #1
 8001ff6:	4091      	lsls	r1, r2
 8001ff8:	000a      	movs	r2, r1
 8001ffa:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8001ffc:	46c0      	nop			@ (mov r8, r8)
 8001ffe:	46bd      	mov	sp, r7
 8002000:	b002      	add	sp, #8
 8002002:	bd80      	pop	{r7, pc}
 8002004:	e000e100 	.word	0xe000e100

08002008 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002008:	b590      	push	{r4, r7, lr}
 800200a:	b083      	sub	sp, #12
 800200c:	af00      	add	r7, sp, #0
 800200e:	0002      	movs	r2, r0
 8002010:	6039      	str	r1, [r7, #0]
 8002012:	1dfb      	adds	r3, r7, #7
 8002014:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002016:	1dfb      	adds	r3, r7, #7
 8002018:	781b      	ldrb	r3, [r3, #0]
 800201a:	2b7f      	cmp	r3, #127	@ 0x7f
 800201c:	d828      	bhi.n	8002070 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800201e:	4a2f      	ldr	r2, [pc, #188]	@ (80020dc <__NVIC_SetPriority+0xd4>)
 8002020:	1dfb      	adds	r3, r7, #7
 8002022:	781b      	ldrb	r3, [r3, #0]
 8002024:	b25b      	sxtb	r3, r3
 8002026:	089b      	lsrs	r3, r3, #2
 8002028:	33c0      	adds	r3, #192	@ 0xc0
 800202a:	009b      	lsls	r3, r3, #2
 800202c:	589b      	ldr	r3, [r3, r2]
 800202e:	1dfa      	adds	r2, r7, #7
 8002030:	7812      	ldrb	r2, [r2, #0]
 8002032:	0011      	movs	r1, r2
 8002034:	2203      	movs	r2, #3
 8002036:	400a      	ands	r2, r1
 8002038:	00d2      	lsls	r2, r2, #3
 800203a:	21ff      	movs	r1, #255	@ 0xff
 800203c:	4091      	lsls	r1, r2
 800203e:	000a      	movs	r2, r1
 8002040:	43d2      	mvns	r2, r2
 8002042:	401a      	ands	r2, r3
 8002044:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002046:	683b      	ldr	r3, [r7, #0]
 8002048:	019b      	lsls	r3, r3, #6
 800204a:	22ff      	movs	r2, #255	@ 0xff
 800204c:	401a      	ands	r2, r3
 800204e:	1dfb      	adds	r3, r7, #7
 8002050:	781b      	ldrb	r3, [r3, #0]
 8002052:	0018      	movs	r0, r3
 8002054:	2303      	movs	r3, #3
 8002056:	4003      	ands	r3, r0
 8002058:	00db      	lsls	r3, r3, #3
 800205a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800205c:	481f      	ldr	r0, [pc, #124]	@ (80020dc <__NVIC_SetPriority+0xd4>)
 800205e:	1dfb      	adds	r3, r7, #7
 8002060:	781b      	ldrb	r3, [r3, #0]
 8002062:	b25b      	sxtb	r3, r3
 8002064:	089b      	lsrs	r3, r3, #2
 8002066:	430a      	orrs	r2, r1
 8002068:	33c0      	adds	r3, #192	@ 0xc0
 800206a:	009b      	lsls	r3, r3, #2
 800206c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800206e:	e031      	b.n	80020d4 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002070:	4a1b      	ldr	r2, [pc, #108]	@ (80020e0 <__NVIC_SetPriority+0xd8>)
 8002072:	1dfb      	adds	r3, r7, #7
 8002074:	781b      	ldrb	r3, [r3, #0]
 8002076:	0019      	movs	r1, r3
 8002078:	230f      	movs	r3, #15
 800207a:	400b      	ands	r3, r1
 800207c:	3b08      	subs	r3, #8
 800207e:	089b      	lsrs	r3, r3, #2
 8002080:	3306      	adds	r3, #6
 8002082:	009b      	lsls	r3, r3, #2
 8002084:	18d3      	adds	r3, r2, r3
 8002086:	3304      	adds	r3, #4
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	1dfa      	adds	r2, r7, #7
 800208c:	7812      	ldrb	r2, [r2, #0]
 800208e:	0011      	movs	r1, r2
 8002090:	2203      	movs	r2, #3
 8002092:	400a      	ands	r2, r1
 8002094:	00d2      	lsls	r2, r2, #3
 8002096:	21ff      	movs	r1, #255	@ 0xff
 8002098:	4091      	lsls	r1, r2
 800209a:	000a      	movs	r2, r1
 800209c:	43d2      	mvns	r2, r2
 800209e:	401a      	ands	r2, r3
 80020a0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80020a2:	683b      	ldr	r3, [r7, #0]
 80020a4:	019b      	lsls	r3, r3, #6
 80020a6:	22ff      	movs	r2, #255	@ 0xff
 80020a8:	401a      	ands	r2, r3
 80020aa:	1dfb      	adds	r3, r7, #7
 80020ac:	781b      	ldrb	r3, [r3, #0]
 80020ae:	0018      	movs	r0, r3
 80020b0:	2303      	movs	r3, #3
 80020b2:	4003      	ands	r3, r0
 80020b4:	00db      	lsls	r3, r3, #3
 80020b6:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80020b8:	4809      	ldr	r0, [pc, #36]	@ (80020e0 <__NVIC_SetPriority+0xd8>)
 80020ba:	1dfb      	adds	r3, r7, #7
 80020bc:	781b      	ldrb	r3, [r3, #0]
 80020be:	001c      	movs	r4, r3
 80020c0:	230f      	movs	r3, #15
 80020c2:	4023      	ands	r3, r4
 80020c4:	3b08      	subs	r3, #8
 80020c6:	089b      	lsrs	r3, r3, #2
 80020c8:	430a      	orrs	r2, r1
 80020ca:	3306      	adds	r3, #6
 80020cc:	009b      	lsls	r3, r3, #2
 80020ce:	18c3      	adds	r3, r0, r3
 80020d0:	3304      	adds	r3, #4
 80020d2:	601a      	str	r2, [r3, #0]
}
 80020d4:	46c0      	nop			@ (mov r8, r8)
 80020d6:	46bd      	mov	sp, r7
 80020d8:	b003      	add	sp, #12
 80020da:	bd90      	pop	{r4, r7, pc}
 80020dc:	e000e100 	.word	0xe000e100
 80020e0:	e000ed00 	.word	0xe000ed00

080020e4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80020e4:	b580      	push	{r7, lr}
 80020e6:	b082      	sub	sp, #8
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	1e5a      	subs	r2, r3, #1
 80020f0:	2380      	movs	r3, #128	@ 0x80
 80020f2:	045b      	lsls	r3, r3, #17
 80020f4:	429a      	cmp	r2, r3
 80020f6:	d301      	bcc.n	80020fc <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80020f8:	2301      	movs	r3, #1
 80020fa:	e010      	b.n	800211e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80020fc:	4b0a      	ldr	r3, [pc, #40]	@ (8002128 <SysTick_Config+0x44>)
 80020fe:	687a      	ldr	r2, [r7, #4]
 8002100:	3a01      	subs	r2, #1
 8002102:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002104:	2301      	movs	r3, #1
 8002106:	425b      	negs	r3, r3
 8002108:	2103      	movs	r1, #3
 800210a:	0018      	movs	r0, r3
 800210c:	f7ff ff7c 	bl	8002008 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002110:	4b05      	ldr	r3, [pc, #20]	@ (8002128 <SysTick_Config+0x44>)
 8002112:	2200      	movs	r2, #0
 8002114:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002116:	4b04      	ldr	r3, [pc, #16]	@ (8002128 <SysTick_Config+0x44>)
 8002118:	2207      	movs	r2, #7
 800211a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800211c:	2300      	movs	r3, #0
}
 800211e:	0018      	movs	r0, r3
 8002120:	46bd      	mov	sp, r7
 8002122:	b002      	add	sp, #8
 8002124:	bd80      	pop	{r7, pc}
 8002126:	46c0      	nop			@ (mov r8, r8)
 8002128:	e000e010 	.word	0xe000e010

0800212c <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800212c:	b580      	push	{r7, lr}
 800212e:	b084      	sub	sp, #16
 8002130:	af00      	add	r7, sp, #0
 8002132:	60b9      	str	r1, [r7, #8]
 8002134:	607a      	str	r2, [r7, #4]
 8002136:	210f      	movs	r1, #15
 8002138:	187b      	adds	r3, r7, r1
 800213a:	1c02      	adds	r2, r0, #0
 800213c:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 800213e:	68ba      	ldr	r2, [r7, #8]
 8002140:	187b      	adds	r3, r7, r1
 8002142:	781b      	ldrb	r3, [r3, #0]
 8002144:	b25b      	sxtb	r3, r3
 8002146:	0011      	movs	r1, r2
 8002148:	0018      	movs	r0, r3
 800214a:	f7ff ff5d 	bl	8002008 <__NVIC_SetPriority>
}
 800214e:	46c0      	nop			@ (mov r8, r8)
 8002150:	46bd      	mov	sp, r7
 8002152:	b004      	add	sp, #16
 8002154:	bd80      	pop	{r7, pc}

08002156 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002156:	b580      	push	{r7, lr}
 8002158:	b082      	sub	sp, #8
 800215a:	af00      	add	r7, sp, #0
 800215c:	0002      	movs	r2, r0
 800215e:	1dfb      	adds	r3, r7, #7
 8002160:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002162:	1dfb      	adds	r3, r7, #7
 8002164:	781b      	ldrb	r3, [r3, #0]
 8002166:	b25b      	sxtb	r3, r3
 8002168:	0018      	movs	r0, r3
 800216a:	f7ff ff33 	bl	8001fd4 <__NVIC_EnableIRQ>
}
 800216e:	46c0      	nop			@ (mov r8, r8)
 8002170:	46bd      	mov	sp, r7
 8002172:	b002      	add	sp, #8
 8002174:	bd80      	pop	{r7, pc}

08002176 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002176:	b580      	push	{r7, lr}
 8002178:	b082      	sub	sp, #8
 800217a:	af00      	add	r7, sp, #0
 800217c:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	0018      	movs	r0, r3
 8002182:	f7ff ffaf 	bl	80020e4 <SysTick_Config>
 8002186:	0003      	movs	r3, r0
}
 8002188:	0018      	movs	r0, r3
 800218a:	46bd      	mov	sp, r7
 800218c:	b002      	add	sp, #8
 800218e:	bd80      	pop	{r7, pc}

08002190 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002190:	b580      	push	{r7, lr}
 8002192:	b086      	sub	sp, #24
 8002194:	af00      	add	r7, sp, #0
 8002196:	6078      	str	r0, [r7, #4]
 8002198:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800219a:	2300      	movs	r3, #0
 800219c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800219e:	e147      	b.n	8002430 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80021a0:	683b      	ldr	r3, [r7, #0]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	2101      	movs	r1, #1
 80021a6:	697a      	ldr	r2, [r7, #20]
 80021a8:	4091      	lsls	r1, r2
 80021aa:	000a      	movs	r2, r1
 80021ac:	4013      	ands	r3, r2
 80021ae:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d100      	bne.n	80021b8 <HAL_GPIO_Init+0x28>
 80021b6:	e138      	b.n	800242a <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80021b8:	683b      	ldr	r3, [r7, #0]
 80021ba:	685b      	ldr	r3, [r3, #4]
 80021bc:	2203      	movs	r2, #3
 80021be:	4013      	ands	r3, r2
 80021c0:	2b01      	cmp	r3, #1
 80021c2:	d005      	beq.n	80021d0 <HAL_GPIO_Init+0x40>
 80021c4:	683b      	ldr	r3, [r7, #0]
 80021c6:	685b      	ldr	r3, [r3, #4]
 80021c8:	2203      	movs	r2, #3
 80021ca:	4013      	ands	r3, r2
 80021cc:	2b02      	cmp	r3, #2
 80021ce:	d130      	bne.n	8002232 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	689b      	ldr	r3, [r3, #8]
 80021d4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80021d6:	697b      	ldr	r3, [r7, #20]
 80021d8:	005b      	lsls	r3, r3, #1
 80021da:	2203      	movs	r2, #3
 80021dc:	409a      	lsls	r2, r3
 80021de:	0013      	movs	r3, r2
 80021e0:	43da      	mvns	r2, r3
 80021e2:	693b      	ldr	r3, [r7, #16]
 80021e4:	4013      	ands	r3, r2
 80021e6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80021e8:	683b      	ldr	r3, [r7, #0]
 80021ea:	68da      	ldr	r2, [r3, #12]
 80021ec:	697b      	ldr	r3, [r7, #20]
 80021ee:	005b      	lsls	r3, r3, #1
 80021f0:	409a      	lsls	r2, r3
 80021f2:	0013      	movs	r3, r2
 80021f4:	693a      	ldr	r2, [r7, #16]
 80021f6:	4313      	orrs	r3, r2
 80021f8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	693a      	ldr	r2, [r7, #16]
 80021fe:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	685b      	ldr	r3, [r3, #4]
 8002204:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002206:	2201      	movs	r2, #1
 8002208:	697b      	ldr	r3, [r7, #20]
 800220a:	409a      	lsls	r2, r3
 800220c:	0013      	movs	r3, r2
 800220e:	43da      	mvns	r2, r3
 8002210:	693b      	ldr	r3, [r7, #16]
 8002212:	4013      	ands	r3, r2
 8002214:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002216:	683b      	ldr	r3, [r7, #0]
 8002218:	685b      	ldr	r3, [r3, #4]
 800221a:	091b      	lsrs	r3, r3, #4
 800221c:	2201      	movs	r2, #1
 800221e:	401a      	ands	r2, r3
 8002220:	697b      	ldr	r3, [r7, #20]
 8002222:	409a      	lsls	r2, r3
 8002224:	0013      	movs	r3, r2
 8002226:	693a      	ldr	r2, [r7, #16]
 8002228:	4313      	orrs	r3, r2
 800222a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	693a      	ldr	r2, [r7, #16]
 8002230:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002232:	683b      	ldr	r3, [r7, #0]
 8002234:	685b      	ldr	r3, [r3, #4]
 8002236:	2203      	movs	r2, #3
 8002238:	4013      	ands	r3, r2
 800223a:	2b03      	cmp	r3, #3
 800223c:	d017      	beq.n	800226e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	68db      	ldr	r3, [r3, #12]
 8002242:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002244:	697b      	ldr	r3, [r7, #20]
 8002246:	005b      	lsls	r3, r3, #1
 8002248:	2203      	movs	r2, #3
 800224a:	409a      	lsls	r2, r3
 800224c:	0013      	movs	r3, r2
 800224e:	43da      	mvns	r2, r3
 8002250:	693b      	ldr	r3, [r7, #16]
 8002252:	4013      	ands	r3, r2
 8002254:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002256:	683b      	ldr	r3, [r7, #0]
 8002258:	689a      	ldr	r2, [r3, #8]
 800225a:	697b      	ldr	r3, [r7, #20]
 800225c:	005b      	lsls	r3, r3, #1
 800225e:	409a      	lsls	r2, r3
 8002260:	0013      	movs	r3, r2
 8002262:	693a      	ldr	r2, [r7, #16]
 8002264:	4313      	orrs	r3, r2
 8002266:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	693a      	ldr	r2, [r7, #16]
 800226c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800226e:	683b      	ldr	r3, [r7, #0]
 8002270:	685b      	ldr	r3, [r3, #4]
 8002272:	2203      	movs	r2, #3
 8002274:	4013      	ands	r3, r2
 8002276:	2b02      	cmp	r3, #2
 8002278:	d123      	bne.n	80022c2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800227a:	697b      	ldr	r3, [r7, #20]
 800227c:	08da      	lsrs	r2, r3, #3
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	3208      	adds	r2, #8
 8002282:	0092      	lsls	r2, r2, #2
 8002284:	58d3      	ldr	r3, [r2, r3]
 8002286:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002288:	697b      	ldr	r3, [r7, #20]
 800228a:	2207      	movs	r2, #7
 800228c:	4013      	ands	r3, r2
 800228e:	009b      	lsls	r3, r3, #2
 8002290:	220f      	movs	r2, #15
 8002292:	409a      	lsls	r2, r3
 8002294:	0013      	movs	r3, r2
 8002296:	43da      	mvns	r2, r3
 8002298:	693b      	ldr	r3, [r7, #16]
 800229a:	4013      	ands	r3, r2
 800229c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800229e:	683b      	ldr	r3, [r7, #0]
 80022a0:	691a      	ldr	r2, [r3, #16]
 80022a2:	697b      	ldr	r3, [r7, #20]
 80022a4:	2107      	movs	r1, #7
 80022a6:	400b      	ands	r3, r1
 80022a8:	009b      	lsls	r3, r3, #2
 80022aa:	409a      	lsls	r2, r3
 80022ac:	0013      	movs	r3, r2
 80022ae:	693a      	ldr	r2, [r7, #16]
 80022b0:	4313      	orrs	r3, r2
 80022b2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80022b4:	697b      	ldr	r3, [r7, #20]
 80022b6:	08da      	lsrs	r2, r3, #3
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	3208      	adds	r2, #8
 80022bc:	0092      	lsls	r2, r2, #2
 80022be:	6939      	ldr	r1, [r7, #16]
 80022c0:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80022c8:	697b      	ldr	r3, [r7, #20]
 80022ca:	005b      	lsls	r3, r3, #1
 80022cc:	2203      	movs	r2, #3
 80022ce:	409a      	lsls	r2, r3
 80022d0:	0013      	movs	r3, r2
 80022d2:	43da      	mvns	r2, r3
 80022d4:	693b      	ldr	r3, [r7, #16]
 80022d6:	4013      	ands	r3, r2
 80022d8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80022da:	683b      	ldr	r3, [r7, #0]
 80022dc:	685b      	ldr	r3, [r3, #4]
 80022de:	2203      	movs	r2, #3
 80022e0:	401a      	ands	r2, r3
 80022e2:	697b      	ldr	r3, [r7, #20]
 80022e4:	005b      	lsls	r3, r3, #1
 80022e6:	409a      	lsls	r2, r3
 80022e8:	0013      	movs	r3, r2
 80022ea:	693a      	ldr	r2, [r7, #16]
 80022ec:	4313      	orrs	r3, r2
 80022ee:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	693a      	ldr	r2, [r7, #16]
 80022f4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80022f6:	683b      	ldr	r3, [r7, #0]
 80022f8:	685a      	ldr	r2, [r3, #4]
 80022fa:	23c0      	movs	r3, #192	@ 0xc0
 80022fc:	029b      	lsls	r3, r3, #10
 80022fe:	4013      	ands	r3, r2
 8002300:	d100      	bne.n	8002304 <HAL_GPIO_Init+0x174>
 8002302:	e092      	b.n	800242a <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8002304:	4a50      	ldr	r2, [pc, #320]	@ (8002448 <HAL_GPIO_Init+0x2b8>)
 8002306:	697b      	ldr	r3, [r7, #20]
 8002308:	089b      	lsrs	r3, r3, #2
 800230a:	3318      	adds	r3, #24
 800230c:	009b      	lsls	r3, r3, #2
 800230e:	589b      	ldr	r3, [r3, r2]
 8002310:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8002312:	697b      	ldr	r3, [r7, #20]
 8002314:	2203      	movs	r2, #3
 8002316:	4013      	ands	r3, r2
 8002318:	00db      	lsls	r3, r3, #3
 800231a:	220f      	movs	r2, #15
 800231c:	409a      	lsls	r2, r3
 800231e:	0013      	movs	r3, r2
 8002320:	43da      	mvns	r2, r3
 8002322:	693b      	ldr	r3, [r7, #16]
 8002324:	4013      	ands	r3, r2
 8002326:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8002328:	687a      	ldr	r2, [r7, #4]
 800232a:	23a0      	movs	r3, #160	@ 0xa0
 800232c:	05db      	lsls	r3, r3, #23
 800232e:	429a      	cmp	r2, r3
 8002330:	d013      	beq.n	800235a <HAL_GPIO_Init+0x1ca>
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	4a45      	ldr	r2, [pc, #276]	@ (800244c <HAL_GPIO_Init+0x2bc>)
 8002336:	4293      	cmp	r3, r2
 8002338:	d00d      	beq.n	8002356 <HAL_GPIO_Init+0x1c6>
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	4a44      	ldr	r2, [pc, #272]	@ (8002450 <HAL_GPIO_Init+0x2c0>)
 800233e:	4293      	cmp	r3, r2
 8002340:	d007      	beq.n	8002352 <HAL_GPIO_Init+0x1c2>
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	4a43      	ldr	r2, [pc, #268]	@ (8002454 <HAL_GPIO_Init+0x2c4>)
 8002346:	4293      	cmp	r3, r2
 8002348:	d101      	bne.n	800234e <HAL_GPIO_Init+0x1be>
 800234a:	2303      	movs	r3, #3
 800234c:	e006      	b.n	800235c <HAL_GPIO_Init+0x1cc>
 800234e:	2305      	movs	r3, #5
 8002350:	e004      	b.n	800235c <HAL_GPIO_Init+0x1cc>
 8002352:	2302      	movs	r3, #2
 8002354:	e002      	b.n	800235c <HAL_GPIO_Init+0x1cc>
 8002356:	2301      	movs	r3, #1
 8002358:	e000      	b.n	800235c <HAL_GPIO_Init+0x1cc>
 800235a:	2300      	movs	r3, #0
 800235c:	697a      	ldr	r2, [r7, #20]
 800235e:	2103      	movs	r1, #3
 8002360:	400a      	ands	r2, r1
 8002362:	00d2      	lsls	r2, r2, #3
 8002364:	4093      	lsls	r3, r2
 8002366:	693a      	ldr	r2, [r7, #16]
 8002368:	4313      	orrs	r3, r2
 800236a:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 800236c:	4936      	ldr	r1, [pc, #216]	@ (8002448 <HAL_GPIO_Init+0x2b8>)
 800236e:	697b      	ldr	r3, [r7, #20]
 8002370:	089b      	lsrs	r3, r3, #2
 8002372:	3318      	adds	r3, #24
 8002374:	009b      	lsls	r3, r3, #2
 8002376:	693a      	ldr	r2, [r7, #16]
 8002378:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800237a:	4b33      	ldr	r3, [pc, #204]	@ (8002448 <HAL_GPIO_Init+0x2b8>)
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	43da      	mvns	r2, r3
 8002384:	693b      	ldr	r3, [r7, #16]
 8002386:	4013      	ands	r3, r2
 8002388:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800238a:	683b      	ldr	r3, [r7, #0]
 800238c:	685a      	ldr	r2, [r3, #4]
 800238e:	2380      	movs	r3, #128	@ 0x80
 8002390:	035b      	lsls	r3, r3, #13
 8002392:	4013      	ands	r3, r2
 8002394:	d003      	beq.n	800239e <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8002396:	693a      	ldr	r2, [r7, #16]
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	4313      	orrs	r3, r2
 800239c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800239e:	4b2a      	ldr	r3, [pc, #168]	@ (8002448 <HAL_GPIO_Init+0x2b8>)
 80023a0:	693a      	ldr	r2, [r7, #16]
 80023a2:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 80023a4:	4b28      	ldr	r3, [pc, #160]	@ (8002448 <HAL_GPIO_Init+0x2b8>)
 80023a6:	685b      	ldr	r3, [r3, #4]
 80023a8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	43da      	mvns	r2, r3
 80023ae:	693b      	ldr	r3, [r7, #16]
 80023b0:	4013      	ands	r3, r2
 80023b2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80023b4:	683b      	ldr	r3, [r7, #0]
 80023b6:	685a      	ldr	r2, [r3, #4]
 80023b8:	2380      	movs	r3, #128	@ 0x80
 80023ba:	039b      	lsls	r3, r3, #14
 80023bc:	4013      	ands	r3, r2
 80023be:	d003      	beq.n	80023c8 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 80023c0:	693a      	ldr	r2, [r7, #16]
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	4313      	orrs	r3, r2
 80023c6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80023c8:	4b1f      	ldr	r3, [pc, #124]	@ (8002448 <HAL_GPIO_Init+0x2b8>)
 80023ca:	693a      	ldr	r2, [r7, #16]
 80023cc:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80023ce:	4a1e      	ldr	r2, [pc, #120]	@ (8002448 <HAL_GPIO_Init+0x2b8>)
 80023d0:	2384      	movs	r3, #132	@ 0x84
 80023d2:	58d3      	ldr	r3, [r2, r3]
 80023d4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	43da      	mvns	r2, r3
 80023da:	693b      	ldr	r3, [r7, #16]
 80023dc:	4013      	ands	r3, r2
 80023de:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80023e0:	683b      	ldr	r3, [r7, #0]
 80023e2:	685a      	ldr	r2, [r3, #4]
 80023e4:	2380      	movs	r3, #128	@ 0x80
 80023e6:	029b      	lsls	r3, r3, #10
 80023e8:	4013      	ands	r3, r2
 80023ea:	d003      	beq.n	80023f4 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 80023ec:	693a      	ldr	r2, [r7, #16]
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	4313      	orrs	r3, r2
 80023f2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80023f4:	4914      	ldr	r1, [pc, #80]	@ (8002448 <HAL_GPIO_Init+0x2b8>)
 80023f6:	2284      	movs	r2, #132	@ 0x84
 80023f8:	693b      	ldr	r3, [r7, #16]
 80023fa:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 80023fc:	4a12      	ldr	r2, [pc, #72]	@ (8002448 <HAL_GPIO_Init+0x2b8>)
 80023fe:	2380      	movs	r3, #128	@ 0x80
 8002400:	58d3      	ldr	r3, [r2, r3]
 8002402:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	43da      	mvns	r2, r3
 8002408:	693b      	ldr	r3, [r7, #16]
 800240a:	4013      	ands	r3, r2
 800240c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800240e:	683b      	ldr	r3, [r7, #0]
 8002410:	685a      	ldr	r2, [r3, #4]
 8002412:	2380      	movs	r3, #128	@ 0x80
 8002414:	025b      	lsls	r3, r3, #9
 8002416:	4013      	ands	r3, r2
 8002418:	d003      	beq.n	8002422 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 800241a:	693a      	ldr	r2, [r7, #16]
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	4313      	orrs	r3, r2
 8002420:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002422:	4909      	ldr	r1, [pc, #36]	@ (8002448 <HAL_GPIO_Init+0x2b8>)
 8002424:	2280      	movs	r2, #128	@ 0x80
 8002426:	693b      	ldr	r3, [r7, #16]
 8002428:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 800242a:	697b      	ldr	r3, [r7, #20]
 800242c:	3301      	adds	r3, #1
 800242e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002430:	683b      	ldr	r3, [r7, #0]
 8002432:	681a      	ldr	r2, [r3, #0]
 8002434:	697b      	ldr	r3, [r7, #20]
 8002436:	40da      	lsrs	r2, r3
 8002438:	1e13      	subs	r3, r2, #0
 800243a:	d000      	beq.n	800243e <HAL_GPIO_Init+0x2ae>
 800243c:	e6b0      	b.n	80021a0 <HAL_GPIO_Init+0x10>
  }
}
 800243e:	46c0      	nop			@ (mov r8, r8)
 8002440:	46c0      	nop			@ (mov r8, r8)
 8002442:	46bd      	mov	sp, r7
 8002444:	b006      	add	sp, #24
 8002446:	bd80      	pop	{r7, pc}
 8002448:	40021800 	.word	0x40021800
 800244c:	50000400 	.word	0x50000400
 8002450:	50000800 	.word	0x50000800
 8002454:	50000c00 	.word	0x50000c00

08002458 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002458:	b580      	push	{r7, lr}
 800245a:	b082      	sub	sp, #8
 800245c:	af00      	add	r7, sp, #0
 800245e:	6078      	str	r0, [r7, #4]
 8002460:	0008      	movs	r0, r1
 8002462:	0011      	movs	r1, r2
 8002464:	1cbb      	adds	r3, r7, #2
 8002466:	1c02      	adds	r2, r0, #0
 8002468:	801a      	strh	r2, [r3, #0]
 800246a:	1c7b      	adds	r3, r7, #1
 800246c:	1c0a      	adds	r2, r1, #0
 800246e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002470:	1c7b      	adds	r3, r7, #1
 8002472:	781b      	ldrb	r3, [r3, #0]
 8002474:	2b00      	cmp	r3, #0
 8002476:	d004      	beq.n	8002482 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002478:	1cbb      	adds	r3, r7, #2
 800247a:	881a      	ldrh	r2, [r3, #0]
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002480:	e003      	b.n	800248a <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002482:	1cbb      	adds	r3, r7, #2
 8002484:	881a      	ldrh	r2, [r3, #0]
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800248a:	46c0      	nop			@ (mov r8, r8)
 800248c:	46bd      	mov	sp, r7
 800248e:	b002      	add	sp, #8
 8002490:	bd80      	pop	{r7, pc}
	...

08002494 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	b082      	sub	sp, #8
 8002498:	af00      	add	r7, sp, #0
 800249a:	0002      	movs	r2, r0
 800249c:	1dbb      	adds	r3, r7, #6
 800249e:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 80024a0:	4b10      	ldr	r3, [pc, #64]	@ (80024e4 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80024a2:	68db      	ldr	r3, [r3, #12]
 80024a4:	1dba      	adds	r2, r7, #6
 80024a6:	8812      	ldrh	r2, [r2, #0]
 80024a8:	4013      	ands	r3, r2
 80024aa:	d008      	beq.n	80024be <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 80024ac:	4b0d      	ldr	r3, [pc, #52]	@ (80024e4 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80024ae:	1dba      	adds	r2, r7, #6
 80024b0:	8812      	ldrh	r2, [r2, #0]
 80024b2:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 80024b4:	1dbb      	adds	r3, r7, #6
 80024b6:	881b      	ldrh	r3, [r3, #0]
 80024b8:	0018      	movs	r0, r3
 80024ba:	f000 f815 	bl	80024e8 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
 80024be:	4b09      	ldr	r3, [pc, #36]	@ (80024e4 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80024c0:	691b      	ldr	r3, [r3, #16]
 80024c2:	1dba      	adds	r2, r7, #6
 80024c4:	8812      	ldrh	r2, [r2, #0]
 80024c6:	4013      	ands	r3, r2
 80024c8:	d008      	beq.n	80024dc <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 80024ca:	4b06      	ldr	r3, [pc, #24]	@ (80024e4 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80024cc:	1dba      	adds	r2, r7, #6
 80024ce:	8812      	ldrh	r2, [r2, #0]
 80024d0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 80024d2:	1dbb      	adds	r3, r7, #6
 80024d4:	881b      	ldrh	r3, [r3, #0]
 80024d6:	0018      	movs	r0, r3
 80024d8:	f000 f810 	bl	80024fc <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 80024dc:	46c0      	nop			@ (mov r8, r8)
 80024de:	46bd      	mov	sp, r7
 80024e0:	b002      	add	sp, #8
 80024e2:	bd80      	pop	{r7, pc}
 80024e4:	40021800 	.word	0x40021800

080024e8 <HAL_GPIO_EXTI_Rising_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 80024e8:	b580      	push	{r7, lr}
 80024ea:	b082      	sub	sp, #8
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	0002      	movs	r2, r0
 80024f0:	1dbb      	adds	r3, r7, #6
 80024f2:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
 80024f4:	46c0      	nop			@ (mov r8, r8)
 80024f6:	46bd      	mov	sp, r7
 80024f8:	b002      	add	sp, #8
 80024fa:	bd80      	pop	{r7, pc}

080024fc <HAL_GPIO_EXTI_Falling_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	b082      	sub	sp, #8
 8002500:	af00      	add	r7, sp, #0
 8002502:	0002      	movs	r2, r0
 8002504:	1dbb      	adds	r3, r7, #6
 8002506:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Falling_Callback could be implemented in the user file
   */
}
 8002508:	46c0      	nop			@ (mov r8, r8)
 800250a:	46bd      	mov	sp, r7
 800250c:	b002      	add	sp, #8
 800250e:	bd80      	pop	{r7, pc}

08002510 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	b082      	sub	sp, #8
 8002514:	af00      	add	r7, sp, #0
 8002516:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	2b00      	cmp	r3, #0
 800251c:	d101      	bne.n	8002522 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800251e:	2301      	movs	r3, #1
 8002520:	e08f      	b.n	8002642 <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	2241      	movs	r2, #65	@ 0x41
 8002526:	5c9b      	ldrb	r3, [r3, r2]
 8002528:	b2db      	uxtb	r3, r3
 800252a:	2b00      	cmp	r3, #0
 800252c:	d107      	bne.n	800253e <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	2240      	movs	r2, #64	@ 0x40
 8002532:	2100      	movs	r1, #0
 8002534:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	0018      	movs	r0, r3
 800253a:	f7fe f9c9 	bl	80008d0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	2241      	movs	r2, #65	@ 0x41
 8002542:	2124      	movs	r1, #36	@ 0x24
 8002544:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	681a      	ldr	r2, [r3, #0]
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	2101      	movs	r1, #1
 8002552:	438a      	bics	r2, r1
 8002554:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	685a      	ldr	r2, [r3, #4]
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	493b      	ldr	r1, [pc, #236]	@ (800264c <HAL_I2C_Init+0x13c>)
 8002560:	400a      	ands	r2, r1
 8002562:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	689a      	ldr	r2, [r3, #8]
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	4938      	ldr	r1, [pc, #224]	@ (8002650 <HAL_I2C_Init+0x140>)
 8002570:	400a      	ands	r2, r1
 8002572:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	68db      	ldr	r3, [r3, #12]
 8002578:	2b01      	cmp	r3, #1
 800257a:	d108      	bne.n	800258e <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	689a      	ldr	r2, [r3, #8]
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	2180      	movs	r1, #128	@ 0x80
 8002586:	0209      	lsls	r1, r1, #8
 8002588:	430a      	orrs	r2, r1
 800258a:	609a      	str	r2, [r3, #8]
 800258c:	e007      	b.n	800259e <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	689a      	ldr	r2, [r3, #8]
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	2184      	movs	r1, #132	@ 0x84
 8002598:	0209      	lsls	r1, r1, #8
 800259a:	430a      	orrs	r2, r1
 800259c:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	68db      	ldr	r3, [r3, #12]
 80025a2:	2b02      	cmp	r3, #2
 80025a4:	d109      	bne.n	80025ba <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	685a      	ldr	r2, [r3, #4]
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	2180      	movs	r1, #128	@ 0x80
 80025b2:	0109      	lsls	r1, r1, #4
 80025b4:	430a      	orrs	r2, r1
 80025b6:	605a      	str	r2, [r3, #4]
 80025b8:	e007      	b.n	80025ca <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	685a      	ldr	r2, [r3, #4]
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	4923      	ldr	r1, [pc, #140]	@ (8002654 <HAL_I2C_Init+0x144>)
 80025c6:	400a      	ands	r2, r1
 80025c8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	685a      	ldr	r2, [r3, #4]
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	4920      	ldr	r1, [pc, #128]	@ (8002658 <HAL_I2C_Init+0x148>)
 80025d6:	430a      	orrs	r2, r1
 80025d8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	68da      	ldr	r2, [r3, #12]
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	491a      	ldr	r1, [pc, #104]	@ (8002650 <HAL_I2C_Init+0x140>)
 80025e6:	400a      	ands	r2, r1
 80025e8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	691a      	ldr	r2, [r3, #16]
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	695b      	ldr	r3, [r3, #20]
 80025f2:	431a      	orrs	r2, r3
 80025f4:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	699b      	ldr	r3, [r3, #24]
 80025fa:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	430a      	orrs	r2, r1
 8002602:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	69d9      	ldr	r1, [r3, #28]
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	6a1a      	ldr	r2, [r3, #32]
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	430a      	orrs	r2, r1
 8002612:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	681a      	ldr	r2, [r3, #0]
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	2101      	movs	r1, #1
 8002620:	430a      	orrs	r2, r1
 8002622:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	2200      	movs	r2, #0
 8002628:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	2241      	movs	r2, #65	@ 0x41
 800262e:	2120      	movs	r1, #32
 8002630:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	2200      	movs	r2, #0
 8002636:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	2242      	movs	r2, #66	@ 0x42
 800263c:	2100      	movs	r1, #0
 800263e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002640:	2300      	movs	r3, #0
}
 8002642:	0018      	movs	r0, r3
 8002644:	46bd      	mov	sp, r7
 8002646:	b002      	add	sp, #8
 8002648:	bd80      	pop	{r7, pc}
 800264a:	46c0      	nop			@ (mov r8, r8)
 800264c:	f0ffffff 	.word	0xf0ffffff
 8002650:	ffff7fff 	.word	0xffff7fff
 8002654:	fffff7ff 	.word	0xfffff7ff
 8002658:	02008000 	.word	0x02008000

0800265c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800265c:	b580      	push	{r7, lr}
 800265e:	b082      	sub	sp, #8
 8002660:	af00      	add	r7, sp, #0
 8002662:	6078      	str	r0, [r7, #4]
 8002664:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	2241      	movs	r2, #65	@ 0x41
 800266a:	5c9b      	ldrb	r3, [r3, r2]
 800266c:	b2db      	uxtb	r3, r3
 800266e:	2b20      	cmp	r3, #32
 8002670:	d138      	bne.n	80026e4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	2240      	movs	r2, #64	@ 0x40
 8002676:	5c9b      	ldrb	r3, [r3, r2]
 8002678:	2b01      	cmp	r3, #1
 800267a:	d101      	bne.n	8002680 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800267c:	2302      	movs	r3, #2
 800267e:	e032      	b.n	80026e6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	2240      	movs	r2, #64	@ 0x40
 8002684:	2101      	movs	r1, #1
 8002686:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	2241      	movs	r2, #65	@ 0x41
 800268c:	2124      	movs	r1, #36	@ 0x24
 800268e:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	681a      	ldr	r2, [r3, #0]
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	2101      	movs	r1, #1
 800269c:	438a      	bics	r2, r1
 800269e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	681a      	ldr	r2, [r3, #0]
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	4911      	ldr	r1, [pc, #68]	@ (80026f0 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 80026ac:	400a      	ands	r2, r1
 80026ae:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	6819      	ldr	r1, [r3, #0]
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	683a      	ldr	r2, [r7, #0]
 80026bc:	430a      	orrs	r2, r1
 80026be:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	681a      	ldr	r2, [r3, #0]
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	2101      	movs	r1, #1
 80026cc:	430a      	orrs	r2, r1
 80026ce:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	2241      	movs	r2, #65	@ 0x41
 80026d4:	2120      	movs	r1, #32
 80026d6:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	2240      	movs	r2, #64	@ 0x40
 80026dc:	2100      	movs	r1, #0
 80026de:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80026e0:	2300      	movs	r3, #0
 80026e2:	e000      	b.n	80026e6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80026e4:	2302      	movs	r3, #2
  }
}
 80026e6:	0018      	movs	r0, r3
 80026e8:	46bd      	mov	sp, r7
 80026ea:	b002      	add	sp, #8
 80026ec:	bd80      	pop	{r7, pc}
 80026ee:	46c0      	nop			@ (mov r8, r8)
 80026f0:	ffffefff 	.word	0xffffefff

080026f4 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80026f4:	b580      	push	{r7, lr}
 80026f6:	b084      	sub	sp, #16
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	6078      	str	r0, [r7, #4]
 80026fc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	2241      	movs	r2, #65	@ 0x41
 8002702:	5c9b      	ldrb	r3, [r3, r2]
 8002704:	b2db      	uxtb	r3, r3
 8002706:	2b20      	cmp	r3, #32
 8002708:	d139      	bne.n	800277e <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	2240      	movs	r2, #64	@ 0x40
 800270e:	5c9b      	ldrb	r3, [r3, r2]
 8002710:	2b01      	cmp	r3, #1
 8002712:	d101      	bne.n	8002718 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002714:	2302      	movs	r3, #2
 8002716:	e033      	b.n	8002780 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	2240      	movs	r2, #64	@ 0x40
 800271c:	2101      	movs	r1, #1
 800271e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	2241      	movs	r2, #65	@ 0x41
 8002724:	2124      	movs	r1, #36	@ 0x24
 8002726:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	681a      	ldr	r2, [r3, #0]
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	2101      	movs	r1, #1
 8002734:	438a      	bics	r2, r1
 8002736:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	4a11      	ldr	r2, [pc, #68]	@ (8002788 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8002744:	4013      	ands	r3, r2
 8002746:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002748:	683b      	ldr	r3, [r7, #0]
 800274a:	021b      	lsls	r3, r3, #8
 800274c:	68fa      	ldr	r2, [r7, #12]
 800274e:	4313      	orrs	r3, r2
 8002750:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	68fa      	ldr	r2, [r7, #12]
 8002758:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	681a      	ldr	r2, [r3, #0]
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	2101      	movs	r1, #1
 8002766:	430a      	orrs	r2, r1
 8002768:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	2241      	movs	r2, #65	@ 0x41
 800276e:	2120      	movs	r1, #32
 8002770:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	2240      	movs	r2, #64	@ 0x40
 8002776:	2100      	movs	r1, #0
 8002778:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800277a:	2300      	movs	r3, #0
 800277c:	e000      	b.n	8002780 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800277e:	2302      	movs	r3, #2
  }
}
 8002780:	0018      	movs	r0, r3
 8002782:	46bd      	mov	sp, r7
 8002784:	b004      	add	sp, #16
 8002786:	bd80      	pop	{r7, pc}
 8002788:	fffff0ff 	.word	0xfffff0ff

0800278c <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	b084      	sub	sp, #16
 8002790:	af00      	add	r7, sp, #0
 8002792:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	2b00      	cmp	r3, #0
 8002798:	d101      	bne.n	800279e <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 800279a:	2301      	movs	r3, #1
 800279c:	e03d      	b.n	800281a <HAL_IWDG_Init+0x8e>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	4a20      	ldr	r2, [pc, #128]	@ (8002824 <HAL_IWDG_Init+0x98>)
 80027a4:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	4a1f      	ldr	r2, [pc, #124]	@ (8002828 <HAL_IWDG_Init+0x9c>)
 80027ac:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	687a      	ldr	r2, [r7, #4]
 80027b4:	6852      	ldr	r2, [r2, #4]
 80027b6:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	687a      	ldr	r2, [r7, #4]
 80027be:	6892      	ldr	r2, [r2, #8]
 80027c0:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 80027c2:	f7fe fdfb 	bl	80013bc <HAL_GetTick>
 80027c6:	0003      	movs	r3, r0
 80027c8:	60fb      	str	r3, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80027ca:	e00e      	b.n	80027ea <HAL_IWDG_Init+0x5e>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 80027cc:	f7fe fdf6 	bl	80013bc <HAL_GetTick>
 80027d0:	0002      	movs	r2, r0
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	1ad3      	subs	r3, r2, r3
 80027d6:	2b31      	cmp	r3, #49	@ 0x31
 80027d8:	d907      	bls.n	80027ea <HAL_IWDG_Init+0x5e>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	68db      	ldr	r3, [r3, #12]
 80027e0:	2207      	movs	r2, #7
 80027e2:	4013      	ands	r3, r2
 80027e4:	d001      	beq.n	80027ea <HAL_IWDG_Init+0x5e>
      {
        return HAL_TIMEOUT;
 80027e6:	2303      	movs	r3, #3
 80027e8:	e017      	b.n	800281a <HAL_IWDG_Init+0x8e>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	68db      	ldr	r3, [r3, #12]
 80027f0:	2207      	movs	r2, #7
 80027f2:	4013      	ands	r3, r2
 80027f4:	d1ea      	bne.n	80027cc <HAL_IWDG_Init+0x40>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	691a      	ldr	r2, [r3, #16]
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	68db      	ldr	r3, [r3, #12]
 8002800:	429a      	cmp	r2, r3
 8002802:	d005      	beq.n	8002810 <HAL_IWDG_Init+0x84>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	687a      	ldr	r2, [r7, #4]
 800280a:	68d2      	ldr	r2, [r2, #12]
 800280c:	611a      	str	r2, [r3, #16]
 800280e:	e003      	b.n	8002818 <HAL_IWDG_Init+0x8c>
  }
  else
  {
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	4a05      	ldr	r2, [pc, #20]	@ (800282c <HAL_IWDG_Init+0xa0>)
 8002816:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002818:	2300      	movs	r3, #0
}
 800281a:	0018      	movs	r0, r3
 800281c:	46bd      	mov	sp, r7
 800281e:	b004      	add	sp, #16
 8002820:	bd80      	pop	{r7, pc}
 8002822:	46c0      	nop			@ (mov r8, r8)
 8002824:	0000cccc 	.word	0x0000cccc
 8002828:	00005555 	.word	0x00005555
 800282c:	0000aaaa 	.word	0x0000aaaa

08002830 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8002830:	b580      	push	{r7, lr}
 8002832:	b082      	sub	sp, #8
 8002834:	af00      	add	r7, sp, #0
 8002836:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	4a03      	ldr	r2, [pc, #12]	@ (800284c <HAL_IWDG_Refresh+0x1c>)
 800283e:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8002840:	2300      	movs	r3, #0
}
 8002842:	0018      	movs	r0, r3
 8002844:	46bd      	mov	sp, r7
 8002846:	b002      	add	sp, #8
 8002848:	bd80      	pop	{r7, pc}
 800284a:	46c0      	nop			@ (mov r8, r8)
 800284c:	0000aaaa 	.word	0x0000aaaa

08002850 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002850:	b580      	push	{r7, lr}
 8002852:	b084      	sub	sp, #16
 8002854:	af00      	add	r7, sp, #0
 8002856:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8002858:	4b19      	ldr	r3, [pc, #100]	@ (80028c0 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	4a19      	ldr	r2, [pc, #100]	@ (80028c4 <HAL_PWREx_ControlVoltageScaling+0x74>)
 800285e:	4013      	ands	r3, r2
 8002860:	0019      	movs	r1, r3
 8002862:	4b17      	ldr	r3, [pc, #92]	@ (80028c0 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002864:	687a      	ldr	r2, [r7, #4]
 8002866:	430a      	orrs	r2, r1
 8002868:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800286a:	687a      	ldr	r2, [r7, #4]
 800286c:	2380      	movs	r3, #128	@ 0x80
 800286e:	009b      	lsls	r3, r3, #2
 8002870:	429a      	cmp	r2, r3
 8002872:	d11f      	bne.n	80028b4 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8002874:	4b14      	ldr	r3, [pc, #80]	@ (80028c8 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8002876:	681a      	ldr	r2, [r3, #0]
 8002878:	0013      	movs	r3, r2
 800287a:	005b      	lsls	r3, r3, #1
 800287c:	189b      	adds	r3, r3, r2
 800287e:	005b      	lsls	r3, r3, #1
 8002880:	4912      	ldr	r1, [pc, #72]	@ (80028cc <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8002882:	0018      	movs	r0, r3
 8002884:	f7fd fc98 	bl	80001b8 <__udivsi3>
 8002888:	0003      	movs	r3, r0
 800288a:	3301      	adds	r3, #1
 800288c:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800288e:	e008      	b.n	80028a2 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	2b00      	cmp	r3, #0
 8002894:	d003      	beq.n	800289e <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	3b01      	subs	r3, #1
 800289a:	60fb      	str	r3, [r7, #12]
 800289c:	e001      	b.n	80028a2 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 800289e:	2303      	movs	r3, #3
 80028a0:	e009      	b.n	80028b6 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80028a2:	4b07      	ldr	r3, [pc, #28]	@ (80028c0 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80028a4:	695a      	ldr	r2, [r3, #20]
 80028a6:	2380      	movs	r3, #128	@ 0x80
 80028a8:	00db      	lsls	r3, r3, #3
 80028aa:	401a      	ands	r2, r3
 80028ac:	2380      	movs	r3, #128	@ 0x80
 80028ae:	00db      	lsls	r3, r3, #3
 80028b0:	429a      	cmp	r2, r3
 80028b2:	d0ed      	beq.n	8002890 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 80028b4:	2300      	movs	r3, #0
}
 80028b6:	0018      	movs	r0, r3
 80028b8:	46bd      	mov	sp, r7
 80028ba:	b004      	add	sp, #16
 80028bc:	bd80      	pop	{r7, pc}
 80028be:	46c0      	nop			@ (mov r8, r8)
 80028c0:	40007000 	.word	0x40007000
 80028c4:	fffff9ff 	.word	0xfffff9ff
 80028c8:	20000000 	.word	0x20000000
 80028cc:	000f4240 	.word	0x000f4240

080028d0 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80028d0:	b580      	push	{r7, lr}
 80028d2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 80028d4:	4b03      	ldr	r3, [pc, #12]	@ (80028e4 <LL_RCC_GetAPB1Prescaler+0x14>)
 80028d6:	689a      	ldr	r2, [r3, #8]
 80028d8:	23e0      	movs	r3, #224	@ 0xe0
 80028da:	01db      	lsls	r3, r3, #7
 80028dc:	4013      	ands	r3, r2
}
 80028de:	0018      	movs	r0, r3
 80028e0:	46bd      	mov	sp, r7
 80028e2:	bd80      	pop	{r7, pc}
 80028e4:	40021000 	.word	0x40021000

080028e8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80028e8:	b580      	push	{r7, lr}
 80028ea:	b088      	sub	sp, #32
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d101      	bne.n	80028fa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80028f6:	2301      	movs	r3, #1
 80028f8:	e2f3      	b.n	8002ee2 <HAL_RCC_OscConfig+0x5fa>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	2201      	movs	r2, #1
 8002900:	4013      	ands	r3, r2
 8002902:	d100      	bne.n	8002906 <HAL_RCC_OscConfig+0x1e>
 8002904:	e07c      	b.n	8002a00 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002906:	4bc3      	ldr	r3, [pc, #780]	@ (8002c14 <HAL_RCC_OscConfig+0x32c>)
 8002908:	689b      	ldr	r3, [r3, #8]
 800290a:	2238      	movs	r2, #56	@ 0x38
 800290c:	4013      	ands	r3, r2
 800290e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002910:	4bc0      	ldr	r3, [pc, #768]	@ (8002c14 <HAL_RCC_OscConfig+0x32c>)
 8002912:	68db      	ldr	r3, [r3, #12]
 8002914:	2203      	movs	r2, #3
 8002916:	4013      	ands	r3, r2
 8002918:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 800291a:	69bb      	ldr	r3, [r7, #24]
 800291c:	2b10      	cmp	r3, #16
 800291e:	d102      	bne.n	8002926 <HAL_RCC_OscConfig+0x3e>
 8002920:	697b      	ldr	r3, [r7, #20]
 8002922:	2b03      	cmp	r3, #3
 8002924:	d002      	beq.n	800292c <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8002926:	69bb      	ldr	r3, [r7, #24]
 8002928:	2b08      	cmp	r3, #8
 800292a:	d10b      	bne.n	8002944 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800292c:	4bb9      	ldr	r3, [pc, #740]	@ (8002c14 <HAL_RCC_OscConfig+0x32c>)
 800292e:	681a      	ldr	r2, [r3, #0]
 8002930:	2380      	movs	r3, #128	@ 0x80
 8002932:	029b      	lsls	r3, r3, #10
 8002934:	4013      	ands	r3, r2
 8002936:	d062      	beq.n	80029fe <HAL_RCC_OscConfig+0x116>
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	685b      	ldr	r3, [r3, #4]
 800293c:	2b00      	cmp	r3, #0
 800293e:	d15e      	bne.n	80029fe <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8002940:	2301      	movs	r3, #1
 8002942:	e2ce      	b.n	8002ee2 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	685a      	ldr	r2, [r3, #4]
 8002948:	2380      	movs	r3, #128	@ 0x80
 800294a:	025b      	lsls	r3, r3, #9
 800294c:	429a      	cmp	r2, r3
 800294e:	d107      	bne.n	8002960 <HAL_RCC_OscConfig+0x78>
 8002950:	4bb0      	ldr	r3, [pc, #704]	@ (8002c14 <HAL_RCC_OscConfig+0x32c>)
 8002952:	681a      	ldr	r2, [r3, #0]
 8002954:	4baf      	ldr	r3, [pc, #700]	@ (8002c14 <HAL_RCC_OscConfig+0x32c>)
 8002956:	2180      	movs	r1, #128	@ 0x80
 8002958:	0249      	lsls	r1, r1, #9
 800295a:	430a      	orrs	r2, r1
 800295c:	601a      	str	r2, [r3, #0]
 800295e:	e020      	b.n	80029a2 <HAL_RCC_OscConfig+0xba>
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	685a      	ldr	r2, [r3, #4]
 8002964:	23a0      	movs	r3, #160	@ 0xa0
 8002966:	02db      	lsls	r3, r3, #11
 8002968:	429a      	cmp	r2, r3
 800296a:	d10e      	bne.n	800298a <HAL_RCC_OscConfig+0xa2>
 800296c:	4ba9      	ldr	r3, [pc, #676]	@ (8002c14 <HAL_RCC_OscConfig+0x32c>)
 800296e:	681a      	ldr	r2, [r3, #0]
 8002970:	4ba8      	ldr	r3, [pc, #672]	@ (8002c14 <HAL_RCC_OscConfig+0x32c>)
 8002972:	2180      	movs	r1, #128	@ 0x80
 8002974:	02c9      	lsls	r1, r1, #11
 8002976:	430a      	orrs	r2, r1
 8002978:	601a      	str	r2, [r3, #0]
 800297a:	4ba6      	ldr	r3, [pc, #664]	@ (8002c14 <HAL_RCC_OscConfig+0x32c>)
 800297c:	681a      	ldr	r2, [r3, #0]
 800297e:	4ba5      	ldr	r3, [pc, #660]	@ (8002c14 <HAL_RCC_OscConfig+0x32c>)
 8002980:	2180      	movs	r1, #128	@ 0x80
 8002982:	0249      	lsls	r1, r1, #9
 8002984:	430a      	orrs	r2, r1
 8002986:	601a      	str	r2, [r3, #0]
 8002988:	e00b      	b.n	80029a2 <HAL_RCC_OscConfig+0xba>
 800298a:	4ba2      	ldr	r3, [pc, #648]	@ (8002c14 <HAL_RCC_OscConfig+0x32c>)
 800298c:	681a      	ldr	r2, [r3, #0]
 800298e:	4ba1      	ldr	r3, [pc, #644]	@ (8002c14 <HAL_RCC_OscConfig+0x32c>)
 8002990:	49a1      	ldr	r1, [pc, #644]	@ (8002c18 <HAL_RCC_OscConfig+0x330>)
 8002992:	400a      	ands	r2, r1
 8002994:	601a      	str	r2, [r3, #0]
 8002996:	4b9f      	ldr	r3, [pc, #636]	@ (8002c14 <HAL_RCC_OscConfig+0x32c>)
 8002998:	681a      	ldr	r2, [r3, #0]
 800299a:	4b9e      	ldr	r3, [pc, #632]	@ (8002c14 <HAL_RCC_OscConfig+0x32c>)
 800299c:	499f      	ldr	r1, [pc, #636]	@ (8002c1c <HAL_RCC_OscConfig+0x334>)
 800299e:	400a      	ands	r2, r1
 80029a0:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	685b      	ldr	r3, [r3, #4]
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d014      	beq.n	80029d4 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029aa:	f7fe fd07 	bl	80013bc <HAL_GetTick>
 80029ae:	0003      	movs	r3, r0
 80029b0:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80029b2:	e008      	b.n	80029c6 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80029b4:	f7fe fd02 	bl	80013bc <HAL_GetTick>
 80029b8:	0002      	movs	r2, r0
 80029ba:	693b      	ldr	r3, [r7, #16]
 80029bc:	1ad3      	subs	r3, r2, r3
 80029be:	2b64      	cmp	r3, #100	@ 0x64
 80029c0:	d901      	bls.n	80029c6 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 80029c2:	2303      	movs	r3, #3
 80029c4:	e28d      	b.n	8002ee2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80029c6:	4b93      	ldr	r3, [pc, #588]	@ (8002c14 <HAL_RCC_OscConfig+0x32c>)
 80029c8:	681a      	ldr	r2, [r3, #0]
 80029ca:	2380      	movs	r3, #128	@ 0x80
 80029cc:	029b      	lsls	r3, r3, #10
 80029ce:	4013      	ands	r3, r2
 80029d0:	d0f0      	beq.n	80029b4 <HAL_RCC_OscConfig+0xcc>
 80029d2:	e015      	b.n	8002a00 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029d4:	f7fe fcf2 	bl	80013bc <HAL_GetTick>
 80029d8:	0003      	movs	r3, r0
 80029da:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80029dc:	e008      	b.n	80029f0 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80029de:	f7fe fced 	bl	80013bc <HAL_GetTick>
 80029e2:	0002      	movs	r2, r0
 80029e4:	693b      	ldr	r3, [r7, #16]
 80029e6:	1ad3      	subs	r3, r2, r3
 80029e8:	2b64      	cmp	r3, #100	@ 0x64
 80029ea:	d901      	bls.n	80029f0 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 80029ec:	2303      	movs	r3, #3
 80029ee:	e278      	b.n	8002ee2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80029f0:	4b88      	ldr	r3, [pc, #544]	@ (8002c14 <HAL_RCC_OscConfig+0x32c>)
 80029f2:	681a      	ldr	r2, [r3, #0]
 80029f4:	2380      	movs	r3, #128	@ 0x80
 80029f6:	029b      	lsls	r3, r3, #10
 80029f8:	4013      	ands	r3, r2
 80029fa:	d1f0      	bne.n	80029de <HAL_RCC_OscConfig+0xf6>
 80029fc:	e000      	b.n	8002a00 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80029fe:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	2202      	movs	r2, #2
 8002a06:	4013      	ands	r3, r2
 8002a08:	d100      	bne.n	8002a0c <HAL_RCC_OscConfig+0x124>
 8002a0a:	e099      	b.n	8002b40 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002a0c:	4b81      	ldr	r3, [pc, #516]	@ (8002c14 <HAL_RCC_OscConfig+0x32c>)
 8002a0e:	689b      	ldr	r3, [r3, #8]
 8002a10:	2238      	movs	r2, #56	@ 0x38
 8002a12:	4013      	ands	r3, r2
 8002a14:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002a16:	4b7f      	ldr	r3, [pc, #508]	@ (8002c14 <HAL_RCC_OscConfig+0x32c>)
 8002a18:	68db      	ldr	r3, [r3, #12]
 8002a1a:	2203      	movs	r2, #3
 8002a1c:	4013      	ands	r3, r2
 8002a1e:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8002a20:	69bb      	ldr	r3, [r7, #24]
 8002a22:	2b10      	cmp	r3, #16
 8002a24:	d102      	bne.n	8002a2c <HAL_RCC_OscConfig+0x144>
 8002a26:	697b      	ldr	r3, [r7, #20]
 8002a28:	2b02      	cmp	r3, #2
 8002a2a:	d002      	beq.n	8002a32 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8002a2c:	69bb      	ldr	r3, [r7, #24]
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d135      	bne.n	8002a9e <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002a32:	4b78      	ldr	r3, [pc, #480]	@ (8002c14 <HAL_RCC_OscConfig+0x32c>)
 8002a34:	681a      	ldr	r2, [r3, #0]
 8002a36:	2380      	movs	r3, #128	@ 0x80
 8002a38:	00db      	lsls	r3, r3, #3
 8002a3a:	4013      	ands	r3, r2
 8002a3c:	d005      	beq.n	8002a4a <HAL_RCC_OscConfig+0x162>
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	68db      	ldr	r3, [r3, #12]
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d101      	bne.n	8002a4a <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8002a46:	2301      	movs	r3, #1
 8002a48:	e24b      	b.n	8002ee2 <HAL_RCC_OscConfig+0x5fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a4a:	4b72      	ldr	r3, [pc, #456]	@ (8002c14 <HAL_RCC_OscConfig+0x32c>)
 8002a4c:	685b      	ldr	r3, [r3, #4]
 8002a4e:	4a74      	ldr	r2, [pc, #464]	@ (8002c20 <HAL_RCC_OscConfig+0x338>)
 8002a50:	4013      	ands	r3, r2
 8002a52:	0019      	movs	r1, r3
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	695b      	ldr	r3, [r3, #20]
 8002a58:	021a      	lsls	r2, r3, #8
 8002a5a:	4b6e      	ldr	r3, [pc, #440]	@ (8002c14 <HAL_RCC_OscConfig+0x32c>)
 8002a5c:	430a      	orrs	r2, r1
 8002a5e:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002a60:	69bb      	ldr	r3, [r7, #24]
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d112      	bne.n	8002a8c <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002a66:	4b6b      	ldr	r3, [pc, #428]	@ (8002c14 <HAL_RCC_OscConfig+0x32c>)
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	4a6e      	ldr	r2, [pc, #440]	@ (8002c24 <HAL_RCC_OscConfig+0x33c>)
 8002a6c:	4013      	ands	r3, r2
 8002a6e:	0019      	movs	r1, r3
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	691a      	ldr	r2, [r3, #16]
 8002a74:	4b67      	ldr	r3, [pc, #412]	@ (8002c14 <HAL_RCC_OscConfig+0x32c>)
 8002a76:	430a      	orrs	r2, r1
 8002a78:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8002a7a:	4b66      	ldr	r3, [pc, #408]	@ (8002c14 <HAL_RCC_OscConfig+0x32c>)
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	0adb      	lsrs	r3, r3, #11
 8002a80:	2207      	movs	r2, #7
 8002a82:	4013      	ands	r3, r2
 8002a84:	4a68      	ldr	r2, [pc, #416]	@ (8002c28 <HAL_RCC_OscConfig+0x340>)
 8002a86:	40da      	lsrs	r2, r3
 8002a88:	4b68      	ldr	r3, [pc, #416]	@ (8002c2c <HAL_RCC_OscConfig+0x344>)
 8002a8a:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002a8c:	4b68      	ldr	r3, [pc, #416]	@ (8002c30 <HAL_RCC_OscConfig+0x348>)
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	0018      	movs	r0, r3
 8002a92:	f7fe fc37 	bl	8001304 <HAL_InitTick>
 8002a96:	1e03      	subs	r3, r0, #0
 8002a98:	d051      	beq.n	8002b3e <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8002a9a:	2301      	movs	r3, #1
 8002a9c:	e221      	b.n	8002ee2 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	68db      	ldr	r3, [r3, #12]
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d030      	beq.n	8002b08 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002aa6:	4b5b      	ldr	r3, [pc, #364]	@ (8002c14 <HAL_RCC_OscConfig+0x32c>)
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	4a5e      	ldr	r2, [pc, #376]	@ (8002c24 <HAL_RCC_OscConfig+0x33c>)
 8002aac:	4013      	ands	r3, r2
 8002aae:	0019      	movs	r1, r3
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	691a      	ldr	r2, [r3, #16]
 8002ab4:	4b57      	ldr	r3, [pc, #348]	@ (8002c14 <HAL_RCC_OscConfig+0x32c>)
 8002ab6:	430a      	orrs	r2, r1
 8002ab8:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8002aba:	4b56      	ldr	r3, [pc, #344]	@ (8002c14 <HAL_RCC_OscConfig+0x32c>)
 8002abc:	681a      	ldr	r2, [r3, #0]
 8002abe:	4b55      	ldr	r3, [pc, #340]	@ (8002c14 <HAL_RCC_OscConfig+0x32c>)
 8002ac0:	2180      	movs	r1, #128	@ 0x80
 8002ac2:	0049      	lsls	r1, r1, #1
 8002ac4:	430a      	orrs	r2, r1
 8002ac6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ac8:	f7fe fc78 	bl	80013bc <HAL_GetTick>
 8002acc:	0003      	movs	r3, r0
 8002ace:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002ad0:	e008      	b.n	8002ae4 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ad2:	f7fe fc73 	bl	80013bc <HAL_GetTick>
 8002ad6:	0002      	movs	r2, r0
 8002ad8:	693b      	ldr	r3, [r7, #16]
 8002ada:	1ad3      	subs	r3, r2, r3
 8002adc:	2b02      	cmp	r3, #2
 8002ade:	d901      	bls.n	8002ae4 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8002ae0:	2303      	movs	r3, #3
 8002ae2:	e1fe      	b.n	8002ee2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002ae4:	4b4b      	ldr	r3, [pc, #300]	@ (8002c14 <HAL_RCC_OscConfig+0x32c>)
 8002ae6:	681a      	ldr	r2, [r3, #0]
 8002ae8:	2380      	movs	r3, #128	@ 0x80
 8002aea:	00db      	lsls	r3, r3, #3
 8002aec:	4013      	ands	r3, r2
 8002aee:	d0f0      	beq.n	8002ad2 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002af0:	4b48      	ldr	r3, [pc, #288]	@ (8002c14 <HAL_RCC_OscConfig+0x32c>)
 8002af2:	685b      	ldr	r3, [r3, #4]
 8002af4:	4a4a      	ldr	r2, [pc, #296]	@ (8002c20 <HAL_RCC_OscConfig+0x338>)
 8002af6:	4013      	ands	r3, r2
 8002af8:	0019      	movs	r1, r3
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	695b      	ldr	r3, [r3, #20]
 8002afe:	021a      	lsls	r2, r3, #8
 8002b00:	4b44      	ldr	r3, [pc, #272]	@ (8002c14 <HAL_RCC_OscConfig+0x32c>)
 8002b02:	430a      	orrs	r2, r1
 8002b04:	605a      	str	r2, [r3, #4]
 8002b06:	e01b      	b.n	8002b40 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8002b08:	4b42      	ldr	r3, [pc, #264]	@ (8002c14 <HAL_RCC_OscConfig+0x32c>)
 8002b0a:	681a      	ldr	r2, [r3, #0]
 8002b0c:	4b41      	ldr	r3, [pc, #260]	@ (8002c14 <HAL_RCC_OscConfig+0x32c>)
 8002b0e:	4949      	ldr	r1, [pc, #292]	@ (8002c34 <HAL_RCC_OscConfig+0x34c>)
 8002b10:	400a      	ands	r2, r1
 8002b12:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b14:	f7fe fc52 	bl	80013bc <HAL_GetTick>
 8002b18:	0003      	movs	r3, r0
 8002b1a:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002b1c:	e008      	b.n	8002b30 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b1e:	f7fe fc4d 	bl	80013bc <HAL_GetTick>
 8002b22:	0002      	movs	r2, r0
 8002b24:	693b      	ldr	r3, [r7, #16]
 8002b26:	1ad3      	subs	r3, r2, r3
 8002b28:	2b02      	cmp	r3, #2
 8002b2a:	d901      	bls.n	8002b30 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8002b2c:	2303      	movs	r3, #3
 8002b2e:	e1d8      	b.n	8002ee2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002b30:	4b38      	ldr	r3, [pc, #224]	@ (8002c14 <HAL_RCC_OscConfig+0x32c>)
 8002b32:	681a      	ldr	r2, [r3, #0]
 8002b34:	2380      	movs	r3, #128	@ 0x80
 8002b36:	00db      	lsls	r3, r3, #3
 8002b38:	4013      	ands	r3, r2
 8002b3a:	d1f0      	bne.n	8002b1e <HAL_RCC_OscConfig+0x236>
 8002b3c:	e000      	b.n	8002b40 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002b3e:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	2208      	movs	r2, #8
 8002b46:	4013      	ands	r3, r2
 8002b48:	d047      	beq.n	8002bda <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8002b4a:	4b32      	ldr	r3, [pc, #200]	@ (8002c14 <HAL_RCC_OscConfig+0x32c>)
 8002b4c:	689b      	ldr	r3, [r3, #8]
 8002b4e:	2238      	movs	r2, #56	@ 0x38
 8002b50:	4013      	ands	r3, r2
 8002b52:	2b18      	cmp	r3, #24
 8002b54:	d10a      	bne.n	8002b6c <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8002b56:	4b2f      	ldr	r3, [pc, #188]	@ (8002c14 <HAL_RCC_OscConfig+0x32c>)
 8002b58:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b5a:	2202      	movs	r2, #2
 8002b5c:	4013      	ands	r3, r2
 8002b5e:	d03c      	beq.n	8002bda <HAL_RCC_OscConfig+0x2f2>
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	699b      	ldr	r3, [r3, #24]
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d138      	bne.n	8002bda <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8002b68:	2301      	movs	r3, #1
 8002b6a:	e1ba      	b.n	8002ee2 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	699b      	ldr	r3, [r3, #24]
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d019      	beq.n	8002ba8 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8002b74:	4b27      	ldr	r3, [pc, #156]	@ (8002c14 <HAL_RCC_OscConfig+0x32c>)
 8002b76:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002b78:	4b26      	ldr	r3, [pc, #152]	@ (8002c14 <HAL_RCC_OscConfig+0x32c>)
 8002b7a:	2101      	movs	r1, #1
 8002b7c:	430a      	orrs	r2, r1
 8002b7e:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b80:	f7fe fc1c 	bl	80013bc <HAL_GetTick>
 8002b84:	0003      	movs	r3, r0
 8002b86:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002b88:	e008      	b.n	8002b9c <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b8a:	f7fe fc17 	bl	80013bc <HAL_GetTick>
 8002b8e:	0002      	movs	r2, r0
 8002b90:	693b      	ldr	r3, [r7, #16]
 8002b92:	1ad3      	subs	r3, r2, r3
 8002b94:	2b02      	cmp	r3, #2
 8002b96:	d901      	bls.n	8002b9c <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8002b98:	2303      	movs	r3, #3
 8002b9a:	e1a2      	b.n	8002ee2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002b9c:	4b1d      	ldr	r3, [pc, #116]	@ (8002c14 <HAL_RCC_OscConfig+0x32c>)
 8002b9e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ba0:	2202      	movs	r2, #2
 8002ba2:	4013      	ands	r3, r2
 8002ba4:	d0f1      	beq.n	8002b8a <HAL_RCC_OscConfig+0x2a2>
 8002ba6:	e018      	b.n	8002bda <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8002ba8:	4b1a      	ldr	r3, [pc, #104]	@ (8002c14 <HAL_RCC_OscConfig+0x32c>)
 8002baa:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002bac:	4b19      	ldr	r3, [pc, #100]	@ (8002c14 <HAL_RCC_OscConfig+0x32c>)
 8002bae:	2101      	movs	r1, #1
 8002bb0:	438a      	bics	r2, r1
 8002bb2:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bb4:	f7fe fc02 	bl	80013bc <HAL_GetTick>
 8002bb8:	0003      	movs	r3, r0
 8002bba:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002bbc:	e008      	b.n	8002bd0 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002bbe:	f7fe fbfd 	bl	80013bc <HAL_GetTick>
 8002bc2:	0002      	movs	r2, r0
 8002bc4:	693b      	ldr	r3, [r7, #16]
 8002bc6:	1ad3      	subs	r3, r2, r3
 8002bc8:	2b02      	cmp	r3, #2
 8002bca:	d901      	bls.n	8002bd0 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8002bcc:	2303      	movs	r3, #3
 8002bce:	e188      	b.n	8002ee2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002bd0:	4b10      	ldr	r3, [pc, #64]	@ (8002c14 <HAL_RCC_OscConfig+0x32c>)
 8002bd2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002bd4:	2202      	movs	r2, #2
 8002bd6:	4013      	ands	r3, r2
 8002bd8:	d1f1      	bne.n	8002bbe <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	2204      	movs	r2, #4
 8002be0:	4013      	ands	r3, r2
 8002be2:	d100      	bne.n	8002be6 <HAL_RCC_OscConfig+0x2fe>
 8002be4:	e0c6      	b.n	8002d74 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002be6:	231f      	movs	r3, #31
 8002be8:	18fb      	adds	r3, r7, r3
 8002bea:	2200      	movs	r2, #0
 8002bec:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8002bee:	4b09      	ldr	r3, [pc, #36]	@ (8002c14 <HAL_RCC_OscConfig+0x32c>)
 8002bf0:	689b      	ldr	r3, [r3, #8]
 8002bf2:	2238      	movs	r2, #56	@ 0x38
 8002bf4:	4013      	ands	r3, r2
 8002bf6:	2b20      	cmp	r3, #32
 8002bf8:	d11e      	bne.n	8002c38 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8002bfa:	4b06      	ldr	r3, [pc, #24]	@ (8002c14 <HAL_RCC_OscConfig+0x32c>)
 8002bfc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002bfe:	2202      	movs	r2, #2
 8002c00:	4013      	ands	r3, r2
 8002c02:	d100      	bne.n	8002c06 <HAL_RCC_OscConfig+0x31e>
 8002c04:	e0b6      	b.n	8002d74 <HAL_RCC_OscConfig+0x48c>
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	689b      	ldr	r3, [r3, #8]
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d000      	beq.n	8002c10 <HAL_RCC_OscConfig+0x328>
 8002c0e:	e0b1      	b.n	8002d74 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8002c10:	2301      	movs	r3, #1
 8002c12:	e166      	b.n	8002ee2 <HAL_RCC_OscConfig+0x5fa>
 8002c14:	40021000 	.word	0x40021000
 8002c18:	fffeffff 	.word	0xfffeffff
 8002c1c:	fffbffff 	.word	0xfffbffff
 8002c20:	ffff80ff 	.word	0xffff80ff
 8002c24:	ffffc7ff 	.word	0xffffc7ff
 8002c28:	00f42400 	.word	0x00f42400
 8002c2c:	20000000 	.word	0x20000000
 8002c30:	20000004 	.word	0x20000004
 8002c34:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002c38:	4bac      	ldr	r3, [pc, #688]	@ (8002eec <HAL_RCC_OscConfig+0x604>)
 8002c3a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002c3c:	2380      	movs	r3, #128	@ 0x80
 8002c3e:	055b      	lsls	r3, r3, #21
 8002c40:	4013      	ands	r3, r2
 8002c42:	d101      	bne.n	8002c48 <HAL_RCC_OscConfig+0x360>
 8002c44:	2301      	movs	r3, #1
 8002c46:	e000      	b.n	8002c4a <HAL_RCC_OscConfig+0x362>
 8002c48:	2300      	movs	r3, #0
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d011      	beq.n	8002c72 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8002c4e:	4ba7      	ldr	r3, [pc, #668]	@ (8002eec <HAL_RCC_OscConfig+0x604>)
 8002c50:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002c52:	4ba6      	ldr	r3, [pc, #664]	@ (8002eec <HAL_RCC_OscConfig+0x604>)
 8002c54:	2180      	movs	r1, #128	@ 0x80
 8002c56:	0549      	lsls	r1, r1, #21
 8002c58:	430a      	orrs	r2, r1
 8002c5a:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002c5c:	4ba3      	ldr	r3, [pc, #652]	@ (8002eec <HAL_RCC_OscConfig+0x604>)
 8002c5e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002c60:	2380      	movs	r3, #128	@ 0x80
 8002c62:	055b      	lsls	r3, r3, #21
 8002c64:	4013      	ands	r3, r2
 8002c66:	60fb      	str	r3, [r7, #12]
 8002c68:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8002c6a:	231f      	movs	r3, #31
 8002c6c:	18fb      	adds	r3, r7, r3
 8002c6e:	2201      	movs	r2, #1
 8002c70:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002c72:	4b9f      	ldr	r3, [pc, #636]	@ (8002ef0 <HAL_RCC_OscConfig+0x608>)
 8002c74:	681a      	ldr	r2, [r3, #0]
 8002c76:	2380      	movs	r3, #128	@ 0x80
 8002c78:	005b      	lsls	r3, r3, #1
 8002c7a:	4013      	ands	r3, r2
 8002c7c:	d11a      	bne.n	8002cb4 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002c7e:	4b9c      	ldr	r3, [pc, #624]	@ (8002ef0 <HAL_RCC_OscConfig+0x608>)
 8002c80:	681a      	ldr	r2, [r3, #0]
 8002c82:	4b9b      	ldr	r3, [pc, #620]	@ (8002ef0 <HAL_RCC_OscConfig+0x608>)
 8002c84:	2180      	movs	r1, #128	@ 0x80
 8002c86:	0049      	lsls	r1, r1, #1
 8002c88:	430a      	orrs	r2, r1
 8002c8a:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8002c8c:	f7fe fb96 	bl	80013bc <HAL_GetTick>
 8002c90:	0003      	movs	r3, r0
 8002c92:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002c94:	e008      	b.n	8002ca8 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c96:	f7fe fb91 	bl	80013bc <HAL_GetTick>
 8002c9a:	0002      	movs	r2, r0
 8002c9c:	693b      	ldr	r3, [r7, #16]
 8002c9e:	1ad3      	subs	r3, r2, r3
 8002ca0:	2b02      	cmp	r3, #2
 8002ca2:	d901      	bls.n	8002ca8 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8002ca4:	2303      	movs	r3, #3
 8002ca6:	e11c      	b.n	8002ee2 <HAL_RCC_OscConfig+0x5fa>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002ca8:	4b91      	ldr	r3, [pc, #580]	@ (8002ef0 <HAL_RCC_OscConfig+0x608>)
 8002caa:	681a      	ldr	r2, [r3, #0]
 8002cac:	2380      	movs	r3, #128	@ 0x80
 8002cae:	005b      	lsls	r3, r3, #1
 8002cb0:	4013      	ands	r3, r2
 8002cb2:	d0f0      	beq.n	8002c96 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	689b      	ldr	r3, [r3, #8]
 8002cb8:	2b01      	cmp	r3, #1
 8002cba:	d106      	bne.n	8002cca <HAL_RCC_OscConfig+0x3e2>
 8002cbc:	4b8b      	ldr	r3, [pc, #556]	@ (8002eec <HAL_RCC_OscConfig+0x604>)
 8002cbe:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002cc0:	4b8a      	ldr	r3, [pc, #552]	@ (8002eec <HAL_RCC_OscConfig+0x604>)
 8002cc2:	2101      	movs	r1, #1
 8002cc4:	430a      	orrs	r2, r1
 8002cc6:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002cc8:	e01c      	b.n	8002d04 <HAL_RCC_OscConfig+0x41c>
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	689b      	ldr	r3, [r3, #8]
 8002cce:	2b05      	cmp	r3, #5
 8002cd0:	d10c      	bne.n	8002cec <HAL_RCC_OscConfig+0x404>
 8002cd2:	4b86      	ldr	r3, [pc, #536]	@ (8002eec <HAL_RCC_OscConfig+0x604>)
 8002cd4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002cd6:	4b85      	ldr	r3, [pc, #532]	@ (8002eec <HAL_RCC_OscConfig+0x604>)
 8002cd8:	2104      	movs	r1, #4
 8002cda:	430a      	orrs	r2, r1
 8002cdc:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002cde:	4b83      	ldr	r3, [pc, #524]	@ (8002eec <HAL_RCC_OscConfig+0x604>)
 8002ce0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002ce2:	4b82      	ldr	r3, [pc, #520]	@ (8002eec <HAL_RCC_OscConfig+0x604>)
 8002ce4:	2101      	movs	r1, #1
 8002ce6:	430a      	orrs	r2, r1
 8002ce8:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002cea:	e00b      	b.n	8002d04 <HAL_RCC_OscConfig+0x41c>
 8002cec:	4b7f      	ldr	r3, [pc, #508]	@ (8002eec <HAL_RCC_OscConfig+0x604>)
 8002cee:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002cf0:	4b7e      	ldr	r3, [pc, #504]	@ (8002eec <HAL_RCC_OscConfig+0x604>)
 8002cf2:	2101      	movs	r1, #1
 8002cf4:	438a      	bics	r2, r1
 8002cf6:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002cf8:	4b7c      	ldr	r3, [pc, #496]	@ (8002eec <HAL_RCC_OscConfig+0x604>)
 8002cfa:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002cfc:	4b7b      	ldr	r3, [pc, #492]	@ (8002eec <HAL_RCC_OscConfig+0x604>)
 8002cfe:	2104      	movs	r1, #4
 8002d00:	438a      	bics	r2, r1
 8002d02:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	689b      	ldr	r3, [r3, #8]
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d014      	beq.n	8002d36 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d0c:	f7fe fb56 	bl	80013bc <HAL_GetTick>
 8002d10:	0003      	movs	r3, r0
 8002d12:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002d14:	e009      	b.n	8002d2a <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d16:	f7fe fb51 	bl	80013bc <HAL_GetTick>
 8002d1a:	0002      	movs	r2, r0
 8002d1c:	693b      	ldr	r3, [r7, #16]
 8002d1e:	1ad3      	subs	r3, r2, r3
 8002d20:	4a74      	ldr	r2, [pc, #464]	@ (8002ef4 <HAL_RCC_OscConfig+0x60c>)
 8002d22:	4293      	cmp	r3, r2
 8002d24:	d901      	bls.n	8002d2a <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8002d26:	2303      	movs	r3, #3
 8002d28:	e0db      	b.n	8002ee2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002d2a:	4b70      	ldr	r3, [pc, #448]	@ (8002eec <HAL_RCC_OscConfig+0x604>)
 8002d2c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d2e:	2202      	movs	r2, #2
 8002d30:	4013      	ands	r3, r2
 8002d32:	d0f0      	beq.n	8002d16 <HAL_RCC_OscConfig+0x42e>
 8002d34:	e013      	b.n	8002d5e <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d36:	f7fe fb41 	bl	80013bc <HAL_GetTick>
 8002d3a:	0003      	movs	r3, r0
 8002d3c:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002d3e:	e009      	b.n	8002d54 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d40:	f7fe fb3c 	bl	80013bc <HAL_GetTick>
 8002d44:	0002      	movs	r2, r0
 8002d46:	693b      	ldr	r3, [r7, #16]
 8002d48:	1ad3      	subs	r3, r2, r3
 8002d4a:	4a6a      	ldr	r2, [pc, #424]	@ (8002ef4 <HAL_RCC_OscConfig+0x60c>)
 8002d4c:	4293      	cmp	r3, r2
 8002d4e:	d901      	bls.n	8002d54 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8002d50:	2303      	movs	r3, #3
 8002d52:	e0c6      	b.n	8002ee2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002d54:	4b65      	ldr	r3, [pc, #404]	@ (8002eec <HAL_RCC_OscConfig+0x604>)
 8002d56:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d58:	2202      	movs	r2, #2
 8002d5a:	4013      	ands	r3, r2
 8002d5c:	d1f0      	bne.n	8002d40 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8002d5e:	231f      	movs	r3, #31
 8002d60:	18fb      	adds	r3, r7, r3
 8002d62:	781b      	ldrb	r3, [r3, #0]
 8002d64:	2b01      	cmp	r3, #1
 8002d66:	d105      	bne.n	8002d74 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8002d68:	4b60      	ldr	r3, [pc, #384]	@ (8002eec <HAL_RCC_OscConfig+0x604>)
 8002d6a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002d6c:	4b5f      	ldr	r3, [pc, #380]	@ (8002eec <HAL_RCC_OscConfig+0x604>)
 8002d6e:	4962      	ldr	r1, [pc, #392]	@ (8002ef8 <HAL_RCC_OscConfig+0x610>)
 8002d70:	400a      	ands	r2, r1
 8002d72:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	69db      	ldr	r3, [r3, #28]
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d100      	bne.n	8002d7e <HAL_RCC_OscConfig+0x496>
 8002d7c:	e0b0      	b.n	8002ee0 <HAL_RCC_OscConfig+0x5f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002d7e:	4b5b      	ldr	r3, [pc, #364]	@ (8002eec <HAL_RCC_OscConfig+0x604>)
 8002d80:	689b      	ldr	r3, [r3, #8]
 8002d82:	2238      	movs	r2, #56	@ 0x38
 8002d84:	4013      	ands	r3, r2
 8002d86:	2b10      	cmp	r3, #16
 8002d88:	d100      	bne.n	8002d8c <HAL_RCC_OscConfig+0x4a4>
 8002d8a:	e078      	b.n	8002e7e <HAL_RCC_OscConfig+0x596>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	69db      	ldr	r3, [r3, #28]
 8002d90:	2b02      	cmp	r3, #2
 8002d92:	d153      	bne.n	8002e3c <HAL_RCC_OscConfig+0x554>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d94:	4b55      	ldr	r3, [pc, #340]	@ (8002eec <HAL_RCC_OscConfig+0x604>)
 8002d96:	681a      	ldr	r2, [r3, #0]
 8002d98:	4b54      	ldr	r3, [pc, #336]	@ (8002eec <HAL_RCC_OscConfig+0x604>)
 8002d9a:	4958      	ldr	r1, [pc, #352]	@ (8002efc <HAL_RCC_OscConfig+0x614>)
 8002d9c:	400a      	ands	r2, r1
 8002d9e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002da0:	f7fe fb0c 	bl	80013bc <HAL_GetTick>
 8002da4:	0003      	movs	r3, r0
 8002da6:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002da8:	e008      	b.n	8002dbc <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002daa:	f7fe fb07 	bl	80013bc <HAL_GetTick>
 8002dae:	0002      	movs	r2, r0
 8002db0:	693b      	ldr	r3, [r7, #16]
 8002db2:	1ad3      	subs	r3, r2, r3
 8002db4:	2b02      	cmp	r3, #2
 8002db6:	d901      	bls.n	8002dbc <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8002db8:	2303      	movs	r3, #3
 8002dba:	e092      	b.n	8002ee2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002dbc:	4b4b      	ldr	r3, [pc, #300]	@ (8002eec <HAL_RCC_OscConfig+0x604>)
 8002dbe:	681a      	ldr	r2, [r3, #0]
 8002dc0:	2380      	movs	r3, #128	@ 0x80
 8002dc2:	049b      	lsls	r3, r3, #18
 8002dc4:	4013      	ands	r3, r2
 8002dc6:	d1f0      	bne.n	8002daa <HAL_RCC_OscConfig+0x4c2>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else /* !RCC_PLLQ_SUPPORT */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002dc8:	4b48      	ldr	r3, [pc, #288]	@ (8002eec <HAL_RCC_OscConfig+0x604>)
 8002dca:	68db      	ldr	r3, [r3, #12]
 8002dcc:	4a4c      	ldr	r2, [pc, #304]	@ (8002f00 <HAL_RCC_OscConfig+0x618>)
 8002dce:	4013      	ands	r3, r2
 8002dd0:	0019      	movs	r1, r3
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	6a1a      	ldr	r2, [r3, #32]
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dda:	431a      	orrs	r2, r3
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002de0:	021b      	lsls	r3, r3, #8
 8002de2:	431a      	orrs	r2, r3
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002de8:	431a      	orrs	r2, r3
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dee:	431a      	orrs	r2, r3
 8002df0:	4b3e      	ldr	r3, [pc, #248]	@ (8002eec <HAL_RCC_OscConfig+0x604>)
 8002df2:	430a      	orrs	r2, r1
 8002df4:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002df6:	4b3d      	ldr	r3, [pc, #244]	@ (8002eec <HAL_RCC_OscConfig+0x604>)
 8002df8:	681a      	ldr	r2, [r3, #0]
 8002dfa:	4b3c      	ldr	r3, [pc, #240]	@ (8002eec <HAL_RCC_OscConfig+0x604>)
 8002dfc:	2180      	movs	r1, #128	@ 0x80
 8002dfe:	0449      	lsls	r1, r1, #17
 8002e00:	430a      	orrs	r2, r1
 8002e02:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8002e04:	4b39      	ldr	r3, [pc, #228]	@ (8002eec <HAL_RCC_OscConfig+0x604>)
 8002e06:	68da      	ldr	r2, [r3, #12]
 8002e08:	4b38      	ldr	r3, [pc, #224]	@ (8002eec <HAL_RCC_OscConfig+0x604>)
 8002e0a:	2180      	movs	r1, #128	@ 0x80
 8002e0c:	0549      	lsls	r1, r1, #21
 8002e0e:	430a      	orrs	r2, r1
 8002e10:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e12:	f7fe fad3 	bl	80013bc <HAL_GetTick>
 8002e16:	0003      	movs	r3, r0
 8002e18:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e1a:	e008      	b.n	8002e2e <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e1c:	f7fe face 	bl	80013bc <HAL_GetTick>
 8002e20:	0002      	movs	r2, r0
 8002e22:	693b      	ldr	r3, [r7, #16]
 8002e24:	1ad3      	subs	r3, r2, r3
 8002e26:	2b02      	cmp	r3, #2
 8002e28:	d901      	bls.n	8002e2e <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 8002e2a:	2303      	movs	r3, #3
 8002e2c:	e059      	b.n	8002ee2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e2e:	4b2f      	ldr	r3, [pc, #188]	@ (8002eec <HAL_RCC_OscConfig+0x604>)
 8002e30:	681a      	ldr	r2, [r3, #0]
 8002e32:	2380      	movs	r3, #128	@ 0x80
 8002e34:	049b      	lsls	r3, r3, #18
 8002e36:	4013      	ands	r3, r2
 8002e38:	d0f0      	beq.n	8002e1c <HAL_RCC_OscConfig+0x534>
 8002e3a:	e051      	b.n	8002ee0 <HAL_RCC_OscConfig+0x5f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e3c:	4b2b      	ldr	r3, [pc, #172]	@ (8002eec <HAL_RCC_OscConfig+0x604>)
 8002e3e:	681a      	ldr	r2, [r3, #0]
 8002e40:	4b2a      	ldr	r3, [pc, #168]	@ (8002eec <HAL_RCC_OscConfig+0x604>)
 8002e42:	492e      	ldr	r1, [pc, #184]	@ (8002efc <HAL_RCC_OscConfig+0x614>)
 8002e44:	400a      	ands	r2, r1
 8002e46:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e48:	f7fe fab8 	bl	80013bc <HAL_GetTick>
 8002e4c:	0003      	movs	r3, r0
 8002e4e:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002e50:	e008      	b.n	8002e64 <HAL_RCC_OscConfig+0x57c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e52:	f7fe fab3 	bl	80013bc <HAL_GetTick>
 8002e56:	0002      	movs	r2, r0
 8002e58:	693b      	ldr	r3, [r7, #16]
 8002e5a:	1ad3      	subs	r3, r2, r3
 8002e5c:	2b02      	cmp	r3, #2
 8002e5e:	d901      	bls.n	8002e64 <HAL_RCC_OscConfig+0x57c>
          {
            return HAL_TIMEOUT;
 8002e60:	2303      	movs	r3, #3
 8002e62:	e03e      	b.n	8002ee2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002e64:	4b21      	ldr	r3, [pc, #132]	@ (8002eec <HAL_RCC_OscConfig+0x604>)
 8002e66:	681a      	ldr	r2, [r3, #0]
 8002e68:	2380      	movs	r3, #128	@ 0x80
 8002e6a:	049b      	lsls	r3, r3, #18
 8002e6c:	4013      	ands	r3, r2
 8002e6e:	d1f0      	bne.n	8002e52 <HAL_RCC_OscConfig+0x56a>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 8002e70:	4b1e      	ldr	r3, [pc, #120]	@ (8002eec <HAL_RCC_OscConfig+0x604>)
 8002e72:	68da      	ldr	r2, [r3, #12]
 8002e74:	4b1d      	ldr	r3, [pc, #116]	@ (8002eec <HAL_RCC_OscConfig+0x604>)
 8002e76:	4923      	ldr	r1, [pc, #140]	@ (8002f04 <HAL_RCC_OscConfig+0x61c>)
 8002e78:	400a      	ands	r2, r1
 8002e7a:	60da      	str	r2, [r3, #12]
 8002e7c:	e030      	b.n	8002ee0 <HAL_RCC_OscConfig+0x5f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	69db      	ldr	r3, [r3, #28]
 8002e82:	2b01      	cmp	r3, #1
 8002e84:	d101      	bne.n	8002e8a <HAL_RCC_OscConfig+0x5a2>
      {
        return HAL_ERROR;
 8002e86:	2301      	movs	r3, #1
 8002e88:	e02b      	b.n	8002ee2 <HAL_RCC_OscConfig+0x5fa>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8002e8a:	4b18      	ldr	r3, [pc, #96]	@ (8002eec <HAL_RCC_OscConfig+0x604>)
 8002e8c:	68db      	ldr	r3, [r3, #12]
 8002e8e:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e90:	697b      	ldr	r3, [r7, #20]
 8002e92:	2203      	movs	r2, #3
 8002e94:	401a      	ands	r2, r3
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	6a1b      	ldr	r3, [r3, #32]
 8002e9a:	429a      	cmp	r2, r3
 8002e9c:	d11e      	bne.n	8002edc <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002e9e:	697b      	ldr	r3, [r7, #20]
 8002ea0:	2270      	movs	r2, #112	@ 0x70
 8002ea2:	401a      	ands	r2, r3
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ea8:	429a      	cmp	r2, r3
 8002eaa:	d117      	bne.n	8002edc <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002eac:	697a      	ldr	r2, [r7, #20]
 8002eae:	23fe      	movs	r3, #254	@ 0xfe
 8002eb0:	01db      	lsls	r3, r3, #7
 8002eb2:	401a      	ands	r2, r3
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002eb8:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002eba:	429a      	cmp	r2, r3
 8002ebc:	d10e      	bne.n	8002edc <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002ebe:	697a      	ldr	r2, [r7, #20]
 8002ec0:	23f8      	movs	r3, #248	@ 0xf8
 8002ec2:	039b      	lsls	r3, r3, #14
 8002ec4:	401a      	ands	r2, r3
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002eca:	429a      	cmp	r2, r3
 8002ecc:	d106      	bne.n	8002edc <HAL_RCC_OscConfig+0x5f4>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8002ece:	697b      	ldr	r3, [r7, #20]
 8002ed0:	0f5b      	lsrs	r3, r3, #29
 8002ed2:	075a      	lsls	r2, r3, #29
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002ed8:	429a      	cmp	r2, r3
 8002eda:	d001      	beq.n	8002ee0 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_ERROR;
 8002edc:	2301      	movs	r3, #1
 8002ede:	e000      	b.n	8002ee2 <HAL_RCC_OscConfig+0x5fa>
        }
      }
    }
  }
  return HAL_OK;
 8002ee0:	2300      	movs	r3, #0
}
 8002ee2:	0018      	movs	r0, r3
 8002ee4:	46bd      	mov	sp, r7
 8002ee6:	b008      	add	sp, #32
 8002ee8:	bd80      	pop	{r7, pc}
 8002eea:	46c0      	nop			@ (mov r8, r8)
 8002eec:	40021000 	.word	0x40021000
 8002ef0:	40007000 	.word	0x40007000
 8002ef4:	00001388 	.word	0x00001388
 8002ef8:	efffffff 	.word	0xefffffff
 8002efc:	feffffff 	.word	0xfeffffff
 8002f00:	1fc1808c 	.word	0x1fc1808c
 8002f04:	effefffc 	.word	0xeffefffc

08002f08 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002f08:	b580      	push	{r7, lr}
 8002f0a:	b084      	sub	sp, #16
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	6078      	str	r0, [r7, #4]
 8002f10:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d101      	bne.n	8002f1c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002f18:	2301      	movs	r3, #1
 8002f1a:	e0e9      	b.n	80030f0 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002f1c:	4b76      	ldr	r3, [pc, #472]	@ (80030f8 <HAL_RCC_ClockConfig+0x1f0>)
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	2207      	movs	r2, #7
 8002f22:	4013      	ands	r3, r2
 8002f24:	683a      	ldr	r2, [r7, #0]
 8002f26:	429a      	cmp	r2, r3
 8002f28:	d91e      	bls.n	8002f68 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f2a:	4b73      	ldr	r3, [pc, #460]	@ (80030f8 <HAL_RCC_ClockConfig+0x1f0>)
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	2207      	movs	r2, #7
 8002f30:	4393      	bics	r3, r2
 8002f32:	0019      	movs	r1, r3
 8002f34:	4b70      	ldr	r3, [pc, #448]	@ (80030f8 <HAL_RCC_ClockConfig+0x1f0>)
 8002f36:	683a      	ldr	r2, [r7, #0]
 8002f38:	430a      	orrs	r2, r1
 8002f3a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002f3c:	f7fe fa3e 	bl	80013bc <HAL_GetTick>
 8002f40:	0003      	movs	r3, r0
 8002f42:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002f44:	e009      	b.n	8002f5a <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f46:	f7fe fa39 	bl	80013bc <HAL_GetTick>
 8002f4a:	0002      	movs	r2, r0
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	1ad3      	subs	r3, r2, r3
 8002f50:	4a6a      	ldr	r2, [pc, #424]	@ (80030fc <HAL_RCC_ClockConfig+0x1f4>)
 8002f52:	4293      	cmp	r3, r2
 8002f54:	d901      	bls.n	8002f5a <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8002f56:	2303      	movs	r3, #3
 8002f58:	e0ca      	b.n	80030f0 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002f5a:	4b67      	ldr	r3, [pc, #412]	@ (80030f8 <HAL_RCC_ClockConfig+0x1f0>)
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	2207      	movs	r2, #7
 8002f60:	4013      	ands	r3, r2
 8002f62:	683a      	ldr	r2, [r7, #0]
 8002f64:	429a      	cmp	r2, r3
 8002f66:	d1ee      	bne.n	8002f46 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	2202      	movs	r2, #2
 8002f6e:	4013      	ands	r3, r2
 8002f70:	d015      	beq.n	8002f9e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	2204      	movs	r2, #4
 8002f78:	4013      	ands	r3, r2
 8002f7a:	d006      	beq.n	8002f8a <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8002f7c:	4b60      	ldr	r3, [pc, #384]	@ (8003100 <HAL_RCC_ClockConfig+0x1f8>)
 8002f7e:	689a      	ldr	r2, [r3, #8]
 8002f80:	4b5f      	ldr	r3, [pc, #380]	@ (8003100 <HAL_RCC_ClockConfig+0x1f8>)
 8002f82:	21e0      	movs	r1, #224	@ 0xe0
 8002f84:	01c9      	lsls	r1, r1, #7
 8002f86:	430a      	orrs	r2, r1
 8002f88:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f8a:	4b5d      	ldr	r3, [pc, #372]	@ (8003100 <HAL_RCC_ClockConfig+0x1f8>)
 8002f8c:	689b      	ldr	r3, [r3, #8]
 8002f8e:	4a5d      	ldr	r2, [pc, #372]	@ (8003104 <HAL_RCC_ClockConfig+0x1fc>)
 8002f90:	4013      	ands	r3, r2
 8002f92:	0019      	movs	r1, r3
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	689a      	ldr	r2, [r3, #8]
 8002f98:	4b59      	ldr	r3, [pc, #356]	@ (8003100 <HAL_RCC_ClockConfig+0x1f8>)
 8002f9a:	430a      	orrs	r2, r1
 8002f9c:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	2201      	movs	r2, #1
 8002fa4:	4013      	ands	r3, r2
 8002fa6:	d057      	beq.n	8003058 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	685b      	ldr	r3, [r3, #4]
 8002fac:	2b01      	cmp	r3, #1
 8002fae:	d107      	bne.n	8002fc0 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002fb0:	4b53      	ldr	r3, [pc, #332]	@ (8003100 <HAL_RCC_ClockConfig+0x1f8>)
 8002fb2:	681a      	ldr	r2, [r3, #0]
 8002fb4:	2380      	movs	r3, #128	@ 0x80
 8002fb6:	029b      	lsls	r3, r3, #10
 8002fb8:	4013      	ands	r3, r2
 8002fba:	d12b      	bne.n	8003014 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002fbc:	2301      	movs	r3, #1
 8002fbe:	e097      	b.n	80030f0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	685b      	ldr	r3, [r3, #4]
 8002fc4:	2b02      	cmp	r3, #2
 8002fc6:	d107      	bne.n	8002fd8 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002fc8:	4b4d      	ldr	r3, [pc, #308]	@ (8003100 <HAL_RCC_ClockConfig+0x1f8>)
 8002fca:	681a      	ldr	r2, [r3, #0]
 8002fcc:	2380      	movs	r3, #128	@ 0x80
 8002fce:	049b      	lsls	r3, r3, #18
 8002fd0:	4013      	ands	r3, r2
 8002fd2:	d11f      	bne.n	8003014 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002fd4:	2301      	movs	r3, #1
 8002fd6:	e08b      	b.n	80030f0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	685b      	ldr	r3, [r3, #4]
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d107      	bne.n	8002ff0 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002fe0:	4b47      	ldr	r3, [pc, #284]	@ (8003100 <HAL_RCC_ClockConfig+0x1f8>)
 8002fe2:	681a      	ldr	r2, [r3, #0]
 8002fe4:	2380      	movs	r3, #128	@ 0x80
 8002fe6:	00db      	lsls	r3, r3, #3
 8002fe8:	4013      	ands	r3, r2
 8002fea:	d113      	bne.n	8003014 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002fec:	2301      	movs	r3, #1
 8002fee:	e07f      	b.n	80030f0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	685b      	ldr	r3, [r3, #4]
 8002ff4:	2b03      	cmp	r3, #3
 8002ff6:	d106      	bne.n	8003006 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002ff8:	4b41      	ldr	r3, [pc, #260]	@ (8003100 <HAL_RCC_ClockConfig+0x1f8>)
 8002ffa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ffc:	2202      	movs	r2, #2
 8002ffe:	4013      	ands	r3, r2
 8003000:	d108      	bne.n	8003014 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003002:	2301      	movs	r3, #1
 8003004:	e074      	b.n	80030f0 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003006:	4b3e      	ldr	r3, [pc, #248]	@ (8003100 <HAL_RCC_ClockConfig+0x1f8>)
 8003008:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800300a:	2202      	movs	r2, #2
 800300c:	4013      	ands	r3, r2
 800300e:	d101      	bne.n	8003014 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003010:	2301      	movs	r3, #1
 8003012:	e06d      	b.n	80030f0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003014:	4b3a      	ldr	r3, [pc, #232]	@ (8003100 <HAL_RCC_ClockConfig+0x1f8>)
 8003016:	689b      	ldr	r3, [r3, #8]
 8003018:	2207      	movs	r2, #7
 800301a:	4393      	bics	r3, r2
 800301c:	0019      	movs	r1, r3
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	685a      	ldr	r2, [r3, #4]
 8003022:	4b37      	ldr	r3, [pc, #220]	@ (8003100 <HAL_RCC_ClockConfig+0x1f8>)
 8003024:	430a      	orrs	r2, r1
 8003026:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003028:	f7fe f9c8 	bl	80013bc <HAL_GetTick>
 800302c:	0003      	movs	r3, r0
 800302e:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003030:	e009      	b.n	8003046 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003032:	f7fe f9c3 	bl	80013bc <HAL_GetTick>
 8003036:	0002      	movs	r2, r0
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	1ad3      	subs	r3, r2, r3
 800303c:	4a2f      	ldr	r2, [pc, #188]	@ (80030fc <HAL_RCC_ClockConfig+0x1f4>)
 800303e:	4293      	cmp	r3, r2
 8003040:	d901      	bls.n	8003046 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8003042:	2303      	movs	r3, #3
 8003044:	e054      	b.n	80030f0 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003046:	4b2e      	ldr	r3, [pc, #184]	@ (8003100 <HAL_RCC_ClockConfig+0x1f8>)
 8003048:	689b      	ldr	r3, [r3, #8]
 800304a:	2238      	movs	r2, #56	@ 0x38
 800304c:	401a      	ands	r2, r3
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	685b      	ldr	r3, [r3, #4]
 8003052:	00db      	lsls	r3, r3, #3
 8003054:	429a      	cmp	r2, r3
 8003056:	d1ec      	bne.n	8003032 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003058:	4b27      	ldr	r3, [pc, #156]	@ (80030f8 <HAL_RCC_ClockConfig+0x1f0>)
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	2207      	movs	r2, #7
 800305e:	4013      	ands	r3, r2
 8003060:	683a      	ldr	r2, [r7, #0]
 8003062:	429a      	cmp	r2, r3
 8003064:	d21e      	bcs.n	80030a4 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003066:	4b24      	ldr	r3, [pc, #144]	@ (80030f8 <HAL_RCC_ClockConfig+0x1f0>)
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	2207      	movs	r2, #7
 800306c:	4393      	bics	r3, r2
 800306e:	0019      	movs	r1, r3
 8003070:	4b21      	ldr	r3, [pc, #132]	@ (80030f8 <HAL_RCC_ClockConfig+0x1f0>)
 8003072:	683a      	ldr	r2, [r7, #0]
 8003074:	430a      	orrs	r2, r1
 8003076:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003078:	f7fe f9a0 	bl	80013bc <HAL_GetTick>
 800307c:	0003      	movs	r3, r0
 800307e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003080:	e009      	b.n	8003096 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003082:	f7fe f99b 	bl	80013bc <HAL_GetTick>
 8003086:	0002      	movs	r2, r0
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	1ad3      	subs	r3, r2, r3
 800308c:	4a1b      	ldr	r2, [pc, #108]	@ (80030fc <HAL_RCC_ClockConfig+0x1f4>)
 800308e:	4293      	cmp	r3, r2
 8003090:	d901      	bls.n	8003096 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8003092:	2303      	movs	r3, #3
 8003094:	e02c      	b.n	80030f0 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003096:	4b18      	ldr	r3, [pc, #96]	@ (80030f8 <HAL_RCC_ClockConfig+0x1f0>)
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	2207      	movs	r2, #7
 800309c:	4013      	ands	r3, r2
 800309e:	683a      	ldr	r2, [r7, #0]
 80030a0:	429a      	cmp	r2, r3
 80030a2:	d1ee      	bne.n	8003082 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	2204      	movs	r2, #4
 80030aa:	4013      	ands	r3, r2
 80030ac:	d009      	beq.n	80030c2 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80030ae:	4b14      	ldr	r3, [pc, #80]	@ (8003100 <HAL_RCC_ClockConfig+0x1f8>)
 80030b0:	689b      	ldr	r3, [r3, #8]
 80030b2:	4a15      	ldr	r2, [pc, #84]	@ (8003108 <HAL_RCC_ClockConfig+0x200>)
 80030b4:	4013      	ands	r3, r2
 80030b6:	0019      	movs	r1, r3
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	68da      	ldr	r2, [r3, #12]
 80030bc:	4b10      	ldr	r3, [pc, #64]	@ (8003100 <HAL_RCC_ClockConfig+0x1f8>)
 80030be:	430a      	orrs	r2, r1
 80030c0:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80030c2:	f000 f829 	bl	8003118 <HAL_RCC_GetSysClockFreq>
 80030c6:	0001      	movs	r1, r0
 80030c8:	4b0d      	ldr	r3, [pc, #52]	@ (8003100 <HAL_RCC_ClockConfig+0x1f8>)
 80030ca:	689b      	ldr	r3, [r3, #8]
 80030cc:	0a1b      	lsrs	r3, r3, #8
 80030ce:	220f      	movs	r2, #15
 80030d0:	401a      	ands	r2, r3
 80030d2:	4b0e      	ldr	r3, [pc, #56]	@ (800310c <HAL_RCC_ClockConfig+0x204>)
 80030d4:	0092      	lsls	r2, r2, #2
 80030d6:	58d3      	ldr	r3, [r2, r3]
 80030d8:	221f      	movs	r2, #31
 80030da:	4013      	ands	r3, r2
 80030dc:	000a      	movs	r2, r1
 80030de:	40da      	lsrs	r2, r3
 80030e0:	4b0b      	ldr	r3, [pc, #44]	@ (8003110 <HAL_RCC_ClockConfig+0x208>)
 80030e2:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80030e4:	4b0b      	ldr	r3, [pc, #44]	@ (8003114 <HAL_RCC_ClockConfig+0x20c>)
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	0018      	movs	r0, r3
 80030ea:	f7fe f90b 	bl	8001304 <HAL_InitTick>
 80030ee:	0003      	movs	r3, r0
}
 80030f0:	0018      	movs	r0, r3
 80030f2:	46bd      	mov	sp, r7
 80030f4:	b004      	add	sp, #16
 80030f6:	bd80      	pop	{r7, pc}
 80030f8:	40022000 	.word	0x40022000
 80030fc:	00001388 	.word	0x00001388
 8003100:	40021000 	.word	0x40021000
 8003104:	fffff0ff 	.word	0xfffff0ff
 8003108:	ffff8fff 	.word	0xffff8fff
 800310c:	080051c4 	.word	0x080051c4
 8003110:	20000000 	.word	0x20000000
 8003114:	20000004 	.word	0x20000004

08003118 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003118:	b580      	push	{r7, lr}
 800311a:	b086      	sub	sp, #24
 800311c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800311e:	4b3c      	ldr	r3, [pc, #240]	@ (8003210 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003120:	689b      	ldr	r3, [r3, #8]
 8003122:	2238      	movs	r2, #56	@ 0x38
 8003124:	4013      	ands	r3, r2
 8003126:	d10f      	bne.n	8003148 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8003128:	4b39      	ldr	r3, [pc, #228]	@ (8003210 <HAL_RCC_GetSysClockFreq+0xf8>)
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	0adb      	lsrs	r3, r3, #11
 800312e:	2207      	movs	r2, #7
 8003130:	4013      	ands	r3, r2
 8003132:	2201      	movs	r2, #1
 8003134:	409a      	lsls	r2, r3
 8003136:	0013      	movs	r3, r2
 8003138:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800313a:	6839      	ldr	r1, [r7, #0]
 800313c:	4835      	ldr	r0, [pc, #212]	@ (8003214 <HAL_RCC_GetSysClockFreq+0xfc>)
 800313e:	f7fd f83b 	bl	80001b8 <__udivsi3>
 8003142:	0003      	movs	r3, r0
 8003144:	613b      	str	r3, [r7, #16]
 8003146:	e05d      	b.n	8003204 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003148:	4b31      	ldr	r3, [pc, #196]	@ (8003210 <HAL_RCC_GetSysClockFreq+0xf8>)
 800314a:	689b      	ldr	r3, [r3, #8]
 800314c:	2238      	movs	r2, #56	@ 0x38
 800314e:	4013      	ands	r3, r2
 8003150:	2b08      	cmp	r3, #8
 8003152:	d102      	bne.n	800315a <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003154:	4b30      	ldr	r3, [pc, #192]	@ (8003218 <HAL_RCC_GetSysClockFreq+0x100>)
 8003156:	613b      	str	r3, [r7, #16]
 8003158:	e054      	b.n	8003204 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800315a:	4b2d      	ldr	r3, [pc, #180]	@ (8003210 <HAL_RCC_GetSysClockFreq+0xf8>)
 800315c:	689b      	ldr	r3, [r3, #8]
 800315e:	2238      	movs	r2, #56	@ 0x38
 8003160:	4013      	ands	r3, r2
 8003162:	2b10      	cmp	r3, #16
 8003164:	d138      	bne.n	80031d8 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8003166:	4b2a      	ldr	r3, [pc, #168]	@ (8003210 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003168:	68db      	ldr	r3, [r3, #12]
 800316a:	2203      	movs	r2, #3
 800316c:	4013      	ands	r3, r2
 800316e:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003170:	4b27      	ldr	r3, [pc, #156]	@ (8003210 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003172:	68db      	ldr	r3, [r3, #12]
 8003174:	091b      	lsrs	r3, r3, #4
 8003176:	2207      	movs	r2, #7
 8003178:	4013      	ands	r3, r2
 800317a:	3301      	adds	r3, #1
 800317c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	2b03      	cmp	r3, #3
 8003182:	d10d      	bne.n	80031a0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003184:	68b9      	ldr	r1, [r7, #8]
 8003186:	4824      	ldr	r0, [pc, #144]	@ (8003218 <HAL_RCC_GetSysClockFreq+0x100>)
 8003188:	f7fd f816 	bl	80001b8 <__udivsi3>
 800318c:	0003      	movs	r3, r0
 800318e:	0019      	movs	r1, r3
 8003190:	4b1f      	ldr	r3, [pc, #124]	@ (8003210 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003192:	68db      	ldr	r3, [r3, #12]
 8003194:	0a1b      	lsrs	r3, r3, #8
 8003196:	227f      	movs	r2, #127	@ 0x7f
 8003198:	4013      	ands	r3, r2
 800319a:	434b      	muls	r3, r1
 800319c:	617b      	str	r3, [r7, #20]
        break;
 800319e:	e00d      	b.n	80031bc <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 80031a0:	68b9      	ldr	r1, [r7, #8]
 80031a2:	481c      	ldr	r0, [pc, #112]	@ (8003214 <HAL_RCC_GetSysClockFreq+0xfc>)
 80031a4:	f7fd f808 	bl	80001b8 <__udivsi3>
 80031a8:	0003      	movs	r3, r0
 80031aa:	0019      	movs	r1, r3
 80031ac:	4b18      	ldr	r3, [pc, #96]	@ (8003210 <HAL_RCC_GetSysClockFreq+0xf8>)
 80031ae:	68db      	ldr	r3, [r3, #12]
 80031b0:	0a1b      	lsrs	r3, r3, #8
 80031b2:	227f      	movs	r2, #127	@ 0x7f
 80031b4:	4013      	ands	r3, r2
 80031b6:	434b      	muls	r3, r1
 80031b8:	617b      	str	r3, [r7, #20]
        break;
 80031ba:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 80031bc:	4b14      	ldr	r3, [pc, #80]	@ (8003210 <HAL_RCC_GetSysClockFreq+0xf8>)
 80031be:	68db      	ldr	r3, [r3, #12]
 80031c0:	0f5b      	lsrs	r3, r3, #29
 80031c2:	2207      	movs	r2, #7
 80031c4:	4013      	ands	r3, r2
 80031c6:	3301      	adds	r3, #1
 80031c8:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 80031ca:	6879      	ldr	r1, [r7, #4]
 80031cc:	6978      	ldr	r0, [r7, #20]
 80031ce:	f7fc fff3 	bl	80001b8 <__udivsi3>
 80031d2:	0003      	movs	r3, r0
 80031d4:	613b      	str	r3, [r7, #16]
 80031d6:	e015      	b.n	8003204 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80031d8:	4b0d      	ldr	r3, [pc, #52]	@ (8003210 <HAL_RCC_GetSysClockFreq+0xf8>)
 80031da:	689b      	ldr	r3, [r3, #8]
 80031dc:	2238      	movs	r2, #56	@ 0x38
 80031de:	4013      	ands	r3, r2
 80031e0:	2b20      	cmp	r3, #32
 80031e2:	d103      	bne.n	80031ec <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 80031e4:	2380      	movs	r3, #128	@ 0x80
 80031e6:	021b      	lsls	r3, r3, #8
 80031e8:	613b      	str	r3, [r7, #16]
 80031ea:	e00b      	b.n	8003204 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80031ec:	4b08      	ldr	r3, [pc, #32]	@ (8003210 <HAL_RCC_GetSysClockFreq+0xf8>)
 80031ee:	689b      	ldr	r3, [r3, #8]
 80031f0:	2238      	movs	r2, #56	@ 0x38
 80031f2:	4013      	ands	r3, r2
 80031f4:	2b18      	cmp	r3, #24
 80031f6:	d103      	bne.n	8003200 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 80031f8:	23fa      	movs	r3, #250	@ 0xfa
 80031fa:	01db      	lsls	r3, r3, #7
 80031fc:	613b      	str	r3, [r7, #16]
 80031fe:	e001      	b.n	8003204 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8003200:	2300      	movs	r3, #0
 8003202:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003204:	693b      	ldr	r3, [r7, #16]
}
 8003206:	0018      	movs	r0, r3
 8003208:	46bd      	mov	sp, r7
 800320a:	b006      	add	sp, #24
 800320c:	bd80      	pop	{r7, pc}
 800320e:	46c0      	nop			@ (mov r8, r8)
 8003210:	40021000 	.word	0x40021000
 8003214:	00f42400 	.word	0x00f42400
 8003218:	007a1200 	.word	0x007a1200

0800321c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800321c:	b580      	push	{r7, lr}
 800321e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003220:	4b02      	ldr	r3, [pc, #8]	@ (800322c <HAL_RCC_GetHCLKFreq+0x10>)
 8003222:	681b      	ldr	r3, [r3, #0]
}
 8003224:	0018      	movs	r0, r3
 8003226:	46bd      	mov	sp, r7
 8003228:	bd80      	pop	{r7, pc}
 800322a:	46c0      	nop			@ (mov r8, r8)
 800322c:	20000000 	.word	0x20000000

08003230 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003230:	b5b0      	push	{r4, r5, r7, lr}
 8003232:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8003234:	f7ff fff2 	bl	800321c <HAL_RCC_GetHCLKFreq>
 8003238:	0004      	movs	r4, r0
 800323a:	f7ff fb49 	bl	80028d0 <LL_RCC_GetAPB1Prescaler>
 800323e:	0003      	movs	r3, r0
 8003240:	0b1a      	lsrs	r2, r3, #12
 8003242:	4b05      	ldr	r3, [pc, #20]	@ (8003258 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003244:	0092      	lsls	r2, r2, #2
 8003246:	58d3      	ldr	r3, [r2, r3]
 8003248:	221f      	movs	r2, #31
 800324a:	4013      	ands	r3, r2
 800324c:	40dc      	lsrs	r4, r3
 800324e:	0023      	movs	r3, r4
}
 8003250:	0018      	movs	r0, r3
 8003252:	46bd      	mov	sp, r7
 8003254:	bdb0      	pop	{r4, r5, r7, pc}
 8003256:	46c0      	nop			@ (mov r8, r8)
 8003258:	08005204 	.word	0x08005204

0800325c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800325c:	b580      	push	{r7, lr}
 800325e:	b086      	sub	sp, #24
 8003260:	af00      	add	r7, sp, #0
 8003262:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8003264:	2313      	movs	r3, #19
 8003266:	18fb      	adds	r3, r7, r3
 8003268:	2200      	movs	r2, #0
 800326a:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800326c:	2312      	movs	r3, #18
 800326e:	18fb      	adds	r3, r7, r3
 8003270:	2200      	movs	r2, #0
 8003272:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681a      	ldr	r2, [r3, #0]
 8003278:	2380      	movs	r3, #128	@ 0x80
 800327a:	029b      	lsls	r3, r3, #10
 800327c:	4013      	ands	r3, r2
 800327e:	d100      	bne.n	8003282 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8003280:	e0a3      	b.n	80033ca <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003282:	2011      	movs	r0, #17
 8003284:	183b      	adds	r3, r7, r0
 8003286:	2200      	movs	r2, #0
 8003288:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800328a:	4b86      	ldr	r3, [pc, #536]	@ (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800328c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800328e:	2380      	movs	r3, #128	@ 0x80
 8003290:	055b      	lsls	r3, r3, #21
 8003292:	4013      	ands	r3, r2
 8003294:	d110      	bne.n	80032b8 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003296:	4b83      	ldr	r3, [pc, #524]	@ (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003298:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800329a:	4b82      	ldr	r3, [pc, #520]	@ (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800329c:	2180      	movs	r1, #128	@ 0x80
 800329e:	0549      	lsls	r1, r1, #21
 80032a0:	430a      	orrs	r2, r1
 80032a2:	63da      	str	r2, [r3, #60]	@ 0x3c
 80032a4:	4b7f      	ldr	r3, [pc, #508]	@ (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80032a6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80032a8:	2380      	movs	r3, #128	@ 0x80
 80032aa:	055b      	lsls	r3, r3, #21
 80032ac:	4013      	ands	r3, r2
 80032ae:	60bb      	str	r3, [r7, #8]
 80032b0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80032b2:	183b      	adds	r3, r7, r0
 80032b4:	2201      	movs	r2, #1
 80032b6:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80032b8:	4b7b      	ldr	r3, [pc, #492]	@ (80034a8 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 80032ba:	681a      	ldr	r2, [r3, #0]
 80032bc:	4b7a      	ldr	r3, [pc, #488]	@ (80034a8 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 80032be:	2180      	movs	r1, #128	@ 0x80
 80032c0:	0049      	lsls	r1, r1, #1
 80032c2:	430a      	orrs	r2, r1
 80032c4:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80032c6:	f7fe f879 	bl	80013bc <HAL_GetTick>
 80032ca:	0003      	movs	r3, r0
 80032cc:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80032ce:	e00b      	b.n	80032e8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80032d0:	f7fe f874 	bl	80013bc <HAL_GetTick>
 80032d4:	0002      	movs	r2, r0
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	1ad3      	subs	r3, r2, r3
 80032da:	2b02      	cmp	r3, #2
 80032dc:	d904      	bls.n	80032e8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 80032de:	2313      	movs	r3, #19
 80032e0:	18fb      	adds	r3, r7, r3
 80032e2:	2203      	movs	r2, #3
 80032e4:	701a      	strb	r2, [r3, #0]
        break;
 80032e6:	e005      	b.n	80032f4 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80032e8:	4b6f      	ldr	r3, [pc, #444]	@ (80034a8 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 80032ea:	681a      	ldr	r2, [r3, #0]
 80032ec:	2380      	movs	r3, #128	@ 0x80
 80032ee:	005b      	lsls	r3, r3, #1
 80032f0:	4013      	ands	r3, r2
 80032f2:	d0ed      	beq.n	80032d0 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 80032f4:	2313      	movs	r3, #19
 80032f6:	18fb      	adds	r3, r7, r3
 80032f8:	781b      	ldrb	r3, [r3, #0]
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d154      	bne.n	80033a8 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80032fe:	4b69      	ldr	r3, [pc, #420]	@ (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003300:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003302:	23c0      	movs	r3, #192	@ 0xc0
 8003304:	009b      	lsls	r3, r3, #2
 8003306:	4013      	ands	r3, r2
 8003308:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800330a:	697b      	ldr	r3, [r7, #20]
 800330c:	2b00      	cmp	r3, #0
 800330e:	d019      	beq.n	8003344 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	699b      	ldr	r3, [r3, #24]
 8003314:	697a      	ldr	r2, [r7, #20]
 8003316:	429a      	cmp	r2, r3
 8003318:	d014      	beq.n	8003344 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800331a:	4b62      	ldr	r3, [pc, #392]	@ (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800331c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800331e:	4a63      	ldr	r2, [pc, #396]	@ (80034ac <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8003320:	4013      	ands	r3, r2
 8003322:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003324:	4b5f      	ldr	r3, [pc, #380]	@ (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003326:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003328:	4b5e      	ldr	r3, [pc, #376]	@ (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800332a:	2180      	movs	r1, #128	@ 0x80
 800332c:	0249      	lsls	r1, r1, #9
 800332e:	430a      	orrs	r2, r1
 8003330:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003332:	4b5c      	ldr	r3, [pc, #368]	@ (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003334:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003336:	4b5b      	ldr	r3, [pc, #364]	@ (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003338:	495d      	ldr	r1, [pc, #372]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800333a:	400a      	ands	r2, r1
 800333c:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800333e:	4b59      	ldr	r3, [pc, #356]	@ (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003340:	697a      	ldr	r2, [r7, #20]
 8003342:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003344:	697b      	ldr	r3, [r7, #20]
 8003346:	2201      	movs	r2, #1
 8003348:	4013      	ands	r3, r2
 800334a:	d016      	beq.n	800337a <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800334c:	f7fe f836 	bl	80013bc <HAL_GetTick>
 8003350:	0003      	movs	r3, r0
 8003352:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003354:	e00c      	b.n	8003370 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003356:	f7fe f831 	bl	80013bc <HAL_GetTick>
 800335a:	0002      	movs	r2, r0
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	1ad3      	subs	r3, r2, r3
 8003360:	4a54      	ldr	r2, [pc, #336]	@ (80034b4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003362:	4293      	cmp	r3, r2
 8003364:	d904      	bls.n	8003370 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8003366:	2313      	movs	r3, #19
 8003368:	18fb      	adds	r3, r7, r3
 800336a:	2203      	movs	r2, #3
 800336c:	701a      	strb	r2, [r3, #0]
            break;
 800336e:	e004      	b.n	800337a <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003370:	4b4c      	ldr	r3, [pc, #304]	@ (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003372:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003374:	2202      	movs	r2, #2
 8003376:	4013      	ands	r3, r2
 8003378:	d0ed      	beq.n	8003356 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 800337a:	2313      	movs	r3, #19
 800337c:	18fb      	adds	r3, r7, r3
 800337e:	781b      	ldrb	r3, [r3, #0]
 8003380:	2b00      	cmp	r3, #0
 8003382:	d10a      	bne.n	800339a <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003384:	4b47      	ldr	r3, [pc, #284]	@ (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003386:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003388:	4a48      	ldr	r2, [pc, #288]	@ (80034ac <HAL_RCCEx_PeriphCLKConfig+0x250>)
 800338a:	4013      	ands	r3, r2
 800338c:	0019      	movs	r1, r3
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	699a      	ldr	r2, [r3, #24]
 8003392:	4b44      	ldr	r3, [pc, #272]	@ (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003394:	430a      	orrs	r2, r1
 8003396:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003398:	e00c      	b.n	80033b4 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800339a:	2312      	movs	r3, #18
 800339c:	18fb      	adds	r3, r7, r3
 800339e:	2213      	movs	r2, #19
 80033a0:	18ba      	adds	r2, r7, r2
 80033a2:	7812      	ldrb	r2, [r2, #0]
 80033a4:	701a      	strb	r2, [r3, #0]
 80033a6:	e005      	b.n	80033b4 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80033a8:	2312      	movs	r3, #18
 80033aa:	18fb      	adds	r3, r7, r3
 80033ac:	2213      	movs	r2, #19
 80033ae:	18ba      	adds	r2, r7, r2
 80033b0:	7812      	ldrb	r2, [r2, #0]
 80033b2:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80033b4:	2311      	movs	r3, #17
 80033b6:	18fb      	adds	r3, r7, r3
 80033b8:	781b      	ldrb	r3, [r3, #0]
 80033ba:	2b01      	cmp	r3, #1
 80033bc:	d105      	bne.n	80033ca <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80033be:	4b39      	ldr	r3, [pc, #228]	@ (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80033c0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80033c2:	4b38      	ldr	r3, [pc, #224]	@ (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80033c4:	493c      	ldr	r1, [pc, #240]	@ (80034b8 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80033c6:	400a      	ands	r2, r1
 80033c8:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	2201      	movs	r2, #1
 80033d0:	4013      	ands	r3, r2
 80033d2:	d009      	beq.n	80033e8 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80033d4:	4b33      	ldr	r3, [pc, #204]	@ (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80033d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80033d8:	2203      	movs	r2, #3
 80033da:	4393      	bics	r3, r2
 80033dc:	0019      	movs	r1, r3
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	685a      	ldr	r2, [r3, #4]
 80033e2:	4b30      	ldr	r3, [pc, #192]	@ (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80033e4:	430a      	orrs	r2, r1
 80033e6:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	2202      	movs	r2, #2
 80033ee:	4013      	ands	r3, r2
 80033f0:	d009      	beq.n	8003406 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80033f2:	4b2c      	ldr	r3, [pc, #176]	@ (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80033f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80033f6:	220c      	movs	r2, #12
 80033f8:	4393      	bics	r3, r2
 80033fa:	0019      	movs	r1, r3
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	689a      	ldr	r2, [r3, #8]
 8003400:	4b28      	ldr	r3, [pc, #160]	@ (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003402:	430a      	orrs	r2, r1
 8003404:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	2220      	movs	r2, #32
 800340c:	4013      	ands	r3, r2
 800340e:	d009      	beq.n	8003424 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003410:	4b24      	ldr	r3, [pc, #144]	@ (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003412:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003414:	4a29      	ldr	r2, [pc, #164]	@ (80034bc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003416:	4013      	ands	r3, r2
 8003418:	0019      	movs	r1, r3
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	68da      	ldr	r2, [r3, #12]
 800341e:	4b21      	ldr	r3, [pc, #132]	@ (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003420:	430a      	orrs	r2, r1
 8003422:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681a      	ldr	r2, [r3, #0]
 8003428:	2380      	movs	r3, #128	@ 0x80
 800342a:	01db      	lsls	r3, r3, #7
 800342c:	4013      	ands	r3, r2
 800342e:	d015      	beq.n	800345c <HAL_RCCEx_PeriphCLKConfig+0x200>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003430:	4b1c      	ldr	r3, [pc, #112]	@ (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003432:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003434:	009b      	lsls	r3, r3, #2
 8003436:	0899      	lsrs	r1, r3, #2
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	695a      	ldr	r2, [r3, #20]
 800343c:	4b19      	ldr	r3, [pc, #100]	@ (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800343e:	430a      	orrs	r2, r1
 8003440:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	695a      	ldr	r2, [r3, #20]
 8003446:	2380      	movs	r3, #128	@ 0x80
 8003448:	05db      	lsls	r3, r3, #23
 800344a:	429a      	cmp	r2, r3
 800344c:	d106      	bne.n	800345c <HAL_RCCEx_PeriphCLKConfig+0x200>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800344e:	4b15      	ldr	r3, [pc, #84]	@ (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003450:	68da      	ldr	r2, [r3, #12]
 8003452:	4b14      	ldr	r3, [pc, #80]	@ (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003454:	2180      	movs	r1, #128	@ 0x80
 8003456:	0249      	lsls	r1, r1, #9
 8003458:	430a      	orrs	r2, r1
 800345a:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681a      	ldr	r2, [r3, #0]
 8003460:	2380      	movs	r3, #128	@ 0x80
 8003462:	011b      	lsls	r3, r3, #4
 8003464:	4013      	ands	r3, r2
 8003466:	d016      	beq.n	8003496 <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8003468:	4b0e      	ldr	r3, [pc, #56]	@ (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800346a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800346c:	4a14      	ldr	r2, [pc, #80]	@ (80034c0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800346e:	4013      	ands	r3, r2
 8003470:	0019      	movs	r1, r3
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	691a      	ldr	r2, [r3, #16]
 8003476:	4b0b      	ldr	r3, [pc, #44]	@ (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003478:	430a      	orrs	r2, r1
 800347a:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	691a      	ldr	r2, [r3, #16]
 8003480:	2380      	movs	r3, #128	@ 0x80
 8003482:	01db      	lsls	r3, r3, #7
 8003484:	429a      	cmp	r2, r3
 8003486:	d106      	bne.n	8003496 <HAL_RCCEx_PeriphCLKConfig+0x23a>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8003488:	4b06      	ldr	r3, [pc, #24]	@ (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800348a:	68da      	ldr	r2, [r3, #12]
 800348c:	4b05      	ldr	r3, [pc, #20]	@ (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800348e:	2180      	movs	r1, #128	@ 0x80
 8003490:	0249      	lsls	r1, r1, #9
 8003492:	430a      	orrs	r2, r1
 8003494:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8003496:	2312      	movs	r3, #18
 8003498:	18fb      	adds	r3, r7, r3
 800349a:	781b      	ldrb	r3, [r3, #0]
}
 800349c:	0018      	movs	r0, r3
 800349e:	46bd      	mov	sp, r7
 80034a0:	b006      	add	sp, #24
 80034a2:	bd80      	pop	{r7, pc}
 80034a4:	40021000 	.word	0x40021000
 80034a8:	40007000 	.word	0x40007000
 80034ac:	fffffcff 	.word	0xfffffcff
 80034b0:	fffeffff 	.word	0xfffeffff
 80034b4:	00001388 	.word	0x00001388
 80034b8:	efffffff 	.word	0xefffffff
 80034bc:	ffffcfff 	.word	0xffffcfff
 80034c0:	ffff3fff 	.word	0xffff3fff

080034c4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80034c4:	b580      	push	{r7, lr}
 80034c6:	b082      	sub	sp, #8
 80034c8:	af00      	add	r7, sp, #0
 80034ca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d101      	bne.n	80034d6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80034d2:	2301      	movs	r3, #1
 80034d4:	e04a      	b.n	800356c <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	223d      	movs	r2, #61	@ 0x3d
 80034da:	5c9b      	ldrb	r3, [r3, r2]
 80034dc:	b2db      	uxtb	r3, r3
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d107      	bne.n	80034f2 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	223c      	movs	r2, #60	@ 0x3c
 80034e6:	2100      	movs	r1, #0
 80034e8:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	0018      	movs	r0, r3
 80034ee:	f7fd fd47 	bl	8000f80 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	223d      	movs	r2, #61	@ 0x3d
 80034f6:	2102      	movs	r1, #2
 80034f8:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681a      	ldr	r2, [r3, #0]
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	3304      	adds	r3, #4
 8003502:	0019      	movs	r1, r3
 8003504:	0010      	movs	r0, r2
 8003506:	f000 fa63 	bl	80039d0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	2248      	movs	r2, #72	@ 0x48
 800350e:	2101      	movs	r1, #1
 8003510:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	223e      	movs	r2, #62	@ 0x3e
 8003516:	2101      	movs	r1, #1
 8003518:	5499      	strb	r1, [r3, r2]
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	223f      	movs	r2, #63	@ 0x3f
 800351e:	2101      	movs	r1, #1
 8003520:	5499      	strb	r1, [r3, r2]
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	2240      	movs	r2, #64	@ 0x40
 8003526:	2101      	movs	r1, #1
 8003528:	5499      	strb	r1, [r3, r2]
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	2241      	movs	r2, #65	@ 0x41
 800352e:	2101      	movs	r1, #1
 8003530:	5499      	strb	r1, [r3, r2]
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	2242      	movs	r2, #66	@ 0x42
 8003536:	2101      	movs	r1, #1
 8003538:	5499      	strb	r1, [r3, r2]
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	2243      	movs	r2, #67	@ 0x43
 800353e:	2101      	movs	r1, #1
 8003540:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	2244      	movs	r2, #68	@ 0x44
 8003546:	2101      	movs	r1, #1
 8003548:	5499      	strb	r1, [r3, r2]
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	2245      	movs	r2, #69	@ 0x45
 800354e:	2101      	movs	r1, #1
 8003550:	5499      	strb	r1, [r3, r2]
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	2246      	movs	r2, #70	@ 0x46
 8003556:	2101      	movs	r1, #1
 8003558:	5499      	strb	r1, [r3, r2]
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	2247      	movs	r2, #71	@ 0x47
 800355e:	2101      	movs	r1, #1
 8003560:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	223d      	movs	r2, #61	@ 0x3d
 8003566:	2101      	movs	r1, #1
 8003568:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800356a:	2300      	movs	r3, #0
}
 800356c:	0018      	movs	r0, r3
 800356e:	46bd      	mov	sp, r7
 8003570:	b002      	add	sp, #8
 8003572:	bd80      	pop	{r7, pc}

08003574 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003574:	b580      	push	{r7, lr}
 8003576:	b082      	sub	sp, #8
 8003578:	af00      	add	r7, sp, #0
 800357a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	2b00      	cmp	r3, #0
 8003580:	d101      	bne.n	8003586 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003582:	2301      	movs	r3, #1
 8003584:	e04a      	b.n	800361c <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	223d      	movs	r2, #61	@ 0x3d
 800358a:	5c9b      	ldrb	r3, [r3, r2]
 800358c:	b2db      	uxtb	r3, r3
 800358e:	2b00      	cmp	r3, #0
 8003590:	d107      	bne.n	80035a2 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	223c      	movs	r2, #60	@ 0x3c
 8003596:	2100      	movs	r1, #0
 8003598:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	0018      	movs	r0, r3
 800359e:	f7fd fd23 	bl	8000fe8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	223d      	movs	r2, #61	@ 0x3d
 80035a6:	2102      	movs	r1, #2
 80035a8:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681a      	ldr	r2, [r3, #0]
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	3304      	adds	r3, #4
 80035b2:	0019      	movs	r1, r3
 80035b4:	0010      	movs	r0, r2
 80035b6:	f000 fa0b 	bl	80039d0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	2248      	movs	r2, #72	@ 0x48
 80035be:	2101      	movs	r1, #1
 80035c0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	223e      	movs	r2, #62	@ 0x3e
 80035c6:	2101      	movs	r1, #1
 80035c8:	5499      	strb	r1, [r3, r2]
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	223f      	movs	r2, #63	@ 0x3f
 80035ce:	2101      	movs	r1, #1
 80035d0:	5499      	strb	r1, [r3, r2]
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	2240      	movs	r2, #64	@ 0x40
 80035d6:	2101      	movs	r1, #1
 80035d8:	5499      	strb	r1, [r3, r2]
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	2241      	movs	r2, #65	@ 0x41
 80035de:	2101      	movs	r1, #1
 80035e0:	5499      	strb	r1, [r3, r2]
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	2242      	movs	r2, #66	@ 0x42
 80035e6:	2101      	movs	r1, #1
 80035e8:	5499      	strb	r1, [r3, r2]
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	2243      	movs	r2, #67	@ 0x43
 80035ee:	2101      	movs	r1, #1
 80035f0:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	2244      	movs	r2, #68	@ 0x44
 80035f6:	2101      	movs	r1, #1
 80035f8:	5499      	strb	r1, [r3, r2]
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	2245      	movs	r2, #69	@ 0x45
 80035fe:	2101      	movs	r1, #1
 8003600:	5499      	strb	r1, [r3, r2]
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	2246      	movs	r2, #70	@ 0x46
 8003606:	2101      	movs	r1, #1
 8003608:	5499      	strb	r1, [r3, r2]
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	2247      	movs	r2, #71	@ 0x47
 800360e:	2101      	movs	r1, #1
 8003610:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	223d      	movs	r2, #61	@ 0x3d
 8003616:	2101      	movs	r1, #1
 8003618:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800361a:	2300      	movs	r3, #0
}
 800361c:	0018      	movs	r0, r3
 800361e:	46bd      	mov	sp, r7
 8003620:	b002      	add	sp, #8
 8003622:	bd80      	pop	{r7, pc}

08003624 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003624:	b580      	push	{r7, lr}
 8003626:	b086      	sub	sp, #24
 8003628:	af00      	add	r7, sp, #0
 800362a:	60f8      	str	r0, [r7, #12]
 800362c:	60b9      	str	r1, [r7, #8]
 800362e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003630:	2317      	movs	r3, #23
 8003632:	18fb      	adds	r3, r7, r3
 8003634:	2200      	movs	r2, #0
 8003636:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	223c      	movs	r2, #60	@ 0x3c
 800363c:	5c9b      	ldrb	r3, [r3, r2]
 800363e:	2b01      	cmp	r3, #1
 8003640:	d101      	bne.n	8003646 <HAL_TIM_PWM_ConfigChannel+0x22>
 8003642:	2302      	movs	r3, #2
 8003644:	e0e5      	b.n	8003812 <HAL_TIM_PWM_ConfigChannel+0x1ee>
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	223c      	movs	r2, #60	@ 0x3c
 800364a:	2101      	movs	r1, #1
 800364c:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	2b14      	cmp	r3, #20
 8003652:	d900      	bls.n	8003656 <HAL_TIM_PWM_ConfigChannel+0x32>
 8003654:	e0d1      	b.n	80037fa <HAL_TIM_PWM_ConfigChannel+0x1d6>
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	009a      	lsls	r2, r3, #2
 800365a:	4b70      	ldr	r3, [pc, #448]	@ (800381c <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 800365c:	18d3      	adds	r3, r2, r3
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	68ba      	ldr	r2, [r7, #8]
 8003668:	0011      	movs	r1, r2
 800366a:	0018      	movs	r0, r3
 800366c:	f000 fa34 	bl	8003ad8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	699a      	ldr	r2, [r3, #24]
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	2108      	movs	r1, #8
 800367c:	430a      	orrs	r2, r1
 800367e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	699a      	ldr	r2, [r3, #24]
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	2104      	movs	r1, #4
 800368c:	438a      	bics	r2, r1
 800368e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	6999      	ldr	r1, [r3, #24]
 8003696:	68bb      	ldr	r3, [r7, #8]
 8003698:	691a      	ldr	r2, [r3, #16]
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	430a      	orrs	r2, r1
 80036a0:	619a      	str	r2, [r3, #24]
      break;
 80036a2:	e0af      	b.n	8003804 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	68ba      	ldr	r2, [r7, #8]
 80036aa:	0011      	movs	r1, r2
 80036ac:	0018      	movs	r0, r3
 80036ae:	f000 fa9d 	bl	8003bec <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	699a      	ldr	r2, [r3, #24]
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	2180      	movs	r1, #128	@ 0x80
 80036be:	0109      	lsls	r1, r1, #4
 80036c0:	430a      	orrs	r2, r1
 80036c2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	699a      	ldr	r2, [r3, #24]
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	4954      	ldr	r1, [pc, #336]	@ (8003820 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 80036d0:	400a      	ands	r2, r1
 80036d2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	6999      	ldr	r1, [r3, #24]
 80036da:	68bb      	ldr	r3, [r7, #8]
 80036dc:	691b      	ldr	r3, [r3, #16]
 80036de:	021a      	lsls	r2, r3, #8
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	430a      	orrs	r2, r1
 80036e6:	619a      	str	r2, [r3, #24]
      break;
 80036e8:	e08c      	b.n	8003804 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	68ba      	ldr	r2, [r7, #8]
 80036f0:	0011      	movs	r1, r2
 80036f2:	0018      	movs	r0, r3
 80036f4:	f000 fafe 	bl	8003cf4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	69da      	ldr	r2, [r3, #28]
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	2108      	movs	r1, #8
 8003704:	430a      	orrs	r2, r1
 8003706:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	69da      	ldr	r2, [r3, #28]
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	2104      	movs	r1, #4
 8003714:	438a      	bics	r2, r1
 8003716:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	69d9      	ldr	r1, [r3, #28]
 800371e:	68bb      	ldr	r3, [r7, #8]
 8003720:	691a      	ldr	r2, [r3, #16]
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	430a      	orrs	r2, r1
 8003728:	61da      	str	r2, [r3, #28]
      break;
 800372a:	e06b      	b.n	8003804 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	68ba      	ldr	r2, [r7, #8]
 8003732:	0011      	movs	r1, r2
 8003734:	0018      	movs	r0, r3
 8003736:	f000 fb65 	bl	8003e04 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	69da      	ldr	r2, [r3, #28]
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	2180      	movs	r1, #128	@ 0x80
 8003746:	0109      	lsls	r1, r1, #4
 8003748:	430a      	orrs	r2, r1
 800374a:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	69da      	ldr	r2, [r3, #28]
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	4932      	ldr	r1, [pc, #200]	@ (8003820 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8003758:	400a      	ands	r2, r1
 800375a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	69d9      	ldr	r1, [r3, #28]
 8003762:	68bb      	ldr	r3, [r7, #8]
 8003764:	691b      	ldr	r3, [r3, #16]
 8003766:	021a      	lsls	r2, r3, #8
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	430a      	orrs	r2, r1
 800376e:	61da      	str	r2, [r3, #28]
      break;
 8003770:	e048      	b.n	8003804 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	68ba      	ldr	r2, [r7, #8]
 8003778:	0011      	movs	r1, r2
 800377a:	0018      	movs	r0, r3
 800377c:	f000 fbac 	bl	8003ed8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	2108      	movs	r1, #8
 800378c:	430a      	orrs	r2, r1
 800378e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	2104      	movs	r1, #4
 800379c:	438a      	bics	r2, r1
 800379e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80037a6:	68bb      	ldr	r3, [r7, #8]
 80037a8:	691a      	ldr	r2, [r3, #16]
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	430a      	orrs	r2, r1
 80037b0:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80037b2:	e027      	b.n	8003804 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	68ba      	ldr	r2, [r7, #8]
 80037ba:	0011      	movs	r1, r2
 80037bc:	0018      	movs	r0, r3
 80037be:	f000 fbeb 	bl	8003f98 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	2180      	movs	r1, #128	@ 0x80
 80037ce:	0109      	lsls	r1, r1, #4
 80037d0:	430a      	orrs	r2, r1
 80037d2:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	4910      	ldr	r1, [pc, #64]	@ (8003820 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 80037e0:	400a      	ands	r2, r1
 80037e2:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80037ea:	68bb      	ldr	r3, [r7, #8]
 80037ec:	691b      	ldr	r3, [r3, #16]
 80037ee:	021a      	lsls	r2, r3, #8
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	430a      	orrs	r2, r1
 80037f6:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80037f8:	e004      	b.n	8003804 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 80037fa:	2317      	movs	r3, #23
 80037fc:	18fb      	adds	r3, r7, r3
 80037fe:	2201      	movs	r2, #1
 8003800:	701a      	strb	r2, [r3, #0]
      break;
 8003802:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	223c      	movs	r2, #60	@ 0x3c
 8003808:	2100      	movs	r1, #0
 800380a:	5499      	strb	r1, [r3, r2]

  return status;
 800380c:	2317      	movs	r3, #23
 800380e:	18fb      	adds	r3, r7, r3
 8003810:	781b      	ldrb	r3, [r3, #0]
}
 8003812:	0018      	movs	r0, r3
 8003814:	46bd      	mov	sp, r7
 8003816:	b006      	add	sp, #24
 8003818:	bd80      	pop	{r7, pc}
 800381a:	46c0      	nop			@ (mov r8, r8)
 800381c:	08005224 	.word	0x08005224
 8003820:	fffffbff 	.word	0xfffffbff

08003824 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003824:	b580      	push	{r7, lr}
 8003826:	b084      	sub	sp, #16
 8003828:	af00      	add	r7, sp, #0
 800382a:	6078      	str	r0, [r7, #4]
 800382c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800382e:	230f      	movs	r3, #15
 8003830:	18fb      	adds	r3, r7, r3
 8003832:	2200      	movs	r2, #0
 8003834:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	223c      	movs	r2, #60	@ 0x3c
 800383a:	5c9b      	ldrb	r3, [r3, r2]
 800383c:	2b01      	cmp	r3, #1
 800383e:	d101      	bne.n	8003844 <HAL_TIM_ConfigClockSource+0x20>
 8003840:	2302      	movs	r3, #2
 8003842:	e0bc      	b.n	80039be <HAL_TIM_ConfigClockSource+0x19a>
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	223c      	movs	r2, #60	@ 0x3c
 8003848:	2101      	movs	r1, #1
 800384a:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	223d      	movs	r2, #61	@ 0x3d
 8003850:	2102      	movs	r1, #2
 8003852:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	689b      	ldr	r3, [r3, #8]
 800385a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800385c:	68bb      	ldr	r3, [r7, #8]
 800385e:	4a5a      	ldr	r2, [pc, #360]	@ (80039c8 <HAL_TIM_ConfigClockSource+0x1a4>)
 8003860:	4013      	ands	r3, r2
 8003862:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003864:	68bb      	ldr	r3, [r7, #8]
 8003866:	4a59      	ldr	r2, [pc, #356]	@ (80039cc <HAL_TIM_ConfigClockSource+0x1a8>)
 8003868:	4013      	ands	r3, r2
 800386a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	68ba      	ldr	r2, [r7, #8]
 8003872:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003874:	683b      	ldr	r3, [r7, #0]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	2280      	movs	r2, #128	@ 0x80
 800387a:	0192      	lsls	r2, r2, #6
 800387c:	4293      	cmp	r3, r2
 800387e:	d040      	beq.n	8003902 <HAL_TIM_ConfigClockSource+0xde>
 8003880:	2280      	movs	r2, #128	@ 0x80
 8003882:	0192      	lsls	r2, r2, #6
 8003884:	4293      	cmp	r3, r2
 8003886:	d900      	bls.n	800388a <HAL_TIM_ConfigClockSource+0x66>
 8003888:	e088      	b.n	800399c <HAL_TIM_ConfigClockSource+0x178>
 800388a:	2280      	movs	r2, #128	@ 0x80
 800388c:	0152      	lsls	r2, r2, #5
 800388e:	4293      	cmp	r3, r2
 8003890:	d100      	bne.n	8003894 <HAL_TIM_ConfigClockSource+0x70>
 8003892:	e088      	b.n	80039a6 <HAL_TIM_ConfigClockSource+0x182>
 8003894:	2280      	movs	r2, #128	@ 0x80
 8003896:	0152      	lsls	r2, r2, #5
 8003898:	4293      	cmp	r3, r2
 800389a:	d900      	bls.n	800389e <HAL_TIM_ConfigClockSource+0x7a>
 800389c:	e07e      	b.n	800399c <HAL_TIM_ConfigClockSource+0x178>
 800389e:	2b70      	cmp	r3, #112	@ 0x70
 80038a0:	d018      	beq.n	80038d4 <HAL_TIM_ConfigClockSource+0xb0>
 80038a2:	d900      	bls.n	80038a6 <HAL_TIM_ConfigClockSource+0x82>
 80038a4:	e07a      	b.n	800399c <HAL_TIM_ConfigClockSource+0x178>
 80038a6:	2b60      	cmp	r3, #96	@ 0x60
 80038a8:	d04f      	beq.n	800394a <HAL_TIM_ConfigClockSource+0x126>
 80038aa:	d900      	bls.n	80038ae <HAL_TIM_ConfigClockSource+0x8a>
 80038ac:	e076      	b.n	800399c <HAL_TIM_ConfigClockSource+0x178>
 80038ae:	2b50      	cmp	r3, #80	@ 0x50
 80038b0:	d03b      	beq.n	800392a <HAL_TIM_ConfigClockSource+0x106>
 80038b2:	d900      	bls.n	80038b6 <HAL_TIM_ConfigClockSource+0x92>
 80038b4:	e072      	b.n	800399c <HAL_TIM_ConfigClockSource+0x178>
 80038b6:	2b40      	cmp	r3, #64	@ 0x40
 80038b8:	d057      	beq.n	800396a <HAL_TIM_ConfigClockSource+0x146>
 80038ba:	d900      	bls.n	80038be <HAL_TIM_ConfigClockSource+0x9a>
 80038bc:	e06e      	b.n	800399c <HAL_TIM_ConfigClockSource+0x178>
 80038be:	2b30      	cmp	r3, #48	@ 0x30
 80038c0:	d063      	beq.n	800398a <HAL_TIM_ConfigClockSource+0x166>
 80038c2:	d86b      	bhi.n	800399c <HAL_TIM_ConfigClockSource+0x178>
 80038c4:	2b20      	cmp	r3, #32
 80038c6:	d060      	beq.n	800398a <HAL_TIM_ConfigClockSource+0x166>
 80038c8:	d868      	bhi.n	800399c <HAL_TIM_ConfigClockSource+0x178>
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d05d      	beq.n	800398a <HAL_TIM_ConfigClockSource+0x166>
 80038ce:	2b10      	cmp	r3, #16
 80038d0:	d05b      	beq.n	800398a <HAL_TIM_ConfigClockSource+0x166>
 80038d2:	e063      	b.n	800399c <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80038d8:	683b      	ldr	r3, [r7, #0]
 80038da:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80038dc:	683b      	ldr	r3, [r7, #0]
 80038de:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80038e0:	683b      	ldr	r3, [r7, #0]
 80038e2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80038e4:	f000 fc38 	bl	8004158 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	689b      	ldr	r3, [r3, #8]
 80038ee:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80038f0:	68bb      	ldr	r3, [r7, #8]
 80038f2:	2277      	movs	r2, #119	@ 0x77
 80038f4:	4313      	orrs	r3, r2
 80038f6:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	68ba      	ldr	r2, [r7, #8]
 80038fe:	609a      	str	r2, [r3, #8]
      break;
 8003900:	e052      	b.n	80039a8 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003906:	683b      	ldr	r3, [r7, #0]
 8003908:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800390a:	683b      	ldr	r3, [r7, #0]
 800390c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800390e:	683b      	ldr	r3, [r7, #0]
 8003910:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003912:	f000 fc21 	bl	8004158 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	689a      	ldr	r2, [r3, #8]
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	2180      	movs	r1, #128	@ 0x80
 8003922:	01c9      	lsls	r1, r1, #7
 8003924:	430a      	orrs	r2, r1
 8003926:	609a      	str	r2, [r3, #8]
      break;
 8003928:	e03e      	b.n	80039a8 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800392e:	683b      	ldr	r3, [r7, #0]
 8003930:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003932:	683b      	ldr	r3, [r7, #0]
 8003934:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003936:	001a      	movs	r2, r3
 8003938:	f000 fb92 	bl	8004060 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	2150      	movs	r1, #80	@ 0x50
 8003942:	0018      	movs	r0, r3
 8003944:	f000 fbec 	bl	8004120 <TIM_ITRx_SetConfig>
      break;
 8003948:	e02e      	b.n	80039a8 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800394e:	683b      	ldr	r3, [r7, #0]
 8003950:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003952:	683b      	ldr	r3, [r7, #0]
 8003954:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003956:	001a      	movs	r2, r3
 8003958:	f000 fbb0 	bl	80040bc <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	2160      	movs	r1, #96	@ 0x60
 8003962:	0018      	movs	r0, r3
 8003964:	f000 fbdc 	bl	8004120 <TIM_ITRx_SetConfig>
      break;
 8003968:	e01e      	b.n	80039a8 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800396e:	683b      	ldr	r3, [r7, #0]
 8003970:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003972:	683b      	ldr	r3, [r7, #0]
 8003974:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003976:	001a      	movs	r2, r3
 8003978:	f000 fb72 	bl	8004060 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	2140      	movs	r1, #64	@ 0x40
 8003982:	0018      	movs	r0, r3
 8003984:	f000 fbcc 	bl	8004120 <TIM_ITRx_SetConfig>
      break;
 8003988:	e00e      	b.n	80039a8 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681a      	ldr	r2, [r3, #0]
 800398e:	683b      	ldr	r3, [r7, #0]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	0019      	movs	r1, r3
 8003994:	0010      	movs	r0, r2
 8003996:	f000 fbc3 	bl	8004120 <TIM_ITRx_SetConfig>
      break;
 800399a:	e005      	b.n	80039a8 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 800399c:	230f      	movs	r3, #15
 800399e:	18fb      	adds	r3, r7, r3
 80039a0:	2201      	movs	r2, #1
 80039a2:	701a      	strb	r2, [r3, #0]
      break;
 80039a4:	e000      	b.n	80039a8 <HAL_TIM_ConfigClockSource+0x184>
      break;
 80039a6:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	223d      	movs	r2, #61	@ 0x3d
 80039ac:	2101      	movs	r1, #1
 80039ae:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	223c      	movs	r2, #60	@ 0x3c
 80039b4:	2100      	movs	r1, #0
 80039b6:	5499      	strb	r1, [r3, r2]

  return status;
 80039b8:	230f      	movs	r3, #15
 80039ba:	18fb      	adds	r3, r7, r3
 80039bc:	781b      	ldrb	r3, [r3, #0]
}
 80039be:	0018      	movs	r0, r3
 80039c0:	46bd      	mov	sp, r7
 80039c2:	b004      	add	sp, #16
 80039c4:	bd80      	pop	{r7, pc}
 80039c6:	46c0      	nop			@ (mov r8, r8)
 80039c8:	ffceff88 	.word	0xffceff88
 80039cc:	ffff00ff 	.word	0xffff00ff

080039d0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80039d0:	b580      	push	{r7, lr}
 80039d2:	b084      	sub	sp, #16
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	6078      	str	r0, [r7, #4]
 80039d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	4a36      	ldr	r2, [pc, #216]	@ (8003abc <TIM_Base_SetConfig+0xec>)
 80039e4:	4293      	cmp	r3, r2
 80039e6:	d003      	beq.n	80039f0 <TIM_Base_SetConfig+0x20>
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	4a35      	ldr	r2, [pc, #212]	@ (8003ac0 <TIM_Base_SetConfig+0xf0>)
 80039ec:	4293      	cmp	r3, r2
 80039ee:	d108      	bne.n	8003a02 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	2270      	movs	r2, #112	@ 0x70
 80039f4:	4393      	bics	r3, r2
 80039f6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80039f8:	683b      	ldr	r3, [r7, #0]
 80039fa:	685b      	ldr	r3, [r3, #4]
 80039fc:	68fa      	ldr	r2, [r7, #12]
 80039fe:	4313      	orrs	r3, r2
 8003a00:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	4a2d      	ldr	r2, [pc, #180]	@ (8003abc <TIM_Base_SetConfig+0xec>)
 8003a06:	4293      	cmp	r3, r2
 8003a08:	d013      	beq.n	8003a32 <TIM_Base_SetConfig+0x62>
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	4a2c      	ldr	r2, [pc, #176]	@ (8003ac0 <TIM_Base_SetConfig+0xf0>)
 8003a0e:	4293      	cmp	r3, r2
 8003a10:	d00f      	beq.n	8003a32 <TIM_Base_SetConfig+0x62>
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	4a2b      	ldr	r2, [pc, #172]	@ (8003ac4 <TIM_Base_SetConfig+0xf4>)
 8003a16:	4293      	cmp	r3, r2
 8003a18:	d00b      	beq.n	8003a32 <TIM_Base_SetConfig+0x62>
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	4a2a      	ldr	r2, [pc, #168]	@ (8003ac8 <TIM_Base_SetConfig+0xf8>)
 8003a1e:	4293      	cmp	r3, r2
 8003a20:	d007      	beq.n	8003a32 <TIM_Base_SetConfig+0x62>
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	4a29      	ldr	r2, [pc, #164]	@ (8003acc <TIM_Base_SetConfig+0xfc>)
 8003a26:	4293      	cmp	r3, r2
 8003a28:	d003      	beq.n	8003a32 <TIM_Base_SetConfig+0x62>
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	4a28      	ldr	r2, [pc, #160]	@ (8003ad0 <TIM_Base_SetConfig+0x100>)
 8003a2e:	4293      	cmp	r3, r2
 8003a30:	d108      	bne.n	8003a44 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	4a27      	ldr	r2, [pc, #156]	@ (8003ad4 <TIM_Base_SetConfig+0x104>)
 8003a36:	4013      	ands	r3, r2
 8003a38:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003a3a:	683b      	ldr	r3, [r7, #0]
 8003a3c:	68db      	ldr	r3, [r3, #12]
 8003a3e:	68fa      	ldr	r2, [r7, #12]
 8003a40:	4313      	orrs	r3, r2
 8003a42:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	2280      	movs	r2, #128	@ 0x80
 8003a48:	4393      	bics	r3, r2
 8003a4a:	001a      	movs	r2, r3
 8003a4c:	683b      	ldr	r3, [r7, #0]
 8003a4e:	695b      	ldr	r3, [r3, #20]
 8003a50:	4313      	orrs	r3, r2
 8003a52:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	68fa      	ldr	r2, [r7, #12]
 8003a58:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003a5a:	683b      	ldr	r3, [r7, #0]
 8003a5c:	689a      	ldr	r2, [r3, #8]
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003a62:	683b      	ldr	r3, [r7, #0]
 8003a64:	681a      	ldr	r2, [r3, #0]
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	4a13      	ldr	r2, [pc, #76]	@ (8003abc <TIM_Base_SetConfig+0xec>)
 8003a6e:	4293      	cmp	r3, r2
 8003a70:	d00b      	beq.n	8003a8a <TIM_Base_SetConfig+0xba>
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	4a14      	ldr	r2, [pc, #80]	@ (8003ac8 <TIM_Base_SetConfig+0xf8>)
 8003a76:	4293      	cmp	r3, r2
 8003a78:	d007      	beq.n	8003a8a <TIM_Base_SetConfig+0xba>
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	4a13      	ldr	r2, [pc, #76]	@ (8003acc <TIM_Base_SetConfig+0xfc>)
 8003a7e:	4293      	cmp	r3, r2
 8003a80:	d003      	beq.n	8003a8a <TIM_Base_SetConfig+0xba>
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	4a12      	ldr	r2, [pc, #72]	@ (8003ad0 <TIM_Base_SetConfig+0x100>)
 8003a86:	4293      	cmp	r3, r2
 8003a88:	d103      	bne.n	8003a92 <TIM_Base_SetConfig+0xc2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003a8a:	683b      	ldr	r3, [r7, #0]
 8003a8c:	691a      	ldr	r2, [r3, #16]
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	2201      	movs	r2, #1
 8003a96:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	691b      	ldr	r3, [r3, #16]
 8003a9c:	2201      	movs	r2, #1
 8003a9e:	4013      	ands	r3, r2
 8003aa0:	2b01      	cmp	r3, #1
 8003aa2:	d106      	bne.n	8003ab2 <TIM_Base_SetConfig+0xe2>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	691b      	ldr	r3, [r3, #16]
 8003aa8:	2201      	movs	r2, #1
 8003aaa:	4393      	bics	r3, r2
 8003aac:	001a      	movs	r2, r3
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	611a      	str	r2, [r3, #16]
  }
}
 8003ab2:	46c0      	nop			@ (mov r8, r8)
 8003ab4:	46bd      	mov	sp, r7
 8003ab6:	b004      	add	sp, #16
 8003ab8:	bd80      	pop	{r7, pc}
 8003aba:	46c0      	nop			@ (mov r8, r8)
 8003abc:	40012c00 	.word	0x40012c00
 8003ac0:	40000400 	.word	0x40000400
 8003ac4:	40002000 	.word	0x40002000
 8003ac8:	40014000 	.word	0x40014000
 8003acc:	40014400 	.word	0x40014400
 8003ad0:	40014800 	.word	0x40014800
 8003ad4:	fffffcff 	.word	0xfffffcff

08003ad8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003ad8:	b580      	push	{r7, lr}
 8003ada:	b086      	sub	sp, #24
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	6078      	str	r0, [r7, #4]
 8003ae0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	6a1b      	ldr	r3, [r3, #32]
 8003ae6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	6a1b      	ldr	r3, [r3, #32]
 8003aec:	2201      	movs	r2, #1
 8003aee:	4393      	bics	r3, r2
 8003af0:	001a      	movs	r2, r3
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	685b      	ldr	r3, [r3, #4]
 8003afa:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	699b      	ldr	r3, [r3, #24]
 8003b00:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	4a32      	ldr	r2, [pc, #200]	@ (8003bd0 <TIM_OC1_SetConfig+0xf8>)
 8003b06:	4013      	ands	r3, r2
 8003b08:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	2203      	movs	r2, #3
 8003b0e:	4393      	bics	r3, r2
 8003b10:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003b12:	683b      	ldr	r3, [r7, #0]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	68fa      	ldr	r2, [r7, #12]
 8003b18:	4313      	orrs	r3, r2
 8003b1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003b1c:	697b      	ldr	r3, [r7, #20]
 8003b1e:	2202      	movs	r2, #2
 8003b20:	4393      	bics	r3, r2
 8003b22:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003b24:	683b      	ldr	r3, [r7, #0]
 8003b26:	689b      	ldr	r3, [r3, #8]
 8003b28:	697a      	ldr	r2, [r7, #20]
 8003b2a:	4313      	orrs	r3, r2
 8003b2c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	4a28      	ldr	r2, [pc, #160]	@ (8003bd4 <TIM_OC1_SetConfig+0xfc>)
 8003b32:	4293      	cmp	r3, r2
 8003b34:	d00b      	beq.n	8003b4e <TIM_OC1_SetConfig+0x76>
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	4a27      	ldr	r2, [pc, #156]	@ (8003bd8 <TIM_OC1_SetConfig+0x100>)
 8003b3a:	4293      	cmp	r3, r2
 8003b3c:	d007      	beq.n	8003b4e <TIM_OC1_SetConfig+0x76>
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	4a26      	ldr	r2, [pc, #152]	@ (8003bdc <TIM_OC1_SetConfig+0x104>)
 8003b42:	4293      	cmp	r3, r2
 8003b44:	d003      	beq.n	8003b4e <TIM_OC1_SetConfig+0x76>
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	4a25      	ldr	r2, [pc, #148]	@ (8003be0 <TIM_OC1_SetConfig+0x108>)
 8003b4a:	4293      	cmp	r3, r2
 8003b4c:	d10c      	bne.n	8003b68 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003b4e:	697b      	ldr	r3, [r7, #20]
 8003b50:	2208      	movs	r2, #8
 8003b52:	4393      	bics	r3, r2
 8003b54:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003b56:	683b      	ldr	r3, [r7, #0]
 8003b58:	68db      	ldr	r3, [r3, #12]
 8003b5a:	697a      	ldr	r2, [r7, #20]
 8003b5c:	4313      	orrs	r3, r2
 8003b5e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003b60:	697b      	ldr	r3, [r7, #20]
 8003b62:	2204      	movs	r2, #4
 8003b64:	4393      	bics	r3, r2
 8003b66:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	4a1a      	ldr	r2, [pc, #104]	@ (8003bd4 <TIM_OC1_SetConfig+0xfc>)
 8003b6c:	4293      	cmp	r3, r2
 8003b6e:	d00b      	beq.n	8003b88 <TIM_OC1_SetConfig+0xb0>
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	4a19      	ldr	r2, [pc, #100]	@ (8003bd8 <TIM_OC1_SetConfig+0x100>)
 8003b74:	4293      	cmp	r3, r2
 8003b76:	d007      	beq.n	8003b88 <TIM_OC1_SetConfig+0xb0>
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	4a18      	ldr	r2, [pc, #96]	@ (8003bdc <TIM_OC1_SetConfig+0x104>)
 8003b7c:	4293      	cmp	r3, r2
 8003b7e:	d003      	beq.n	8003b88 <TIM_OC1_SetConfig+0xb0>
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	4a17      	ldr	r2, [pc, #92]	@ (8003be0 <TIM_OC1_SetConfig+0x108>)
 8003b84:	4293      	cmp	r3, r2
 8003b86:	d111      	bne.n	8003bac <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003b88:	693b      	ldr	r3, [r7, #16]
 8003b8a:	4a16      	ldr	r2, [pc, #88]	@ (8003be4 <TIM_OC1_SetConfig+0x10c>)
 8003b8c:	4013      	ands	r3, r2
 8003b8e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003b90:	693b      	ldr	r3, [r7, #16]
 8003b92:	4a15      	ldr	r2, [pc, #84]	@ (8003be8 <TIM_OC1_SetConfig+0x110>)
 8003b94:	4013      	ands	r3, r2
 8003b96:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003b98:	683b      	ldr	r3, [r7, #0]
 8003b9a:	695b      	ldr	r3, [r3, #20]
 8003b9c:	693a      	ldr	r2, [r7, #16]
 8003b9e:	4313      	orrs	r3, r2
 8003ba0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003ba2:	683b      	ldr	r3, [r7, #0]
 8003ba4:	699b      	ldr	r3, [r3, #24]
 8003ba6:	693a      	ldr	r2, [r7, #16]
 8003ba8:	4313      	orrs	r3, r2
 8003baa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	693a      	ldr	r2, [r7, #16]
 8003bb0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	68fa      	ldr	r2, [r7, #12]
 8003bb6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003bb8:	683b      	ldr	r3, [r7, #0]
 8003bba:	685a      	ldr	r2, [r3, #4]
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	697a      	ldr	r2, [r7, #20]
 8003bc4:	621a      	str	r2, [r3, #32]
}
 8003bc6:	46c0      	nop			@ (mov r8, r8)
 8003bc8:	46bd      	mov	sp, r7
 8003bca:	b006      	add	sp, #24
 8003bcc:	bd80      	pop	{r7, pc}
 8003bce:	46c0      	nop			@ (mov r8, r8)
 8003bd0:	fffeff8f 	.word	0xfffeff8f
 8003bd4:	40012c00 	.word	0x40012c00
 8003bd8:	40014000 	.word	0x40014000
 8003bdc:	40014400 	.word	0x40014400
 8003be0:	40014800 	.word	0x40014800
 8003be4:	fffffeff 	.word	0xfffffeff
 8003be8:	fffffdff 	.word	0xfffffdff

08003bec <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003bec:	b580      	push	{r7, lr}
 8003bee:	b086      	sub	sp, #24
 8003bf0:	af00      	add	r7, sp, #0
 8003bf2:	6078      	str	r0, [r7, #4]
 8003bf4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	6a1b      	ldr	r3, [r3, #32]
 8003bfa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	6a1b      	ldr	r3, [r3, #32]
 8003c00:	2210      	movs	r2, #16
 8003c02:	4393      	bics	r3, r2
 8003c04:	001a      	movs	r2, r3
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	685b      	ldr	r3, [r3, #4]
 8003c0e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	699b      	ldr	r3, [r3, #24]
 8003c14:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	4a2e      	ldr	r2, [pc, #184]	@ (8003cd4 <TIM_OC2_SetConfig+0xe8>)
 8003c1a:	4013      	ands	r3, r2
 8003c1c:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	4a2d      	ldr	r2, [pc, #180]	@ (8003cd8 <TIM_OC2_SetConfig+0xec>)
 8003c22:	4013      	ands	r3, r2
 8003c24:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003c26:	683b      	ldr	r3, [r7, #0]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	021b      	lsls	r3, r3, #8
 8003c2c:	68fa      	ldr	r2, [r7, #12]
 8003c2e:	4313      	orrs	r3, r2
 8003c30:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003c32:	697b      	ldr	r3, [r7, #20]
 8003c34:	2220      	movs	r2, #32
 8003c36:	4393      	bics	r3, r2
 8003c38:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003c3a:	683b      	ldr	r3, [r7, #0]
 8003c3c:	689b      	ldr	r3, [r3, #8]
 8003c3e:	011b      	lsls	r3, r3, #4
 8003c40:	697a      	ldr	r2, [r7, #20]
 8003c42:	4313      	orrs	r3, r2
 8003c44:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	4a24      	ldr	r2, [pc, #144]	@ (8003cdc <TIM_OC2_SetConfig+0xf0>)
 8003c4a:	4293      	cmp	r3, r2
 8003c4c:	d10d      	bne.n	8003c6a <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003c4e:	697b      	ldr	r3, [r7, #20]
 8003c50:	2280      	movs	r2, #128	@ 0x80
 8003c52:	4393      	bics	r3, r2
 8003c54:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003c56:	683b      	ldr	r3, [r7, #0]
 8003c58:	68db      	ldr	r3, [r3, #12]
 8003c5a:	011b      	lsls	r3, r3, #4
 8003c5c:	697a      	ldr	r2, [r7, #20]
 8003c5e:	4313      	orrs	r3, r2
 8003c60:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003c62:	697b      	ldr	r3, [r7, #20]
 8003c64:	2240      	movs	r2, #64	@ 0x40
 8003c66:	4393      	bics	r3, r2
 8003c68:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	4a1b      	ldr	r2, [pc, #108]	@ (8003cdc <TIM_OC2_SetConfig+0xf0>)
 8003c6e:	4293      	cmp	r3, r2
 8003c70:	d00b      	beq.n	8003c8a <TIM_OC2_SetConfig+0x9e>
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	4a1a      	ldr	r2, [pc, #104]	@ (8003ce0 <TIM_OC2_SetConfig+0xf4>)
 8003c76:	4293      	cmp	r3, r2
 8003c78:	d007      	beq.n	8003c8a <TIM_OC2_SetConfig+0x9e>
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	4a19      	ldr	r2, [pc, #100]	@ (8003ce4 <TIM_OC2_SetConfig+0xf8>)
 8003c7e:	4293      	cmp	r3, r2
 8003c80:	d003      	beq.n	8003c8a <TIM_OC2_SetConfig+0x9e>
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	4a18      	ldr	r2, [pc, #96]	@ (8003ce8 <TIM_OC2_SetConfig+0xfc>)
 8003c86:	4293      	cmp	r3, r2
 8003c88:	d113      	bne.n	8003cb2 <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003c8a:	693b      	ldr	r3, [r7, #16]
 8003c8c:	4a17      	ldr	r2, [pc, #92]	@ (8003cec <TIM_OC2_SetConfig+0x100>)
 8003c8e:	4013      	ands	r3, r2
 8003c90:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003c92:	693b      	ldr	r3, [r7, #16]
 8003c94:	4a16      	ldr	r2, [pc, #88]	@ (8003cf0 <TIM_OC2_SetConfig+0x104>)
 8003c96:	4013      	ands	r3, r2
 8003c98:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003c9a:	683b      	ldr	r3, [r7, #0]
 8003c9c:	695b      	ldr	r3, [r3, #20]
 8003c9e:	009b      	lsls	r3, r3, #2
 8003ca0:	693a      	ldr	r2, [r7, #16]
 8003ca2:	4313      	orrs	r3, r2
 8003ca4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003ca6:	683b      	ldr	r3, [r7, #0]
 8003ca8:	699b      	ldr	r3, [r3, #24]
 8003caa:	009b      	lsls	r3, r3, #2
 8003cac:	693a      	ldr	r2, [r7, #16]
 8003cae:	4313      	orrs	r3, r2
 8003cb0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	693a      	ldr	r2, [r7, #16]
 8003cb6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	68fa      	ldr	r2, [r7, #12]
 8003cbc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003cbe:	683b      	ldr	r3, [r7, #0]
 8003cc0:	685a      	ldr	r2, [r3, #4]
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	697a      	ldr	r2, [r7, #20]
 8003cca:	621a      	str	r2, [r3, #32]
}
 8003ccc:	46c0      	nop			@ (mov r8, r8)
 8003cce:	46bd      	mov	sp, r7
 8003cd0:	b006      	add	sp, #24
 8003cd2:	bd80      	pop	{r7, pc}
 8003cd4:	feff8fff 	.word	0xfeff8fff
 8003cd8:	fffffcff 	.word	0xfffffcff
 8003cdc:	40012c00 	.word	0x40012c00
 8003ce0:	40014000 	.word	0x40014000
 8003ce4:	40014400 	.word	0x40014400
 8003ce8:	40014800 	.word	0x40014800
 8003cec:	fffffbff 	.word	0xfffffbff
 8003cf0:	fffff7ff 	.word	0xfffff7ff

08003cf4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003cf4:	b580      	push	{r7, lr}
 8003cf6:	b086      	sub	sp, #24
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	6078      	str	r0, [r7, #4]
 8003cfc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	6a1b      	ldr	r3, [r3, #32]
 8003d02:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	6a1b      	ldr	r3, [r3, #32]
 8003d08:	4a33      	ldr	r2, [pc, #204]	@ (8003dd8 <TIM_OC3_SetConfig+0xe4>)
 8003d0a:	401a      	ands	r2, r3
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	685b      	ldr	r3, [r3, #4]
 8003d14:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	69db      	ldr	r3, [r3, #28]
 8003d1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	4a2f      	ldr	r2, [pc, #188]	@ (8003ddc <TIM_OC3_SetConfig+0xe8>)
 8003d20:	4013      	ands	r3, r2
 8003d22:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	2203      	movs	r2, #3
 8003d28:	4393      	bics	r3, r2
 8003d2a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003d2c:	683b      	ldr	r3, [r7, #0]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	68fa      	ldr	r2, [r7, #12]
 8003d32:	4313      	orrs	r3, r2
 8003d34:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003d36:	697b      	ldr	r3, [r7, #20]
 8003d38:	4a29      	ldr	r2, [pc, #164]	@ (8003de0 <TIM_OC3_SetConfig+0xec>)
 8003d3a:	4013      	ands	r3, r2
 8003d3c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003d3e:	683b      	ldr	r3, [r7, #0]
 8003d40:	689b      	ldr	r3, [r3, #8]
 8003d42:	021b      	lsls	r3, r3, #8
 8003d44:	697a      	ldr	r2, [r7, #20]
 8003d46:	4313      	orrs	r3, r2
 8003d48:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	4a25      	ldr	r2, [pc, #148]	@ (8003de4 <TIM_OC3_SetConfig+0xf0>)
 8003d4e:	4293      	cmp	r3, r2
 8003d50:	d10d      	bne.n	8003d6e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003d52:	697b      	ldr	r3, [r7, #20]
 8003d54:	4a24      	ldr	r2, [pc, #144]	@ (8003de8 <TIM_OC3_SetConfig+0xf4>)
 8003d56:	4013      	ands	r3, r2
 8003d58:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003d5a:	683b      	ldr	r3, [r7, #0]
 8003d5c:	68db      	ldr	r3, [r3, #12]
 8003d5e:	021b      	lsls	r3, r3, #8
 8003d60:	697a      	ldr	r2, [r7, #20]
 8003d62:	4313      	orrs	r3, r2
 8003d64:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003d66:	697b      	ldr	r3, [r7, #20]
 8003d68:	4a20      	ldr	r2, [pc, #128]	@ (8003dec <TIM_OC3_SetConfig+0xf8>)
 8003d6a:	4013      	ands	r3, r2
 8003d6c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	4a1c      	ldr	r2, [pc, #112]	@ (8003de4 <TIM_OC3_SetConfig+0xf0>)
 8003d72:	4293      	cmp	r3, r2
 8003d74:	d00b      	beq.n	8003d8e <TIM_OC3_SetConfig+0x9a>
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	4a1d      	ldr	r2, [pc, #116]	@ (8003df0 <TIM_OC3_SetConfig+0xfc>)
 8003d7a:	4293      	cmp	r3, r2
 8003d7c:	d007      	beq.n	8003d8e <TIM_OC3_SetConfig+0x9a>
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	4a1c      	ldr	r2, [pc, #112]	@ (8003df4 <TIM_OC3_SetConfig+0x100>)
 8003d82:	4293      	cmp	r3, r2
 8003d84:	d003      	beq.n	8003d8e <TIM_OC3_SetConfig+0x9a>
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	4a1b      	ldr	r2, [pc, #108]	@ (8003df8 <TIM_OC3_SetConfig+0x104>)
 8003d8a:	4293      	cmp	r3, r2
 8003d8c:	d113      	bne.n	8003db6 <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003d8e:	693b      	ldr	r3, [r7, #16]
 8003d90:	4a1a      	ldr	r2, [pc, #104]	@ (8003dfc <TIM_OC3_SetConfig+0x108>)
 8003d92:	4013      	ands	r3, r2
 8003d94:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003d96:	693b      	ldr	r3, [r7, #16]
 8003d98:	4a19      	ldr	r2, [pc, #100]	@ (8003e00 <TIM_OC3_SetConfig+0x10c>)
 8003d9a:	4013      	ands	r3, r2
 8003d9c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003d9e:	683b      	ldr	r3, [r7, #0]
 8003da0:	695b      	ldr	r3, [r3, #20]
 8003da2:	011b      	lsls	r3, r3, #4
 8003da4:	693a      	ldr	r2, [r7, #16]
 8003da6:	4313      	orrs	r3, r2
 8003da8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003daa:	683b      	ldr	r3, [r7, #0]
 8003dac:	699b      	ldr	r3, [r3, #24]
 8003dae:	011b      	lsls	r3, r3, #4
 8003db0:	693a      	ldr	r2, [r7, #16]
 8003db2:	4313      	orrs	r3, r2
 8003db4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	693a      	ldr	r2, [r7, #16]
 8003dba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	68fa      	ldr	r2, [r7, #12]
 8003dc0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003dc2:	683b      	ldr	r3, [r7, #0]
 8003dc4:	685a      	ldr	r2, [r3, #4]
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	697a      	ldr	r2, [r7, #20]
 8003dce:	621a      	str	r2, [r3, #32]
}
 8003dd0:	46c0      	nop			@ (mov r8, r8)
 8003dd2:	46bd      	mov	sp, r7
 8003dd4:	b006      	add	sp, #24
 8003dd6:	bd80      	pop	{r7, pc}
 8003dd8:	fffffeff 	.word	0xfffffeff
 8003ddc:	fffeff8f 	.word	0xfffeff8f
 8003de0:	fffffdff 	.word	0xfffffdff
 8003de4:	40012c00 	.word	0x40012c00
 8003de8:	fffff7ff 	.word	0xfffff7ff
 8003dec:	fffffbff 	.word	0xfffffbff
 8003df0:	40014000 	.word	0x40014000
 8003df4:	40014400 	.word	0x40014400
 8003df8:	40014800 	.word	0x40014800
 8003dfc:	ffffefff 	.word	0xffffefff
 8003e00:	ffffdfff 	.word	0xffffdfff

08003e04 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003e04:	b580      	push	{r7, lr}
 8003e06:	b086      	sub	sp, #24
 8003e08:	af00      	add	r7, sp, #0
 8003e0a:	6078      	str	r0, [r7, #4]
 8003e0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	6a1b      	ldr	r3, [r3, #32]
 8003e12:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	6a1b      	ldr	r3, [r3, #32]
 8003e18:	4a26      	ldr	r2, [pc, #152]	@ (8003eb4 <TIM_OC4_SetConfig+0xb0>)
 8003e1a:	401a      	ands	r2, r3
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	685b      	ldr	r3, [r3, #4]
 8003e24:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	69db      	ldr	r3, [r3, #28]
 8003e2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	4a22      	ldr	r2, [pc, #136]	@ (8003eb8 <TIM_OC4_SetConfig+0xb4>)
 8003e30:	4013      	ands	r3, r2
 8003e32:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	4a21      	ldr	r2, [pc, #132]	@ (8003ebc <TIM_OC4_SetConfig+0xb8>)
 8003e38:	4013      	ands	r3, r2
 8003e3a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003e3c:	683b      	ldr	r3, [r7, #0]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	021b      	lsls	r3, r3, #8
 8003e42:	68fa      	ldr	r2, [r7, #12]
 8003e44:	4313      	orrs	r3, r2
 8003e46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003e48:	693b      	ldr	r3, [r7, #16]
 8003e4a:	4a1d      	ldr	r2, [pc, #116]	@ (8003ec0 <TIM_OC4_SetConfig+0xbc>)
 8003e4c:	4013      	ands	r3, r2
 8003e4e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003e50:	683b      	ldr	r3, [r7, #0]
 8003e52:	689b      	ldr	r3, [r3, #8]
 8003e54:	031b      	lsls	r3, r3, #12
 8003e56:	693a      	ldr	r2, [r7, #16]
 8003e58:	4313      	orrs	r3, r2
 8003e5a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	4a19      	ldr	r2, [pc, #100]	@ (8003ec4 <TIM_OC4_SetConfig+0xc0>)
 8003e60:	4293      	cmp	r3, r2
 8003e62:	d00b      	beq.n	8003e7c <TIM_OC4_SetConfig+0x78>
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	4a18      	ldr	r2, [pc, #96]	@ (8003ec8 <TIM_OC4_SetConfig+0xc4>)
 8003e68:	4293      	cmp	r3, r2
 8003e6a:	d007      	beq.n	8003e7c <TIM_OC4_SetConfig+0x78>
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	4a17      	ldr	r2, [pc, #92]	@ (8003ecc <TIM_OC4_SetConfig+0xc8>)
 8003e70:	4293      	cmp	r3, r2
 8003e72:	d003      	beq.n	8003e7c <TIM_OC4_SetConfig+0x78>
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	4a16      	ldr	r2, [pc, #88]	@ (8003ed0 <TIM_OC4_SetConfig+0xcc>)
 8003e78:	4293      	cmp	r3, r2
 8003e7a:	d109      	bne.n	8003e90 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003e7c:	697b      	ldr	r3, [r7, #20]
 8003e7e:	4a15      	ldr	r2, [pc, #84]	@ (8003ed4 <TIM_OC4_SetConfig+0xd0>)
 8003e80:	4013      	ands	r3, r2
 8003e82:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003e84:	683b      	ldr	r3, [r7, #0]
 8003e86:	695b      	ldr	r3, [r3, #20]
 8003e88:	019b      	lsls	r3, r3, #6
 8003e8a:	697a      	ldr	r2, [r7, #20]
 8003e8c:	4313      	orrs	r3, r2
 8003e8e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	697a      	ldr	r2, [r7, #20]
 8003e94:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	68fa      	ldr	r2, [r7, #12]
 8003e9a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003e9c:	683b      	ldr	r3, [r7, #0]
 8003e9e:	685a      	ldr	r2, [r3, #4]
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	693a      	ldr	r2, [r7, #16]
 8003ea8:	621a      	str	r2, [r3, #32]
}
 8003eaa:	46c0      	nop			@ (mov r8, r8)
 8003eac:	46bd      	mov	sp, r7
 8003eae:	b006      	add	sp, #24
 8003eb0:	bd80      	pop	{r7, pc}
 8003eb2:	46c0      	nop			@ (mov r8, r8)
 8003eb4:	ffffefff 	.word	0xffffefff
 8003eb8:	feff8fff 	.word	0xfeff8fff
 8003ebc:	fffffcff 	.word	0xfffffcff
 8003ec0:	ffffdfff 	.word	0xffffdfff
 8003ec4:	40012c00 	.word	0x40012c00
 8003ec8:	40014000 	.word	0x40014000
 8003ecc:	40014400 	.word	0x40014400
 8003ed0:	40014800 	.word	0x40014800
 8003ed4:	ffffbfff 	.word	0xffffbfff

08003ed8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8003ed8:	b580      	push	{r7, lr}
 8003eda:	b086      	sub	sp, #24
 8003edc:	af00      	add	r7, sp, #0
 8003ede:	6078      	str	r0, [r7, #4]
 8003ee0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	6a1b      	ldr	r3, [r3, #32]
 8003ee6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	6a1b      	ldr	r3, [r3, #32]
 8003eec:	4a23      	ldr	r2, [pc, #140]	@ (8003f7c <TIM_OC5_SetConfig+0xa4>)
 8003eee:	401a      	ands	r2, r3
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	685b      	ldr	r3, [r3, #4]
 8003ef8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003efe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	4a1f      	ldr	r2, [pc, #124]	@ (8003f80 <TIM_OC5_SetConfig+0xa8>)
 8003f04:	4013      	ands	r3, r2
 8003f06:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003f08:	683b      	ldr	r3, [r7, #0]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	68fa      	ldr	r2, [r7, #12]
 8003f0e:	4313      	orrs	r3, r2
 8003f10:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8003f12:	693b      	ldr	r3, [r7, #16]
 8003f14:	4a1b      	ldr	r2, [pc, #108]	@ (8003f84 <TIM_OC5_SetConfig+0xac>)
 8003f16:	4013      	ands	r3, r2
 8003f18:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8003f1a:	683b      	ldr	r3, [r7, #0]
 8003f1c:	689b      	ldr	r3, [r3, #8]
 8003f1e:	041b      	lsls	r3, r3, #16
 8003f20:	693a      	ldr	r2, [r7, #16]
 8003f22:	4313      	orrs	r3, r2
 8003f24:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	4a17      	ldr	r2, [pc, #92]	@ (8003f88 <TIM_OC5_SetConfig+0xb0>)
 8003f2a:	4293      	cmp	r3, r2
 8003f2c:	d00b      	beq.n	8003f46 <TIM_OC5_SetConfig+0x6e>
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	4a16      	ldr	r2, [pc, #88]	@ (8003f8c <TIM_OC5_SetConfig+0xb4>)
 8003f32:	4293      	cmp	r3, r2
 8003f34:	d007      	beq.n	8003f46 <TIM_OC5_SetConfig+0x6e>
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	4a15      	ldr	r2, [pc, #84]	@ (8003f90 <TIM_OC5_SetConfig+0xb8>)
 8003f3a:	4293      	cmp	r3, r2
 8003f3c:	d003      	beq.n	8003f46 <TIM_OC5_SetConfig+0x6e>
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	4a14      	ldr	r2, [pc, #80]	@ (8003f94 <TIM_OC5_SetConfig+0xbc>)
 8003f42:	4293      	cmp	r3, r2
 8003f44:	d109      	bne.n	8003f5a <TIM_OC5_SetConfig+0x82>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8003f46:	697b      	ldr	r3, [r7, #20]
 8003f48:	4a0c      	ldr	r2, [pc, #48]	@ (8003f7c <TIM_OC5_SetConfig+0xa4>)
 8003f4a:	4013      	ands	r3, r2
 8003f4c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8003f4e:	683b      	ldr	r3, [r7, #0]
 8003f50:	695b      	ldr	r3, [r3, #20]
 8003f52:	021b      	lsls	r3, r3, #8
 8003f54:	697a      	ldr	r2, [r7, #20]
 8003f56:	4313      	orrs	r3, r2
 8003f58:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	697a      	ldr	r2, [r7, #20]
 8003f5e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	68fa      	ldr	r2, [r7, #12]
 8003f64:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8003f66:	683b      	ldr	r3, [r7, #0]
 8003f68:	685a      	ldr	r2, [r3, #4]
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	693a      	ldr	r2, [r7, #16]
 8003f72:	621a      	str	r2, [r3, #32]
}
 8003f74:	46c0      	nop			@ (mov r8, r8)
 8003f76:	46bd      	mov	sp, r7
 8003f78:	b006      	add	sp, #24
 8003f7a:	bd80      	pop	{r7, pc}
 8003f7c:	fffeffff 	.word	0xfffeffff
 8003f80:	fffeff8f 	.word	0xfffeff8f
 8003f84:	fffdffff 	.word	0xfffdffff
 8003f88:	40012c00 	.word	0x40012c00
 8003f8c:	40014000 	.word	0x40014000
 8003f90:	40014400 	.word	0x40014400
 8003f94:	40014800 	.word	0x40014800

08003f98 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8003f98:	b580      	push	{r7, lr}
 8003f9a:	b086      	sub	sp, #24
 8003f9c:	af00      	add	r7, sp, #0
 8003f9e:	6078      	str	r0, [r7, #4]
 8003fa0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	6a1b      	ldr	r3, [r3, #32]
 8003fa6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	6a1b      	ldr	r3, [r3, #32]
 8003fac:	4a24      	ldr	r2, [pc, #144]	@ (8004040 <TIM_OC6_SetConfig+0xa8>)
 8003fae:	401a      	ands	r2, r3
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	685b      	ldr	r3, [r3, #4]
 8003fb8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003fbe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	4a20      	ldr	r2, [pc, #128]	@ (8004044 <TIM_OC6_SetConfig+0xac>)
 8003fc4:	4013      	ands	r3, r2
 8003fc6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003fc8:	683b      	ldr	r3, [r7, #0]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	021b      	lsls	r3, r3, #8
 8003fce:	68fa      	ldr	r2, [r7, #12]
 8003fd0:	4313      	orrs	r3, r2
 8003fd2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8003fd4:	693b      	ldr	r3, [r7, #16]
 8003fd6:	4a1c      	ldr	r2, [pc, #112]	@ (8004048 <TIM_OC6_SetConfig+0xb0>)
 8003fd8:	4013      	ands	r3, r2
 8003fda:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8003fdc:	683b      	ldr	r3, [r7, #0]
 8003fde:	689b      	ldr	r3, [r3, #8]
 8003fe0:	051b      	lsls	r3, r3, #20
 8003fe2:	693a      	ldr	r2, [r7, #16]
 8003fe4:	4313      	orrs	r3, r2
 8003fe6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	4a18      	ldr	r2, [pc, #96]	@ (800404c <TIM_OC6_SetConfig+0xb4>)
 8003fec:	4293      	cmp	r3, r2
 8003fee:	d00b      	beq.n	8004008 <TIM_OC6_SetConfig+0x70>
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	4a17      	ldr	r2, [pc, #92]	@ (8004050 <TIM_OC6_SetConfig+0xb8>)
 8003ff4:	4293      	cmp	r3, r2
 8003ff6:	d007      	beq.n	8004008 <TIM_OC6_SetConfig+0x70>
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	4a16      	ldr	r2, [pc, #88]	@ (8004054 <TIM_OC6_SetConfig+0xbc>)
 8003ffc:	4293      	cmp	r3, r2
 8003ffe:	d003      	beq.n	8004008 <TIM_OC6_SetConfig+0x70>
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	4a15      	ldr	r2, [pc, #84]	@ (8004058 <TIM_OC6_SetConfig+0xc0>)
 8004004:	4293      	cmp	r3, r2
 8004006:	d109      	bne.n	800401c <TIM_OC6_SetConfig+0x84>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004008:	697b      	ldr	r3, [r7, #20]
 800400a:	4a14      	ldr	r2, [pc, #80]	@ (800405c <TIM_OC6_SetConfig+0xc4>)
 800400c:	4013      	ands	r3, r2
 800400e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004010:	683b      	ldr	r3, [r7, #0]
 8004012:	695b      	ldr	r3, [r3, #20]
 8004014:	029b      	lsls	r3, r3, #10
 8004016:	697a      	ldr	r2, [r7, #20]
 8004018:	4313      	orrs	r3, r2
 800401a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	697a      	ldr	r2, [r7, #20]
 8004020:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	68fa      	ldr	r2, [r7, #12]
 8004026:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8004028:	683b      	ldr	r3, [r7, #0]
 800402a:	685a      	ldr	r2, [r3, #4]
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	693a      	ldr	r2, [r7, #16]
 8004034:	621a      	str	r2, [r3, #32]
}
 8004036:	46c0      	nop			@ (mov r8, r8)
 8004038:	46bd      	mov	sp, r7
 800403a:	b006      	add	sp, #24
 800403c:	bd80      	pop	{r7, pc}
 800403e:	46c0      	nop			@ (mov r8, r8)
 8004040:	ffefffff 	.word	0xffefffff
 8004044:	feff8fff 	.word	0xfeff8fff
 8004048:	ffdfffff 	.word	0xffdfffff
 800404c:	40012c00 	.word	0x40012c00
 8004050:	40014000 	.word	0x40014000
 8004054:	40014400 	.word	0x40014400
 8004058:	40014800 	.word	0x40014800
 800405c:	fffbffff 	.word	0xfffbffff

08004060 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004060:	b580      	push	{r7, lr}
 8004062:	b086      	sub	sp, #24
 8004064:	af00      	add	r7, sp, #0
 8004066:	60f8      	str	r0, [r7, #12]
 8004068:	60b9      	str	r1, [r7, #8]
 800406a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	6a1b      	ldr	r3, [r3, #32]
 8004070:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	6a1b      	ldr	r3, [r3, #32]
 8004076:	2201      	movs	r2, #1
 8004078:	4393      	bics	r3, r2
 800407a:	001a      	movs	r2, r3
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	699b      	ldr	r3, [r3, #24]
 8004084:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004086:	693b      	ldr	r3, [r7, #16]
 8004088:	22f0      	movs	r2, #240	@ 0xf0
 800408a:	4393      	bics	r3, r2
 800408c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	011b      	lsls	r3, r3, #4
 8004092:	693a      	ldr	r2, [r7, #16]
 8004094:	4313      	orrs	r3, r2
 8004096:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004098:	697b      	ldr	r3, [r7, #20]
 800409a:	220a      	movs	r2, #10
 800409c:	4393      	bics	r3, r2
 800409e:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80040a0:	697a      	ldr	r2, [r7, #20]
 80040a2:	68bb      	ldr	r3, [r7, #8]
 80040a4:	4313      	orrs	r3, r2
 80040a6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	693a      	ldr	r2, [r7, #16]
 80040ac:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	697a      	ldr	r2, [r7, #20]
 80040b2:	621a      	str	r2, [r3, #32]
}
 80040b4:	46c0      	nop			@ (mov r8, r8)
 80040b6:	46bd      	mov	sp, r7
 80040b8:	b006      	add	sp, #24
 80040ba:	bd80      	pop	{r7, pc}

080040bc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80040bc:	b580      	push	{r7, lr}
 80040be:	b086      	sub	sp, #24
 80040c0:	af00      	add	r7, sp, #0
 80040c2:	60f8      	str	r0, [r7, #12]
 80040c4:	60b9      	str	r1, [r7, #8]
 80040c6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	6a1b      	ldr	r3, [r3, #32]
 80040cc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	6a1b      	ldr	r3, [r3, #32]
 80040d2:	2210      	movs	r2, #16
 80040d4:	4393      	bics	r3, r2
 80040d6:	001a      	movs	r2, r3
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	699b      	ldr	r3, [r3, #24]
 80040e0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80040e2:	693b      	ldr	r3, [r7, #16]
 80040e4:	4a0d      	ldr	r2, [pc, #52]	@ (800411c <TIM_TI2_ConfigInputStage+0x60>)
 80040e6:	4013      	ands	r3, r2
 80040e8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	031b      	lsls	r3, r3, #12
 80040ee:	693a      	ldr	r2, [r7, #16]
 80040f0:	4313      	orrs	r3, r2
 80040f2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80040f4:	697b      	ldr	r3, [r7, #20]
 80040f6:	22a0      	movs	r2, #160	@ 0xa0
 80040f8:	4393      	bics	r3, r2
 80040fa:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80040fc:	68bb      	ldr	r3, [r7, #8]
 80040fe:	011b      	lsls	r3, r3, #4
 8004100:	697a      	ldr	r2, [r7, #20]
 8004102:	4313      	orrs	r3, r2
 8004104:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	693a      	ldr	r2, [r7, #16]
 800410a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	697a      	ldr	r2, [r7, #20]
 8004110:	621a      	str	r2, [r3, #32]
}
 8004112:	46c0      	nop			@ (mov r8, r8)
 8004114:	46bd      	mov	sp, r7
 8004116:	b006      	add	sp, #24
 8004118:	bd80      	pop	{r7, pc}
 800411a:	46c0      	nop			@ (mov r8, r8)
 800411c:	ffff0fff 	.word	0xffff0fff

08004120 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004120:	b580      	push	{r7, lr}
 8004122:	b084      	sub	sp, #16
 8004124:	af00      	add	r7, sp, #0
 8004126:	6078      	str	r0, [r7, #4]
 8004128:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	689b      	ldr	r3, [r3, #8]
 800412e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	4a08      	ldr	r2, [pc, #32]	@ (8004154 <TIM_ITRx_SetConfig+0x34>)
 8004134:	4013      	ands	r3, r2
 8004136:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004138:	683a      	ldr	r2, [r7, #0]
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	4313      	orrs	r3, r2
 800413e:	2207      	movs	r2, #7
 8004140:	4313      	orrs	r3, r2
 8004142:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	68fa      	ldr	r2, [r7, #12]
 8004148:	609a      	str	r2, [r3, #8]
}
 800414a:	46c0      	nop			@ (mov r8, r8)
 800414c:	46bd      	mov	sp, r7
 800414e:	b004      	add	sp, #16
 8004150:	bd80      	pop	{r7, pc}
 8004152:	46c0      	nop			@ (mov r8, r8)
 8004154:	ffcfff8f 	.word	0xffcfff8f

08004158 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004158:	b580      	push	{r7, lr}
 800415a:	b086      	sub	sp, #24
 800415c:	af00      	add	r7, sp, #0
 800415e:	60f8      	str	r0, [r7, #12]
 8004160:	60b9      	str	r1, [r7, #8]
 8004162:	607a      	str	r2, [r7, #4]
 8004164:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	689b      	ldr	r3, [r3, #8]
 800416a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800416c:	697b      	ldr	r3, [r7, #20]
 800416e:	4a09      	ldr	r2, [pc, #36]	@ (8004194 <TIM_ETR_SetConfig+0x3c>)
 8004170:	4013      	ands	r3, r2
 8004172:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004174:	683b      	ldr	r3, [r7, #0]
 8004176:	021a      	lsls	r2, r3, #8
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	431a      	orrs	r2, r3
 800417c:	68bb      	ldr	r3, [r7, #8]
 800417e:	4313      	orrs	r3, r2
 8004180:	697a      	ldr	r2, [r7, #20]
 8004182:	4313      	orrs	r3, r2
 8004184:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	697a      	ldr	r2, [r7, #20]
 800418a:	609a      	str	r2, [r3, #8]
}
 800418c:	46c0      	nop			@ (mov r8, r8)
 800418e:	46bd      	mov	sp, r7
 8004190:	b006      	add	sp, #24
 8004192:	bd80      	pop	{r7, pc}
 8004194:	ffff00ff 	.word	0xffff00ff

08004198 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004198:	b580      	push	{r7, lr}
 800419a:	b084      	sub	sp, #16
 800419c:	af00      	add	r7, sp, #0
 800419e:	6078      	str	r0, [r7, #4]
 80041a0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	223c      	movs	r2, #60	@ 0x3c
 80041a6:	5c9b      	ldrb	r3, [r3, r2]
 80041a8:	2b01      	cmp	r3, #1
 80041aa:	d101      	bne.n	80041b0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80041ac:	2302      	movs	r3, #2
 80041ae:	e04f      	b.n	8004250 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	223c      	movs	r2, #60	@ 0x3c
 80041b4:	2101      	movs	r1, #1
 80041b6:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	223d      	movs	r2, #61	@ 0x3d
 80041bc:	2102      	movs	r1, #2
 80041be:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	685b      	ldr	r3, [r3, #4]
 80041c6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	689b      	ldr	r3, [r3, #8]
 80041ce:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	4a20      	ldr	r2, [pc, #128]	@ (8004258 <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 80041d6:	4293      	cmp	r3, r2
 80041d8:	d108      	bne.n	80041ec <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	4a1f      	ldr	r2, [pc, #124]	@ (800425c <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80041de:	4013      	ands	r3, r2
 80041e0:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80041e2:	683b      	ldr	r3, [r7, #0]
 80041e4:	685b      	ldr	r3, [r3, #4]
 80041e6:	68fa      	ldr	r2, [r7, #12]
 80041e8:	4313      	orrs	r3, r2
 80041ea:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	2270      	movs	r2, #112	@ 0x70
 80041f0:	4393      	bics	r3, r2
 80041f2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80041f4:	683b      	ldr	r3, [r7, #0]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	68fa      	ldr	r2, [r7, #12]
 80041fa:	4313      	orrs	r3, r2
 80041fc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	68fa      	ldr	r2, [r7, #12]
 8004204:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	4a13      	ldr	r2, [pc, #76]	@ (8004258 <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 800420c:	4293      	cmp	r3, r2
 800420e:	d009      	beq.n	8004224 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	4a12      	ldr	r2, [pc, #72]	@ (8004260 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004216:	4293      	cmp	r3, r2
 8004218:	d004      	beq.n	8004224 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	4a11      	ldr	r2, [pc, #68]	@ (8004264 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004220:	4293      	cmp	r3, r2
 8004222:	d10c      	bne.n	800423e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004224:	68bb      	ldr	r3, [r7, #8]
 8004226:	2280      	movs	r2, #128	@ 0x80
 8004228:	4393      	bics	r3, r2
 800422a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800422c:	683b      	ldr	r3, [r7, #0]
 800422e:	689b      	ldr	r3, [r3, #8]
 8004230:	68ba      	ldr	r2, [r7, #8]
 8004232:	4313      	orrs	r3, r2
 8004234:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	68ba      	ldr	r2, [r7, #8]
 800423c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	223d      	movs	r2, #61	@ 0x3d
 8004242:	2101      	movs	r1, #1
 8004244:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	223c      	movs	r2, #60	@ 0x3c
 800424a:	2100      	movs	r1, #0
 800424c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800424e:	2300      	movs	r3, #0
}
 8004250:	0018      	movs	r0, r3
 8004252:	46bd      	mov	sp, r7
 8004254:	b004      	add	sp, #16
 8004256:	bd80      	pop	{r7, pc}
 8004258:	40012c00 	.word	0x40012c00
 800425c:	ff0fffff 	.word	0xff0fffff
 8004260:	40000400 	.word	0x40000400
 8004264:	40014000 	.word	0x40014000

08004268 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004268:	b580      	push	{r7, lr}
 800426a:	b084      	sub	sp, #16
 800426c:	af00      	add	r7, sp, #0
 800426e:	6078      	str	r0, [r7, #4]
 8004270:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004272:	2300      	movs	r3, #0
 8004274:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	223c      	movs	r2, #60	@ 0x3c
 800427a:	5c9b      	ldrb	r3, [r3, r2]
 800427c:	2b01      	cmp	r3, #1
 800427e:	d101      	bne.n	8004284 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004280:	2302      	movs	r3, #2
 8004282:	e06f      	b.n	8004364 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	223c      	movs	r2, #60	@ 0x3c
 8004288:	2101      	movs	r1, #1
 800428a:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	22ff      	movs	r2, #255	@ 0xff
 8004290:	4393      	bics	r3, r2
 8004292:	001a      	movs	r2, r3
 8004294:	683b      	ldr	r3, [r7, #0]
 8004296:	68db      	ldr	r3, [r3, #12]
 8004298:	4313      	orrs	r3, r2
 800429a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	4a33      	ldr	r2, [pc, #204]	@ (800436c <HAL_TIMEx_ConfigBreakDeadTime+0x104>)
 80042a0:	401a      	ands	r2, r3
 80042a2:	683b      	ldr	r3, [r7, #0]
 80042a4:	689b      	ldr	r3, [r3, #8]
 80042a6:	4313      	orrs	r3, r2
 80042a8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	4a30      	ldr	r2, [pc, #192]	@ (8004370 <HAL_TIMEx_ConfigBreakDeadTime+0x108>)
 80042ae:	401a      	ands	r2, r3
 80042b0:	683b      	ldr	r3, [r7, #0]
 80042b2:	685b      	ldr	r3, [r3, #4]
 80042b4:	4313      	orrs	r3, r2
 80042b6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	4a2e      	ldr	r2, [pc, #184]	@ (8004374 <HAL_TIMEx_ConfigBreakDeadTime+0x10c>)
 80042bc:	401a      	ands	r2, r3
 80042be:	683b      	ldr	r3, [r7, #0]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	4313      	orrs	r3, r2
 80042c4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	4a2b      	ldr	r2, [pc, #172]	@ (8004378 <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 80042ca:	401a      	ands	r2, r3
 80042cc:	683b      	ldr	r3, [r7, #0]
 80042ce:	691b      	ldr	r3, [r3, #16]
 80042d0:	4313      	orrs	r3, r2
 80042d2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	4a29      	ldr	r2, [pc, #164]	@ (800437c <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 80042d8:	401a      	ands	r2, r3
 80042da:	683b      	ldr	r3, [r7, #0]
 80042dc:	695b      	ldr	r3, [r3, #20]
 80042de:	4313      	orrs	r3, r2
 80042e0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	4a26      	ldr	r2, [pc, #152]	@ (8004380 <HAL_TIMEx_ConfigBreakDeadTime+0x118>)
 80042e6:	401a      	ands	r2, r3
 80042e8:	683b      	ldr	r3, [r7, #0]
 80042ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042ec:	4313      	orrs	r3, r2
 80042ee:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	4a24      	ldr	r2, [pc, #144]	@ (8004384 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 80042f4:	401a      	ands	r2, r3
 80042f6:	683b      	ldr	r3, [r7, #0]
 80042f8:	699b      	ldr	r3, [r3, #24]
 80042fa:	041b      	lsls	r3, r3, #16
 80042fc:	4313      	orrs	r3, r2
 80042fe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	4a21      	ldr	r2, [pc, #132]	@ (8004388 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8004304:	401a      	ands	r2, r3
 8004306:	683b      	ldr	r3, [r7, #0]
 8004308:	69db      	ldr	r3, [r3, #28]
 800430a:	4313      	orrs	r3, r2
 800430c:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	4a1e      	ldr	r2, [pc, #120]	@ (800438c <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 8004314:	4293      	cmp	r3, r2
 8004316:	d11c      	bne.n	8004352 <HAL_TIMEx_ConfigBreakDeadTime+0xea>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	4a1d      	ldr	r2, [pc, #116]	@ (8004390 <HAL_TIMEx_ConfigBreakDeadTime+0x128>)
 800431c:	401a      	ands	r2, r3
 800431e:	683b      	ldr	r3, [r7, #0]
 8004320:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004322:	051b      	lsls	r3, r3, #20
 8004324:	4313      	orrs	r3, r2
 8004326:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	4a1a      	ldr	r2, [pc, #104]	@ (8004394 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>)
 800432c:	401a      	ands	r2, r3
 800432e:	683b      	ldr	r3, [r7, #0]
 8004330:	6a1b      	ldr	r3, [r3, #32]
 8004332:	4313      	orrs	r3, r2
 8004334:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	4a17      	ldr	r2, [pc, #92]	@ (8004398 <HAL_TIMEx_ConfigBreakDeadTime+0x130>)
 800433a:	401a      	ands	r2, r3
 800433c:	683b      	ldr	r3, [r7, #0]
 800433e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004340:	4313      	orrs	r3, r2
 8004342:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	4a15      	ldr	r2, [pc, #84]	@ (800439c <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 8004348:	401a      	ands	r2, r3
 800434a:	683b      	ldr	r3, [r7, #0]
 800434c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800434e:	4313      	orrs	r3, r2
 8004350:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	68fa      	ldr	r2, [r7, #12]
 8004358:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	223c      	movs	r2, #60	@ 0x3c
 800435e:	2100      	movs	r1, #0
 8004360:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004362:	2300      	movs	r3, #0
}
 8004364:	0018      	movs	r0, r3
 8004366:	46bd      	mov	sp, r7
 8004368:	b004      	add	sp, #16
 800436a:	bd80      	pop	{r7, pc}
 800436c:	fffffcff 	.word	0xfffffcff
 8004370:	fffffbff 	.word	0xfffffbff
 8004374:	fffff7ff 	.word	0xfffff7ff
 8004378:	ffffefff 	.word	0xffffefff
 800437c:	ffffdfff 	.word	0xffffdfff
 8004380:	ffffbfff 	.word	0xffffbfff
 8004384:	fff0ffff 	.word	0xfff0ffff
 8004388:	efffffff 	.word	0xefffffff
 800438c:	40012c00 	.word	0x40012c00
 8004390:	ff0fffff 	.word	0xff0fffff
 8004394:	feffffff 	.word	0xfeffffff
 8004398:	fdffffff 	.word	0xfdffffff
 800439c:	dfffffff 	.word	0xdfffffff

080043a0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80043a0:	b580      	push	{r7, lr}
 80043a2:	b082      	sub	sp, #8
 80043a4:	af00      	add	r7, sp, #0
 80043a6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d101      	bne.n	80043b2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80043ae:	2301      	movs	r3, #1
 80043b0:	e046      	b.n	8004440 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	2288      	movs	r2, #136	@ 0x88
 80043b6:	589b      	ldr	r3, [r3, r2]
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d107      	bne.n	80043cc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	2284      	movs	r2, #132	@ 0x84
 80043c0:	2100      	movs	r1, #0
 80043c2:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	0018      	movs	r0, r3
 80043c8:	f7fc ff10 	bl	80011ec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	2288      	movs	r2, #136	@ 0x88
 80043d0:	2124      	movs	r1, #36	@ 0x24
 80043d2:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	681a      	ldr	r2, [r3, #0]
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	2101      	movs	r1, #1
 80043e0:	438a      	bics	r2, r1
 80043e2:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d003      	beq.n	80043f4 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	0018      	movs	r0, r3
 80043f0:	f000 f9d0 	bl	8004794 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	0018      	movs	r0, r3
 80043f8:	f000 f828 	bl	800444c <UART_SetConfig>
 80043fc:	0003      	movs	r3, r0
 80043fe:	2b01      	cmp	r3, #1
 8004400:	d101      	bne.n	8004406 <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 8004402:	2301      	movs	r3, #1
 8004404:	e01c      	b.n	8004440 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	685a      	ldr	r2, [r3, #4]
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	490d      	ldr	r1, [pc, #52]	@ (8004448 <HAL_UART_Init+0xa8>)
 8004412:	400a      	ands	r2, r1
 8004414:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	689a      	ldr	r2, [r3, #8]
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	212a      	movs	r1, #42	@ 0x2a
 8004422:	438a      	bics	r2, r1
 8004424:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	681a      	ldr	r2, [r3, #0]
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	2101      	movs	r1, #1
 8004432:	430a      	orrs	r2, r1
 8004434:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	0018      	movs	r0, r3
 800443a:	f000 fa5f 	bl	80048fc <UART_CheckIdleState>
 800443e:	0003      	movs	r3, r0
}
 8004440:	0018      	movs	r0, r3
 8004442:	46bd      	mov	sp, r7
 8004444:	b002      	add	sp, #8
 8004446:	bd80      	pop	{r7, pc}
 8004448:	ffffb7ff 	.word	0xffffb7ff

0800444c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800444c:	b580      	push	{r7, lr}
 800444e:	b088      	sub	sp, #32
 8004450:	af00      	add	r7, sp, #0
 8004452:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004454:	231a      	movs	r3, #26
 8004456:	18fb      	adds	r3, r7, r3
 8004458:	2200      	movs	r2, #0
 800445a:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	689a      	ldr	r2, [r3, #8]
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	691b      	ldr	r3, [r3, #16]
 8004464:	431a      	orrs	r2, r3
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	695b      	ldr	r3, [r3, #20]
 800446a:	431a      	orrs	r2, r3
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	69db      	ldr	r3, [r3, #28]
 8004470:	4313      	orrs	r3, r2
 8004472:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	4abc      	ldr	r2, [pc, #752]	@ (800476c <UART_SetConfig+0x320>)
 800447c:	4013      	ands	r3, r2
 800447e:	0019      	movs	r1, r3
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	69fa      	ldr	r2, [r7, #28]
 8004486:	430a      	orrs	r2, r1
 8004488:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	685b      	ldr	r3, [r3, #4]
 8004490:	4ab7      	ldr	r2, [pc, #732]	@ (8004770 <UART_SetConfig+0x324>)
 8004492:	4013      	ands	r3, r2
 8004494:	0019      	movs	r1, r3
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	68da      	ldr	r2, [r3, #12]
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	430a      	orrs	r2, r1
 80044a0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	699b      	ldr	r3, [r3, #24]
 80044a6:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
  {
    tmpreg |= huart->Init.OneBitSampling;
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	6a1b      	ldr	r3, [r3, #32]
 80044ac:	69fa      	ldr	r2, [r7, #28]
 80044ae:	4313      	orrs	r3, r2
 80044b0:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	689b      	ldr	r3, [r3, #8]
 80044b8:	4aae      	ldr	r2, [pc, #696]	@ (8004774 <UART_SetConfig+0x328>)
 80044ba:	4013      	ands	r3, r2
 80044bc:	0019      	movs	r1, r3
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	69fa      	ldr	r2, [r7, #28]
 80044c4:	430a      	orrs	r2, r1
 80044c6:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044ce:	220f      	movs	r2, #15
 80044d0:	4393      	bics	r3, r2
 80044d2:	0019      	movs	r1, r3
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	430a      	orrs	r2, r1
 80044de:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	4aa4      	ldr	r2, [pc, #656]	@ (8004778 <UART_SetConfig+0x32c>)
 80044e6:	4293      	cmp	r3, r2
 80044e8:	d127      	bne.n	800453a <UART_SetConfig+0xee>
 80044ea:	4ba4      	ldr	r3, [pc, #656]	@ (800477c <UART_SetConfig+0x330>)
 80044ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80044ee:	2203      	movs	r2, #3
 80044f0:	4013      	ands	r3, r2
 80044f2:	2b03      	cmp	r3, #3
 80044f4:	d017      	beq.n	8004526 <UART_SetConfig+0xda>
 80044f6:	d81b      	bhi.n	8004530 <UART_SetConfig+0xe4>
 80044f8:	2b02      	cmp	r3, #2
 80044fa:	d00a      	beq.n	8004512 <UART_SetConfig+0xc6>
 80044fc:	d818      	bhi.n	8004530 <UART_SetConfig+0xe4>
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d002      	beq.n	8004508 <UART_SetConfig+0xbc>
 8004502:	2b01      	cmp	r3, #1
 8004504:	d00a      	beq.n	800451c <UART_SetConfig+0xd0>
 8004506:	e013      	b.n	8004530 <UART_SetConfig+0xe4>
 8004508:	231b      	movs	r3, #27
 800450a:	18fb      	adds	r3, r7, r3
 800450c:	2200      	movs	r2, #0
 800450e:	701a      	strb	r2, [r3, #0]
 8004510:	e058      	b.n	80045c4 <UART_SetConfig+0x178>
 8004512:	231b      	movs	r3, #27
 8004514:	18fb      	adds	r3, r7, r3
 8004516:	2202      	movs	r2, #2
 8004518:	701a      	strb	r2, [r3, #0]
 800451a:	e053      	b.n	80045c4 <UART_SetConfig+0x178>
 800451c:	231b      	movs	r3, #27
 800451e:	18fb      	adds	r3, r7, r3
 8004520:	2204      	movs	r2, #4
 8004522:	701a      	strb	r2, [r3, #0]
 8004524:	e04e      	b.n	80045c4 <UART_SetConfig+0x178>
 8004526:	231b      	movs	r3, #27
 8004528:	18fb      	adds	r3, r7, r3
 800452a:	2208      	movs	r2, #8
 800452c:	701a      	strb	r2, [r3, #0]
 800452e:	e049      	b.n	80045c4 <UART_SetConfig+0x178>
 8004530:	231b      	movs	r3, #27
 8004532:	18fb      	adds	r3, r7, r3
 8004534:	2210      	movs	r2, #16
 8004536:	701a      	strb	r2, [r3, #0]
 8004538:	e044      	b.n	80045c4 <UART_SetConfig+0x178>
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	4a90      	ldr	r2, [pc, #576]	@ (8004780 <UART_SetConfig+0x334>)
 8004540:	4293      	cmp	r3, r2
 8004542:	d127      	bne.n	8004594 <UART_SetConfig+0x148>
 8004544:	4b8d      	ldr	r3, [pc, #564]	@ (800477c <UART_SetConfig+0x330>)
 8004546:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004548:	220c      	movs	r2, #12
 800454a:	4013      	ands	r3, r2
 800454c:	2b0c      	cmp	r3, #12
 800454e:	d017      	beq.n	8004580 <UART_SetConfig+0x134>
 8004550:	d81b      	bhi.n	800458a <UART_SetConfig+0x13e>
 8004552:	2b08      	cmp	r3, #8
 8004554:	d00a      	beq.n	800456c <UART_SetConfig+0x120>
 8004556:	d818      	bhi.n	800458a <UART_SetConfig+0x13e>
 8004558:	2b00      	cmp	r3, #0
 800455a:	d002      	beq.n	8004562 <UART_SetConfig+0x116>
 800455c:	2b04      	cmp	r3, #4
 800455e:	d00a      	beq.n	8004576 <UART_SetConfig+0x12a>
 8004560:	e013      	b.n	800458a <UART_SetConfig+0x13e>
 8004562:	231b      	movs	r3, #27
 8004564:	18fb      	adds	r3, r7, r3
 8004566:	2200      	movs	r2, #0
 8004568:	701a      	strb	r2, [r3, #0]
 800456a:	e02b      	b.n	80045c4 <UART_SetConfig+0x178>
 800456c:	231b      	movs	r3, #27
 800456e:	18fb      	adds	r3, r7, r3
 8004570:	2202      	movs	r2, #2
 8004572:	701a      	strb	r2, [r3, #0]
 8004574:	e026      	b.n	80045c4 <UART_SetConfig+0x178>
 8004576:	231b      	movs	r3, #27
 8004578:	18fb      	adds	r3, r7, r3
 800457a:	2204      	movs	r2, #4
 800457c:	701a      	strb	r2, [r3, #0]
 800457e:	e021      	b.n	80045c4 <UART_SetConfig+0x178>
 8004580:	231b      	movs	r3, #27
 8004582:	18fb      	adds	r3, r7, r3
 8004584:	2208      	movs	r2, #8
 8004586:	701a      	strb	r2, [r3, #0]
 8004588:	e01c      	b.n	80045c4 <UART_SetConfig+0x178>
 800458a:	231b      	movs	r3, #27
 800458c:	18fb      	adds	r3, r7, r3
 800458e:	2210      	movs	r2, #16
 8004590:	701a      	strb	r2, [r3, #0]
 8004592:	e017      	b.n	80045c4 <UART_SetConfig+0x178>
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	4a7a      	ldr	r2, [pc, #488]	@ (8004784 <UART_SetConfig+0x338>)
 800459a:	4293      	cmp	r3, r2
 800459c:	d104      	bne.n	80045a8 <UART_SetConfig+0x15c>
 800459e:	231b      	movs	r3, #27
 80045a0:	18fb      	adds	r3, r7, r3
 80045a2:	2200      	movs	r2, #0
 80045a4:	701a      	strb	r2, [r3, #0]
 80045a6:	e00d      	b.n	80045c4 <UART_SetConfig+0x178>
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	4a76      	ldr	r2, [pc, #472]	@ (8004788 <UART_SetConfig+0x33c>)
 80045ae:	4293      	cmp	r3, r2
 80045b0:	d104      	bne.n	80045bc <UART_SetConfig+0x170>
 80045b2:	231b      	movs	r3, #27
 80045b4:	18fb      	adds	r3, r7, r3
 80045b6:	2200      	movs	r2, #0
 80045b8:	701a      	strb	r2, [r3, #0]
 80045ba:	e003      	b.n	80045c4 <UART_SetConfig+0x178>
 80045bc:	231b      	movs	r3, #27
 80045be:	18fb      	adds	r3, r7, r3
 80045c0:	2210      	movs	r2, #16
 80045c2:	701a      	strb	r2, [r3, #0]
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	69da      	ldr	r2, [r3, #28]
 80045c8:	2380      	movs	r3, #128	@ 0x80
 80045ca:	021b      	lsls	r3, r3, #8
 80045cc:	429a      	cmp	r2, r3
 80045ce:	d000      	beq.n	80045d2 <UART_SetConfig+0x186>
 80045d0:	e065      	b.n	800469e <UART_SetConfig+0x252>
  {
    switch (clocksource)
 80045d2:	231b      	movs	r3, #27
 80045d4:	18fb      	adds	r3, r7, r3
 80045d6:	781b      	ldrb	r3, [r3, #0]
 80045d8:	2b08      	cmp	r3, #8
 80045da:	d015      	beq.n	8004608 <UART_SetConfig+0x1bc>
 80045dc:	dc18      	bgt.n	8004610 <UART_SetConfig+0x1c4>
 80045de:	2b04      	cmp	r3, #4
 80045e0:	d00d      	beq.n	80045fe <UART_SetConfig+0x1b2>
 80045e2:	dc15      	bgt.n	8004610 <UART_SetConfig+0x1c4>
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d002      	beq.n	80045ee <UART_SetConfig+0x1a2>
 80045e8:	2b02      	cmp	r3, #2
 80045ea:	d005      	beq.n	80045f8 <UART_SetConfig+0x1ac>
 80045ec:	e010      	b.n	8004610 <UART_SetConfig+0x1c4>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80045ee:	f7fe fe1f 	bl	8003230 <HAL_RCC_GetPCLK1Freq>
 80045f2:	0003      	movs	r3, r0
 80045f4:	617b      	str	r3, [r7, #20]
        break;
 80045f6:	e012      	b.n	800461e <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80045f8:	4b64      	ldr	r3, [pc, #400]	@ (800478c <UART_SetConfig+0x340>)
 80045fa:	617b      	str	r3, [r7, #20]
        break;
 80045fc:	e00f      	b.n	800461e <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80045fe:	f7fe fd8b 	bl	8003118 <HAL_RCC_GetSysClockFreq>
 8004602:	0003      	movs	r3, r0
 8004604:	617b      	str	r3, [r7, #20]
        break;
 8004606:	e00a      	b.n	800461e <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004608:	2380      	movs	r3, #128	@ 0x80
 800460a:	021b      	lsls	r3, r3, #8
 800460c:	617b      	str	r3, [r7, #20]
        break;
 800460e:	e006      	b.n	800461e <UART_SetConfig+0x1d2>
      default:
        pclk = 0U;
 8004610:	2300      	movs	r3, #0
 8004612:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8004614:	231a      	movs	r3, #26
 8004616:	18fb      	adds	r3, r7, r3
 8004618:	2201      	movs	r2, #1
 800461a:	701a      	strb	r2, [r3, #0]
        break;
 800461c:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800461e:	697b      	ldr	r3, [r7, #20]
 8004620:	2b00      	cmp	r3, #0
 8004622:	d100      	bne.n	8004626 <UART_SetConfig+0x1da>
 8004624:	e08d      	b.n	8004742 <UART_SetConfig+0x2f6>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800462a:	4b59      	ldr	r3, [pc, #356]	@ (8004790 <UART_SetConfig+0x344>)
 800462c:	0052      	lsls	r2, r2, #1
 800462e:	5ad3      	ldrh	r3, [r2, r3]
 8004630:	0019      	movs	r1, r3
 8004632:	6978      	ldr	r0, [r7, #20]
 8004634:	f7fb fdc0 	bl	80001b8 <__udivsi3>
 8004638:	0003      	movs	r3, r0
 800463a:	005a      	lsls	r2, r3, #1
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	685b      	ldr	r3, [r3, #4]
 8004640:	085b      	lsrs	r3, r3, #1
 8004642:	18d2      	adds	r2, r2, r3
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	685b      	ldr	r3, [r3, #4]
 8004648:	0019      	movs	r1, r3
 800464a:	0010      	movs	r0, r2
 800464c:	f7fb fdb4 	bl	80001b8 <__udivsi3>
 8004650:	0003      	movs	r3, r0
 8004652:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004654:	693b      	ldr	r3, [r7, #16]
 8004656:	2b0f      	cmp	r3, #15
 8004658:	d91c      	bls.n	8004694 <UART_SetConfig+0x248>
 800465a:	693a      	ldr	r2, [r7, #16]
 800465c:	2380      	movs	r3, #128	@ 0x80
 800465e:	025b      	lsls	r3, r3, #9
 8004660:	429a      	cmp	r2, r3
 8004662:	d217      	bcs.n	8004694 <UART_SetConfig+0x248>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004664:	693b      	ldr	r3, [r7, #16]
 8004666:	b29a      	uxth	r2, r3
 8004668:	200e      	movs	r0, #14
 800466a:	183b      	adds	r3, r7, r0
 800466c:	210f      	movs	r1, #15
 800466e:	438a      	bics	r2, r1
 8004670:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004672:	693b      	ldr	r3, [r7, #16]
 8004674:	085b      	lsrs	r3, r3, #1
 8004676:	b29b      	uxth	r3, r3
 8004678:	2207      	movs	r2, #7
 800467a:	4013      	ands	r3, r2
 800467c:	b299      	uxth	r1, r3
 800467e:	183b      	adds	r3, r7, r0
 8004680:	183a      	adds	r2, r7, r0
 8004682:	8812      	ldrh	r2, [r2, #0]
 8004684:	430a      	orrs	r2, r1
 8004686:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	183a      	adds	r2, r7, r0
 800468e:	8812      	ldrh	r2, [r2, #0]
 8004690:	60da      	str	r2, [r3, #12]
 8004692:	e056      	b.n	8004742 <UART_SetConfig+0x2f6>
      }
      else
      {
        ret = HAL_ERROR;
 8004694:	231a      	movs	r3, #26
 8004696:	18fb      	adds	r3, r7, r3
 8004698:	2201      	movs	r2, #1
 800469a:	701a      	strb	r2, [r3, #0]
 800469c:	e051      	b.n	8004742 <UART_SetConfig+0x2f6>
      }
    }
  }
  else
  {
    switch (clocksource)
 800469e:	231b      	movs	r3, #27
 80046a0:	18fb      	adds	r3, r7, r3
 80046a2:	781b      	ldrb	r3, [r3, #0]
 80046a4:	2b08      	cmp	r3, #8
 80046a6:	d015      	beq.n	80046d4 <UART_SetConfig+0x288>
 80046a8:	dc18      	bgt.n	80046dc <UART_SetConfig+0x290>
 80046aa:	2b04      	cmp	r3, #4
 80046ac:	d00d      	beq.n	80046ca <UART_SetConfig+0x27e>
 80046ae:	dc15      	bgt.n	80046dc <UART_SetConfig+0x290>
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d002      	beq.n	80046ba <UART_SetConfig+0x26e>
 80046b4:	2b02      	cmp	r3, #2
 80046b6:	d005      	beq.n	80046c4 <UART_SetConfig+0x278>
 80046b8:	e010      	b.n	80046dc <UART_SetConfig+0x290>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80046ba:	f7fe fdb9 	bl	8003230 <HAL_RCC_GetPCLK1Freq>
 80046be:	0003      	movs	r3, r0
 80046c0:	617b      	str	r3, [r7, #20]
        break;
 80046c2:	e012      	b.n	80046ea <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80046c4:	4b31      	ldr	r3, [pc, #196]	@ (800478c <UART_SetConfig+0x340>)
 80046c6:	617b      	str	r3, [r7, #20]
        break;
 80046c8:	e00f      	b.n	80046ea <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80046ca:	f7fe fd25 	bl	8003118 <HAL_RCC_GetSysClockFreq>
 80046ce:	0003      	movs	r3, r0
 80046d0:	617b      	str	r3, [r7, #20]
        break;
 80046d2:	e00a      	b.n	80046ea <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80046d4:	2380      	movs	r3, #128	@ 0x80
 80046d6:	021b      	lsls	r3, r3, #8
 80046d8:	617b      	str	r3, [r7, #20]
        break;
 80046da:	e006      	b.n	80046ea <UART_SetConfig+0x29e>
      default:
        pclk = 0U;
 80046dc:	2300      	movs	r3, #0
 80046de:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80046e0:	231a      	movs	r3, #26
 80046e2:	18fb      	adds	r3, r7, r3
 80046e4:	2201      	movs	r2, #1
 80046e6:	701a      	strb	r2, [r3, #0]
        break;
 80046e8:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 80046ea:	697b      	ldr	r3, [r7, #20]
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d028      	beq.n	8004742 <UART_SetConfig+0x2f6>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80046f4:	4b26      	ldr	r3, [pc, #152]	@ (8004790 <UART_SetConfig+0x344>)
 80046f6:	0052      	lsls	r2, r2, #1
 80046f8:	5ad3      	ldrh	r3, [r2, r3]
 80046fa:	0019      	movs	r1, r3
 80046fc:	6978      	ldr	r0, [r7, #20]
 80046fe:	f7fb fd5b 	bl	80001b8 <__udivsi3>
 8004702:	0003      	movs	r3, r0
 8004704:	001a      	movs	r2, r3
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	685b      	ldr	r3, [r3, #4]
 800470a:	085b      	lsrs	r3, r3, #1
 800470c:	18d2      	adds	r2, r2, r3
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	685b      	ldr	r3, [r3, #4]
 8004712:	0019      	movs	r1, r3
 8004714:	0010      	movs	r0, r2
 8004716:	f7fb fd4f 	bl	80001b8 <__udivsi3>
 800471a:	0003      	movs	r3, r0
 800471c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800471e:	693b      	ldr	r3, [r7, #16]
 8004720:	2b0f      	cmp	r3, #15
 8004722:	d90a      	bls.n	800473a <UART_SetConfig+0x2ee>
 8004724:	693a      	ldr	r2, [r7, #16]
 8004726:	2380      	movs	r3, #128	@ 0x80
 8004728:	025b      	lsls	r3, r3, #9
 800472a:	429a      	cmp	r2, r3
 800472c:	d205      	bcs.n	800473a <UART_SetConfig+0x2ee>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800472e:	693b      	ldr	r3, [r7, #16]
 8004730:	b29a      	uxth	r2, r3
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	60da      	str	r2, [r3, #12]
 8004738:	e003      	b.n	8004742 <UART_SetConfig+0x2f6>
      }
      else
      {
        ret = HAL_ERROR;
 800473a:	231a      	movs	r3, #26
 800473c:	18fb      	adds	r3, r7, r3
 800473e:	2201      	movs	r2, #1
 8004740:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	226a      	movs	r2, #106	@ 0x6a
 8004746:	2101      	movs	r1, #1
 8004748:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	2268      	movs	r2, #104	@ 0x68
 800474e:	2101      	movs	r1, #1
 8004750:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	2200      	movs	r2, #0
 8004756:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	2200      	movs	r2, #0
 800475c:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800475e:	231a      	movs	r3, #26
 8004760:	18fb      	adds	r3, r7, r3
 8004762:	781b      	ldrb	r3, [r3, #0]
}
 8004764:	0018      	movs	r0, r3
 8004766:	46bd      	mov	sp, r7
 8004768:	b008      	add	sp, #32
 800476a:	bd80      	pop	{r7, pc}
 800476c:	cfff69f3 	.word	0xcfff69f3
 8004770:	ffffcfff 	.word	0xffffcfff
 8004774:	11fff4ff 	.word	0x11fff4ff
 8004778:	40013800 	.word	0x40013800
 800477c:	40021000 	.word	0x40021000
 8004780:	40004400 	.word	0x40004400
 8004784:	40004800 	.word	0x40004800
 8004788:	40004c00 	.word	0x40004c00
 800478c:	00f42400 	.word	0x00f42400
 8004790:	08005278 	.word	0x08005278

08004794 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004794:	b580      	push	{r7, lr}
 8004796:	b082      	sub	sp, #8
 8004798:	af00      	add	r7, sp, #0
 800479a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047a0:	2208      	movs	r2, #8
 80047a2:	4013      	ands	r3, r2
 80047a4:	d00b      	beq.n	80047be <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	685b      	ldr	r3, [r3, #4]
 80047ac:	4a4a      	ldr	r2, [pc, #296]	@ (80048d8 <UART_AdvFeatureConfig+0x144>)
 80047ae:	4013      	ands	r3, r2
 80047b0:	0019      	movs	r1, r3
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	430a      	orrs	r2, r1
 80047bc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047c2:	2201      	movs	r2, #1
 80047c4:	4013      	ands	r3, r2
 80047c6:	d00b      	beq.n	80047e0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	685b      	ldr	r3, [r3, #4]
 80047ce:	4a43      	ldr	r2, [pc, #268]	@ (80048dc <UART_AdvFeatureConfig+0x148>)
 80047d0:	4013      	ands	r3, r2
 80047d2:	0019      	movs	r1, r3
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	430a      	orrs	r2, r1
 80047de:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047e4:	2202      	movs	r2, #2
 80047e6:	4013      	ands	r3, r2
 80047e8:	d00b      	beq.n	8004802 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	685b      	ldr	r3, [r3, #4]
 80047f0:	4a3b      	ldr	r2, [pc, #236]	@ (80048e0 <UART_AdvFeatureConfig+0x14c>)
 80047f2:	4013      	ands	r3, r2
 80047f4:	0019      	movs	r1, r3
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	430a      	orrs	r2, r1
 8004800:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004806:	2204      	movs	r2, #4
 8004808:	4013      	ands	r3, r2
 800480a:	d00b      	beq.n	8004824 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	685b      	ldr	r3, [r3, #4]
 8004812:	4a34      	ldr	r2, [pc, #208]	@ (80048e4 <UART_AdvFeatureConfig+0x150>)
 8004814:	4013      	ands	r3, r2
 8004816:	0019      	movs	r1, r3
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	430a      	orrs	r2, r1
 8004822:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004828:	2210      	movs	r2, #16
 800482a:	4013      	ands	r3, r2
 800482c:	d00b      	beq.n	8004846 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	689b      	ldr	r3, [r3, #8]
 8004834:	4a2c      	ldr	r2, [pc, #176]	@ (80048e8 <UART_AdvFeatureConfig+0x154>)
 8004836:	4013      	ands	r3, r2
 8004838:	0019      	movs	r1, r3
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	430a      	orrs	r2, r1
 8004844:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800484a:	2220      	movs	r2, #32
 800484c:	4013      	ands	r3, r2
 800484e:	d00b      	beq.n	8004868 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	689b      	ldr	r3, [r3, #8]
 8004856:	4a25      	ldr	r2, [pc, #148]	@ (80048ec <UART_AdvFeatureConfig+0x158>)
 8004858:	4013      	ands	r3, r2
 800485a:	0019      	movs	r1, r3
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	430a      	orrs	r2, r1
 8004866:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800486c:	2240      	movs	r2, #64	@ 0x40
 800486e:	4013      	ands	r3, r2
 8004870:	d01d      	beq.n	80048ae <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	685b      	ldr	r3, [r3, #4]
 8004878:	4a1d      	ldr	r2, [pc, #116]	@ (80048f0 <UART_AdvFeatureConfig+0x15c>)
 800487a:	4013      	ands	r3, r2
 800487c:	0019      	movs	r1, r3
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	430a      	orrs	r2, r1
 8004888:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800488e:	2380      	movs	r3, #128	@ 0x80
 8004890:	035b      	lsls	r3, r3, #13
 8004892:	429a      	cmp	r2, r3
 8004894:	d10b      	bne.n	80048ae <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	685b      	ldr	r3, [r3, #4]
 800489c:	4a15      	ldr	r2, [pc, #84]	@ (80048f4 <UART_AdvFeatureConfig+0x160>)
 800489e:	4013      	ands	r3, r2
 80048a0:	0019      	movs	r1, r3
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	430a      	orrs	r2, r1
 80048ac:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048b2:	2280      	movs	r2, #128	@ 0x80
 80048b4:	4013      	ands	r3, r2
 80048b6:	d00b      	beq.n	80048d0 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	685b      	ldr	r3, [r3, #4]
 80048be:	4a0e      	ldr	r2, [pc, #56]	@ (80048f8 <UART_AdvFeatureConfig+0x164>)
 80048c0:	4013      	ands	r3, r2
 80048c2:	0019      	movs	r1, r3
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	430a      	orrs	r2, r1
 80048ce:	605a      	str	r2, [r3, #4]
  }
}
 80048d0:	46c0      	nop			@ (mov r8, r8)
 80048d2:	46bd      	mov	sp, r7
 80048d4:	b002      	add	sp, #8
 80048d6:	bd80      	pop	{r7, pc}
 80048d8:	ffff7fff 	.word	0xffff7fff
 80048dc:	fffdffff 	.word	0xfffdffff
 80048e0:	fffeffff 	.word	0xfffeffff
 80048e4:	fffbffff 	.word	0xfffbffff
 80048e8:	ffffefff 	.word	0xffffefff
 80048ec:	ffffdfff 	.word	0xffffdfff
 80048f0:	ffefffff 	.word	0xffefffff
 80048f4:	ff9fffff 	.word	0xff9fffff
 80048f8:	fff7ffff 	.word	0xfff7ffff

080048fc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80048fc:	b580      	push	{r7, lr}
 80048fe:	b092      	sub	sp, #72	@ 0x48
 8004900:	af02      	add	r7, sp, #8
 8004902:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	2290      	movs	r2, #144	@ 0x90
 8004908:	2100      	movs	r1, #0
 800490a:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800490c:	f7fc fd56 	bl	80013bc <HAL_GetTick>
 8004910:	0003      	movs	r3, r0
 8004912:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	2208      	movs	r2, #8
 800491c:	4013      	ands	r3, r2
 800491e:	2b08      	cmp	r3, #8
 8004920:	d12d      	bne.n	800497e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004922:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004924:	2280      	movs	r2, #128	@ 0x80
 8004926:	0391      	lsls	r1, r2, #14
 8004928:	6878      	ldr	r0, [r7, #4]
 800492a:	4a47      	ldr	r2, [pc, #284]	@ (8004a48 <UART_CheckIdleState+0x14c>)
 800492c:	9200      	str	r2, [sp, #0]
 800492e:	2200      	movs	r2, #0
 8004930:	f000 f88e 	bl	8004a50 <UART_WaitOnFlagUntilTimeout>
 8004934:	1e03      	subs	r3, r0, #0
 8004936:	d022      	beq.n	800497e <UART_CheckIdleState+0x82>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004938:	f3ef 8310 	mrs	r3, PRIMASK
 800493c:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800493e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8004940:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004942:	2301      	movs	r3, #1
 8004944:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004946:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004948:	f383 8810 	msr	PRIMASK, r3
}
 800494c:	46c0      	nop			@ (mov r8, r8)
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	681a      	ldr	r2, [r3, #0]
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	2180      	movs	r1, #128	@ 0x80
 800495a:	438a      	bics	r2, r1
 800495c:	601a      	str	r2, [r3, #0]
 800495e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004960:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004962:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004964:	f383 8810 	msr	PRIMASK, r3
}
 8004968:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	2288      	movs	r2, #136	@ 0x88
 800496e:	2120      	movs	r1, #32
 8004970:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	2284      	movs	r2, #132	@ 0x84
 8004976:	2100      	movs	r1, #0
 8004978:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800497a:	2303      	movs	r3, #3
 800497c:	e060      	b.n	8004a40 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	2204      	movs	r2, #4
 8004986:	4013      	ands	r3, r2
 8004988:	2b04      	cmp	r3, #4
 800498a:	d146      	bne.n	8004a1a <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800498c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800498e:	2280      	movs	r2, #128	@ 0x80
 8004990:	03d1      	lsls	r1, r2, #15
 8004992:	6878      	ldr	r0, [r7, #4]
 8004994:	4a2c      	ldr	r2, [pc, #176]	@ (8004a48 <UART_CheckIdleState+0x14c>)
 8004996:	9200      	str	r2, [sp, #0]
 8004998:	2200      	movs	r2, #0
 800499a:	f000 f859 	bl	8004a50 <UART_WaitOnFlagUntilTimeout>
 800499e:	1e03      	subs	r3, r0, #0
 80049a0:	d03b      	beq.n	8004a1a <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80049a2:	f3ef 8310 	mrs	r3, PRIMASK
 80049a6:	60fb      	str	r3, [r7, #12]
  return(result);
 80049a8:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80049aa:	637b      	str	r3, [r7, #52]	@ 0x34
 80049ac:	2301      	movs	r3, #1
 80049ae:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80049b0:	693b      	ldr	r3, [r7, #16]
 80049b2:	f383 8810 	msr	PRIMASK, r3
}
 80049b6:	46c0      	nop			@ (mov r8, r8)
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	681a      	ldr	r2, [r3, #0]
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	4922      	ldr	r1, [pc, #136]	@ (8004a4c <UART_CheckIdleState+0x150>)
 80049c4:	400a      	ands	r2, r1
 80049c6:	601a      	str	r2, [r3, #0]
 80049c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80049ca:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80049cc:	697b      	ldr	r3, [r7, #20]
 80049ce:	f383 8810 	msr	PRIMASK, r3
}
 80049d2:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80049d4:	f3ef 8310 	mrs	r3, PRIMASK
 80049d8:	61bb      	str	r3, [r7, #24]
  return(result);
 80049da:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80049dc:	633b      	str	r3, [r7, #48]	@ 0x30
 80049de:	2301      	movs	r3, #1
 80049e0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80049e2:	69fb      	ldr	r3, [r7, #28]
 80049e4:	f383 8810 	msr	PRIMASK, r3
}
 80049e8:	46c0      	nop			@ (mov r8, r8)
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	689a      	ldr	r2, [r3, #8]
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	2101      	movs	r1, #1
 80049f6:	438a      	bics	r2, r1
 80049f8:	609a      	str	r2, [r3, #8]
 80049fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049fc:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80049fe:	6a3b      	ldr	r3, [r7, #32]
 8004a00:	f383 8810 	msr	PRIMASK, r3
}
 8004a04:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	228c      	movs	r2, #140	@ 0x8c
 8004a0a:	2120      	movs	r1, #32
 8004a0c:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	2284      	movs	r2, #132	@ 0x84
 8004a12:	2100      	movs	r1, #0
 8004a14:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004a16:	2303      	movs	r3, #3
 8004a18:	e012      	b.n	8004a40 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	2288      	movs	r2, #136	@ 0x88
 8004a1e:	2120      	movs	r1, #32
 8004a20:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	228c      	movs	r2, #140	@ 0x8c
 8004a26:	2120      	movs	r1, #32
 8004a28:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	2200      	movs	r2, #0
 8004a2e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	2200      	movs	r2, #0
 8004a34:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	2284      	movs	r2, #132	@ 0x84
 8004a3a:	2100      	movs	r1, #0
 8004a3c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004a3e:	2300      	movs	r3, #0
}
 8004a40:	0018      	movs	r0, r3
 8004a42:	46bd      	mov	sp, r7
 8004a44:	b010      	add	sp, #64	@ 0x40
 8004a46:	bd80      	pop	{r7, pc}
 8004a48:	01ffffff 	.word	0x01ffffff
 8004a4c:	fffffedf 	.word	0xfffffedf

08004a50 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004a50:	b580      	push	{r7, lr}
 8004a52:	b084      	sub	sp, #16
 8004a54:	af00      	add	r7, sp, #0
 8004a56:	60f8      	str	r0, [r7, #12]
 8004a58:	60b9      	str	r1, [r7, #8]
 8004a5a:	603b      	str	r3, [r7, #0]
 8004a5c:	1dfb      	adds	r3, r7, #7
 8004a5e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004a60:	e051      	b.n	8004b06 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004a62:	69bb      	ldr	r3, [r7, #24]
 8004a64:	3301      	adds	r3, #1
 8004a66:	d04e      	beq.n	8004b06 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a68:	f7fc fca8 	bl	80013bc <HAL_GetTick>
 8004a6c:	0002      	movs	r2, r0
 8004a6e:	683b      	ldr	r3, [r7, #0]
 8004a70:	1ad3      	subs	r3, r2, r3
 8004a72:	69ba      	ldr	r2, [r7, #24]
 8004a74:	429a      	cmp	r2, r3
 8004a76:	d302      	bcc.n	8004a7e <UART_WaitOnFlagUntilTimeout+0x2e>
 8004a78:	69bb      	ldr	r3, [r7, #24]
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d101      	bne.n	8004a82 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8004a7e:	2303      	movs	r3, #3
 8004a80:	e051      	b.n	8004b26 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	2204      	movs	r2, #4
 8004a8a:	4013      	ands	r3, r2
 8004a8c:	d03b      	beq.n	8004b06 <UART_WaitOnFlagUntilTimeout+0xb6>
 8004a8e:	68bb      	ldr	r3, [r7, #8]
 8004a90:	2b80      	cmp	r3, #128	@ 0x80
 8004a92:	d038      	beq.n	8004b06 <UART_WaitOnFlagUntilTimeout+0xb6>
 8004a94:	68bb      	ldr	r3, [r7, #8]
 8004a96:	2b40      	cmp	r3, #64	@ 0x40
 8004a98:	d035      	beq.n	8004b06 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	69db      	ldr	r3, [r3, #28]
 8004aa0:	2208      	movs	r2, #8
 8004aa2:	4013      	ands	r3, r2
 8004aa4:	2b08      	cmp	r3, #8
 8004aa6:	d111      	bne.n	8004acc <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	2208      	movs	r2, #8
 8004aae:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	0018      	movs	r0, r3
 8004ab4:	f000 f83c 	bl	8004b30 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	2290      	movs	r2, #144	@ 0x90
 8004abc:	2108      	movs	r1, #8
 8004abe:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	2284      	movs	r2, #132	@ 0x84
 8004ac4:	2100      	movs	r1, #0
 8004ac6:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8004ac8:	2301      	movs	r3, #1
 8004aca:	e02c      	b.n	8004b26 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	69da      	ldr	r2, [r3, #28]
 8004ad2:	2380      	movs	r3, #128	@ 0x80
 8004ad4:	011b      	lsls	r3, r3, #4
 8004ad6:	401a      	ands	r2, r3
 8004ad8:	2380      	movs	r3, #128	@ 0x80
 8004ada:	011b      	lsls	r3, r3, #4
 8004adc:	429a      	cmp	r2, r3
 8004ade:	d112      	bne.n	8004b06 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	2280      	movs	r2, #128	@ 0x80
 8004ae6:	0112      	lsls	r2, r2, #4
 8004ae8:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	0018      	movs	r0, r3
 8004aee:	f000 f81f 	bl	8004b30 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	2290      	movs	r2, #144	@ 0x90
 8004af6:	2120      	movs	r1, #32
 8004af8:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	2284      	movs	r2, #132	@ 0x84
 8004afe:	2100      	movs	r1, #0
 8004b00:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8004b02:	2303      	movs	r3, #3
 8004b04:	e00f      	b.n	8004b26 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	69db      	ldr	r3, [r3, #28]
 8004b0c:	68ba      	ldr	r2, [r7, #8]
 8004b0e:	4013      	ands	r3, r2
 8004b10:	68ba      	ldr	r2, [r7, #8]
 8004b12:	1ad3      	subs	r3, r2, r3
 8004b14:	425a      	negs	r2, r3
 8004b16:	4153      	adcs	r3, r2
 8004b18:	b2db      	uxtb	r3, r3
 8004b1a:	001a      	movs	r2, r3
 8004b1c:	1dfb      	adds	r3, r7, #7
 8004b1e:	781b      	ldrb	r3, [r3, #0]
 8004b20:	429a      	cmp	r2, r3
 8004b22:	d09e      	beq.n	8004a62 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004b24:	2300      	movs	r3, #0
}
 8004b26:	0018      	movs	r0, r3
 8004b28:	46bd      	mov	sp, r7
 8004b2a:	b004      	add	sp, #16
 8004b2c:	bd80      	pop	{r7, pc}
	...

08004b30 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004b30:	b580      	push	{r7, lr}
 8004b32:	b08e      	sub	sp, #56	@ 0x38
 8004b34:	af00      	add	r7, sp, #0
 8004b36:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004b38:	f3ef 8310 	mrs	r3, PRIMASK
 8004b3c:	617b      	str	r3, [r7, #20]
  return(result);
 8004b3e:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004b40:	637b      	str	r3, [r7, #52]	@ 0x34
 8004b42:	2301      	movs	r3, #1
 8004b44:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b46:	69bb      	ldr	r3, [r7, #24]
 8004b48:	f383 8810 	msr	PRIMASK, r3
}
 8004b4c:	46c0      	nop			@ (mov r8, r8)
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	681a      	ldr	r2, [r3, #0]
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	4926      	ldr	r1, [pc, #152]	@ (8004bf4 <UART_EndRxTransfer+0xc4>)
 8004b5a:	400a      	ands	r2, r1
 8004b5c:	601a      	str	r2, [r3, #0]
 8004b5e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004b60:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b62:	69fb      	ldr	r3, [r7, #28]
 8004b64:	f383 8810 	msr	PRIMASK, r3
}
 8004b68:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004b6a:	f3ef 8310 	mrs	r3, PRIMASK
 8004b6e:	623b      	str	r3, [r7, #32]
  return(result);
 8004b70:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004b72:	633b      	str	r3, [r7, #48]	@ 0x30
 8004b74:	2301      	movs	r3, #1
 8004b76:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b7a:	f383 8810 	msr	PRIMASK, r3
}
 8004b7e:	46c0      	nop			@ (mov r8, r8)
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	689a      	ldr	r2, [r3, #8]
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	491b      	ldr	r1, [pc, #108]	@ (8004bf8 <UART_EndRxTransfer+0xc8>)
 8004b8c:	400a      	ands	r2, r1
 8004b8e:	609a      	str	r2, [r3, #8]
 8004b90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b92:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b96:	f383 8810 	msr	PRIMASK, r3
}
 8004b9a:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004ba0:	2b01      	cmp	r3, #1
 8004ba2:	d118      	bne.n	8004bd6 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004ba4:	f3ef 8310 	mrs	r3, PRIMASK
 8004ba8:	60bb      	str	r3, [r7, #8]
  return(result);
 8004baa:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004bac:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004bae:	2301      	movs	r3, #1
 8004bb0:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	f383 8810 	msr	PRIMASK, r3
}
 8004bb8:	46c0      	nop			@ (mov r8, r8)
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	681a      	ldr	r2, [r3, #0]
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	2110      	movs	r1, #16
 8004bc6:	438a      	bics	r2, r1
 8004bc8:	601a      	str	r2, [r3, #0]
 8004bca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004bcc:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004bce:	693b      	ldr	r3, [r7, #16]
 8004bd0:	f383 8810 	msr	PRIMASK, r3
}
 8004bd4:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	228c      	movs	r2, #140	@ 0x8c
 8004bda:	2120      	movs	r1, #32
 8004bdc:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	2200      	movs	r2, #0
 8004be2:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	2200      	movs	r2, #0
 8004be8:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8004bea:	46c0      	nop			@ (mov r8, r8)
 8004bec:	46bd      	mov	sp, r7
 8004bee:	b00e      	add	sp, #56	@ 0x38
 8004bf0:	bd80      	pop	{r7, pc}
 8004bf2:	46c0      	nop			@ (mov r8, r8)
 8004bf4:	fffffedf 	.word	0xfffffedf
 8004bf8:	effffffe 	.word	0xeffffffe

08004bfc <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8004bfc:	b580      	push	{r7, lr}
 8004bfe:	b084      	sub	sp, #16
 8004c00:	af00      	add	r7, sp, #0
 8004c02:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	2284      	movs	r2, #132	@ 0x84
 8004c08:	5c9b      	ldrb	r3, [r3, r2]
 8004c0a:	2b01      	cmp	r3, #1
 8004c0c:	d101      	bne.n	8004c12 <HAL_UARTEx_DisableFifoMode+0x16>
 8004c0e:	2302      	movs	r3, #2
 8004c10:	e027      	b.n	8004c62 <HAL_UARTEx_DisableFifoMode+0x66>
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	2284      	movs	r2, #132	@ 0x84
 8004c16:	2101      	movs	r1, #1
 8004c18:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	2288      	movs	r2, #136	@ 0x88
 8004c1e:	2124      	movs	r1, #36	@ 0x24
 8004c20:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	681a      	ldr	r2, [r3, #0]
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	2101      	movs	r1, #1
 8004c36:	438a      	bics	r2, r1
 8004c38:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	4a0b      	ldr	r2, [pc, #44]	@ (8004c6c <HAL_UARTEx_DisableFifoMode+0x70>)
 8004c3e:	4013      	ands	r3, r2
 8004c40:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	2200      	movs	r2, #0
 8004c46:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	68fa      	ldr	r2, [r7, #12]
 8004c4e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	2288      	movs	r2, #136	@ 0x88
 8004c54:	2120      	movs	r1, #32
 8004c56:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	2284      	movs	r2, #132	@ 0x84
 8004c5c:	2100      	movs	r1, #0
 8004c5e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004c60:	2300      	movs	r3, #0
}
 8004c62:	0018      	movs	r0, r3
 8004c64:	46bd      	mov	sp, r7
 8004c66:	b004      	add	sp, #16
 8004c68:	bd80      	pop	{r7, pc}
 8004c6a:	46c0      	nop			@ (mov r8, r8)
 8004c6c:	dfffffff 	.word	0xdfffffff

08004c70 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004c70:	b580      	push	{r7, lr}
 8004c72:	b084      	sub	sp, #16
 8004c74:	af00      	add	r7, sp, #0
 8004c76:	6078      	str	r0, [r7, #4]
 8004c78:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	2284      	movs	r2, #132	@ 0x84
 8004c7e:	5c9b      	ldrb	r3, [r3, r2]
 8004c80:	2b01      	cmp	r3, #1
 8004c82:	d101      	bne.n	8004c88 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8004c84:	2302      	movs	r3, #2
 8004c86:	e02e      	b.n	8004ce6 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	2284      	movs	r2, #132	@ 0x84
 8004c8c:	2101      	movs	r1, #1
 8004c8e:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	2288      	movs	r2, #136	@ 0x88
 8004c94:	2124      	movs	r1, #36	@ 0x24
 8004c96:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	681a      	ldr	r2, [r3, #0]
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	2101      	movs	r1, #1
 8004cac:	438a      	bics	r2, r1
 8004cae:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	689b      	ldr	r3, [r3, #8]
 8004cb6:	00db      	lsls	r3, r3, #3
 8004cb8:	08d9      	lsrs	r1, r3, #3
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	683a      	ldr	r2, [r7, #0]
 8004cc0:	430a      	orrs	r2, r1
 8004cc2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	0018      	movs	r0, r3
 8004cc8:	f000 f854 	bl	8004d74 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	68fa      	ldr	r2, [r7, #12]
 8004cd2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	2288      	movs	r2, #136	@ 0x88
 8004cd8:	2120      	movs	r1, #32
 8004cda:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	2284      	movs	r2, #132	@ 0x84
 8004ce0:	2100      	movs	r1, #0
 8004ce2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004ce4:	2300      	movs	r3, #0
}
 8004ce6:	0018      	movs	r0, r3
 8004ce8:	46bd      	mov	sp, r7
 8004cea:	b004      	add	sp, #16
 8004cec:	bd80      	pop	{r7, pc}
	...

08004cf0 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004cf0:	b580      	push	{r7, lr}
 8004cf2:	b084      	sub	sp, #16
 8004cf4:	af00      	add	r7, sp, #0
 8004cf6:	6078      	str	r0, [r7, #4]
 8004cf8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	2284      	movs	r2, #132	@ 0x84
 8004cfe:	5c9b      	ldrb	r3, [r3, r2]
 8004d00:	2b01      	cmp	r3, #1
 8004d02:	d101      	bne.n	8004d08 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8004d04:	2302      	movs	r3, #2
 8004d06:	e02f      	b.n	8004d68 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	2284      	movs	r2, #132	@ 0x84
 8004d0c:	2101      	movs	r1, #1
 8004d0e:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	2288      	movs	r2, #136	@ 0x88
 8004d14:	2124      	movs	r1, #36	@ 0x24
 8004d16:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	681a      	ldr	r2, [r3, #0]
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	2101      	movs	r1, #1
 8004d2c:	438a      	bics	r2, r1
 8004d2e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	689b      	ldr	r3, [r3, #8]
 8004d36:	4a0e      	ldr	r2, [pc, #56]	@ (8004d70 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8004d38:	4013      	ands	r3, r2
 8004d3a:	0019      	movs	r1, r3
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	683a      	ldr	r2, [r7, #0]
 8004d42:	430a      	orrs	r2, r1
 8004d44:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	0018      	movs	r0, r3
 8004d4a:	f000 f813 	bl	8004d74 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	68fa      	ldr	r2, [r7, #12]
 8004d54:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	2288      	movs	r2, #136	@ 0x88
 8004d5a:	2120      	movs	r1, #32
 8004d5c:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	2284      	movs	r2, #132	@ 0x84
 8004d62:	2100      	movs	r1, #0
 8004d64:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004d66:	2300      	movs	r3, #0
}
 8004d68:	0018      	movs	r0, r3
 8004d6a:	46bd      	mov	sp, r7
 8004d6c:	b004      	add	sp, #16
 8004d6e:	bd80      	pop	{r7, pc}
 8004d70:	f1ffffff 	.word	0xf1ffffff

08004d74 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8004d74:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004d76:	b085      	sub	sp, #20
 8004d78:	af00      	add	r7, sp, #0
 8004d7a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d108      	bne.n	8004d96 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	226a      	movs	r2, #106	@ 0x6a
 8004d88:	2101      	movs	r1, #1
 8004d8a:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	2268      	movs	r2, #104	@ 0x68
 8004d90:	2101      	movs	r1, #1
 8004d92:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8004d94:	e043      	b.n	8004e1e <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8004d96:	260f      	movs	r6, #15
 8004d98:	19bb      	adds	r3, r7, r6
 8004d9a:	2208      	movs	r2, #8
 8004d9c:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8004d9e:	200e      	movs	r0, #14
 8004da0:	183b      	adds	r3, r7, r0
 8004da2:	2208      	movs	r2, #8
 8004da4:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	689b      	ldr	r3, [r3, #8]
 8004dac:	0e5b      	lsrs	r3, r3, #25
 8004dae:	b2da      	uxtb	r2, r3
 8004db0:	240d      	movs	r4, #13
 8004db2:	193b      	adds	r3, r7, r4
 8004db4:	2107      	movs	r1, #7
 8004db6:	400a      	ands	r2, r1
 8004db8:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	689b      	ldr	r3, [r3, #8]
 8004dc0:	0f5b      	lsrs	r3, r3, #29
 8004dc2:	b2da      	uxtb	r2, r3
 8004dc4:	250c      	movs	r5, #12
 8004dc6:	197b      	adds	r3, r7, r5
 8004dc8:	2107      	movs	r1, #7
 8004dca:	400a      	ands	r2, r1
 8004dcc:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004dce:	183b      	adds	r3, r7, r0
 8004dd0:	781b      	ldrb	r3, [r3, #0]
 8004dd2:	197a      	adds	r2, r7, r5
 8004dd4:	7812      	ldrb	r2, [r2, #0]
 8004dd6:	4914      	ldr	r1, [pc, #80]	@ (8004e28 <UARTEx_SetNbDataToProcess+0xb4>)
 8004dd8:	5c8a      	ldrb	r2, [r1, r2]
 8004dda:	435a      	muls	r2, r3
 8004ddc:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8004dde:	197b      	adds	r3, r7, r5
 8004de0:	781b      	ldrb	r3, [r3, #0]
 8004de2:	4a12      	ldr	r2, [pc, #72]	@ (8004e2c <UARTEx_SetNbDataToProcess+0xb8>)
 8004de4:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004de6:	0019      	movs	r1, r3
 8004de8:	f7fb fa70 	bl	80002cc <__divsi3>
 8004dec:	0003      	movs	r3, r0
 8004dee:	b299      	uxth	r1, r3
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	226a      	movs	r2, #106	@ 0x6a
 8004df4:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004df6:	19bb      	adds	r3, r7, r6
 8004df8:	781b      	ldrb	r3, [r3, #0]
 8004dfa:	193a      	adds	r2, r7, r4
 8004dfc:	7812      	ldrb	r2, [r2, #0]
 8004dfe:	490a      	ldr	r1, [pc, #40]	@ (8004e28 <UARTEx_SetNbDataToProcess+0xb4>)
 8004e00:	5c8a      	ldrb	r2, [r1, r2]
 8004e02:	435a      	muls	r2, r3
 8004e04:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8004e06:	193b      	adds	r3, r7, r4
 8004e08:	781b      	ldrb	r3, [r3, #0]
 8004e0a:	4a08      	ldr	r2, [pc, #32]	@ (8004e2c <UARTEx_SetNbDataToProcess+0xb8>)
 8004e0c:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004e0e:	0019      	movs	r1, r3
 8004e10:	f7fb fa5c 	bl	80002cc <__divsi3>
 8004e14:	0003      	movs	r3, r0
 8004e16:	b299      	uxth	r1, r3
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	2268      	movs	r2, #104	@ 0x68
 8004e1c:	5299      	strh	r1, [r3, r2]
}
 8004e1e:	46c0      	nop			@ (mov r8, r8)
 8004e20:	46bd      	mov	sp, r7
 8004e22:	b005      	add	sp, #20
 8004e24:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004e26:	46c0      	nop			@ (mov r8, r8)
 8004e28:	08005290 	.word	0x08005290
 8004e2c:	08005298 	.word	0x08005298

08004e30 <Reset_Handler>:



extern void Reset_Handler(void) __attribute__((__interrupt__));
void Reset_Handler(void)
{
 8004e30:	b580      	push	{r7, lr}
 8004e32:	b082      	sub	sp, #8
 8004e34:	af00      	add	r7, sp, #0
 8004e36:	4b13      	ldr	r3, [pc, #76]	@ (8004e84 <Reset_Handler+0x54>)
 8004e38:	607b      	str	r3, [r7, #4]
 8004e3a:	4b13      	ldr	r3, [pc, #76]	@ (8004e88 <Reset_Handler+0x58>)
 8004e3c:	603b      	str	r3, [r7, #0]
 8004e3e:	e007      	b.n	8004e50 <Reset_Handler+0x20>
 8004e40:	687a      	ldr	r2, [r7, #4]
 8004e42:	1d13      	adds	r3, r2, #4
 8004e44:	607b      	str	r3, [r7, #4]
 8004e46:	683b      	ldr	r3, [r7, #0]
 8004e48:	1d19      	adds	r1, r3, #4
 8004e4a:	6039      	str	r1, [r7, #0]
 8004e4c:	6812      	ldr	r2, [r2, #0]
 8004e4e:	601a      	str	r2, [r3, #0]
 8004e50:	683a      	ldr	r2, [r7, #0]
 8004e52:	4b0e      	ldr	r3, [pc, #56]	@ (8004e8c <Reset_Handler+0x5c>)
 8004e54:	429a      	cmp	r2, r3
 8004e56:	d3f3      	bcc.n	8004e40 <Reset_Handler+0x10>
 8004e58:	4b0d      	ldr	r3, [pc, #52]	@ (8004e90 <Reset_Handler+0x60>)
 8004e5a:	603b      	str	r3, [r7, #0]
 8004e5c:	e004      	b.n	8004e68 <Reset_Handler+0x38>
 8004e5e:	683b      	ldr	r3, [r7, #0]
 8004e60:	1d1a      	adds	r2, r3, #4
 8004e62:	603a      	str	r2, [r7, #0]
 8004e64:	2200      	movs	r2, #0
 8004e66:	601a      	str	r2, [r3, #0]
 8004e68:	683a      	ldr	r2, [r7, #0]
    while (dst < &_edata)
        *dst++ = *src++;

    // Zero out the .bss segment
    dst = &_sbss;
    while (dst < &_ebss)
 8004e6a:	4b0a      	ldr	r3, [pc, #40]	@ (8004e94 <Reset_Handler+0x64>)
 8004e6c:	429a      	cmp	r2, r3
 8004e6e:	d3f6      	bcc.n	8004e5e <Reset_Handler+0x2e>
        *dst++ = 0;

    VTOR_REG = (uint32_t)vectors;
 8004e70:	4b09      	ldr	r3, [pc, #36]	@ (8004e98 <Reset_Handler+0x68>)
 8004e72:	4a0a      	ldr	r2, [pc, #40]	@ (8004e9c <Reset_Handler+0x6c>)
 8004e74:	601a      	str	r2, [r3, #0]

    //__libc_init_array();

    main();
 8004e76:	f7fb fdad 	bl	80009d4 <main>
}
 8004e7a:	46c0      	nop			@ (mov r8, r8)
 8004e7c:	46bd      	mov	sp, r7
 8004e7e:	b002      	add	sp, #8
 8004e80:	bd80      	pop	{r7, pc}
 8004e82:	46c0      	nop			@ (mov r8, r8)
 8004e84:	080052a8 	.word	0x080052a8
 8004e88:	20000000 	.word	0x20000000
 8004e8c:	2000000c 	.word	0x2000000c
 8004e90:	2000000c 	.word	0x2000000c
 8004e94:	200002a4 	.word	0x200002a4
 8004e98:	e000ed08 	.word	0xe000ed08
 8004e9c:	080000b8 	.word	0x080000b8

08004ea0 <hal_gpio_init>:
#include "stm32g0xx_ll_gpio.h"
#include "main.h"
#include "gpio.h"

void hal_gpio_init(void)
{
 8004ea0:	b580      	push	{r7, lr}
 8004ea2:	af00      	add	r7, sp, #0
	// Call the GPIO initialization function setup by the STM32CubeIDE Device Configuration Tool:
	MX_GPIO_Init();
 8004ea4:	f7fb fbd0 	bl	8000648 <MX_GPIO_Init>
}
 8004ea8:	46c0      	nop			@ (mov r8, r8)
 8004eaa:	46bd      	mov	sp, r7
 8004eac:	bd80      	pop	{r7, pc}

08004eae <hal_timer_get_systick>:
*
*  return values:  The current 1 millisecond systick count
*  remarks:
*********************************************************************************/
uint32_t hal_timer_get_systick(void)
{
 8004eae:	b580      	push	{r7, lr}
 8004eb0:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8004eb2:	f7fc fa83 	bl	80013bc <HAL_GetTick>
 8004eb6:	0003      	movs	r3, r0
}
 8004eb8:	0018      	movs	r0, r3
 8004eba:	46bd      	mov	sp, r7
 8004ebc:	bd80      	pop	{r7, pc}

08004ebe <hal_timer_get_ticks_since_count>:
*
*  remarks:
*********************************************************************************/

uint32_t hal_timer_get_ticks_since_count(uint32_t lastCount)
{
 8004ebe:	b580      	push	{r7, lr}
 8004ec0:	b084      	sub	sp, #16
 8004ec2:	af00      	add	r7, sp, #0
 8004ec4:	6078      	str	r0, [r7, #4]
    uint32_t result;
    uint32_t currentCount = hal_timer_get_systick();
 8004ec6:	f7ff fff2 	bl	8004eae <hal_timer_get_systick>
 8004eca:	0003      	movs	r3, r0
 8004ecc:	60bb      	str	r3, [r7, #8]

    // Check if the counter rolled over:
    if (currentCount >= lastCount)
 8004ece:	68ba      	ldr	r2, [r7, #8]
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	429a      	cmp	r2, r3
 8004ed4:	d304      	bcc.n	8004ee0 <hal_timer_get_ticks_since_count+0x22>
    {
        //Counter has not rolled over.
        result = currentCount - lastCount;
 8004ed6:	68ba      	ldr	r2, [r7, #8]
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	1ad3      	subs	r3, r2, r3
 8004edc:	60fb      	str	r3, [r7, #12]
 8004ede:	e004      	b.n	8004eea <hal_timer_get_ticks_since_count+0x2c>
    }
    else
    {
        // The counter rolled over / overflowed. Deal with it:
        result = UINT32_MAX - lastCount + currentCount;
 8004ee0:	68ba      	ldr	r2, [r7, #8]
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	1ad3      	subs	r3, r2, r3
 8004ee6:	3b01      	subs	r3, #1
 8004ee8:	60fb      	str	r3, [r7, #12]
    }

    return result;
 8004eea:	68fb      	ldr	r3, [r7, #12]
}
 8004eec:	0018      	movs	r0, r3
 8004eee:	46bd      	mov	sp, r7
 8004ef0:	b004      	add	sp, #16
 8004ef2:	bd80      	pop	{r7, pc}

08004ef4 <hal_timer_init>:
{
	SysTick->CTRL &= ~SysTick_CTRL_ENABLE_Msk; /* disable systick */
}

void hal_timer_init(void)
{
 8004ef4:	b580      	push	{r7, lr}
 8004ef6:	af00      	add	r7, sp, #0

	  // Note that the following "USING" macros are defined in perphdefs.h
#if defined  USING_TIM1
	  MX_TIM1_Init();
 8004ef8:	f7fb fe5c 	bl	8000bb4 <MX_TIM1_Init>
#endif
#if defined  USING_TIM3
	  MX_TIM3_Init();
 8004efc:	f7fb ff26 	bl	8000d4c <MX_TIM3_Init>
#endif
#if defined  USING_TIM14
	  MX_TIM14_Init();
#endif
#if defined  USING_TIM15
	  MX_TIM15_Init();
 8004f00:	f7fb ffa4 	bl	8000e4c <MX_TIM15_Init>
	  MX_TIM17_Init();
#endif



}
 8004f04:	46c0      	nop			@ (mov r8, r8)
 8004f06:	46bd      	mov	sp, r7
 8004f08:	bd80      	pop	{r7, pc}
	...

08004f0c <uart_irq_handler>:
{
	return ((uart_hal->uart_module->CR1 & USART_CR1_TCIE) != 0);
}

static void uart_irq_handler(USART_TypeDef* uart_module)
{
 8004f0c:	b590      	push	{r4, r7, lr}
 8004f0e:	b085      	sub	sp, #20
 8004f10:	af00      	add	r7, sp, #0
 8004f12:	6078      	str	r0, [r7, #4]
	uint8_t byte_to_tx;

    /* if there are any error flags AND if in RX mode rather than Tx mode */
	if (uart_module->ISR & (USART_ISR_ORE /*| USART_ISR_NE | USART_ISR_FE*/) && (uart_module->CR2 & USART_CR2_SWAP))
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	69db      	ldr	r3, [r3, #28]
 8004f18:	2208      	movs	r2, #8
 8004f1a:	4013      	ands	r3, r2
 8004f1c:	d018      	beq.n	8004f50 <uart_irq_handler+0x44>
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	685a      	ldr	r2, [r3, #4]
 8004f22:	2380      	movs	r3, #128	@ 0x80
 8004f24:	021b      	lsls	r3, r3, #8
 8004f26:	4013      	ands	r3, r2
 8004f28:	d012      	beq.n	8004f50 <uart_irq_handler+0x44>
	{
		if (uart_module->ISR & USART_ISR_RXNE_RXFNE)
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	69db      	ldr	r3, [r3, #28]
 8004f2e:	2220      	movs	r2, #32
 8004f30:	4013      	ands	r3, r2
 8004f32:	d00d      	beq.n	8004f50 <uart_irq_handler+0x44>
			 * TWICE here because there's an overrun error which means we have TWO bytes 
			 * received, one in the RDR register, and then as soon as we read that once,
			 * there's a byte that gets shifted into the RDR register from the
			 * non-memory-mapped shift register.
			 */
			usart1_byte_received_callback(uart_module->RDR);
 8004f34:	4b72      	ldr	r3, [pc, #456]	@ (8005100 <uart_irq_handler+0x1f4>)
 8004f36:	681a      	ldr	r2, [r3, #0]
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f3c:	b2db      	uxtb	r3, r3
 8004f3e:	0018      	movs	r0, r3
 8004f40:	4790      	blx	r2
			usart1_byte_received_callback(uart_module->RDR);
 8004f42:	4b6f      	ldr	r3, [pc, #444]	@ (8005100 <uart_irq_handler+0x1f4>)
 8004f44:	681a      	ldr	r2, [r3, #0]
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f4a:	b2db      	uxtb	r3, r3
 8004f4c:	0018      	movs	r0, r3
 8004f4e:	4790      	blx	r2
		}
	}
		uart_module->ICR |= (USART_ICR_ORECF | USART_ICR_NECF | USART_ICR_FECF);
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	6a1b      	ldr	r3, [r3, #32]
 8004f54:	220e      	movs	r2, #14
 8004f56:	431a      	orrs	r2, r3
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	621a      	str	r2, [r3, #32]

    /* if a byte has been received AND if in Rx mode rather than Tx mode */
	if ((uart_module->ISR & USART_ISR_RXNE_RXFNE) && (uart_module->CR2 & USART_CR2_SWAP))
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	69db      	ldr	r3, [r3, #28]
 8004f60:	2220      	movs	r2, #32
 8004f62:	4013      	ands	r3, r2
 8004f64:	d01c      	beq.n	8004fa0 <uart_irq_handler+0x94>
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	685a      	ldr	r2, [r3, #4]
 8004f6a:	2380      	movs	r3, #128	@ 0x80
 8004f6c:	021b      	lsls	r3, r3, #8
 8004f6e:	4013      	ands	r3, r2
 8004f70:	d016      	beq.n	8004fa0 <uart_irq_handler+0x94>
	{
		/* Note that reading the RDR register clears the RXNE flag. */

		if (USART1 == uart_module)
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	4a63      	ldr	r2, [pc, #396]	@ (8005104 <uart_irq_handler+0x1f8>)
 8004f76:	4293      	cmp	r3, r2
 8004f78:	d107      	bne.n	8004f8a <uart_irq_handler+0x7e>
		{
			/* call the USART1 received callback, passing it the received data */
			usart1_byte_received_callback(uart_module->RDR);
 8004f7a:	4b61      	ldr	r3, [pc, #388]	@ (8005100 <uart_irq_handler+0x1f4>)
 8004f7c:	681a      	ldr	r2, [r3, #0]
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f82:	b2db      	uxtb	r3, r3
 8004f84:	0018      	movs	r0, r3
 8004f86:	4790      	blx	r2
 8004f88:	e00a      	b.n	8004fa0 <uart_irq_handler+0x94>
		}
		else if (USART2 == uart_module)
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	4a5e      	ldr	r2, [pc, #376]	@ (8005108 <uart_irq_handler+0x1fc>)
 8004f8e:	4293      	cmp	r3, r2
 8004f90:	d106      	bne.n	8004fa0 <uart_irq_handler+0x94>
		{
			/* call the USART2 received callback, passing it the received data */
			usart2_byte_received_callback(uart_module->RDR);
 8004f92:	4b5e      	ldr	r3, [pc, #376]	@ (800510c <uart_irq_handler+0x200>)
 8004f94:	681a      	ldr	r2, [r3, #0]
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f9a:	b2db      	uxtb	r3, r3
 8004f9c:	0018      	movs	r0, r3
 8004f9e:	4790      	blx	r2
		uart_module->ICR |= USART_ICR_WUCF;
	}
#endif

    /* if the transmit buffer is empty AND we're set to Tx rather than Rx */
	if ((uart_module->ISR & USART_ISR_TXE_TXFNF) && !(uart_module->CR2 & USART_CR2_SWAP))
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	69db      	ldr	r3, [r3, #28]
 8004fa4:	2280      	movs	r2, #128	@ 0x80
 8004fa6:	4013      	ands	r3, r2
 8004fa8:	d038      	beq.n	800501c <uart_irq_handler+0x110>
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	685a      	ldr	r2, [r3, #4]
 8004fae:	2380      	movs	r3, #128	@ 0x80
 8004fb0:	021b      	lsls	r3, r3, #8
 8004fb2:	4013      	ands	r3, r2
 8004fb4:	d132      	bne.n	800501c <uart_irq_handler+0x110>
	{
		if (USART1 == uart_module)
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	4a52      	ldr	r2, [pc, #328]	@ (8005104 <uart_irq_handler+0x1f8>)
 8004fba:	4293      	cmp	r3, r2
 8004fbc:	d115      	bne.n	8004fea <uart_irq_handler+0xde>
		{
			/* call the USART1 transmit callback to get the byte to Tx */
			if (usart1_transmit_ready_callback(&byte_to_tx))
 8004fbe:	4b54      	ldr	r3, [pc, #336]	@ (8005110 <uart_irq_handler+0x204>)
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	240e      	movs	r4, #14
 8004fc4:	193a      	adds	r2, r7, r4
 8004fc6:	0010      	movs	r0, r2
 8004fc8:	4798      	blx	r3
 8004fca:	1e03      	subs	r3, r0, #0
 8004fcc:	d005      	beq.n	8004fda <uart_irq_handler+0xce>
			{
				/* transmit the byte */
				uart_module->TDR = byte_to_tx;
 8004fce:	193b      	adds	r3, r7, r4
 8004fd0:	781b      	ldrb	r3, [r3, #0]
 8004fd2:	001a      	movs	r2, r3
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	629a      	str	r2, [r3, #40]	@ 0x28
 8004fd8:	e020      	b.n	800501c <uart_irq_handler+0x110>
			}
			else
			{
				/* disable the 'Tx buffer empty' interrupt */
				uart_module->CR1 &= ~USART_CR1_TXEIE_TXFNFIE;
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	2280      	movs	r2, #128	@ 0x80
 8004fe0:	4393      	bics	r3, r2
 8004fe2:	001a      	movs	r2, r3
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	601a      	str	r2, [r3, #0]
 8004fe8:	e018      	b.n	800501c <uart_irq_handler+0x110>
			}
		}
		else if (USART2 == uart_module)
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	4a46      	ldr	r2, [pc, #280]	@ (8005108 <uart_irq_handler+0x1fc>)
 8004fee:	4293      	cmp	r3, r2
 8004ff0:	d114      	bne.n	800501c <uart_irq_handler+0x110>
		{
			/* call the USART2 transmit callback to get the byte to Tx */
			if (usart2_transmit_ready_callback(&byte_to_tx))
 8004ff2:	4b48      	ldr	r3, [pc, #288]	@ (8005114 <uart_irq_handler+0x208>)
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	240e      	movs	r4, #14
 8004ff8:	193a      	adds	r2, r7, r4
 8004ffa:	0010      	movs	r0, r2
 8004ffc:	4798      	blx	r3
 8004ffe:	1e03      	subs	r3, r0, #0
 8005000:	d005      	beq.n	800500e <uart_irq_handler+0x102>
			{
				/* transmit the byte */
				uart_module->TDR = byte_to_tx;
 8005002:	193b      	adds	r3, r7, r4
 8005004:	781b      	ldrb	r3, [r3, #0]
 8005006:	001a      	movs	r2, r3
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	629a      	str	r2, [r3, #40]	@ 0x28
 800500c:	e006      	b.n	800501c <uart_irq_handler+0x110>
			}
			else
			{
				/* disable the 'Tx buffer empty' interrupt */
				uart_module->CR1 &= ~USART_CR1_TXEIE_TXFNFIE;
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	2280      	movs	r2, #128	@ 0x80
 8005014:	4393      	bics	r3, r2
 8005016:	001a      	movs	r2, r3
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	601a      	str	r2, [r3, #0]
		}
	}

/* TODO - need a callback in the UART driver for the 152 usec delay */
    /* if the transmission complete flag is set AND we're set to Tx rather than Rx */
	if ((uart_module->ISR & USART_ISR_TC) && !(uart_module->CR2 & USART_CR2_SWAP))
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	69db      	ldr	r3, [r3, #28]
 8005020:	2240      	movs	r2, #64	@ 0x40
 8005022:	4013      	ands	r3, r2
 8005024:	d100      	bne.n	8005028 <uart_irq_handler+0x11c>
 8005026:	e067      	b.n	80050f8 <uart_irq_handler+0x1ec>
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	685a      	ldr	r2, [r3, #4]
 800502c:	2380      	movs	r3, #128	@ 0x80
 800502e:	021b      	lsls	r3, r3, #8
 8005030:	4013      	ands	r3, r2
 8005032:	d161      	bne.n	80050f8 <uart_irq_handler+0x1ec>
	{
		if (USART1 == uart_module)
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	4a33      	ldr	r2, [pc, #204]	@ (8005104 <uart_irq_handler+0x1f8>)
 8005038:	4293      	cmp	r3, r2
 800503a:	d107      	bne.n	800504c <uart_irq_handler+0x140>
		{
			if (usart1_blocking_delay)
 800503c:	4b36      	ldr	r3, [pc, #216]	@ (8005118 <uart_irq_handler+0x20c>)
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	2b00      	cmp	r3, #0
 8005042:	d00e      	beq.n	8005062 <uart_irq_handler+0x156>
			{
				/* delay to ride through the IR1 key glitch */
				usart1_blocking_delay();
 8005044:	4b34      	ldr	r3, [pc, #208]	@ (8005118 <uart_irq_handler+0x20c>)
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	4798      	blx	r3
 800504a:	e00a      	b.n	8005062 <uart_irq_handler+0x156>
			}
		}
		else if (USART2 == uart_module)
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	4a2e      	ldr	r2, [pc, #184]	@ (8005108 <uart_irq_handler+0x1fc>)
 8005050:	4293      	cmp	r3, r2
 8005052:	d106      	bne.n	8005062 <uart_irq_handler+0x156>
		{
			if (usart2_blocking_delay)
 8005054:	4b31      	ldr	r3, [pc, #196]	@ (800511c <uart_irq_handler+0x210>)
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	2b00      	cmp	r3, #0
 800505a:	d002      	beq.n	8005062 <uart_irq_handler+0x156>
			{
				/* delay to ride through the IR1 key glitch */
				usart2_blocking_delay();
 800505c:	4b2f      	ldr	r3, [pc, #188]	@ (800511c <uart_irq_handler+0x210>)
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	4798      	blx	r3

		/* switch tx/rx pin to rx if needed */
		{
			uart_mode_t uart_mode;

			if (USART1 == uart_module)
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	4a27      	ldr	r2, [pc, #156]	@ (8005104 <uart_irq_handler+0x1f8>)
 8005066:	4293      	cmp	r3, r2
 8005068:	d105      	bne.n	8005076 <uart_irq_handler+0x16a>
			{
				uart_mode = usart1_mode;
 800506a:	230f      	movs	r3, #15
 800506c:	18fb      	adds	r3, r7, r3
 800506e:	4a2c      	ldr	r2, [pc, #176]	@ (8005120 <uart_irq_handler+0x214>)
 8005070:	7812      	ldrb	r2, [r2, #0]
 8005072:	701a      	strb	r2, [r3, #0]
 8005074:	e00d      	b.n	8005092 <uart_irq_handler+0x186>
			}
			else if (USART2 == uart_module)
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	4a23      	ldr	r2, [pc, #140]	@ (8005108 <uart_irq_handler+0x1fc>)
 800507a:	4293      	cmp	r3, r2
 800507c:	d105      	bne.n	800508a <uart_irq_handler+0x17e>
			{
				uart_mode = usart2_mode;
 800507e:	230f      	movs	r3, #15
 8005080:	18fb      	adds	r3, r7, r3
 8005082:	4a28      	ldr	r2, [pc, #160]	@ (8005124 <uart_irq_handler+0x218>)
 8005084:	7812      	ldrb	r2, [r2, #0]
 8005086:	701a      	strb	r2, [r3, #0]
 8005088:	e003      	b.n	8005092 <uart_irq_handler+0x186>
				uart_mode = lpuart1_mode;
			}
#endif
			else
			{
				uart_mode = 0; /* Should never get here!  This line is just to ensure consistency on failure. */
 800508a:	230f      	movs	r3, #15
 800508c:	18fb      	adds	r3, r7, r3
 800508e:	2200      	movs	r2, #0
 8005090:	701a      	strb	r2, [r3, #0]
			}

			if ((ONE_WIRE_NO_EXTERNAL_PULLUP == uart_mode) || (ONE_WIRE == uart_mode))
 8005092:	220f      	movs	r2, #15
 8005094:	18bb      	adds	r3, r7, r2
 8005096:	781b      	ldrb	r3, [r3, #0]
 8005098:	2b03      	cmp	r3, #3
 800509a:	d003      	beq.n	80050a4 <uart_irq_handler+0x198>
 800509c:	18bb      	adds	r3, r7, r2
 800509e:	781b      	ldrb	r3, [r3, #0]
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d119      	bne.n	80050d8 <uart_irq_handler+0x1cc>
			{
				/* if tx/rx pin is set to tx... */
				if (!(uart_module->CR2 & USART_CR2_SWAP))
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	685a      	ldr	r2, [r3, #4]
 80050a8:	2380      	movs	r3, #128	@ 0x80
 80050aa:	021b      	lsls	r3, r3, #8
 80050ac:	4013      	ands	r3, r2
 80050ae:	d113      	bne.n	80050d8 <uart_irq_handler+0x1cc>
				{
					/* ...then set pin to rx */
					uart_module->CR1 &= ~USART_CR1_UE;
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	2201      	movs	r2, #1
 80050b6:	4393      	bics	r3, r2
 80050b8:	001a      	movs	r2, r3
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	601a      	str	r2, [r3, #0]
					uart_module->CR2 |=  USART_CR2_SWAP; /* can only modify CR2 when UE is 0 */
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	685b      	ldr	r3, [r3, #4]
 80050c2:	2280      	movs	r2, #128	@ 0x80
 80050c4:	0212      	lsls	r2, r2, #8
 80050c6:	431a      	orrs	r2, r3
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	605a      	str	r2, [r3, #4]
					uart_module->CR1 |=  USART_CR1_UE;
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	2201      	movs	r2, #1
 80050d2:	431a      	orrs	r2, r3
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	601a      	str	r2, [r3, #0]
				}
			}
		}

		/* re-enable the receiver and receive interrupt */
		uart_module->CR1 |= (USART_CR1_RE | USART_CR1_RXNEIE_RXFNEIE);
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	2224      	movs	r2, #36	@ 0x24
 80050de:	431a      	orrs	r2, r3
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	601a      	str	r2, [r3, #0]

		/* disable the 'Tx complete' interrupt */
		uart_module->CR1 &= ~USART_CR1_TCIE;
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	2240      	movs	r2, #64	@ 0x40
 80050ea:	4393      	bics	r3, r2
 80050ec:	001a      	movs	r2, r3
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	601a      	str	r2, [r3, #0]

		/* clear the TC bit */
		uart_module->ICR = USART_ICR_TCCF;
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	2240      	movs	r2, #64	@ 0x40
 80050f6:	621a      	str	r2, [r3, #32]
	}
}
 80050f8:	46c0      	nop			@ (mov r8, r8)
 80050fa:	46bd      	mov	sp, r7
 80050fc:	b005      	add	sp, #20
 80050fe:	bd90      	pop	{r4, r7, pc}
 8005100:	2000027c 	.word	0x2000027c
 8005104:	40013800 	.word	0x40013800
 8005108:	40004400 	.word	0x40004400
 800510c:	20000284 	.word	0x20000284
 8005110:	20000278 	.word	0x20000278
 8005114:	20000280 	.word	0x20000280
 8005118:	20000288 	.word	0x20000288
 800511c:	2000028c 	.word	0x2000028c
 8005120:	20000290 	.word	0x20000290
 8005124:	20000291 	.word	0x20000291

08005128 <USART1_IRQHandler>:


#ifndef USART1_IRQHandler
void USART1_IRQHandler(void)
{
 8005128:	b580      	push	{r7, lr}
 800512a:	af00      	add	r7, sp, #0
	uart_irq_handler(USART1);
 800512c:	4b03      	ldr	r3, [pc, #12]	@ (800513c <USART1_IRQHandler+0x14>)
 800512e:	0018      	movs	r0, r3
 8005130:	f7ff feec 	bl	8004f0c <uart_irq_handler>
}
 8005134:	46c0      	nop			@ (mov r8, r8)
 8005136:	46bd      	mov	sp, r7
 8005138:	bd80      	pop	{r7, pc}
 800513a:	46c0      	nop			@ (mov r8, r8)
 800513c:	40013800 	.word	0x40013800

08005140 <USART2_IRQHandler>:
#endif

#ifndef USART2_IRQHandler
void USART2_IRQHandler(void)
{
 8005140:	b580      	push	{r7, lr}
 8005142:	af00      	add	r7, sp, #0
	uart_irq_handler(USART2);
 8005144:	4b03      	ldr	r3, [pc, #12]	@ (8005154 <USART2_IRQHandler+0x14>)
 8005146:	0018      	movs	r0, r3
 8005148:	f7ff fee0 	bl	8004f0c <uart_irq_handler>
}
 800514c:	46c0      	nop			@ (mov r8, r8)
 800514e:	46bd      	mov	sp, r7
 8005150:	bd80      	pop	{r7, pc}
 8005152:	46c0      	nop			@ (mov r8, r8)
 8005154:	40004400 	.word	0x40004400

08005158 <hal_watchdog_init>:


static IWDG_HandleTypeDef wdg_hdl = {0};

void hal_watchdog_init(void)
{
 8005158:	b5b0      	push	{r4, r5, r7, lr}
 800515a:	af00      	add	r7, sp, #0
    // Call the watch dog initialization function that was created by the hardware configuration tool.
	MX_IWDG_Init();
 800515c:	f7fb fc1a 	bl	8000994 <MX_IWDG_Init>

	wdg_hdl = hiwdg; // Use the watch dog handle created by the STM32 Hardware Configuration Tool.
 8005160:	4b04      	ldr	r3, [pc, #16]	@ (8005174 <hal_watchdog_init+0x1c>)
 8005162:	4a05      	ldr	r2, [pc, #20]	@ (8005178 <hal_watchdog_init+0x20>)
 8005164:	ca13      	ldmia	r2!, {r0, r1, r4}
 8005166:	c313      	stmia	r3!, {r0, r1, r4}
 8005168:	6812      	ldr	r2, [r2, #0]
 800516a:	601a      	str	r2, [r3, #0]

}
 800516c:	46c0      	nop			@ (mov r8, r8)
 800516e:	46bd      	mov	sp, r7
 8005170:	bdb0      	pop	{r4, r5, r7, pc}
 8005172:	46c0      	nop			@ (mov r8, r8)
 8005174:	20000294 	.word	0x20000294
 8005178:	200000e0 	.word	0x200000e0

0800517c <hal_watchdog_reset>:
{

}

void hal_watchdog_reset(void)
{
 800517c:	b580      	push	{r7, lr}
 800517e:	af00      	add	r7, sp, #0
	if( wdg_hdl.Instance != NULL )			// Bootloader was resetting wdt but it was never initialized. This resulted in a null pointer access in HAL functions which impacted FLASH-SR CFGBSY Flag
 8005180:	4b05      	ldr	r3, [pc, #20]	@ (8005198 <hal_watchdog_reset+0x1c>)
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	2b00      	cmp	r3, #0
 8005186:	d003      	beq.n	8005190 <hal_watchdog_reset+0x14>
	{
		/* reload the WDT */
		HAL_IWDG_Refresh(&wdg_hdl);
 8005188:	4b03      	ldr	r3, [pc, #12]	@ (8005198 <hal_watchdog_reset+0x1c>)
 800518a:	0018      	movs	r0, r3
 800518c:	f7fd fb50 	bl	8002830 <HAL_IWDG_Refresh>
	}
}
 8005190:	46c0      	nop			@ (mov r8, r8)
 8005192:	46bd      	mov	sp, r7
 8005194:	bd80      	pop	{r7, pc}
 8005196:	46c0      	nop			@ (mov r8, r8)
 8005198:	20000294 	.word	0x20000294

0800519c <memset>:
 800519c:	0003      	movs	r3, r0
 800519e:	1882      	adds	r2, r0, r2
 80051a0:	4293      	cmp	r3, r2
 80051a2:	d100      	bne.n	80051a6 <memset+0xa>
 80051a4:	4770      	bx	lr
 80051a6:	7019      	strb	r1, [r3, #0]
 80051a8:	3301      	adds	r3, #1
 80051aa:	e7f9      	b.n	80051a0 <memset+0x4>

080051ac <_init>:
 80051ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80051ae:	46c0      	nop			@ (mov r8, r8)
 80051b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80051b2:	bc08      	pop	{r3}
 80051b4:	469e      	mov	lr, r3
 80051b6:	4770      	bx	lr

080051b8 <_fini>:
 80051b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80051ba:	46c0      	nop			@ (mov r8, r8)
 80051bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80051be:	bc08      	pop	{r3}
 80051c0:	469e      	mov	lr, r3
 80051c2:	4770      	bx	lr
