{
  "crash_id": "b917a28cc834",
  "reproduction": {
    "reproduced": true,
    "command": "/opt/firtool/bin/circt-verilog --ir-hw source.sv",
    "output": "Stack dump with crash in SVModuleOpConversion::matchAndRewrite (MooreToCore.cpp)"
  },
  "crash_signature": {
    "type": "assertion",
    "message": "dyn_cast on a non-existent value",
    "location": "SVModuleOpConversion::matchAndRewrite (MooreToCore.cpp)",
    "stack_trace_summary": "SVModuleOpConversion::matchAndRewrite -> MooreToCorePass::runOnOperation -> PassManager::run -> main"
  },
  "original_error": {
    "assertion": "detail::isPresent(Val) && \"dyn_cast on a non-existent value\"",
    "file": "llvm/include/llvm/Support/Casting.h:650",
    "failing_pass": "MooreToCore",
    "failing_function": "getModulePortInfo"
  },
  "test_case": {
    "file": "source.sv",
    "key_constructs": ["string input port", "string.len() method", "always block"]
  }
}
