Simulator report for stack
Fri May 09 14:02:34 2025
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 323 nodes    ;
; Simulation Coverage         ;      34.67 % ;
; Total Number of Transitions ; 768          ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Vector input source                                                                        ; stack.vwf  ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; On         ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      34.67 % ;
; Total nodes checked                                 ; 323          ;
; Total output ports checked                          ; 323          ;
; Total output ports with complete 1/0-value coverage ; 112          ;
; Total output ports with no 1/0-value coverage       ; 211          ;
; Total output ports with no 1-value coverage         ; 211          ;
; Total output ports with no 0-value coverage         ; 211          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                            ;
+--------------------------+--------------------------+------------------+
; Node Name                ; Output Port Name         ; Output Port Type ;
+--------------------------+--------------------------+------------------+
; |stack|R7~9              ; |stack|R7~9              ; out              ;
; |stack|R7~10             ; |stack|R7~10             ; out              ;
; |stack|R7~20             ; |stack|R7~20             ; out              ;
; |stack|R7~21             ; |stack|R7~21             ; out              ;
; |stack|R6~9              ; |stack|R6~9              ; out              ;
; |stack|R6~10             ; |stack|R6~10             ; out              ;
; |stack|R6~19             ; |stack|R6~19             ; out              ;
; |stack|R6~20             ; |stack|R6~20             ; out              ;
; |stack|R6~21             ; |stack|R6~21             ; out              ;
; |stack|R5~8              ; |stack|R5~8              ; out              ;
; |stack|R5~9              ; |stack|R5~9              ; out              ;
; |stack|R5~10             ; |stack|R5~10             ; out              ;
; |stack|R5~19             ; |stack|R5~19             ; out              ;
; |stack|R5~20             ; |stack|R5~20             ; out              ;
; |stack|R5~21             ; |stack|R5~21             ; out              ;
; |stack|R4~8              ; |stack|R4~8              ; out              ;
; |stack|R4~9              ; |stack|R4~9              ; out              ;
; |stack|R4~10             ; |stack|R4~10             ; out              ;
; |stack|R4~19             ; |stack|R4~19             ; out              ;
; |stack|R4~20             ; |stack|R4~20             ; out              ;
; |stack|R4~21             ; |stack|R4~21             ; out              ;
; |stack|R3~8              ; |stack|R3~8              ; out              ;
; |stack|R3~9              ; |stack|R3~9              ; out              ;
; |stack|R3~10             ; |stack|R3~10             ; out              ;
; |stack|R3~19             ; |stack|R3~19             ; out              ;
; |stack|R3~20             ; |stack|R3~20             ; out              ;
; |stack|R3~21             ; |stack|R3~21             ; out              ;
; |stack|R2~8              ; |stack|R2~8              ; out              ;
; |stack|R2~9              ; |stack|R2~9              ; out              ;
; |stack|R2~10             ; |stack|R2~10             ; out              ;
; |stack|R2~18             ; |stack|R2~18             ; out              ;
; |stack|R2~19             ; |stack|R2~19             ; out              ;
; |stack|R2~20             ; |stack|R2~20             ; out              ;
; |stack|R2~21             ; |stack|R2~21             ; out              ;
; |stack|R1~7              ; |stack|R1~7              ; out              ;
; |stack|R1~8              ; |stack|R1~8              ; out              ;
; |stack|R1~9              ; |stack|R1~9              ; out              ;
; |stack|R1~10             ; |stack|R1~10             ; out              ;
; |stack|R1~18             ; |stack|R1~18             ; out              ;
; |stack|R1~19             ; |stack|R1~19             ; out              ;
; |stack|R1~20             ; |stack|R1~20             ; out              ;
; |stack|R1~21             ; |stack|R1~21             ; out              ;
; |stack|R0~7              ; |stack|R0~7              ; out              ;
; |stack|R0~8              ; |stack|R0~8              ; out              ;
; |stack|R0~9              ; |stack|R0~9              ; out              ;
; |stack|R0~10             ; |stack|R0~10             ; out              ;
; |stack|R0~11             ; |stack|R0~11             ; out              ;
; |stack|R0~12             ; |stack|R0~12             ; out              ;
; |stack|R0~13             ; |stack|R0~13             ; out              ;
; |stack|R0~14             ; |stack|R0~14             ; out              ;
; |stack|R0~15             ; |stack|R0~15             ; out              ;
; |stack|R0~16             ; |stack|R0~16             ; out              ;
; |stack|R0~17             ; |stack|R0~17             ; out              ;
; |stack|R0~18             ; |stack|R0~18             ; out              ;
; |stack|R0~19             ; |stack|R0~19             ; out              ;
; |stack|R0~20             ; |stack|R0~20             ; out              ;
; |stack|R0~21             ; |stack|R0~21             ; out              ;
; |stack|stack_out~7       ; |stack|stack_out~7       ; out              ;
; |stack|stack_out~8       ; |stack|stack_out~8       ; out              ;
; |stack|stack_out~9       ; |stack|stack_out~9       ; out              ;
; |stack|stack_out~10      ; |stack|stack_out~10      ; out              ;
; |stack|stack_out~18      ; |stack|stack_out~18      ; out              ;
; |stack|stack_out~19      ; |stack|stack_out~19      ; out              ;
; |stack|stack_out~20      ; |stack|stack_out~20      ; out              ;
; |stack|stack_out~21      ; |stack|stack_out~21      ; out              ;
; |stack|R0[3]             ; |stack|R0[3]             ; regout           ;
; |stack|R0[2]             ; |stack|R0[2]             ; regout           ;
; |stack|R0[1]             ; |stack|R0[1]             ; regout           ;
; |stack|R0[0]             ; |stack|R0[0]             ; regout           ;
; |stack|R1[3]             ; |stack|R1[3]             ; regout           ;
; |stack|R1[2]             ; |stack|R1[2]             ; regout           ;
; |stack|R1[1]             ; |stack|R1[1]             ; regout           ;
; |stack|R1[0]             ; |stack|R1[0]             ; regout           ;
; |stack|R2[2]             ; |stack|R2[2]             ; regout           ;
; |stack|R2[1]             ; |stack|R2[1]             ; regout           ;
; |stack|R2[0]             ; |stack|R2[0]             ; regout           ;
; |stack|R3[2]             ; |stack|R3[2]             ; regout           ;
; |stack|R3[1]             ; |stack|R3[1]             ; regout           ;
; |stack|R3[0]             ; |stack|R3[0]             ; regout           ;
; |stack|R4[2]             ; |stack|R4[2]             ; regout           ;
; |stack|R4[1]             ; |stack|R4[1]             ; regout           ;
; |stack|R4[0]             ; |stack|R4[0]             ; regout           ;
; |stack|R5[2]             ; |stack|R5[2]             ; regout           ;
; |stack|R5[1]             ; |stack|R5[1]             ; regout           ;
; |stack|R5[0]             ; |stack|R5[0]             ; regout           ;
; |stack|R6[1]             ; |stack|R6[1]             ; regout           ;
; |stack|R6[0]             ; |stack|R6[0]             ; regout           ;
; |stack|R7[1]             ; |stack|R7[1]             ; regout           ;
; |stack|R7[0]             ; |stack|R7[0]             ; regout           ;
; |stack|stack_out[3]~reg0 ; |stack|stack_out[3]~reg0 ; regout           ;
; |stack|stack_out[2]~reg0 ; |stack|stack_out[2]~reg0 ; regout           ;
; |stack|stack_out[1]~reg0 ; |stack|stack_out[1]~reg0 ; regout           ;
; |stack|stack_out[0]~reg0 ; |stack|stack_out[0]~reg0 ; regout           ;
; |stack|stack_in[0]       ; |stack|stack_in[0]       ; out              ;
; |stack|stack_in[1]       ; |stack|stack_in[1]       ; out              ;
; |stack|stack_in[2]       ; |stack|stack_in[2]       ; out              ;
; |stack|stack_in[3]       ; |stack|stack_in[3]       ; out              ;
; |stack|stack_in[4]       ; |stack|stack_in[4]       ; out              ;
; |stack|stack_in[5]       ; |stack|stack_in[5]       ; out              ;
; |stack|stack_in[6]       ; |stack|stack_in[6]       ; out              ;
; |stack|stack_in[7]       ; |stack|stack_in[7]       ; out              ;
; |stack|stack_in[8]       ; |stack|stack_in[8]       ; out              ;
; |stack|stack_in[9]       ; |stack|stack_in[9]       ; out              ;
; |stack|stack_in[10]      ; |stack|stack_in[10]      ; out              ;
; |stack|clk_in            ; |stack|clk_in            ; out              ;
; |stack|nrst              ; |stack|nrst              ; out              ;
; |stack|stack_push        ; |stack|stack_push        ; out              ;
; |stack|stack_pop         ; |stack|stack_pop         ; out              ;
; |stack|stack_out[0]      ; |stack|stack_out[0]      ; pin_out          ;
; |stack|stack_out[1]      ; |stack|stack_out[1]      ; pin_out          ;
; |stack|stack_out[2]      ; |stack|stack_out[2]      ; pin_out          ;
; |stack|stack_out[3]      ; |stack|stack_out[3]      ; pin_out          ;
+--------------------------+--------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+--------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                 ;
+---------------------------+---------------------------+------------------+
; Node Name                 ; Output Port Name          ; Output Port Type ;
+---------------------------+---------------------------+------------------+
; |stack|R7~0               ; |stack|R7~0               ; out              ;
; |stack|R7~1               ; |stack|R7~1               ; out              ;
; |stack|R7~2               ; |stack|R7~2               ; out              ;
; |stack|R7~3               ; |stack|R7~3               ; out              ;
; |stack|R7~4               ; |stack|R7~4               ; out              ;
; |stack|R7~5               ; |stack|R7~5               ; out              ;
; |stack|R7~6               ; |stack|R7~6               ; out              ;
; |stack|R7~7               ; |stack|R7~7               ; out              ;
; |stack|R7~8               ; |stack|R7~8               ; out              ;
; |stack|R7~11              ; |stack|R7~11              ; out              ;
; |stack|R7~12              ; |stack|R7~12              ; out              ;
; |stack|R7~13              ; |stack|R7~13              ; out              ;
; |stack|R7~14              ; |stack|R7~14              ; out              ;
; |stack|R7~15              ; |stack|R7~15              ; out              ;
; |stack|R7~16              ; |stack|R7~16              ; out              ;
; |stack|R7~17              ; |stack|R7~17              ; out              ;
; |stack|R7~18              ; |stack|R7~18              ; out              ;
; |stack|R7~19              ; |stack|R7~19              ; out              ;
; |stack|R6~0               ; |stack|R6~0               ; out              ;
; |stack|R6~1               ; |stack|R6~1               ; out              ;
; |stack|R6~2               ; |stack|R6~2               ; out              ;
; |stack|R6~3               ; |stack|R6~3               ; out              ;
; |stack|R6~4               ; |stack|R6~4               ; out              ;
; |stack|R6~5               ; |stack|R6~5               ; out              ;
; |stack|R6~6               ; |stack|R6~6               ; out              ;
; |stack|R6~7               ; |stack|R6~7               ; out              ;
; |stack|R6~8               ; |stack|R6~8               ; out              ;
; |stack|R6~11              ; |stack|R6~11              ; out              ;
; |stack|R6~12              ; |stack|R6~12              ; out              ;
; |stack|R6~13              ; |stack|R6~13              ; out              ;
; |stack|R6~14              ; |stack|R6~14              ; out              ;
; |stack|R6~15              ; |stack|R6~15              ; out              ;
; |stack|R6~16              ; |stack|R6~16              ; out              ;
; |stack|R6~17              ; |stack|R6~17              ; out              ;
; |stack|R6~18              ; |stack|R6~18              ; out              ;
; |stack|R5~0               ; |stack|R5~0               ; out              ;
; |stack|R5~1               ; |stack|R5~1               ; out              ;
; |stack|R5~2               ; |stack|R5~2               ; out              ;
; |stack|R5~3               ; |stack|R5~3               ; out              ;
; |stack|R5~4               ; |stack|R5~4               ; out              ;
; |stack|R5~5               ; |stack|R5~5               ; out              ;
; |stack|R5~6               ; |stack|R5~6               ; out              ;
; |stack|R5~7               ; |stack|R5~7               ; out              ;
; |stack|R5~11              ; |stack|R5~11              ; out              ;
; |stack|R5~12              ; |stack|R5~12              ; out              ;
; |stack|R5~13              ; |stack|R5~13              ; out              ;
; |stack|R5~14              ; |stack|R5~14              ; out              ;
; |stack|R5~15              ; |stack|R5~15              ; out              ;
; |stack|R5~16              ; |stack|R5~16              ; out              ;
; |stack|R5~17              ; |stack|R5~17              ; out              ;
; |stack|R5~18              ; |stack|R5~18              ; out              ;
; |stack|R4~0               ; |stack|R4~0               ; out              ;
; |stack|R4~1               ; |stack|R4~1               ; out              ;
; |stack|R4~2               ; |stack|R4~2               ; out              ;
; |stack|R4~3               ; |stack|R4~3               ; out              ;
; |stack|R4~4               ; |stack|R4~4               ; out              ;
; |stack|R4~5               ; |stack|R4~5               ; out              ;
; |stack|R4~6               ; |stack|R4~6               ; out              ;
; |stack|R4~7               ; |stack|R4~7               ; out              ;
; |stack|R4~11              ; |stack|R4~11              ; out              ;
; |stack|R4~12              ; |stack|R4~12              ; out              ;
; |stack|R4~13              ; |stack|R4~13              ; out              ;
; |stack|R4~14              ; |stack|R4~14              ; out              ;
; |stack|R4~15              ; |stack|R4~15              ; out              ;
; |stack|R4~16              ; |stack|R4~16              ; out              ;
; |stack|R4~17              ; |stack|R4~17              ; out              ;
; |stack|R4~18              ; |stack|R4~18              ; out              ;
; |stack|R3~0               ; |stack|R3~0               ; out              ;
; |stack|R3~1               ; |stack|R3~1               ; out              ;
; |stack|R3~2               ; |stack|R3~2               ; out              ;
; |stack|R3~3               ; |stack|R3~3               ; out              ;
; |stack|R3~4               ; |stack|R3~4               ; out              ;
; |stack|R3~5               ; |stack|R3~5               ; out              ;
; |stack|R3~6               ; |stack|R3~6               ; out              ;
; |stack|R3~7               ; |stack|R3~7               ; out              ;
; |stack|R3~11              ; |stack|R3~11              ; out              ;
; |stack|R3~12              ; |stack|R3~12              ; out              ;
; |stack|R3~13              ; |stack|R3~13              ; out              ;
; |stack|R3~14              ; |stack|R3~14              ; out              ;
; |stack|R3~15              ; |stack|R3~15              ; out              ;
; |stack|R3~16              ; |stack|R3~16              ; out              ;
; |stack|R3~17              ; |stack|R3~17              ; out              ;
; |stack|R3~18              ; |stack|R3~18              ; out              ;
; |stack|R2~0               ; |stack|R2~0               ; out              ;
; |stack|R2~1               ; |stack|R2~1               ; out              ;
; |stack|R2~2               ; |stack|R2~2               ; out              ;
; |stack|R2~3               ; |stack|R2~3               ; out              ;
; |stack|R2~4               ; |stack|R2~4               ; out              ;
; |stack|R2~5               ; |stack|R2~5               ; out              ;
; |stack|R2~6               ; |stack|R2~6               ; out              ;
; |stack|R2~7               ; |stack|R2~7               ; out              ;
; |stack|R2~11              ; |stack|R2~11              ; out              ;
; |stack|R2~12              ; |stack|R2~12              ; out              ;
; |stack|R2~13              ; |stack|R2~13              ; out              ;
; |stack|R2~14              ; |stack|R2~14              ; out              ;
; |stack|R2~15              ; |stack|R2~15              ; out              ;
; |stack|R2~16              ; |stack|R2~16              ; out              ;
; |stack|R2~17              ; |stack|R2~17              ; out              ;
; |stack|R1~0               ; |stack|R1~0               ; out              ;
; |stack|R1~1               ; |stack|R1~1               ; out              ;
; |stack|R1~2               ; |stack|R1~2               ; out              ;
; |stack|R1~3               ; |stack|R1~3               ; out              ;
; |stack|R1~4               ; |stack|R1~4               ; out              ;
; |stack|R1~5               ; |stack|R1~5               ; out              ;
; |stack|R1~6               ; |stack|R1~6               ; out              ;
; |stack|R1~11              ; |stack|R1~11              ; out              ;
; |stack|R1~12              ; |stack|R1~12              ; out              ;
; |stack|R1~13              ; |stack|R1~13              ; out              ;
; |stack|R1~14              ; |stack|R1~14              ; out              ;
; |stack|R1~15              ; |stack|R1~15              ; out              ;
; |stack|R1~16              ; |stack|R1~16              ; out              ;
; |stack|R1~17              ; |stack|R1~17              ; out              ;
; |stack|R0~0               ; |stack|R0~0               ; out              ;
; |stack|R0~1               ; |stack|R0~1               ; out              ;
; |stack|R0~2               ; |stack|R0~2               ; out              ;
; |stack|R0~3               ; |stack|R0~3               ; out              ;
; |stack|R0~4               ; |stack|R0~4               ; out              ;
; |stack|R0~5               ; |stack|R0~5               ; out              ;
; |stack|R0~6               ; |stack|R0~6               ; out              ;
; |stack|stack_out~0        ; |stack|stack_out~0        ; out              ;
; |stack|stack_out~1        ; |stack|stack_out~1        ; out              ;
; |stack|stack_out~2        ; |stack|stack_out~2        ; out              ;
; |stack|stack_out~3        ; |stack|stack_out~3        ; out              ;
; |stack|stack_out~4        ; |stack|stack_out~4        ; out              ;
; |stack|stack_out~5        ; |stack|stack_out~5        ; out              ;
; |stack|stack_out~6        ; |stack|stack_out~6        ; out              ;
; |stack|stack_out~11       ; |stack|stack_out~11       ; out              ;
; |stack|stack_out~12       ; |stack|stack_out~12       ; out              ;
; |stack|stack_out~13       ; |stack|stack_out~13       ; out              ;
; |stack|stack_out~14       ; |stack|stack_out~14       ; out              ;
; |stack|stack_out~15       ; |stack|stack_out~15       ; out              ;
; |stack|stack_out~16       ; |stack|stack_out~16       ; out              ;
; |stack|stack_out~17       ; |stack|stack_out~17       ; out              ;
; |stack|R0[10]             ; |stack|R0[10]             ; regout           ;
; |stack|R0[9]              ; |stack|R0[9]              ; regout           ;
; |stack|R0[8]              ; |stack|R0[8]              ; regout           ;
; |stack|R0[7]              ; |stack|R0[7]              ; regout           ;
; |stack|R0[6]              ; |stack|R0[6]              ; regout           ;
; |stack|R0[5]              ; |stack|R0[5]              ; regout           ;
; |stack|R0[4]              ; |stack|R0[4]              ; regout           ;
; |stack|R1[10]             ; |stack|R1[10]             ; regout           ;
; |stack|R1[9]              ; |stack|R1[9]              ; regout           ;
; |stack|R1[8]              ; |stack|R1[8]              ; regout           ;
; |stack|R1[7]              ; |stack|R1[7]              ; regout           ;
; |stack|R1[6]              ; |stack|R1[6]              ; regout           ;
; |stack|R1[5]              ; |stack|R1[5]              ; regout           ;
; |stack|R1[4]              ; |stack|R1[4]              ; regout           ;
; |stack|R2[10]             ; |stack|R2[10]             ; regout           ;
; |stack|R2[9]              ; |stack|R2[9]              ; regout           ;
; |stack|R2[8]              ; |stack|R2[8]              ; regout           ;
; |stack|R2[7]              ; |stack|R2[7]              ; regout           ;
; |stack|R2[6]              ; |stack|R2[6]              ; regout           ;
; |stack|R2[5]              ; |stack|R2[5]              ; regout           ;
; |stack|R2[4]              ; |stack|R2[4]              ; regout           ;
; |stack|R2[3]              ; |stack|R2[3]              ; regout           ;
; |stack|R3[10]             ; |stack|R3[10]             ; regout           ;
; |stack|R3[9]              ; |stack|R3[9]              ; regout           ;
; |stack|R3[8]              ; |stack|R3[8]              ; regout           ;
; |stack|R3[7]              ; |stack|R3[7]              ; regout           ;
; |stack|R3[6]              ; |stack|R3[6]              ; regout           ;
; |stack|R3[5]              ; |stack|R3[5]              ; regout           ;
; |stack|R3[4]              ; |stack|R3[4]              ; regout           ;
; |stack|R3[3]              ; |stack|R3[3]              ; regout           ;
; |stack|R4[10]             ; |stack|R4[10]             ; regout           ;
; |stack|R4[9]              ; |stack|R4[9]              ; regout           ;
; |stack|R4[8]              ; |stack|R4[8]              ; regout           ;
; |stack|R4[7]              ; |stack|R4[7]              ; regout           ;
; |stack|R4[6]              ; |stack|R4[6]              ; regout           ;
; |stack|R4[5]              ; |stack|R4[5]              ; regout           ;
; |stack|R4[4]              ; |stack|R4[4]              ; regout           ;
; |stack|R4[3]              ; |stack|R4[3]              ; regout           ;
; |stack|R5[10]             ; |stack|R5[10]             ; regout           ;
; |stack|R5[9]              ; |stack|R5[9]              ; regout           ;
; |stack|R5[8]              ; |stack|R5[8]              ; regout           ;
; |stack|R5[7]              ; |stack|R5[7]              ; regout           ;
; |stack|R5[6]              ; |stack|R5[6]              ; regout           ;
; |stack|R5[5]              ; |stack|R5[5]              ; regout           ;
; |stack|R5[4]              ; |stack|R5[4]              ; regout           ;
; |stack|R5[3]              ; |stack|R5[3]              ; regout           ;
; |stack|R6[10]             ; |stack|R6[10]             ; regout           ;
; |stack|R6[9]              ; |stack|R6[9]              ; regout           ;
; |stack|R6[8]              ; |stack|R6[8]              ; regout           ;
; |stack|R6[7]              ; |stack|R6[7]              ; regout           ;
; |stack|R6[6]              ; |stack|R6[6]              ; regout           ;
; |stack|R6[5]              ; |stack|R6[5]              ; regout           ;
; |stack|R6[4]              ; |stack|R6[4]              ; regout           ;
; |stack|R6[3]              ; |stack|R6[3]              ; regout           ;
; |stack|R6[2]              ; |stack|R6[2]              ; regout           ;
; |stack|R7[10]             ; |stack|R7[10]             ; regout           ;
; |stack|R7[9]              ; |stack|R7[9]              ; regout           ;
; |stack|R7[8]              ; |stack|R7[8]              ; regout           ;
; |stack|R7[7]              ; |stack|R7[7]              ; regout           ;
; |stack|R7[6]              ; |stack|R7[6]              ; regout           ;
; |stack|R7[5]              ; |stack|R7[5]              ; regout           ;
; |stack|R7[4]              ; |stack|R7[4]              ; regout           ;
; |stack|R7[3]              ; |stack|R7[3]              ; regout           ;
; |stack|R7[2]              ; |stack|R7[2]              ; regout           ;
; |stack|stack_out[10]~reg0 ; |stack|stack_out[10]~reg0 ; regout           ;
; |stack|stack_out[9]~reg0  ; |stack|stack_out[9]~reg0  ; regout           ;
; |stack|stack_out[8]~reg0  ; |stack|stack_out[8]~reg0  ; regout           ;
; |stack|stack_out[7]~reg0  ; |stack|stack_out[7]~reg0  ; regout           ;
; |stack|stack_out[6]~reg0  ; |stack|stack_out[6]~reg0  ; regout           ;
; |stack|stack_out[5]~reg0  ; |stack|stack_out[5]~reg0  ; regout           ;
; |stack|stack_out[4]~reg0  ; |stack|stack_out[4]~reg0  ; regout           ;
; |stack|stack_out[4]       ; |stack|stack_out[4]       ; pin_out          ;
; |stack|stack_out[5]       ; |stack|stack_out[5]       ; pin_out          ;
; |stack|stack_out[6]       ; |stack|stack_out[6]       ; pin_out          ;
; |stack|stack_out[7]       ; |stack|stack_out[7]       ; pin_out          ;
; |stack|stack_out[8]       ; |stack|stack_out[8]       ; pin_out          ;
; |stack|stack_out[9]       ; |stack|stack_out[9]       ; pin_out          ;
; |stack|stack_out[10]      ; |stack|stack_out[10]      ; pin_out          ;
+---------------------------+---------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+--------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                 ;
+---------------------------+---------------------------+------------------+
; Node Name                 ; Output Port Name          ; Output Port Type ;
+---------------------------+---------------------------+------------------+
; |stack|R7~0               ; |stack|R7~0               ; out              ;
; |stack|R7~1               ; |stack|R7~1               ; out              ;
; |stack|R7~2               ; |stack|R7~2               ; out              ;
; |stack|R7~3               ; |stack|R7~3               ; out              ;
; |stack|R7~4               ; |stack|R7~4               ; out              ;
; |stack|R7~5               ; |stack|R7~5               ; out              ;
; |stack|R7~6               ; |stack|R7~6               ; out              ;
; |stack|R7~7               ; |stack|R7~7               ; out              ;
; |stack|R7~8               ; |stack|R7~8               ; out              ;
; |stack|R7~11              ; |stack|R7~11              ; out              ;
; |stack|R7~12              ; |stack|R7~12              ; out              ;
; |stack|R7~13              ; |stack|R7~13              ; out              ;
; |stack|R7~14              ; |stack|R7~14              ; out              ;
; |stack|R7~15              ; |stack|R7~15              ; out              ;
; |stack|R7~16              ; |stack|R7~16              ; out              ;
; |stack|R7~17              ; |stack|R7~17              ; out              ;
; |stack|R7~18              ; |stack|R7~18              ; out              ;
; |stack|R7~19              ; |stack|R7~19              ; out              ;
; |stack|R6~0               ; |stack|R6~0               ; out              ;
; |stack|R6~1               ; |stack|R6~1               ; out              ;
; |stack|R6~2               ; |stack|R6~2               ; out              ;
; |stack|R6~3               ; |stack|R6~3               ; out              ;
; |stack|R6~4               ; |stack|R6~4               ; out              ;
; |stack|R6~5               ; |stack|R6~5               ; out              ;
; |stack|R6~6               ; |stack|R6~6               ; out              ;
; |stack|R6~7               ; |stack|R6~7               ; out              ;
; |stack|R6~8               ; |stack|R6~8               ; out              ;
; |stack|R6~11              ; |stack|R6~11              ; out              ;
; |stack|R6~12              ; |stack|R6~12              ; out              ;
; |stack|R6~13              ; |stack|R6~13              ; out              ;
; |stack|R6~14              ; |stack|R6~14              ; out              ;
; |stack|R6~15              ; |stack|R6~15              ; out              ;
; |stack|R6~16              ; |stack|R6~16              ; out              ;
; |stack|R6~17              ; |stack|R6~17              ; out              ;
; |stack|R6~18              ; |stack|R6~18              ; out              ;
; |stack|R5~0               ; |stack|R5~0               ; out              ;
; |stack|R5~1               ; |stack|R5~1               ; out              ;
; |stack|R5~2               ; |stack|R5~2               ; out              ;
; |stack|R5~3               ; |stack|R5~3               ; out              ;
; |stack|R5~4               ; |stack|R5~4               ; out              ;
; |stack|R5~5               ; |stack|R5~5               ; out              ;
; |stack|R5~6               ; |stack|R5~6               ; out              ;
; |stack|R5~7               ; |stack|R5~7               ; out              ;
; |stack|R5~11              ; |stack|R5~11              ; out              ;
; |stack|R5~12              ; |stack|R5~12              ; out              ;
; |stack|R5~13              ; |stack|R5~13              ; out              ;
; |stack|R5~14              ; |stack|R5~14              ; out              ;
; |stack|R5~15              ; |stack|R5~15              ; out              ;
; |stack|R5~16              ; |stack|R5~16              ; out              ;
; |stack|R5~17              ; |stack|R5~17              ; out              ;
; |stack|R5~18              ; |stack|R5~18              ; out              ;
; |stack|R4~0               ; |stack|R4~0               ; out              ;
; |stack|R4~1               ; |stack|R4~1               ; out              ;
; |stack|R4~2               ; |stack|R4~2               ; out              ;
; |stack|R4~3               ; |stack|R4~3               ; out              ;
; |stack|R4~4               ; |stack|R4~4               ; out              ;
; |stack|R4~5               ; |stack|R4~5               ; out              ;
; |stack|R4~6               ; |stack|R4~6               ; out              ;
; |stack|R4~7               ; |stack|R4~7               ; out              ;
; |stack|R4~11              ; |stack|R4~11              ; out              ;
; |stack|R4~12              ; |stack|R4~12              ; out              ;
; |stack|R4~13              ; |stack|R4~13              ; out              ;
; |stack|R4~14              ; |stack|R4~14              ; out              ;
; |stack|R4~15              ; |stack|R4~15              ; out              ;
; |stack|R4~16              ; |stack|R4~16              ; out              ;
; |stack|R4~17              ; |stack|R4~17              ; out              ;
; |stack|R4~18              ; |stack|R4~18              ; out              ;
; |stack|R3~0               ; |stack|R3~0               ; out              ;
; |stack|R3~1               ; |stack|R3~1               ; out              ;
; |stack|R3~2               ; |stack|R3~2               ; out              ;
; |stack|R3~3               ; |stack|R3~3               ; out              ;
; |stack|R3~4               ; |stack|R3~4               ; out              ;
; |stack|R3~5               ; |stack|R3~5               ; out              ;
; |stack|R3~6               ; |stack|R3~6               ; out              ;
; |stack|R3~7               ; |stack|R3~7               ; out              ;
; |stack|R3~11              ; |stack|R3~11              ; out              ;
; |stack|R3~12              ; |stack|R3~12              ; out              ;
; |stack|R3~13              ; |stack|R3~13              ; out              ;
; |stack|R3~14              ; |stack|R3~14              ; out              ;
; |stack|R3~15              ; |stack|R3~15              ; out              ;
; |stack|R3~16              ; |stack|R3~16              ; out              ;
; |stack|R3~17              ; |stack|R3~17              ; out              ;
; |stack|R3~18              ; |stack|R3~18              ; out              ;
; |stack|R2~0               ; |stack|R2~0               ; out              ;
; |stack|R2~1               ; |stack|R2~1               ; out              ;
; |stack|R2~2               ; |stack|R2~2               ; out              ;
; |stack|R2~3               ; |stack|R2~3               ; out              ;
; |stack|R2~4               ; |stack|R2~4               ; out              ;
; |stack|R2~5               ; |stack|R2~5               ; out              ;
; |stack|R2~6               ; |stack|R2~6               ; out              ;
; |stack|R2~7               ; |stack|R2~7               ; out              ;
; |stack|R2~11              ; |stack|R2~11              ; out              ;
; |stack|R2~12              ; |stack|R2~12              ; out              ;
; |stack|R2~13              ; |stack|R2~13              ; out              ;
; |stack|R2~14              ; |stack|R2~14              ; out              ;
; |stack|R2~15              ; |stack|R2~15              ; out              ;
; |stack|R2~16              ; |stack|R2~16              ; out              ;
; |stack|R2~17              ; |stack|R2~17              ; out              ;
; |stack|R1~0               ; |stack|R1~0               ; out              ;
; |stack|R1~1               ; |stack|R1~1               ; out              ;
; |stack|R1~2               ; |stack|R1~2               ; out              ;
; |stack|R1~3               ; |stack|R1~3               ; out              ;
; |stack|R1~4               ; |stack|R1~4               ; out              ;
; |stack|R1~5               ; |stack|R1~5               ; out              ;
; |stack|R1~6               ; |stack|R1~6               ; out              ;
; |stack|R1~11              ; |stack|R1~11              ; out              ;
; |stack|R1~12              ; |stack|R1~12              ; out              ;
; |stack|R1~13              ; |stack|R1~13              ; out              ;
; |stack|R1~14              ; |stack|R1~14              ; out              ;
; |stack|R1~15              ; |stack|R1~15              ; out              ;
; |stack|R1~16              ; |stack|R1~16              ; out              ;
; |stack|R1~17              ; |stack|R1~17              ; out              ;
; |stack|R0~0               ; |stack|R0~0               ; out              ;
; |stack|R0~1               ; |stack|R0~1               ; out              ;
; |stack|R0~2               ; |stack|R0~2               ; out              ;
; |stack|R0~3               ; |stack|R0~3               ; out              ;
; |stack|R0~4               ; |stack|R0~4               ; out              ;
; |stack|R0~5               ; |stack|R0~5               ; out              ;
; |stack|R0~6               ; |stack|R0~6               ; out              ;
; |stack|stack_out~0        ; |stack|stack_out~0        ; out              ;
; |stack|stack_out~1        ; |stack|stack_out~1        ; out              ;
; |stack|stack_out~2        ; |stack|stack_out~2        ; out              ;
; |stack|stack_out~3        ; |stack|stack_out~3        ; out              ;
; |stack|stack_out~4        ; |stack|stack_out~4        ; out              ;
; |stack|stack_out~5        ; |stack|stack_out~5        ; out              ;
; |stack|stack_out~6        ; |stack|stack_out~6        ; out              ;
; |stack|stack_out~11       ; |stack|stack_out~11       ; out              ;
; |stack|stack_out~12       ; |stack|stack_out~12       ; out              ;
; |stack|stack_out~13       ; |stack|stack_out~13       ; out              ;
; |stack|stack_out~14       ; |stack|stack_out~14       ; out              ;
; |stack|stack_out~15       ; |stack|stack_out~15       ; out              ;
; |stack|stack_out~16       ; |stack|stack_out~16       ; out              ;
; |stack|stack_out~17       ; |stack|stack_out~17       ; out              ;
; |stack|R0[10]             ; |stack|R0[10]             ; regout           ;
; |stack|R0[9]              ; |stack|R0[9]              ; regout           ;
; |stack|R0[8]              ; |stack|R0[8]              ; regout           ;
; |stack|R0[7]              ; |stack|R0[7]              ; regout           ;
; |stack|R0[6]              ; |stack|R0[6]              ; regout           ;
; |stack|R0[5]              ; |stack|R0[5]              ; regout           ;
; |stack|R0[4]              ; |stack|R0[4]              ; regout           ;
; |stack|R1[10]             ; |stack|R1[10]             ; regout           ;
; |stack|R1[9]              ; |stack|R1[9]              ; regout           ;
; |stack|R1[8]              ; |stack|R1[8]              ; regout           ;
; |stack|R1[7]              ; |stack|R1[7]              ; regout           ;
; |stack|R1[6]              ; |stack|R1[6]              ; regout           ;
; |stack|R1[5]              ; |stack|R1[5]              ; regout           ;
; |stack|R1[4]              ; |stack|R1[4]              ; regout           ;
; |stack|R2[10]             ; |stack|R2[10]             ; regout           ;
; |stack|R2[9]              ; |stack|R2[9]              ; regout           ;
; |stack|R2[8]              ; |stack|R2[8]              ; regout           ;
; |stack|R2[7]              ; |stack|R2[7]              ; regout           ;
; |stack|R2[6]              ; |stack|R2[6]              ; regout           ;
; |stack|R2[5]              ; |stack|R2[5]              ; regout           ;
; |stack|R2[4]              ; |stack|R2[4]              ; regout           ;
; |stack|R2[3]              ; |stack|R2[3]              ; regout           ;
; |stack|R3[10]             ; |stack|R3[10]             ; regout           ;
; |stack|R3[9]              ; |stack|R3[9]              ; regout           ;
; |stack|R3[8]              ; |stack|R3[8]              ; regout           ;
; |stack|R3[7]              ; |stack|R3[7]              ; regout           ;
; |stack|R3[6]              ; |stack|R3[6]              ; regout           ;
; |stack|R3[5]              ; |stack|R3[5]              ; regout           ;
; |stack|R3[4]              ; |stack|R3[4]              ; regout           ;
; |stack|R3[3]              ; |stack|R3[3]              ; regout           ;
; |stack|R4[10]             ; |stack|R4[10]             ; regout           ;
; |stack|R4[9]              ; |stack|R4[9]              ; regout           ;
; |stack|R4[8]              ; |stack|R4[8]              ; regout           ;
; |stack|R4[7]              ; |stack|R4[7]              ; regout           ;
; |stack|R4[6]              ; |stack|R4[6]              ; regout           ;
; |stack|R4[5]              ; |stack|R4[5]              ; regout           ;
; |stack|R4[4]              ; |stack|R4[4]              ; regout           ;
; |stack|R4[3]              ; |stack|R4[3]              ; regout           ;
; |stack|R5[10]             ; |stack|R5[10]             ; regout           ;
; |stack|R5[9]              ; |stack|R5[9]              ; regout           ;
; |stack|R5[8]              ; |stack|R5[8]              ; regout           ;
; |stack|R5[7]              ; |stack|R5[7]              ; regout           ;
; |stack|R5[6]              ; |stack|R5[6]              ; regout           ;
; |stack|R5[5]              ; |stack|R5[5]              ; regout           ;
; |stack|R5[4]              ; |stack|R5[4]              ; regout           ;
; |stack|R5[3]              ; |stack|R5[3]              ; regout           ;
; |stack|R6[10]             ; |stack|R6[10]             ; regout           ;
; |stack|R6[9]              ; |stack|R6[9]              ; regout           ;
; |stack|R6[8]              ; |stack|R6[8]              ; regout           ;
; |stack|R6[7]              ; |stack|R6[7]              ; regout           ;
; |stack|R6[6]              ; |stack|R6[6]              ; regout           ;
; |stack|R6[5]              ; |stack|R6[5]              ; regout           ;
; |stack|R6[4]              ; |stack|R6[4]              ; regout           ;
; |stack|R6[3]              ; |stack|R6[3]              ; regout           ;
; |stack|R6[2]              ; |stack|R6[2]              ; regout           ;
; |stack|R7[10]             ; |stack|R7[10]             ; regout           ;
; |stack|R7[9]              ; |stack|R7[9]              ; regout           ;
; |stack|R7[8]              ; |stack|R7[8]              ; regout           ;
; |stack|R7[7]              ; |stack|R7[7]              ; regout           ;
; |stack|R7[6]              ; |stack|R7[6]              ; regout           ;
; |stack|R7[5]              ; |stack|R7[5]              ; regout           ;
; |stack|R7[4]              ; |stack|R7[4]              ; regout           ;
; |stack|R7[3]              ; |stack|R7[3]              ; regout           ;
; |stack|R7[2]              ; |stack|R7[2]              ; regout           ;
; |stack|stack_out[10]~reg0 ; |stack|stack_out[10]~reg0 ; regout           ;
; |stack|stack_out[9]~reg0  ; |stack|stack_out[9]~reg0  ; regout           ;
; |stack|stack_out[8]~reg0  ; |stack|stack_out[8]~reg0  ; regout           ;
; |stack|stack_out[7]~reg0  ; |stack|stack_out[7]~reg0  ; regout           ;
; |stack|stack_out[6]~reg0  ; |stack|stack_out[6]~reg0  ; regout           ;
; |stack|stack_out[5]~reg0  ; |stack|stack_out[5]~reg0  ; regout           ;
; |stack|stack_out[4]~reg0  ; |stack|stack_out[4]~reg0  ; regout           ;
; |stack|stack_out[4]       ; |stack|stack_out[4]       ; pin_out          ;
; |stack|stack_out[5]       ; |stack|stack_out[5]       ; pin_out          ;
; |stack|stack_out[6]       ; |stack|stack_out[6]       ; pin_out          ;
; |stack|stack_out[7]       ; |stack|stack_out[7]       ; pin_out          ;
; |stack|stack_out[8]       ; |stack|stack_out[8]       ; pin_out          ;
; |stack|stack_out[9]       ; |stack|stack_out[9]       ; pin_out          ;
; |stack|stack_out[10]      ; |stack|stack_out[10]      ; pin_out          ;
+---------------------------+---------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri May 09 14:02:34 2025
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off stack -c stack
Info: Using vector source file "C:/Users/gabri/Downloads/tp1Reconfiguraveis/reconfiguraveis/stack/stack.vwf"
Info: Overwriting simulation input file with simulation results
    Info: A backup of stack.vwf called stack.sim_ori.vwf has been created in the db folder
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      34.67 %
Info: Number of transitions in simulation is 768
Info: Vector file stack.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 146 megabytes
    Info: Processing ended: Fri May 09 14:02:34 2025
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


