INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Engineer/Documents/master/lcse/LCSEL/PICTOP_RS232_DMA_RAM/PICTOP_RS232_DMA_RAM.srcs/sources_1/ip/Clk_PIC_TOP/Clk_PIC_TOP_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Clk_PIC_TOP_Clk_PIC_TOP_clk_wiz'
INFO: [VRFC 10-3107] analyzing entity 'Clk_PIC_TOP'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Engineer/Documents/master/lcse/LCSEL/PICTOP_RS232_DMA_RAM/PICTOP_RS232_DMA_RAM.srcs/sources_1/ip/fifo/fifo_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fifo_blk_mem_gen_prim_wrapper'
INFO: [VRFC 10-3107] analyzing entity 'fifo_rd_bin_cntr'
INFO: [VRFC 10-3107] analyzing entity 'fifo_rd_fwft'
INFO: [VRFC 10-3107] analyzing entity 'fifo_rd_status_flags_ss'
INFO: [VRFC 10-3107] analyzing entity 'fifo_reset_blk_ramfifo'
INFO: [VRFC 10-3107] analyzing entity 'fifo_wr_bin_cntr'
INFO: [VRFC 10-3107] analyzing entity 'fifo_wr_status_flags_ss'
INFO: [VRFC 10-3107] analyzing entity 'fifo_blk_mem_gen_prim_width'
INFO: [VRFC 10-3107] analyzing entity 'fifo_rd_logic'
INFO: [VRFC 10-3107] analyzing entity 'fifo_wr_logic'
INFO: [VRFC 10-3107] analyzing entity 'fifo_blk_mem_gen_generic_cstr'
INFO: [VRFC 10-3107] analyzing entity 'fifo_blk_mem_gen_top'
INFO: [VRFC 10-3107] analyzing entity 'fifo_blk_mem_gen_v8_4_4_synth'
INFO: [VRFC 10-3107] analyzing entity 'fifo_blk_mem_gen_v8_4_4'
INFO: [VRFC 10-3107] analyzing entity 'fifo_memory'
INFO: [VRFC 10-3107] analyzing entity 'fifo_fifo_generator_ramfifo'
INFO: [VRFC 10-3107] analyzing entity 'fifo_fifo_generator_top'
INFO: [VRFC 10-3107] analyzing entity 'fifo_fifo_generator_v13_2_5_synth'
INFO: [VRFC 10-3107] analyzing entity 'fifo_fifo_generator_v13_2_5'
INFO: [VRFC 10-3107] analyzing entity 'fifo'
