{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 1 0 "Fitter" 0 -1 1400812963204 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Part3 EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"Part3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1400812963215 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1400812963269 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1400812963270 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1400812963637 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 1 0 "Fitter" 0 -1 1400812963660 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1400812964595 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1400812964595 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1400812964595 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "/home/ghg/.altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/ghg/.altera/13.0sp1/quartus/linux/pin_planner.ppl" { ~ASDO~ } } } { "/home/ghg/.altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/ghg/.altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/run/media/ghg/ERIC/School Stuff/TCES 330/benf94 - Homework06/Part3/" { { 0 { 0 ""} 0 993 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1400812964611 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "/home/ghg/.altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/ghg/.altera/13.0sp1/quartus/linux/pin_planner.ppl" { ~nCSO~ } } } { "/home/ghg/.altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/ghg/.altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/run/media/ghg/ERIC/School Stuff/TCES 330/benf94 - Homework06/Part3/" { { 0 { 0 ""} 0 994 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1400812964611 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "/home/ghg/.altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/ghg/.altera/13.0sp1/quartus/linux/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "/home/ghg/.altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/ghg/.altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/run/media/ghg/ERIC/School Stuff/TCES 330/benf94 - Homework06/Part3/" { { 0 { 0 ""} 0 995 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1400812964611 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1400812964611 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1400812964621 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1400812964991 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1400812964991 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1400812964991 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1400812964991 ""}
{ "Info" "ISTA_SDC_FOUND" "Part3.sdc " "Reading SDC File: 'Part3.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1400812964998 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1400812965013 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1400812965013 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1400812965013 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1400812965013 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000        Clock " "  10.000        Clock" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1400812965013 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1400812965013 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1400812965075 ""}  } { { "/home/ghg/.altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/ghg/.altera/13.0sp1/quartus/linux/pin_planner.ppl" { CLOCK_50 } } } { "/home/ghg/.altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/ghg/.altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "Part3.v" "" { Text "/run/media/ghg/ERIC/School Stuff/TCES 330/benf94 - Homework06/Part3/Part3.v" 4 0 0 } } { "/home/ghg/.altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/ghg/.altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/run/media/ghg/ERIC/School Stuff/TCES 330/benf94 - Homework06/Part3/" { { 0 { 0 ""} 0 126 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1400812965075 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1400812965076 ""}  } { { "/home/ghg/.altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/ghg/.altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/run/media/ghg/ERIC/School Stuff/TCES 330/benf94 - Homework06/Part3/" { { 0 { 0 ""} 0 393 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1400812965076 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1400812965076 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "/home/ghg/.altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "/home/ghg/.altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/ghg/.altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/run/media/ghg/ERIC/School Stuff/TCES 330/benf94 - Homework06/Part3/" { { 0 { 0 ""} 0 985 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1400812965076 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1400812965076 ""}  } { { "sld_jtag_hub.vhd" "" { Text "/home/ghg/.altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "/home/ghg/.altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/ghg/.altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" } } } } { "/home/ghg/.altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/ghg/.altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/run/media/ghg/ERIC/School Stuff/TCES 330/benf94 - Homework06/Part3/" { { 0 { 0 ""} 0 793 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1400812965076 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1400812965077 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_jtag_hub.vhd" "" { Text "/home/ghg/.altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "/home/ghg/.altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/ghg/.altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/run/media/ghg/ERIC/School Stuff/TCES 330/benf94 - Homework06/Part3/" { { 0 { 0 ""} 0 895 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1400812965077 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_jtag_hub.vhd" "" { Text "/home/ghg/.altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "/home/ghg/.altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/ghg/.altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/run/media/ghg/ERIC/School Stuff/TCES 330/benf94 - Homework06/Part3/" { { 0 { 0 ""} 0 896 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1400812965077 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "/home/ghg/.altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "/home/ghg/.altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/ghg/.altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/run/media/ghg/ERIC/School Stuff/TCES 330/benf94 - Homework06/Part3/" { { 0 { 0 ""} 0 986 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1400812965077 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1400812965077 ""}  } { { "sld_jtag_hub.vhd" "" { Text "/home/ghg/.altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "/home/ghg/.altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/ghg/.altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/run/media/ghg/ERIC/School Stuff/TCES 330/benf94 - Homework06/Part3/" { { 0 { 0 ""} 0 708 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1400812965077 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[1\]\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[1\]\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1400812965077 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ramlpm:RLPM\|altsyncram:altsyncram_component\|altsyncram_31k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|tdo~1 " "Destination node ramlpm:RLPM\|altsyncram:altsyncram_component\|altsyncram_31k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|tdo~1" {  } { { "sld_mod_ram_rom.vhd" "" { Text "/home/ghg/.altera/13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 64 -1 0 } } { "/home/ghg/.altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/ghg/.altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ramlpm:RLPM|altsyncram:altsyncram_component|altsyncram_31k1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/run/media/ghg/ERIC/School Stuff/TCES 330/benf94 - Homework06/Part3/" { { 0 { 0 ""} 0 444 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1400812965077 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ramlpm:RLPM\|altsyncram:altsyncram_component\|altsyncram_31k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|is_in_use_reg~0 " "Destination node ramlpm:RLPM\|altsyncram:altsyncram_component\|altsyncram_31k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|is_in_use_reg~0" {  } { { "sld_mod_ram_rom.vhd" "" { Text "/home/ghg/.altera/13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 702 -1 0 } } { "/home/ghg/.altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/ghg/.altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ramlpm:RLPM|altsyncram:altsyncram_component|altsyncram_31k1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/run/media/ghg/ERIC/School Stuff/TCES 330/benf94 - Homework06/Part3/" { { 0 { 0 ""} 0 470 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1400812965077 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ramlpm:RLPM\|altsyncram:altsyncram_component\|altsyncram_31k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0 " "Destination node ramlpm:RLPM\|altsyncram:altsyncram_component\|altsyncram_31k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0" {  } { { "/home/ghg/.altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/ghg/.altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ramlpm:RLPM|altsyncram:altsyncram_component|altsyncram_31k1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/run/media/ghg/ERIC/School Stuff/TCES 330/benf94 - Homework06/Part3/" { { 0 { 0 ""} 0 471 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1400812965077 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1400812965077 ""}  } { { "sld_jtag_hub.vhd" "" { Text "/home/ghg/.altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 956 -1 0 } } { "/home/ghg/.altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/ghg/.altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/run/media/ghg/ERIC/School Stuff/TCES 330/benf94 - Homework06/Part3/" { { 0 { 0 ""} 0 742 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1400812965077 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ramlpm:RLPM\|altsyncram:altsyncram_component\|altsyncram_31k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0  " "Automatically promoted node ramlpm:RLPM\|altsyncram:altsyncram_component\|altsyncram_31k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1400812965078 ""}  } { { "/home/ghg/.altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/ghg/.altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ramlpm:RLPM|altsyncram:altsyncram_component|altsyncram_31k1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/run/media/ghg/ERIC/School Stuff/TCES 330/benf94 - Homework06/Part3/" { { 0 { 0 ""} 0 471 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1400812965078 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[1\]\[3\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[1\]\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1400812965079 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ramlpm:RLPM\|altsyncram:altsyncram_component\|altsyncram_31k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~1 " "Destination node ramlpm:RLPM\|altsyncram:altsyncram_component\|altsyncram_31k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~1" {  } { { "/home/ghg/.altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/ghg/.altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ramlpm:RLPM|altsyncram:altsyncram_component|altsyncram_31k1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/run/media/ghg/ERIC/School Stuff/TCES 330/benf94 - Homework06/Part3/" { { 0 { 0 ""} 0 472 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1400812965079 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ramlpm:RLPM\|altsyncram:altsyncram_component\|altsyncram_31k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~0 " "Destination node ramlpm:RLPM\|altsyncram:altsyncram_component\|altsyncram_31k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~0" {  } { { "sld_mod_ram_rom.vhd" "" { Text "/home/ghg/.altera/13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 158 -1 0 } } { "/home/ghg/.altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/ghg/.altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ramlpm:RLPM|altsyncram:altsyncram_component|altsyncram_31k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/run/media/ghg/ERIC/School Stuff/TCES 330/benf94 - Homework06/Part3/" { { 0 { 0 ""} 0 480 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1400812965079 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ramlpm:RLPM\|altsyncram:altsyncram_component\|altsyncram_31k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[5\]~1 " "Destination node ramlpm:RLPM\|altsyncram:altsyncram_component\|altsyncram_31k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[5\]~1" {  } { { "sld_mod_ram_rom.vhd" "" { Text "/home/ghg/.altera/13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 407 -1 0 } } { "/home/ghg/.altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/ghg/.altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ramlpm:RLPM|altsyncram:altsyncram_component|altsyncram_31k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/run/media/ghg/ERIC/School Stuff/TCES 330/benf94 - Homework06/Part3/" { { 0 { 0 ""} 0 483 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1400812965079 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ramlpm:RLPM\|altsyncram:altsyncram_component\|altsyncram_31k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~5 " "Destination node ramlpm:RLPM\|altsyncram:altsyncram_component\|altsyncram_31k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~5" {  } { { "/home/ghg/.altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/ghg/.altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ramlpm:RLPM|altsyncram:altsyncram_component|altsyncram_31k1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/run/media/ghg/ERIC/School Stuff/TCES 330/benf94 - Homework06/Part3/" { { 0 { 0 ""} 0 493 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1400812965079 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ramlpm:RLPM\|altsyncram:altsyncram_component\|altsyncram_31k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[0\]~7 " "Destination node ramlpm:RLPM\|altsyncram:altsyncram_component\|altsyncram_31k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[0\]~7" {  } { { "sld_mod_ram_rom.vhd" "" { Text "/home/ghg/.altera/13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 373 -1 0 } } { "/home/ghg/.altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/ghg/.altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ramlpm:RLPM|altsyncram:altsyncram_component|altsyncram_31k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/run/media/ghg/ERIC/School Stuff/TCES 330/benf94 - Homework06/Part3/" { { 0 { 0 ""} 0 496 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1400812965079 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ramlpm:RLPM\|altsyncram:altsyncram_component\|altsyncram_31k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~2 " "Destination node ramlpm:RLPM\|altsyncram:altsyncram_component\|altsyncram_31k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~2" {  } { { "sld_mod_ram_rom.vhd" "" { Text "/home/ghg/.altera/13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 158 -1 0 } } { "/home/ghg/.altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/ghg/.altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ramlpm:RLPM|altsyncram:altsyncram_component|altsyncram_31k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/run/media/ghg/ERIC/School Stuff/TCES 330/benf94 - Homework06/Part3/" { { 0 { 0 ""} 0 505 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1400812965079 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ramlpm:RLPM\|altsyncram:altsyncram_component\|altsyncram_31k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~3 " "Destination node ramlpm:RLPM\|altsyncram:altsyncram_component\|altsyncram_31k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~3" {  } { { "sld_mod_ram_rom.vhd" "" { Text "/home/ghg/.altera/13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 158 -1 0 } } { "/home/ghg/.altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/ghg/.altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ramlpm:RLPM|altsyncram:altsyncram_component|altsyncram_31k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/run/media/ghg/ERIC/School Stuff/TCES 330/benf94 - Homework06/Part3/" { { 0 { 0 ""} 0 506 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1400812965079 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ramlpm:RLPM\|altsyncram:altsyncram_component\|altsyncram_31k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~4 " "Destination node ramlpm:RLPM\|altsyncram:altsyncram_component\|altsyncram_31k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~4" {  } { { "sld_mod_ram_rom.vhd" "" { Text "/home/ghg/.altera/13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 158 -1 0 } } { "/home/ghg/.altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/ghg/.altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ramlpm:RLPM|altsyncram:altsyncram_component|altsyncram_31k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/run/media/ghg/ERIC/School Stuff/TCES 330/benf94 - Homework06/Part3/" { { 0 { 0 ""} 0 507 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1400812965079 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ramlpm:RLPM\|altsyncram:altsyncram_component\|altsyncram_31k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~5 " "Destination node ramlpm:RLPM\|altsyncram:altsyncram_component\|altsyncram_31k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~5" {  } { { "sld_mod_ram_rom.vhd" "" { Text "/home/ghg/.altera/13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 158 -1 0 } } { "/home/ghg/.altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/ghg/.altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ramlpm:RLPM|altsyncram:altsyncram_component|altsyncram_31k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/run/media/ghg/ERIC/School Stuff/TCES 330/benf94 - Homework06/Part3/" { { 0 { 0 ""} 0 508 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1400812965079 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ramlpm:RLPM\|altsyncram:altsyncram_component\|altsyncram_31k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~6 " "Destination node ramlpm:RLPM\|altsyncram:altsyncram_component\|altsyncram_31k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~6" {  } { { "sld_mod_ram_rom.vhd" "" { Text "/home/ghg/.altera/13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 158 -1 0 } } { "/home/ghg/.altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/ghg/.altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ramlpm:RLPM|altsyncram:altsyncram_component|altsyncram_31k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/run/media/ghg/ERIC/School Stuff/TCES 330/benf94 - Homework06/Part3/" { { 0 { 0 ""} 0 509 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1400812965079 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1400812965079 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1400812965079 ""}  } { { "sld_jtag_hub.vhd" "" { Text "/home/ghg/.altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 956 -1 0 } } { "/home/ghg/.altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/ghg/.altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/run/media/ghg/ERIC/School Stuff/TCES 330/benf94 - Homework06/Part3/" { { 0 { 0 ""} 0 739 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1400812965079 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1400812965255 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1400812965257 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1400812965258 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1400812965262 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1400812965264 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1400812965266 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1400812965266 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1400812965267 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1400812965296 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1400812965298 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1400812965298 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1400812965365 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1400812968317 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1400812968666 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1400812968688 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1400812969338 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1400812969338 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1400812969528 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X44_Y0 X54_Y11 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X44_Y0 to location X54_Y11" {  } { { "loc" "" { Generic "/run/media/ghg/ERIC/School Stuff/TCES 330/benf94 - Homework06/Part3/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X44_Y0 to location X54_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X44_Y0 to location X54_Y11"} 44 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1400812971455 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1400812971455 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1400812971687 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1400812971691 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1400812971691 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1400812971691 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.43 " "Total time spent on timing analysis during the Fitter is 0.43 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1400812971730 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1400812971740 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1400812972250 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1400812972311 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1400812972825 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1400812973584 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1400812973602 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/run/media/ghg/ERIC/School Stuff/TCES 330/benf94 - Homework06/Part3/output_files/Part3.fit.smsg " "Generated suppressed messages file /run/media/ghg/ERIC/School Stuff/TCES 330/benf94 - Homework06/Part3/output_files/Part3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1400812973886 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "474 " "Peak virtual memory: 474 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1400812974375 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 22 19:42:54 2014 " "Processing ended: Thu May 22 19:42:54 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1400812974375 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1400812974375 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1400812974375 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1400812974375 ""}
