xrun(64): 20.09-s017: (c) Copyright 1995-2021 Cadence Design Systems, Inc.
TOOL:	xrun(64)	20.09-s017: Started on Mar 16, 2025 at 14:36:10 PDT
xrun
	+gui
	+access+rwc
	+xm64bit
	+xmstatus
	+xmtimescale+1ns/1ps
	+xmoveride_timescale
	+xmseq_udp_delay+20ps
	-define GLS_RUN
	-define INITIALIZE_MEMORY
	-xminitialize 0
	-v /home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v
	-v ../../synth/synth_with_sram/core.out.v
	-v ../../rtl/verilog/fullchip.v
	../../rtl/verilog/fullchip_tb.v

   User defined plus("+") options:
	+xmoveride_timescale

Recompiling... reason: file '/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v' is newer than expected.
	expected: Sun Mar 16 02:09:17 2025
	actual:   Sun Mar 16 14:33:28 2025
file: ../../synth/synth_with_sram/core.out.v
file: ../../synth/synth_with_sram/core.out.v
	module core.core:v
		errors: 0, warnings: 0
file: ../../synth/synth_with_sram/core.out.v
	module core.mac_array_col8_bw8_bw_psum20_pr16:v
		errors: 0, warnings: 0
	module core.ofifo_col8_bw20:v
		errors: 0, warnings: 0
	module core.sram_w8_sram_bit128_1:v
		errors: 0, warnings: 0
	module core.sram_w8_sram_bit160:v
		errors: 0, warnings: 0
	module core.sfp_row_col8_bw8_bw_psum20:v
		errors: 0, warnings: 0
	module core.sram_w8_sram_bit128_0:v
		errors: 0, warnings: 0
file: ../../synth/synth_with_sram/core.out.v
	module core.mac_col_bw8_bw_psum20_pr16_col_id1:v
		errors: 0, warnings: 0
	module core.mac_col_bw8_bw_psum20_pr16_col_id2:v
		errors: 0, warnings: 0
	module core.mac_col_bw8_bw_psum20_pr16_col_id3:v
		errors: 0, warnings: 0
	module core.mac_col_bw8_bw_psum20_pr16_col_id4:v
		errors: 0, warnings: 0
	module core.mac_col_bw8_bw_psum20_pr16_col_id5:v
		errors: 0, warnings: 0
	module core.mac_col_bw8_bw_psum20_pr16_col_id6:v
		errors: 0, warnings: 0
	module core.mac_col_bw8_bw_psum20_pr16_col_id7:v
		errors: 0, warnings: 0
	module core.mac_col_bw8_bw_psum20_pr16_col_id8:v
		errors: 0, warnings: 0
	module core.fifo_depth16_bw20_simd1_7:v
		errors: 0, warnings: 0
	module core.fifo_depth16_bw20_simd1_6:v
		errors: 0, warnings: 0
	module core.fifo_depth16_bw20_simd1_0:v
		errors: 0, warnings: 0
	module core.fifo_depth16_bw20_simd1_1:v
		errors: 0, warnings: 0
	module core.fifo_depth16_bw20_simd1_2:v
		errors: 0, warnings: 0
	module core.fifo_depth16_bw20_simd1_3:v
		errors: 0, warnings: 0
	module core.fifo_depth16_bw20_simd1_4:v
		errors: 0, warnings: 0
	module core.fifo_depth16_bw20_simd1_5:v
		errors: 0, warnings: 0
	module core.fifo_depth16_bw24_1:v
		errors: 0, warnings: 0
	module core.fifo_depth16_bw24_0:v
		errors: 0, warnings: 0
file: ../../synth/synth_with_sram/core.out.v
	module core.mac_8in_bw8_bw_psum20_pr16_7:v
		errors: 0, warnings: 0
	module core.mac_8in_bw8_bw_psum20_pr16_6:v
		errors: 0, warnings: 0
	module core.mac_8in_bw8_bw_psum20_pr16_5:v
		errors: 0, warnings: 0
	module core.mac_8in_bw8_bw_psum20_pr16_4:v
		errors: 0, warnings: 0
	module core.mac_8in_bw8_bw_psum20_pr16_3:v
		errors: 0, warnings: 0
	module core.mac_8in_bw8_bw_psum20_pr16_2:v
		errors: 0, warnings: 0
	module core.mac_8in_bw8_bw_psum20_pr16_1:v
		errors: 0, warnings: 0
	module core.mac_8in_bw8_bw_psum20_pr16_0:v
		errors: 0, warnings: 0
	module core.fifo_mux_16_1_bw20_simd1_7:v
		errors: 0, warnings: 0
	module core.fifo_mux_16_1_bw20_simd1_6:v
		errors: 0, warnings: 0
	module core.fifo_mux_16_1_bw20_simd1_0:v
		errors: 0, warnings: 0
	module core.fifo_mux_16_1_bw20_simd1_1:v
		errors: 0, warnings: 0
	module core.fifo_mux_16_1_bw20_simd1_2:v
		errors: 0, warnings: 0
	module core.fifo_mux_16_1_bw20_simd1_3:v
		errors: 0, warnings: 0
	module core.fifo_mux_16_1_bw20_simd1_4:v
		errors: 0, warnings: 0
	module core.fifo_mux_16_1_bw20_simd1_5:v
		errors: 0, warnings: 0
	module core.fifo_mux_16_1_bw24_simd1_1:v
		errors: 0, warnings: 0
	module core.fifo_mux_16_1_bw24_simd1_0:v
		errors: 0, warnings: 0
file: ../../synth/synth_with_sram/core.out.v
	module core.fifo_mux_8_1_bw20_simd1_15:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_119:v
		errors: 0, warnings: 0
	module core.fifo_mux_8_1_bw20_simd1_14:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_118:v
		errors: 0, warnings: 0
	module core.fifo_mux_8_1_bw20_simd1_12:v
		errors: 0, warnings: 0
	module core.fifo_mux_8_1_bw20_simd1_13:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_112:v
		errors: 0, warnings: 0
	module core.fifo_mux_8_1_bw20_simd1_0:v
		errors: 0, warnings: 0
	module core.fifo_mux_8_1_bw20_simd1_1:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_113:v
		errors: 0, warnings: 0
	module core.fifo_mux_8_1_bw20_simd1_2:v
		errors: 0, warnings: 0
	module core.fifo_mux_8_1_bw20_simd1_3:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_114:v
		errors: 0, warnings: 0
	module core.fifo_mux_8_1_bw20_simd1_4:v
		errors: 0, warnings: 0
	module core.fifo_mux_8_1_bw20_simd1_5:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_115:v
		errors: 0, warnings: 0
	module core.fifo_mux_8_1_bw20_simd1_6:v
		errors: 0, warnings: 0
	module core.fifo_mux_8_1_bw20_simd1_7:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_116:v
		errors: 0, warnings: 0
	module core.fifo_mux_8_1_bw20_simd1_8:v
		errors: 0, warnings: 0
	module core.fifo_mux_8_1_bw20_simd1_9:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_117:v
		errors: 0, warnings: 0
	module core.fifo_mux_8_1_bw20_simd1_10:v
		errors: 0, warnings: 0
	module core.fifo_mux_8_1_bw20_simd1_11:v
		errors: 0, warnings: 0
	module core.fifo_mux_8_1_bw24_simd1_3:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw24_simd1_29:v
		errors: 0, warnings: 0
	module core.fifo_mux_8_1_bw24_simd1_2:v
		errors: 0, warnings: 0
	module core.fifo_mux_8_1_bw24_simd1_1:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw24_simd1_28:v
		errors: 0, warnings: 0
	module core.fifo_mux_8_1_bw24_simd1_0:v
		errors: 0, warnings: 0
file: ../../synth/synth_with_sram/core.out.v
	module core.fifo_mux_2_1_bw20_simd1_105:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_106:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_107:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_108:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_109:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_110:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_111:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_98:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_99:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_100:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_101:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_102:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_103:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_104:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_84:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_85:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_86:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_87:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_88:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_89:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_90:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_91:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_92:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_93:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_94:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_95:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_96:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_97:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_0:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_1:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_2:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_3:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_4:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_5:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_6:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_7:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_8:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_9:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_10:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_11:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_12:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_13:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_14:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_15:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_16:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_17:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_18:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_19:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_20:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_21:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_22:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_23:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_24:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_25:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_26:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_27:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_28:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_29:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_30:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_31:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_32:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_33:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_34:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_35:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_36:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_37:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_38:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_39:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_40:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_41:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_42:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_43:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_44:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_45:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_46:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_47:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_48:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_49:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_50:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_51:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_52:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_53:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_54:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_55:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_56:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_57:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_58:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_59:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_60:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_61:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_62:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_63:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_64:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_65:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_66:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_67:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_68:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_69:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_70:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_71:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_72:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_73:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_74:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_75:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_76:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_77:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_78:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_79:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_80:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_81:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_82:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_83:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw24_simd1_21:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw24_simd1_22:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw24_simd1_23:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw24_simd1_24:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw24_simd1_25:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw24_simd1_26:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw24_simd1_27:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw24_simd1_14:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw24_simd1_15:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw24_simd1_16:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw24_simd1_17:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw24_simd1_18:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw24_simd1_19:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw24_simd1_20:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw24_simd1_7:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw24_simd1_8:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw24_simd1_9:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw24_simd1_10:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw24_simd1_11:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw24_simd1_12:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw24_simd1_13:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw24_simd1_0:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw24_simd1_1:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw24_simd1_2:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw24_simd1_3:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw24_simd1_4:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw24_simd1_5:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw24_simd1_6:v
		errors: 0, warnings: 0
file: /home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v
	module tcbn65gplus.AN4XD1:v
		errors: 0, warnings: 0
	module tcbn65gplus.AO21D2:v
		errors: 0, warnings: 0
	module tcbn65gplus.AOI32D1:v
		errors: 0, warnings: 0
	module tcbn65gplus.CKAN2D2:v
		errors: 0, warnings: 0
	module tcbn65gplus.CKAN2D4:v
		errors: 0, warnings: 0
	module tcbn65gplus.DFKCNQD4:v
		errors: 0, warnings: 0
	module tcbn65gplus.DFKSND1:v
		errors: 0, warnings: 0
	module tcbn65gplus.EDFKCND1:v
		errors: 0, warnings: 0
	module tcbn65gplus.EDFKCND2:v
		errors: 0, warnings: 0
	module tcbn65gplus.EDFKCND4:v
		errors: 0, warnings: 0
	module tcbn65gplus.EDFKCNQD1:v
		errors: 0, warnings: 0
	module tcbn65gplus.EDFKCNQD4:v
		errors: 0, warnings: 0
	module tcbn65gplus.IND4D0:v
		errors: 0, warnings: 0
	module tcbn65gplus.INR4D1:v
		errors: 0, warnings: 0
	module tcbn65gplus.MUX2D2:v
		errors: 0, warnings: 0
	module tcbn65gplus.MUX2ND1:v
		errors: 0, warnings: 0
	module tcbn65gplus.OAI32D1:v
		errors: 0, warnings: 0
	module tcbn65gplus.OR2D2:v
		errors: 0, warnings: 0
	module tcbn65gplus.OR4D0:v
		errors: 0, warnings: 0
	module tcbn65gplus.XNR3D4:v
		errors: 0, warnings: 0
xmvlog: Memory Usage - Current physical: 35.4M, Current virtual: 106.6M
xmvlog: CPU Usage - 0.2s system + 2.5s user = 2.8s total (3.1s, 88.3% cpu)
xmelab: *N,INFSUD: -NOSPECIFY is automatically used with -SEQ_UDP_DELAY.
		Caching library 'fullchip' ....... Done
		Caching library 'worklib' ....... Done
		Caching library 'core' ....... Done
		Caching library 'tcbn65gplus' ....... Done
	Elaborating the design hierarchy:
core core_instance (
                 |
xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/rtl/verilog/fullchip.v,17|17): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,75507): sum_out

  DFKSND1 load_ready_q_reg ( .D(n21), .SN(n17), .CP(clk), .QN(n12) );
                         |
xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,5054|25): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,6511): Q

  DFKSND1 load_ready_q_reg ( .D(n82), .SN(n14), .CP(clk), .Q(load_ready_q) );
                         |
xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,7623|25): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,6511): QN

  DFKSND1 load_ready_q_reg ( .D(n82), .SN(n14), .CP(clk), .QN(n4) );
                         |
xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,15462|25): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,6511): Q

  DFKSND1 load_ready_q_reg ( .D(n84), .SN(n16), .CP(clk), .Q(load_ready_q) );
                         |
xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,18101|25): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,6511): QN

  ofifo_col8_bw20 ofifo_inst ( .clk(clk), .in(array_out), .out(fifo_out), .rd(
                           |
xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,75608|27): 2 output ports were not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,30992): o_valid
xmelab: (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,30992): o_full

  fifo_depth16_bw20_simd1_7 col_idx_0__fifo_instance ( .rd_clk(clk), .wr_clk(
                                                   |
xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,31000|51): 2 output ports were not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,22183): o_full
xmelab: (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,22184): o_empty

  EDFKCND1 rd_ptr_reg_2_ ( .CN(n3), .D(N30), .E(n1), .CP(rd_clk), .Q(rd_ptr[2]) );
                       |
xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,22234|23): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,9127): QN

  fifo_depth16_bw20_simd1_6 col_idx_1__fifo_instance ( .rd_clk(clk), .wr_clk(
                                                   |
xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,31003|51): 2 output ports were not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,23349): o_full
xmelab: (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,23350): o_empty

  EDFKCND1 rd_ptr_reg_2_ ( .CN(n3), .D(N30), .E(n1), .CP(rd_clk), .Q(rd_ptr[2]) );
                       |
xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,23400|23): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,9127): QN

  fifo_depth16_bw20_simd1_5 col_idx_2__fifo_instance ( .rd_clk(clk), .wr_clk(
                                                   |
xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,31006|51): 2 output ports were not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,30376): o_full
xmelab: (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,30377): o_empty

  EDFKCND1 rd_ptr_reg_2_ ( .CN(n377), .D(N30), .E(n378), .CP(rd_clk), .Q(
                       |
xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,30428|23): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,9127): QN

  fifo_depth16_bw20_simd1_4 col_idx_3__fifo_instance ( .rd_clk(clk), .wr_clk(
                                                   |
xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,31009|51): 2 output ports were not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,29205): o_full
xmelab: (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,29206): o_empty

  EDFKCND1 rd_ptr_reg_2_ ( .CN(n377), .D(N30), .E(n378), .CP(rd_clk), .Q(
                       |
xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,29257|23): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,9127): QN

  fifo_depth16_bw20_simd1_3 col_idx_4__fifo_instance ( .rd_clk(clk), .wr_clk(
                                                   |
xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,31012|51): 2 output ports were not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,28034): o_full
xmelab: (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,28035): o_empty

  EDFKCND1 rd_ptr_reg_2_ ( .CN(n377), .D(N30), .E(n378), .CP(rd_clk), .Q(
                       |
xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,28086|23): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,9127): QN

  fifo_depth16_bw20_simd1_2 col_idx_5__fifo_instance ( .rd_clk(clk), .wr_clk(
                                                   |
xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,31015|51): 2 output ports were not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,26863): o_full
xmelab: (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,26864): o_empty

  EDFKCND1 rd_ptr_reg_2_ ( .CN(n377), .D(N30), .E(n378), .CP(rd_clk), .Q(
                       |
xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,26915|23): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,9127): QN

  fifo_depth16_bw20_simd1_1 col_idx_6__fifo_instance ( .rd_clk(clk), .wr_clk(
                                                   |
xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,31018|51): 2 output ports were not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,25692): o_full
xmelab: (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,25693): o_empty

  EDFKCND1 rd_ptr_reg_2_ ( .CN(n377), .D(N30), .E(n378), .CP(rd_clk), .Q(
                       |
xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,25744|23): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,9127): QN

  fifo_depth16_bw20_simd1_0 col_idx_7__fifo_instance ( .rd_clk(clk), .wr_clk(
                                                   |
xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,31021|51): 2 output ports were not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,24521): o_full
xmelab: (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,24522): o_empty

  EDFKCND1 rd_ptr_reg_2_ ( .CN(n377), .D(N30), .E(n378), .CP(rd_clk), .Q(
                       |
xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,24573|23): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,9127): QN

  fifo_depth16_bw24_1 fifo_inst_int ( .rd_clk(clk), .wr_clk(clk), .in({
                                  |
xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,43883|34): 2 output ports were not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,38577): o_full
xmelab: (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,38577): o_empty

  EDFKCND1 rd_ptr_reg_4_ ( .CN(n241), .D(N32), .E(n1), .CP(rd_clk), .Q(
                       |
xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,38641|23): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,9127): QN

  EDFKCND4 rd_ptr_reg_3_ ( .CN(n241), .D(N31), .E(n1), .CP(rd_clk), .Q(
                       |
xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,38926|23): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,9289): QN

  EDFKCND1 rd_ptr_reg_1_ ( .CN(n241), .D(N29), .E(n1), .CP(rd_clk), .Q(
                       |
xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,38928|23): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,9127): QN

  fifo_depth16_bw24_0 fifo_inst_ext ( .rd_clk(clk), .wr_clk(clk), .in(sum_q), 
                                  |
xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,43889|34): 2 output ports were not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,39752): o_full
xmelab: (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,39752): o_empty

  EDFD1 sfp_out_sign0_reg_17_ ( .D(n28397), .E(n28413), .CP(clk), .Q(
                            |
xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,44428|28): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,8968): QN

  EDFD1 sfp_out_sign1_reg_7_ ( .D(N552), .E(n28413), .CP(clk), .Q(sfp_out[27])
                           |
xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,44430|27): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,8968): QN

  EDFD1 sfp_out_sign4_reg_4_ ( .D(n28411), .E(n1), .CP(clk), .Q(sfp_out[84])
                           |
xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,44432|27): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,8968): QN

  EDFD1 sfp_out_sign2_reg_7_ ( .D(N572), .E(n28413), .CP(clk), .Q(sfp_out[47])
                           |
xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,44445|27): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,8968): QN

  EDFD1 sfp_out_sign2_reg_9_ ( .D(N574), .E(n28413), .CP(clk), .Q(sfp_out[49])
                           |
xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,44447|27): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,8968): QN

  EDFD1 sfp_out_sign2_reg_11_ ( .D(N576), .E(n28413), .CP(clk), .Q(sfp_out[51]) );
                            |
xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,44449|28): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,8968): QN

  EDFD1 sfp_out_sign2_reg_16_ ( .D(N581), .E(n1), .CP(clk), .Q(sfp_out[56]) );
                            |
xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,44450|28): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,8968): QN

  EDFD1 sfp_out_sign2_reg_18_ ( .D(N583), .E(n28413), .CP(clk), .Q(sfp_out[58]) );
                            |
xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,44451|28): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,8968): QN

  EDFD1 sfp_out_sign1_reg_8_ ( .D(n28370), .E(n28413), .CP(clk), .Q(
                           |
xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,44452|27): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,8968): QN

  EDFD1 sfp_out_sign1_reg_6_ ( .D(n28371), .E(n28413), .CP(clk), .Q(
                           |
xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,44454|27): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,8968): QN

  EDFD1 sfp_out_sign1_reg_15_ ( .D(n28367), .E(n1), .CP(clk), .Q(sfp_out[35])
                            |
xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,44456|28): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,8968): QN

  EDFD1 sfp_out_sign1_reg_4_ ( .D(n28372), .E(n28413), .CP(clk), .Q(
                           |
xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,44458|27): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,8968): QN

  EDFD1 sfp_out_sign1_reg_12_ ( .D(n28369), .E(n1), .CP(clk), .Q(sfp_out[32])
                            |
xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,44460|28): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,8968): QN

	Top level design units:
		fullchip_tb
      .mem_in(mem_in), 
                   |
xmelab: *W,CUVMPW (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/rtl/verilog/fullchip.v,23|19): port sizes differ in port connection(64/128) for the instance(fullchip_tb.fullchip_instance) .
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		core.fifo_mux_8_1_bw24_simd1_2:v <0x64a20128>
			streams:   0, words:     0
		core.fifo_mux_8_1_bw24_simd1_3:v <0x24abde72>
			streams:   0, words:     0
		core.fifo_mux_16_1_bw24_simd1_1:v <0x27b3a11a>
			streams:   0, words:     0
		core.fifo_depth16_bw24_1:v <0x6c8d4dea>
			streams:   0, words:     0
		core.sfp_row_col8_bw8_bw_psum20:v <0x4b26a104>
			streams:   1, words:   146
		core.mac_col_bw8_bw_psum20_pr16_col_id8:v <0x46945056>
			streams:   0, words:     0
		core.mac_col_bw8_bw_psum20_pr16_col_id7:v <0x28136b9b>
			streams:   0, words:     0
		core.mac_col_bw8_bw_psum20_pr16_col_id6:v <0x0701073d>
			streams:   0, words:     0
		core.mac_col_bw8_bw_psum20_pr16_col_id5:v <0x7666dd6c>
			streams:   0, words:     0
		core.mac_col_bw8_bw_psum20_pr16_col_id4:v <0x06557aa6>
			streams:   0, words:     0
		core.mac_col_bw8_bw_psum20_pr16_col_id3:v <0x7b3003c4>
			streams:   0, words:     0
		core.mac_col_bw8_bw_psum20_pr16_col_id2:v <0x7e3c7459>
			streams:   0, words:     0
		core.mac_col_bw8_bw_psum20_pr16_col_id1:v <0x3999e6f2>
			streams:   0, words:     0
		core.mac_array_col8_bw8_bw_psum20_pr16:v <0x7e51e8ef>
			streams:   0, words:     0
		core.core:v <0x6fe76cb7>
			streams:   2, words:   320
		tcbn65gplus.MUX2ND2:v <0x750c90cf>
			streams:   0, words:     0
		tcbn65gplus.XOR3D2:v <0x382b04d2>
			streams:   0, words:     0
		tcbn65gplus.XNR3D0:v <0x04fbe910>
			streams:   0, words:     0
		tcbn65gplus.MUX2D2:v <0x4eed07e5>
			streams:   0, words:     0
		tcbn65gplus.XNR3D4:v <0x0040a371>
			streams:   0, words:     0
		tcbn65gplus.MUX2ND1:v <0x6680356a>
			streams:   0, words:     0
		tcbn65gplus.EDFKCNQD4:v <0x3edfc817>
			streams:   0, words:     0
		tcbn65gplus.EDFKCND4:v <0x1b7b3c53>
			streams:   0, words:     0
		tcbn65gplus.DFKCNQD4:v <0x630aa401>
			streams:   0, words:     0
		tcbn65gplus.DFQD4:v <0x3a1c5108>
			streams:   0, words:     0
		tcbn65gplus.EDFKCND2:v <0x521042e6>
			streams:   0, words:     0
		tcbn65gplus.EDFKCND1:v <0x72089647>
			streams:   0, words:     0
		tcbn65gplus.EDFKCNQD1:v <0x7ea19179>
			streams:   0, words:     0
		tcbn65gplus.DFKSND1:v <0x4c309e09>
			streams:   0, words:     0
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                    Instances  Unique
		Modules:                54709     427
		UDPs:                   17510       3
		Primitives:            104401       9
		Registers:               7224      56
		Scalar wires:           12438       -
		Expanded wires:            72       3
		Vectored wires:             1       -
		Always blocks:              1       1
		Initial blocks:            17      17
		Cont. assignments:         13      13
		Pseudo assignments:         6       6
		Simulation timescale:     1ps
	Writing initial simulation snapshot: worklib.fullchip_tb:v
xmelab: Memory Usage - Final: 77.5M, Peak: 85.7M, Peak virtual: 210.1M
xmelab: CPU Usage - 0.2s system + 5.1s user = 5.4s total (5.5s, 98.2% cpu)

-------------------------------------
Relinquished control to SimVision...
xcelium> 
xcelium> source /software/ECE/XCELIUM-2009/tools/xcelium/files/xmsimrc
xcelium> database -open waves -into waves.shm -default
Created default SHM database waves
xcelium> probe -create -shm fullchip_tb.fullchip_instance.core_instance.psum_mem_instance.A fullchip_tb.fullchip_instance.core_instance.psum_mem_instance.CEN fullchip_tb.fullchip_instance.core_instance.psum_mem_instance.CLK fullchip_tb.fullchip_instance.core_instance.psum_mem_instance.D fullchip_tb.fullchip_instance.core_instance.psum_mem_instance.Q fullchip_tb.fullchip_instance.core_instance.psum_mem_instance.WEN
Created probe 1
xcelium> run
##### Q data txt reading #####
##### K data txt reading #####
##### Estimated multiplication result #####

DBG: ======== BEGIN cycle number           0 ==========
DBG: temp_sum and divisor:      364 ,          3 
DBG: original prd @cycle 0: 00006fffa3000640000cfffa0fffe0fffea00003
DBG: normalized prd @cycle 0: 000020001f0002100004000200000a0000700001
DBG: ======== END cycle number           0 ==========


DBG: ======== BEGIN cycle number           1 ==========
DBG: temp_sum and divisor:      200 ,          2 
DBG: original prd @cycle 1: 000230000100023fffe0ffffc00002ffff00004b
DBG: normalized prd @cycle 1: 0001100000000110001000002000010000800025
DBG: ======== END cycle number           1 ==========


DBG: ======== BEGIN cycle number           2 ==========
DBG: temp_sum and divisor:      385 ,          4 
DBG: original prd @cycle 2: fffc6fffa50005400030fffde0000a0002cffff0
DBG: normalized prd @cycle 2: 0000e00016000150000c00008000020000b00004
DBG: ======== END cycle number           2 ==========


DBG: ======== BEGIN cycle number           3 ==========
DBG: temp_sum and divisor:      413 ,          4 
DBG: original prd @cycle 3: 00005fffd000050fffe7fffabfffaffffeafffbd
DBG: normalized prd @cycle 3: 000010000c000140000600015000140000500010
DBG: ======== END cycle number           3 ==========


DBG: ======== BEGIN cycle number           4 ==========
DBG: temp_sum and divisor:      311 ,          3 
DBG: original prd @cycle 4: 00028ffff80004b00038fffd6fffdffffd20000b
DBG: normalized prd @cycle 4: 0000d0000200019000120000e0000b0000f00003
DBG: ======== END cycle number           4 ==========


DBG: ======== BEGIN cycle number           5 ==========
DBG: temp_sum and divisor:      357 ,          3 
DBG: original prd @cycle 5: 0004200040ffffd0002e000250005f00024ffff6
DBG: normalized prd @cycle 5: 0001600015000010000f0000c0001f0000c00003
DBG: ======== END cycle number           5 ==========


DBG: ======== BEGIN cycle number           6 ==========
DBG: temp_sum and divisor:      413 ,          4 
DBG: original prd @cycle 6: 0006100075fffd60001d000260002bffffefffd3
DBG: normalized prd @cycle 6: 000180001d0000a00007000090000a000000000b
DBG: ======== END cycle number           6 ==========


DBG: ======== BEGIN cycle number           7 ==========
DBG: temp_sum and divisor:      108 ,          1 
DBG: original prd @cycle 7: 00004fffef0001a0000b0000000008ffff40001e
DBG: normalized prd @cycle 7: 00004000110001a0000b00000000080000c0001e
DBG: ======== END cycle number           7 ==========

##### Qmem writing  #####
##### Kmem writing #####
##### K data loading to processor #####
##### execute #####
##### move ofifo to pmem #####
##### sfp operation #####
DBG: final output from pmem for @cycle 0: 000020001f0002100004000200000a0000700001
DBG: final output from pmem for @cycle 1: 0001100000000110001000002000010000800025
DBG: final output from pmem for @cycle 2: 0000e00016000150000c00008000020000b00004
DBG: final output from pmem for @cycle 3: 000010000c000140000600015000140000500010
DBG: final output from pmem for @cycle 4: 0000d0000200019000120000e0000b0000f00003
DBG: final output from pmem for @cycle 5: 0001600015000010000f0000c0001f0000c00003
DBG: final output from pmem for @cycle 6: 000180001d0000a00007000090000a000000000b
DBG: final output from pmem for @cycle 7: 00004000110001a0000b00000000080000c0001e


 ============ FINAL SIMULATION RESULT =============== 

SUCCESS: all pmem values match :-)

Simulation complete via $finish(1) at time 151 NS + 0
/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/rtl/verilog/fullchip_tb.v:499   #10 $finish;
xcelium> ^C
xcelium> exit
xmsim: Memory Usage - Final: 172.4M, Peak: 179.2M, Peak virtual: 745.1M
xmsim: Main Thread CPU Usage - 3.3s system + 3.4s user = 6.7s total
xmsim: CPU Usage - 3.3s system + 3.1s user = 6.4s total (173.9s, 3.7% cpu)
TOOL:	xrun(64)	20.09-s017: Exiting on Mar 16, 2025 at 14:39:13 PDT  (total: 00:03:03)
