Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Tue Apr 24 22:01:27 2018
| Host         : Saldytuvas running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file zose_wrapper_control_sets_placed.rpt
| Design       : zose_wrapper
| Device       : xc7a35ti
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    19 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      5 |            2 |
|      6 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              27 |           10 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              10 |            2 |
| Yes          | No                    | No                     |              32 |           10 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------+------------------------------------------+--------------------------------------------------+------------------+----------------+
|             Clock Signal             |               Enable Signal              |                 Set/Reset Signal                 | Slice Load Count | Bel Load Count |
+--------------------------------------+------------------------------------------+--------------------------------------------------+------------------+----------------+
| ~zose_i/clocker_0/inst/out_bclock_16 |                                          |                                                  |                1 |              1 |
|  zose_i/clk_wiz_0/inst/clk_12288     |                                          | zose_i/clocker_0/inst/bclk_divider_16[4]_i_1_n_0 |                1 |              5 |
| ~zose_i/clocker_0/inst/out_bclock_16 |                                          | zose_i/clocker_0/inst/lrclk_divider[4]_i_1_n_0   |                1 |              5 |
|  zose_i/clk_wiz_0/inst/clk_12288     |                                          |                                                  |                3 |              6 |
|  zose_i/clocker_0/inst/out_lrclock   |                                          |                                                  |                6 |             20 |
|  zose_i/clk_wiz_0/inst/clk_12288     | zose_i/driver_output_16_0/inst/out_pdata |                                                  |               10 |             32 |
+--------------------------------------+------------------------------------------+--------------------------------------------------+------------------+----------------+


