Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.2 (lin64) Build 2348494 Mon Oct  1 18:25:39 MDT 2018
| Date         : Wed Nov 14 01:25:03 2018
| Host         : saba-desktop running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_control_sets -verbose -file main_block_design_wrapper_control_sets_placed.rpt
| Design       : main_block_design_wrapper
| Device       : xc7z020
------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    38 |
| Unused register locations in slices containing registers |    42 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|      8 |            9 |
|     12 |            1 |
|    16+ |           27 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             220 |           30 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             162 |           23 |
| Yes          | No                    | No                     |             532 |           65 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             300 |           32 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                       Clock Signal                       |                                                                              Enable Signal                                                                              |                                                                   Set/Reset Signal                                                                  | Slice Load Count | Bel Load Count |
+----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  main_block_design_i/processing_system7_0/inst/FCLK_CLK0 | main_block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                                     |                1 |              4 |
|  main_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                         | main_block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0               |                1 |              8 |
|  main_block_design_i/processing_system7_0/inst/FCLK_CLK0 | main_block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                     |                2 |              8 |
|  main_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                         | main_block_design_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                               |                3 |              8 |
|  main_block_design_i/processing_system7_0/inst/FCLK_CLK0 | main_block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                 | main_block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_1 |                1 |              8 |
|  main_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                         | main_block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0               |                2 |              8 |
|  main_block_design_i/processing_system7_0/inst/FCLK_CLK0 | main_block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                     |                2 |              8 |
|  main_block_design_i/processing_system7_0/inst/FCLK_CLK0 | main_block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]      |                                                                                                                                                     |                2 |              8 |
|  main_block_design_i/processing_system7_0/inst/FCLK_CLK0 | main_block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   | main_block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]   |                2 |              8 |
|  main_block_design_i/processing_system7_0/inst/FCLK_CLK0 | main_block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                  |                                                                                                                                                     |                1 |              8 |
|  main_block_design_i/processing_system7_0/inst/FCLK_CLK0 | main_block_design_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | main_block_design_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                         |                1 |             12 |
|  main_block_design_i/processing_system7_0/inst/FCLK_CLK0 | main_block_design_i/side_servo_0/U0/side_servo_v1_0_S00_AXI_inst/p_1_in[31]                                                                                             | main_block_design_i/side_servo_0/U0/side_servo_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                |                1 |             16 |
|  main_block_design_i/processing_system7_0/inst/FCLK_CLK0 | main_block_design_i/side_servo_0/U0/side_servo_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                    | main_block_design_i/side_servo_0/U0/side_servo_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                |                1 |             16 |
|  main_block_design_i/processing_system7_0/inst/FCLK_CLK0 | main_block_design_i/side_servo_0/U0/side_servo_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                   | main_block_design_i/side_servo_0/U0/side_servo_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                |                1 |             16 |
|  main_block_design_i/processing_system7_0/inst/FCLK_CLK0 | main_block_design_i/side_servo_0/U0/side_servo_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                   | main_block_design_i/side_servo_0/U0/side_servo_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                |                1 |             16 |
|  main_block_design_i/processing_system7_0/inst/FCLK_CLK0 | main_block_design_i/side_servo_0/U0/side_servo_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                   | main_block_design_i/side_servo_0/U0/side_servo_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                |                1 |             16 |
|  main_block_design_i/processing_system7_0/inst/FCLK_CLK0 | main_block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | main_block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                 |                3 |             16 |
|  main_block_design_i/processing_system7_0/inst/FCLK_CLK0 | main_block_design_i/side_servo_0/U0/side_servo_v1_0_S00_AXI_inst/p_1_in[23]                                                                                             | main_block_design_i/side_servo_0/U0/side_servo_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                |                1 |             16 |
|  main_block_design_i/processing_system7_0/inst/FCLK_CLK0 | main_block_design_i/side_servo_0/U0/side_servo_v1_0_S00_AXI_inst/p_1_in[15]                                                                                             | main_block_design_i/side_servo_0/U0/side_servo_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                |                1 |             16 |
|  main_block_design_i/processing_system7_0/inst/FCLK_CLK0 | main_block_design_i/side_servo_0/U0/side_servo_v1_0_S00_AXI_inst/p_1_in[0]                                                                                              | main_block_design_i/side_servo_0/U0/side_servo_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                |                1 |             16 |
|  main_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                         | main_block_design_i/side_servo_0/U0/side_servo_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                |                4 |             18 |
|  main_block_design_i/processing_system7_0/inst/FCLK_CLK0 | main_block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                     |                3 |             24 |
|  main_block_design_i/processing_system7_0/inst/FCLK_CLK0 | main_block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                 |                                                                                                                                                     |                6 |             24 |
|  main_block_design_i/processing_system7_0/inst/FCLK_CLK0 | main_block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                     |                4 |             26 |
|  main_block_design_i/processing_system7_0/inst/FCLK_CLK0 | main_block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                     |                2 |             28 |
|  main_block_design_i/processing_system7_0/inst/FCLK_CLK0 | main_block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                                     |                2 |             28 |
|  main_block_design_i/processing_system7_0/inst/FCLK_CLK0 | main_block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                                     |                3 |             32 |
|  main_block_design_i/processing_system7_0/inst/FCLK_CLK0 | main_block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                     |                                                                                                                                                     |                7 |             54 |
|  main_block_design_i/processing_system7_0/inst/FCLK_CLK0 | main_block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                  |                                                                                                                                                     |                8 |             54 |
|  main_block_design_i/processing_system7_0/inst/FCLK_CLK0 | main_block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                     |                                                                                                                                                     |                5 |             54 |
|  main_block_design_i/processing_system7_0/inst/FCLK_CLK0 | main_block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                |                                                                                                                                                     |                8 |             54 |
|  main_block_design_i/processing_system7_0/inst/FCLK_CLK0 | main_block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                     |                8 |             64 |
|  main_block_design_i/processing_system7_0/inst/FCLK_CLK0 | main_block_design_i/side_servo_0/U0/side_servo_v1_0_S00_AXI_inst/main_side_servo_inst/count_left                                                                        | main_block_design_i/side_servo_0/U0/side_servo_v1_0_S00_AXI_inst/slv_reg0[0]                                                                        |                8 |             64 |
|  main_block_design_i/processing_system7_0/inst/FCLK_CLK0 | main_block_design_i/side_servo_0/U0/side_servo_v1_0_S00_AXI_inst/slv_reg_rden                                                                                           | main_block_design_i/side_servo_0/U0/side_servo_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                |                9 |             64 |
|  main_block_design_i/processing_system7_0/inst/FCLK_CLK0 | main_block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                                     |                9 |             90 |
|  main_block_design_i/processing_system7_0/inst/FCLK_CLK0 | main_block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                     |                8 |             90 |
|  main_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                         | main_block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                       |               13 |            120 |
|  main_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                         |                                                                                                                                                     |               31 |            222 |
+----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


