<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="CPU_tb_behav.wdb" id="1">
         <top_modules>
            <top_module name="CPU_tb" />
            <top_module name="glbl" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="0.000 ns"></ZoomStartTime>
      <ZoomEndTime time="30.801 ns"></ZoomEndTime>
      <Cursor1Time time="19.050 ns"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="138"></NameColumnWidth>
      <ValueColumnWidth column_width="61"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="68" />
   <wvobject fp_name="/CPU_tb/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_tb/rst" type="logic">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_tb/inst1/rst" type="logic">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_tb/inst1/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_tb/inst1/load" type="logic">
      <obj_property name="ElementShortName">load</obj_property>
      <obj_property name="ObjectShortName">load</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_tb/inst1/inst" type="array">
      <obj_property name="ElementShortName">inst[31:0]</obj_property>
      <obj_property name="ObjectShortName">inst[31:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider818">
      <obj_property name="label">PC</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_tb/inst1/pc/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_tb/inst1/pc/rst" type="logic">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_tb/inst1/pc/load" type="logic">
      <obj_property name="ElementShortName">load</obj_property>
      <obj_property name="ObjectShortName">load</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_tb/inst1/pc/D" type="array">
      <obj_property name="ElementShortName">D[31:0]</obj_property>
      <obj_property name="ObjectShortName">D[31:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_tb/inst1/pc/Q" type="array">
      <obj_property name="ElementShortName">Q[31:0]</obj_property>
      <obj_property name="ObjectShortName">Q[31:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_tb/inst1/pc/DF_input" type="array">
      <obj_property name="ElementShortName">DF_input[31:0]</obj_property>
      <obj_property name="ObjectShortName">DF_input[31:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_tb/inst1/pc_output" type="array">
      <obj_property name="ElementShortName">pc_output[31:0]</obj_property>
      <obj_property name="ObjectShortName">pc_output[31:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider825">
      <obj_property name="label">PCMUX</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_tb/inst1/inst_mem_output" type="array">
      <obj_property name="ElementShortName">inst_mem_output[31:0]</obj_property>
      <obj_property name="ObjectShortName">inst_mem_output[31:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_tb/inst1/branch" type="logic">
      <obj_property name="ElementShortName">branch</obj_property>
      <obj_property name="ObjectShortName">branch</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_tb/inst1/memRead" type="logic">
      <obj_property name="ElementShortName">memRead</obj_property>
      <obj_property name="ObjectShortName">memRead</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_tb/inst1/memtoReg" type="logic">
      <obj_property name="ElementShortName">memtoReg</obj_property>
      <obj_property name="ObjectShortName">memtoReg</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_tb/inst1/ALUop" type="array">
      <obj_property name="ElementShortName">ALUop[1:0]</obj_property>
      <obj_property name="ObjectShortName">ALUop[1:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_tb/inst1/memWrite" type="logic">
      <obj_property name="ElementShortName">memWrite</obj_property>
      <obj_property name="ObjectShortName">memWrite</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_tb/inst1/ALUsrc" type="logic">
      <obj_property name="ElementShortName">ALUsrc</obj_property>
      <obj_property name="ObjectShortName">ALUsrc</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_tb/inst1/regWrite" type="logic">
      <obj_property name="ElementShortName">regWrite</obj_property>
      <obj_property name="ObjectShortName">regWrite</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_tb/inst1/writedata_RF" type="array">
      <obj_property name="ElementShortName">writedata_RF[31:0]</obj_property>
      <obj_property name="ObjectShortName">writedata_RF[31:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_tb/inst1/read_data1" type="array">
      <obj_property name="ElementShortName">read_data1[31:0]</obj_property>
      <obj_property name="ObjectShortName">read_data1[31:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_tb/inst1/read_data2" type="array">
      <obj_property name="ElementShortName">read_data2[31:0]</obj_property>
      <obj_property name="ObjectShortName">read_data2[31:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_tb/inst1/immGen_output" type="array">
      <obj_property name="ElementShortName">immGen_output[31:0]</obj_property>
      <obj_property name="ObjectShortName">immGen_output[31:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_tb/inst1/RF_MUX_output" type="array">
      <obj_property name="ElementShortName">RF_MUX_output[31:0]</obj_property>
      <obj_property name="ObjectShortName">RF_MUX_output[31:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_tb/inst1/lAU_Control_output" type="array">
      <obj_property name="ElementShortName">lAU_Control_output[3:0]</obj_property>
      <obj_property name="ObjectShortName">lAU_Control_output[3:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
      <obj_property name="isExpanded"></obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_tb/inst1/NBit_lAU_output" type="array">
      <obj_property name="ElementShortName">NBit_lAU_output[31:0]</obj_property>
      <obj_property name="ObjectShortName">NBit_lAU_output[31:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_tb/inst1/LAU_zero_flag" type="logic">
      <obj_property name="ElementShortName">LAU_zero_flag</obj_property>
      <obj_property name="ObjectShortName">LAU_zero_flag</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_tb/inst1/data_memory_output" type="array">
      <obj_property name="ElementShortName">data_memory_output[31:0]</obj_property>
      <obj_property name="ObjectShortName">data_memory_output[31:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_tb/inst1/shift_left_output" type="array">
      <obj_property name="ElementShortName">shift_left_output[31:0]</obj_property>
      <obj_property name="ObjectShortName">shift_left_output[31:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_tb/inst1/sum" type="array">
      <obj_property name="ElementShortName">sum[31:0]</obj_property>
      <obj_property name="ObjectShortName">sum[31:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_tb/inst1/pc_add" type="array">
      <obj_property name="ElementShortName">pc_add[31:0]</obj_property>
      <obj_property name="ObjectShortName">pc_add[31:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_tb/inst1/selc_pc_MUX" type="logic">
      <obj_property name="ElementShortName">selc_pc_MUX</obj_property>
      <obj_property name="ObjectShortName">selc_pc_MUX</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider597">
      <obj_property name="label">Register File</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_tb/inst1/inst_RF/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_tb/inst1/inst_RF/rst" type="logic">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_tb/inst1/inst_RF/readReg1" type="array">
      <obj_property name="ElementShortName">readReg1[4:0]</obj_property>
      <obj_property name="ObjectShortName">readReg1[4:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_tb/inst1/inst_RF/readReg2" type="array">
      <obj_property name="ElementShortName">readReg2[4:0]</obj_property>
      <obj_property name="ObjectShortName">readReg2[4:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_tb/inst1/inst_RF/writeReg" type="array">
      <obj_property name="ElementShortName">writeReg[4:0]</obj_property>
      <obj_property name="ObjectShortName">writeReg[4:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_tb/inst1/inst_RF/Write_data" type="array">
      <obj_property name="ElementShortName">Write_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">Write_data[31:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_tb/inst1/inst_RF/RegWrite" type="logic">
      <obj_property name="ElementShortName">RegWrite</obj_property>
      <obj_property name="ObjectShortName">RegWrite</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_tb/inst1/inst_RF/read_data1" type="array">
      <obj_property name="ElementShortName">read_data1[31:0]</obj_property>
      <obj_property name="ObjectShortName">read_data1[31:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_tb/inst1/inst_RF/read_data2" type="array">
      <obj_property name="ElementShortName">read_data2[31:0]</obj_property>
      <obj_property name="ObjectShortName">read_data2[31:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_tb/inst1/inst_RF/Q" type="array">
      <obj_property name="ElementShortName">Q[31:0][31:0]</obj_property>
      <obj_property name="ObjectShortName">Q[31:0][31:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
      <obj_property name="isExpanded"></obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_tb/inst1/inst_RF/load" type="array">
      <obj_property name="ElementShortName">load[31:0]</obj_property>
      <obj_property name="ObjectShortName">load[31:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_tb/inst1/inst_RF/N" type="array">
      <obj_property name="ElementShortName">N[31:0]</obj_property>
      <obj_property name="ObjectShortName">N[31:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider642">
      <obj_property name="label">alu</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_tb/inst1/inst_LAUC/a" type="array">
      <obj_property name="ElementShortName">a[31:0]</obj_property>
      <obj_property name="ObjectShortName">a[31:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_tb/inst1/inst_LAUC/b" type="array">
      <obj_property name="ElementShortName">b[31:0]</obj_property>
      <obj_property name="ObjectShortName">b[31:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider714">
      <obj_property name="label">data_mem</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_tb/inst1/inst_DM/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_tb/inst1/inst_DM/MemRead" type="logic">
      <obj_property name="ElementShortName">MemRead</obj_property>
      <obj_property name="ObjectShortName">MemRead</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_tb/inst1/inst_DM/MemWrite" type="logic">
      <obj_property name="ElementShortName">MemWrite</obj_property>
      <obj_property name="ObjectShortName">MemWrite</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_tb/inst1/inst_DM/addr" type="array">
      <obj_property name="ElementShortName">addr[5:0]</obj_property>
      <obj_property name="ObjectShortName">addr[5:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_tb/inst1/inst_DM/data_in" type="array">
      <obj_property name="ElementShortName">data_in[31:0]</obj_property>
      <obj_property name="ObjectShortName">data_in[31:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_tb/inst1/inst_DM/data_out" type="array">
      <obj_property name="ElementShortName">data_out[31:0]</obj_property>
      <obj_property name="ObjectShortName">data_out[31:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_tb/inst1/inst_DM/mem" type="array">
      <obj_property name="ElementShortName">mem[0:63][31:0]</obj_property>
      <obj_property name="ObjectShortName">mem[0:63][31:0]</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider385">
      <obj_property name="label">pc_mux4x1</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_tb/inst1/pc_mux4x1/a" type="array">
      <obj_property name="ElementShortName">a[31:0]</obj_property>
      <obj_property name="ObjectShortName">a[31:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_tb/inst1/pc_mux4x1/b" type="array">
      <obj_property name="ElementShortName">b[31:0]</obj_property>
      <obj_property name="ObjectShortName">b[31:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_tb/inst1/pc_mux4x1/c" type="array">
      <obj_property name="ElementShortName">c[31:0]</obj_property>
      <obj_property name="ObjectShortName">c[31:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_tb/inst1/pc_mux4x1/d" type="array">
      <obj_property name="ElementShortName">d[31:0]</obj_property>
      <obj_property name="ObjectShortName">d[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_tb/inst1/pc_mux4x1/sel" type="array">
      <obj_property name="ElementShortName">sel[1:0]</obj_property>
      <obj_property name="ObjectShortName">sel[1:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_tb/inst1/pc_mux4x1/out" type="array">
      <obj_property name="ElementShortName">out[31:0]</obj_property>
      <obj_property name="ObjectShortName">out[31:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_tb/inst1/pc_mux4x1/N" type="array">
      <obj_property name="ElementShortName">N[31:0]</obj_property>
      <obj_property name="ObjectShortName">N[31:0]</obj_property>
   </wvobject>
</wave_config>
