- name: GICC_PMR
  long_name: "CPU Interface Priority Mask Register"
  purpose: |
       "
       See the ARMv8 architecture reference manual for a description of this
       register
       "
  size: 32
  arch: armv8-a
  execution_state: None

  access_mechanisms:
      - name: ldr
        is_read: True
        component: gic_cpu_interface
        offset: 0x4

      - name: str
        is_write: True
        component: gic_cpu_interface
        offset: 0x4

  fieldsets:
      - name: fieldset_1
        size: 32

        fields:
          - name: Priority
            lsb: 0
            msb: 7

          - name: 0
            lsb: 8
            msb: 31
            reserved0: True
