{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1630311460669 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1630311460677 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 30 11:17:40 2021 " "Processing started: Mon Aug 30 11:17:40 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1630311460677 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630311460677 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off assignment2 -c assignment2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off assignment2 -c assignment2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630311460677 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1630311462276 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1630311462276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "assignment2.v 1 1 " "Found 1 design units, including 1 entities, in source file assignment2.v" { { "Info" "ISGN_ENTITY_NAME" "1 assignment2 " "Found entity 1: assignment2" {  } { { "assignment2.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/assignment2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630311479688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630311479688 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "assignment2 " "Elaborating entity \"assignment2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1630311479734 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led\[0\] assignment2.v(5) " "Output port \"led\[0\]\" at assignment2.v(5) has no driver" {  } { { "assignment2.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/assignment2.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1630311479735 "|assignment2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led\[9..18\] assignment2.v(5) " "Output port \"led\[9..18\]\" at assignment2.v(5) has no driver" {  } { { "assignment2.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/assignment2.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1630311479735 "|assignment2"}
{ "Warning" "WSGN_SEARCH_FILE" "lara.v 1 1 " "Using design file lara.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lara " "Found entity 1: lara" {  } { { "lara.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/lara.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630311479772 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1630311479772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lara lara:ll " "Elaborating entity \"lara\" for hierarchy \"lara:ll\"" {  } { { "assignment2.v" "ll" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/assignment2.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630311479774 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoder8bit.v 1 1 " "Using design file decoder8bit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decoder8bit " "Found entity 1: decoder8bit" {  } { { "decoder8bit.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/decoder8bit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630311480161 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1630311480161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder8bit lara:ll\|decoder8bit:decoder " "Elaborating entity \"decoder8bit\" for hierarchy \"lara:ll\|decoder8bit:decoder\"" {  } { { "lara.v" "decoder" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/lara.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630311480162 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "enRAM decoder8bit.v(9) " "Verilog HDL Always Construct warning at decoder8bit.v(9): variable \"enRAM\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decoder8bit.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/decoder8bit.v" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1630311480164 "|assignment2|lara:ll|decoder8bit:decoder"}
{ "Warning" "WSGN_SEARCH_FILE" "binarycell.v 1 1 " "Using design file binarycell.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 binaryCell " "Found entity 1: binaryCell" {  } { { "binarycell.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/binarycell.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630311480213 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1630311480213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binaryCell lara:ll\|binaryCell:gen_loop1\[0\].gen_loop2\[0\].bc " "Elaborating entity \"binaryCell\" for hierarchy \"lara:ll\|binaryCell:gen_loop1\[0\].gen_loop2\[0\].bc\"" {  } { { "lara.v" "gen_loop1\[0\].gen_loop2\[0\].bc" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/lara.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630311480214 ""}
{ "Warning" "WSGN_SEARCH_FILE" "rs_flipflop.v 1 1 " "Using design file rs_flipflop.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RS_flipFlop " "Found entity 1: RS_flipFlop" {  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630311480245 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1630311480245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RS_flipFlop lara:ll\|binaryCell:gen_loop1\[0\].gen_loop2\[0\].bc\|RS_flipFlop:ff " "Elaborating entity \"RS_flipFlop\" for hierarchy \"lara:ll\|binaryCell:gen_loop1\[0\].gen_loop2\[0\].bc\|RS_flipFlop:ff\"" {  } { { "binarycell.v" "ff" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/binarycell.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630311480246 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led\[18\] GND " "Pin \"led\[18\]\" is stuck at GND" {  } { { "assignment2.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/assignment2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630311490678 "|assignment2|led[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[17\] GND " "Pin \"led\[17\]\" is stuck at GND" {  } { { "assignment2.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/assignment2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630311490678 "|assignment2|led[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[16\] GND " "Pin \"led\[16\]\" is stuck at GND" {  } { { "assignment2.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/assignment2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630311490678 "|assignment2|led[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[15\] GND " "Pin \"led\[15\]\" is stuck at GND" {  } { { "assignment2.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/assignment2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630311490678 "|assignment2|led[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[14\] GND " "Pin \"led\[14\]\" is stuck at GND" {  } { { "assignment2.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/assignment2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630311490678 "|assignment2|led[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[13\] GND " "Pin \"led\[13\]\" is stuck at GND" {  } { { "assignment2.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/assignment2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630311490678 "|assignment2|led[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[12\] GND " "Pin \"led\[12\]\" is stuck at GND" {  } { { "assignment2.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/assignment2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630311490678 "|assignment2|led[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[11\] GND " "Pin \"led\[11\]\" is stuck at GND" {  } { { "assignment2.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/assignment2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630311490678 "|assignment2|led[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[10\] GND " "Pin \"led\[10\]\" is stuck at GND" {  } { { "assignment2.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/assignment2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630311490678 "|assignment2|led[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[9\] GND " "Pin \"led\[9\]\" is stuck at GND" {  } { { "assignment2.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/assignment2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630311490678 "|assignment2|led[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[0\] GND " "Pin \"led\[0\]\" is stuck at GND" {  } { { "assignment2.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/assignment2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630311490678 "|assignment2|led[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1630311490678 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1630311490980 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1630311497128 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630311497128 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[8\] " "No output dependent on input pin \"sw\[8\]\"" {  } { { "assignment2.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/assignment2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311497616 "|assignment2|sw[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1630311497616 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3997 " "Implemented 3997 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1630311497616 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1630311497616 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3959 " "Implemented 3959 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1630311497616 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1630311497616 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4801 " "Peak virtual memory: 4801 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1630311497691 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 30 11:18:17 2021 " "Processing ended: Mon Aug 30 11:18:17 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1630311497691 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1630311497691 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1630311497691 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1630311497691 ""}
