--------------------------------------------------------------------------------
Release 14.3 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/home/storage/Xilinx/14.3/14.3/ISE_DS/ISE/bin/lin64/unwrapped/trce -e 3
-intstyle xflow -xml bsp.twx bsp.ncd bsp.pcf

Design file:              bsp.ncd
Physical constraint file: bsp.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2012-10-12)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK = PERIOD TIMEGRP "CLK_IN" 10 ns HIGH 50% INPUT_JITTER 
0.05 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_RXCLK = PERIOD TIMEGRP "RXCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkfx = PERIOD TIMEGRP "clkfx" TS_CLK / 1.25 HIGH 50% 
INPUT_JITTER 0.05 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1638 paths analyzed, 511 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.054ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkfx180 = PERIOD TIMEGRP "clkfx180" TS_CLK / 1.25 PHASE 
4 ns HIGH 50%         INPUT_JITTER 0.05 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 9 paths analyzed, 9 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.612ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkdv = PERIOD TIMEGRP "clkdv" TS_CLK * 2 HIGH 50% 
INPUT_JITTER 0.05 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 138981 paths analyzed, 2450 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.440ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_INTERNAL_RXCLK_BUF = PERIOD TIMEGRP "INTERNAL_RXCLK_BUF" 
TS_RXCLK PHASE         0.4375 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1917 paths analyzed, 859 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.140ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "IN_GMII" OFFSET = IN 2 ns VALID 2 ns BEFORE COMP 
"RXCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 10 endpoints analyzed, 1 failing endpoint
 1 timing error detected. (1 setup error, 0 hold errors)
 Minimum allowable offset is   2.052ns.
--------------------------------------------------------------------------------
Slack:                  -0.052ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RXD<2> (PAD)
  Destination:          gigabit_ethernet_inst_1/RXD_D_2 (FF)
  Destination Clock:    INTERNAL_RXCLK rising at 0.437ns
  Requirement:          2.000ns
  Data Path Delay:      2.540ns (Levels of Logic = 2)
  Clock Path Delay:     0.326ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: RXD<2> to gigabit_ethernet_inst_1/RXD_D_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E16.I                Tiopi                 0.790   RXD<2>
                                                       RXD<2>
                                                       RXD_2_IBUF
                                                       ProtoComp133.IMUX.12
    SLICE_X58Y86.D4      net (fanout=1)        1.537   RXD_2_IBUF
    SLICE_X58Y86.CLK     Tas                   0.213   gigabit_ethernet_inst_1/RXD_D<5>
                                                       RXD_2_IBUF_rt
                                                       gigabit_ethernet_inst_1/RXD_D_2
    -------------------------------------------------  ---------------------------
    Total                                      2.540ns (1.003ns logic, 1.537ns route)
                                                       (39.5% logic, 60.5% route)

  Minimum Clock Path at Slow Process Corner: RXCLK to gigabit_ethernet_inst_1/RXD_D_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.I                Tiopi                 0.684   RXCLK
                                                       RXCLK
                                                       BUFG_INST6
                                                       ProtoComp133.IMUX.7
    BUFIO2_X4Y18.I       net (fanout=1)        1.827   RXCLK_BUF
    BUFIO2_X4Y18.DIVCLK  Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y6.CLKIN       net (fanout=1)        0.622   dcm_sp_inst2_ML_NEW_DIVCLK
    DCM_X0Y6.CLK0        Tdmcko_CLK           -4.999   dcm_sp_inst2
                                                       dcm_sp_inst2
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.732   INTERNAL_RXCLK_BUF
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   BUFG_INST7
                                                       BUFG_INST7
    SLICE_X58Y86.CLK     net (fanout=47)       1.158   INTERNAL_RXCLK
    -------------------------------------------------  ---------------------------
    Total                                      0.326ns (-4.013ns logic, 4.339ns route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLK                         |     10.000ns|      5.340ns|      8.818ns|            0|            0|            0|       140628|
| TS_clkfx                      |      8.000ns|      7.054ns|          N/A|            0|            0|         1638|            0|
| TS_clkfx180                   |      8.000ns|      5.612ns|          N/A|            0|            0|            9|            0|
| TS_clkdv                      |     20.000ns|     14.440ns|          N/A|            0|            0|       138981|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_RXCLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_RXCLK                       |      8.000ns|      5.340ns|      6.140ns|            0|            0|            0|         1917|
| TS_INTERNAL_RXCLK_BUF         |      8.000ns|      6.140ns|          N/A|            0|            0|         1917|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock RXCLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RXD<0>      |    1.963(R)|      SLOW  |   -0.039(R)|      FAST  |INTERNAL_RXCLK    |   0.437|
RXD<1>      |    1.818(R)|      SLOW  |   -0.017(R)|      FAST  |INTERNAL_RXCLK    |   0.437|
RXD<2>      |    2.052(R)|      SLOW  |   -0.117(R)|      FAST  |INTERNAL_RXCLK    |   0.437|
RXD<3>      |    1.963(R)|      SLOW  |   -0.088(R)|      FAST  |INTERNAL_RXCLK    |   0.437|
RXD<4>      |    1.988(R)|      SLOW  |   -0.064(R)|      FAST  |INTERNAL_RXCLK    |   0.437|
RXD<5>      |    1.886(R)|      SLOW  |    0.000(R)|      FAST  |INTERNAL_RXCLK    |   0.437|
RXD<6>      |    1.843(R)|      SLOW  |   -0.042(R)|      FAST  |INTERNAL_RXCLK    |   0.437|
RXD<7>      |    1.954(R)|      SLOW  |   -0.030(R)|      FAST  |INTERNAL_RXCLK    |   0.437|
RXDV        |    1.948(R)|      SLOW  |   -0.024(R)|      FAST  |INTERNAL_RXCLK    |   0.437|
RXER        |    1.899(R)|      SLOW  |   -0.008(R)|      FAST  |INTERNAL_RXCLK    |   0.437|
------------+------------+------------+------------+------------+------------------+--------+

Clock to Setup on destination clock CLK_IN
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_IN         |   12.862|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RXCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
RXCLK          |    6.140|         |         |         |
---------------+---------+---------+---------+---------+

TIMEGRP "IN_GMII" OFFSET = IN 2 ns VALID 2 ns BEFORE COMP "RXCLK";
Worst Case Data Window 2.052; Ideal Clock Offset To Actual Clock 0.026; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
RXD<0>            |    1.963(R)|      SLOW  |   -0.039(R)|      FAST  |    0.037|    0.039|       -0.001|
RXD<1>            |    1.818(R)|      SLOW  |   -0.017(R)|      FAST  |    0.182|    0.017|        0.082|
RXD<2>            |    2.052(R)|      SLOW  |   -0.117(R)|      FAST  |   -0.052|    0.117|       -0.085|
RXD<3>            |    1.963(R)|      SLOW  |   -0.088(R)|      FAST  |    0.037|    0.088|       -0.026|
RXD<4>            |    1.988(R)|      SLOW  |   -0.064(R)|      FAST  |    0.012|    0.064|       -0.026|
RXD<5>            |    1.886(R)|      SLOW  |    0.000(R)|      FAST  |    0.114|    0.000|        0.057|
RXD<6>            |    1.843(R)|      SLOW  |   -0.042(R)|      FAST  |    0.157|    0.042|        0.058|
RXD<7>            |    1.954(R)|      SLOW  |   -0.030(R)|      FAST  |    0.046|    0.030|        0.008|
RXDV              |    1.948(R)|      SLOW  |   -0.024(R)|      FAST  |    0.052|    0.024|        0.014|
RXER              |    1.899(R)|      SLOW  |   -0.008(R)|      FAST  |    0.101|    0.008|        0.047|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       2.052|         -  |       0.000|         -  |   -0.052|    0.000|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+


Timing summary:
---------------

Timing errors: 1  Score: 52  (Setup/Max: 52, Hold: 0)

Constraints cover 142555 paths, 0 nets, and 5810 connections

Design statistics:
   Minimum period:  14.440ns   (Maximum frequency:  69.252MHz)
   Minimum input required time before clock:   2.052ns


Analysis completed Sun Jul 31 18:58:19 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 469 MB



