// Quartus Prime Verilog Template
// Simple Dual Port RAM with separate read/write addresses and

module RAMDualPortDualClock
#(parameter DATA_WIDTH=32, parameter ADDR_WIDTH=8)
(
	input [(DATA_WIDTH-1):0] data,
	input [(ADDR_WIDTH-1):0] read_addr, write_addr,
	input we, clock, reset,
	output [(DATA_WIDTH-1):0] q
);
	
	// Declare the RAM variable
	reg [DATA_WIDTH-1:0] ram[2**ADDR_WIDTH-1:0];
	reg [(ADDR_WIDTH-1):0] read_data;
	
	initial
	begin
		// Initialize RAM with zeros
		integer i;
		for (i = 0; i < 2**ADDR_WIDTH; i = i + 1)
			ram[i] = 0;
	end
	always @ (posedge clock)
	begin
		if (reset)
		begin
			// Reset all RAM to zero
			integer i;
			for (i = 0; i < 2**ADDR_WIDTH; i = i + 1)
				ram[i] = 0;
		end
		else if (we)
			ram[write_addr] = data;
	end

assign q = ram[read_addr];
endmodule
