#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xb57740 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xb578d0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0xb4a2d0 .functor NOT 1, L_0xba5bc0, C4<0>, C4<0>, C4<0>;
L_0xba59a0 .functor XOR 2, L_0xba5840, L_0xba5900, C4<00>, C4<00>;
L_0xba5ab0 .functor XOR 2, L_0xba59a0, L_0xba5a10, C4<00>, C4<00>;
v0xba12d0_0 .net *"_ivl_10", 1 0, L_0xba5a10;  1 drivers
v0xba13d0_0 .net *"_ivl_12", 1 0, L_0xba5ab0;  1 drivers
v0xba14b0_0 .net *"_ivl_2", 1 0, L_0xba4640;  1 drivers
v0xba1570_0 .net *"_ivl_4", 1 0, L_0xba5840;  1 drivers
v0xba1650_0 .net *"_ivl_6", 1 0, L_0xba5900;  1 drivers
v0xba1780_0 .net *"_ivl_8", 1 0, L_0xba59a0;  1 drivers
v0xba1860_0 .net "a", 0 0, v0xb9e320_0;  1 drivers
v0xba1900_0 .net "b", 0 0, v0xb9e3c0_0;  1 drivers
v0xba19a0_0 .net "c", 0 0, v0xb9e460_0;  1 drivers
v0xba1a40_0 .var "clk", 0 0;
v0xba1ae0_0 .net "d", 0 0, v0xb9e5a0_0;  1 drivers
v0xba1b80_0 .net "out_pos_dut", 0 0, L_0xba55b0;  1 drivers
v0xba1c20_0 .net "out_pos_ref", 0 0, L_0xba3150;  1 drivers
v0xba1cc0_0 .net "out_sop_dut", 0 0, L_0xba40b0;  1 drivers
v0xba1d60_0 .net "out_sop_ref", 0 0, L_0xb78ad0;  1 drivers
v0xba1e00_0 .var/2u "stats1", 223 0;
v0xba1ea0_0 .var/2u "strobe", 0 0;
v0xba1f40_0 .net "tb_match", 0 0, L_0xba5bc0;  1 drivers
v0xba2010_0 .net "tb_mismatch", 0 0, L_0xb4a2d0;  1 drivers
v0xba20b0_0 .net "wavedrom_enable", 0 0, v0xb9e870_0;  1 drivers
v0xba2180_0 .net "wavedrom_title", 511 0, v0xb9e910_0;  1 drivers
L_0xba4640 .concat [ 1 1 0 0], L_0xba3150, L_0xb78ad0;
L_0xba5840 .concat [ 1 1 0 0], L_0xba3150, L_0xb78ad0;
L_0xba5900 .concat [ 1 1 0 0], L_0xba55b0, L_0xba40b0;
L_0xba5a10 .concat [ 1 1 0 0], L_0xba3150, L_0xb78ad0;
L_0xba5bc0 .cmp/eeq 2, L_0xba4640, L_0xba5ab0;
S_0xb57a60 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0xb578d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xb4a6b0 .functor AND 1, v0xb9e460_0, v0xb9e5a0_0, C4<1>, C4<1>;
L_0xb4aa90 .functor NOT 1, v0xb9e320_0, C4<0>, C4<0>, C4<0>;
L_0xb4ae70 .functor NOT 1, v0xb9e3c0_0, C4<0>, C4<0>, C4<0>;
L_0xb4b0f0 .functor AND 1, L_0xb4aa90, L_0xb4ae70, C4<1>, C4<1>;
L_0xb623e0 .functor AND 1, L_0xb4b0f0, v0xb9e460_0, C4<1>, C4<1>;
L_0xb78ad0 .functor OR 1, L_0xb4a6b0, L_0xb623e0, C4<0>, C4<0>;
L_0xba25d0 .functor NOT 1, v0xb9e3c0_0, C4<0>, C4<0>, C4<0>;
L_0xba2640 .functor OR 1, L_0xba25d0, v0xb9e5a0_0, C4<0>, C4<0>;
L_0xba2750 .functor AND 1, v0xb9e460_0, L_0xba2640, C4<1>, C4<1>;
L_0xba2810 .functor NOT 1, v0xb9e320_0, C4<0>, C4<0>, C4<0>;
L_0xba28e0 .functor OR 1, L_0xba2810, v0xb9e3c0_0, C4<0>, C4<0>;
L_0xba2950 .functor AND 1, L_0xba2750, L_0xba28e0, C4<1>, C4<1>;
L_0xba2ad0 .functor NOT 1, v0xb9e3c0_0, C4<0>, C4<0>, C4<0>;
L_0xba2b40 .functor OR 1, L_0xba2ad0, v0xb9e5a0_0, C4<0>, C4<0>;
L_0xba2a60 .functor AND 1, v0xb9e460_0, L_0xba2b40, C4<1>, C4<1>;
L_0xba2cd0 .functor NOT 1, v0xb9e320_0, C4<0>, C4<0>, C4<0>;
L_0xba2dd0 .functor OR 1, L_0xba2cd0, v0xb9e5a0_0, C4<0>, C4<0>;
L_0xba2e90 .functor AND 1, L_0xba2a60, L_0xba2dd0, C4<1>, C4<1>;
L_0xba3040 .functor XNOR 1, L_0xba2950, L_0xba2e90, C4<0>, C4<0>;
v0xb49c00_0 .net *"_ivl_0", 0 0, L_0xb4a6b0;  1 drivers
v0xb4a000_0 .net *"_ivl_12", 0 0, L_0xba25d0;  1 drivers
v0xb4a3e0_0 .net *"_ivl_14", 0 0, L_0xba2640;  1 drivers
v0xb4a7c0_0 .net *"_ivl_16", 0 0, L_0xba2750;  1 drivers
v0xb4aba0_0 .net *"_ivl_18", 0 0, L_0xba2810;  1 drivers
v0xb4af80_0 .net *"_ivl_2", 0 0, L_0xb4aa90;  1 drivers
v0xb4b200_0 .net *"_ivl_20", 0 0, L_0xba28e0;  1 drivers
v0xb9c890_0 .net *"_ivl_24", 0 0, L_0xba2ad0;  1 drivers
v0xb9c970_0 .net *"_ivl_26", 0 0, L_0xba2b40;  1 drivers
v0xb9ca50_0 .net *"_ivl_28", 0 0, L_0xba2a60;  1 drivers
v0xb9cb30_0 .net *"_ivl_30", 0 0, L_0xba2cd0;  1 drivers
v0xb9cc10_0 .net *"_ivl_32", 0 0, L_0xba2dd0;  1 drivers
v0xb9ccf0_0 .net *"_ivl_36", 0 0, L_0xba3040;  1 drivers
L_0x7efdc15ff018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xb9cdb0_0 .net *"_ivl_38", 0 0, L_0x7efdc15ff018;  1 drivers
v0xb9ce90_0 .net *"_ivl_4", 0 0, L_0xb4ae70;  1 drivers
v0xb9cf70_0 .net *"_ivl_6", 0 0, L_0xb4b0f0;  1 drivers
v0xb9d050_0 .net *"_ivl_8", 0 0, L_0xb623e0;  1 drivers
v0xb9d130_0 .net "a", 0 0, v0xb9e320_0;  alias, 1 drivers
v0xb9d1f0_0 .net "b", 0 0, v0xb9e3c0_0;  alias, 1 drivers
v0xb9d2b0_0 .net "c", 0 0, v0xb9e460_0;  alias, 1 drivers
v0xb9d370_0 .net "d", 0 0, v0xb9e5a0_0;  alias, 1 drivers
v0xb9d430_0 .net "out_pos", 0 0, L_0xba3150;  alias, 1 drivers
v0xb9d4f0_0 .net "out_sop", 0 0, L_0xb78ad0;  alias, 1 drivers
v0xb9d5b0_0 .net "pos0", 0 0, L_0xba2950;  1 drivers
v0xb9d670_0 .net "pos1", 0 0, L_0xba2e90;  1 drivers
L_0xba3150 .functor MUXZ 1, L_0x7efdc15ff018, L_0xba2950, L_0xba3040, C4<>;
S_0xb9d7f0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0xb578d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0xb9e320_0 .var "a", 0 0;
v0xb9e3c0_0 .var "b", 0 0;
v0xb9e460_0 .var "c", 0 0;
v0xb9e500_0 .net "clk", 0 0, v0xba1a40_0;  1 drivers
v0xb9e5a0_0 .var "d", 0 0;
v0xb9e690_0 .var/2u "fail", 0 0;
v0xb9e730_0 .var/2u "fail1", 0 0;
v0xb9e7d0_0 .net "tb_match", 0 0, L_0xba5bc0;  alias, 1 drivers
v0xb9e870_0 .var "wavedrom_enable", 0 0;
v0xb9e910_0 .var "wavedrom_title", 511 0;
E_0xb560b0/0 .event negedge, v0xb9e500_0;
E_0xb560b0/1 .event posedge, v0xb9e500_0;
E_0xb560b0 .event/or E_0xb560b0/0, E_0xb560b0/1;
S_0xb9db20 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0xb9d7f0;
 .timescale -12 -12;
v0xb9dd60_0 .var/2s "i", 31 0;
E_0xb55f50 .event posedge, v0xb9e500_0;
S_0xb9de60 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0xb9d7f0;
 .timescale -12 -12;
v0xb9e060_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xb9e140 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0xb9d7f0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xb9eaf0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0xb578d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xba3300 .functor NOT 1, v0xb9e320_0, C4<0>, C4<0>, C4<0>;
L_0xba3390 .functor NOT 1, v0xb9e3c0_0, C4<0>, C4<0>, C4<0>;
L_0xba3530 .functor AND 1, L_0xba3300, L_0xba3390, C4<1>, C4<1>;
L_0xba3640 .functor AND 1, L_0xba3530, v0xb9e460_0, C4<1>, C4<1>;
L_0xba3840 .functor NOT 1, v0xb9e5a0_0, C4<0>, C4<0>, C4<0>;
L_0xba39c0 .functor AND 1, L_0xba3640, L_0xba3840, C4<1>, C4<1>;
L_0xba3b10 .functor NOT 1, v0xb9e320_0, C4<0>, C4<0>, C4<0>;
L_0xba3c90 .functor AND 1, L_0xba3b10, v0xb9e3c0_0, C4<1>, C4<1>;
L_0xba3da0 .functor AND 1, L_0xba3c90, v0xb9e460_0, C4<1>, C4<1>;
L_0xba3e60 .functor AND 1, L_0xba3da0, v0xb9e5a0_0, C4<1>, C4<1>;
L_0xba3f80 .functor OR 1, L_0xba39c0, L_0xba3e60, C4<0>, C4<0>;
L_0xba4040 .functor AND 1, v0xb9e320_0, v0xb9e3c0_0, C4<1>, C4<1>;
L_0xba4120 .functor AND 1, L_0xba4040, v0xb9e460_0, C4<1>, C4<1>;
L_0xba41e0 .functor AND 1, L_0xba4120, v0xb9e5a0_0, C4<1>, C4<1>;
L_0xba40b0 .functor OR 1, L_0xba3f80, L_0xba41e0, C4<0>, C4<0>;
L_0xba4410 .functor OR 1, v0xb9e320_0, v0xb9e3c0_0, C4<0>, C4<0>;
L_0xba4510 .functor OR 1, L_0xba4410, v0xb9e460_0, C4<0>, C4<0>;
L_0xba45d0 .functor NOT 1, v0xb9e5a0_0, C4<0>, C4<0>, C4<0>;
L_0xba46e0 .functor OR 1, L_0xba4510, L_0xba45d0, C4<0>, C4<0>;
L_0xba47f0 .functor OR 1, v0xb9e320_0, v0xb9e3c0_0, C4<0>, C4<0>;
L_0xba4910 .functor NOT 1, v0xb9e460_0, C4<0>, C4<0>, C4<0>;
L_0xba4980 .functor OR 1, L_0xba47f0, L_0xba4910, C4<0>, C4<0>;
L_0xba4b50 .functor NOT 1, v0xb9e5a0_0, C4<0>, C4<0>, C4<0>;
L_0xba4bc0 .functor OR 1, L_0xba4980, L_0xba4b50, C4<0>, C4<0>;
L_0xba4da0 .functor AND 1, L_0xba46e0, L_0xba4bc0, C4<1>, C4<1>;
L_0xba4eb0 .functor NOT 1, v0xb9e320_0, C4<0>, C4<0>, C4<0>;
L_0xba5000 .functor NOT 1, v0xb9e3c0_0, C4<0>, C4<0>, C4<0>;
L_0xba5070 .functor OR 1, L_0xba4eb0, L_0xba5000, C4<0>, C4<0>;
L_0xba5270 .functor OR 1, L_0xba5070, v0xb9e460_0, C4<0>, C4<0>;
L_0xba5330 .functor NOT 1, v0xb9e5a0_0, C4<0>, C4<0>, C4<0>;
L_0xba54a0 .functor OR 1, L_0xba5270, L_0xba5330, C4<0>, C4<0>;
L_0xba55b0 .functor AND 1, L_0xba4da0, L_0xba54a0, C4<1>, C4<1>;
v0xb9ecb0_0 .net *"_ivl_0", 0 0, L_0xba3300;  1 drivers
v0xb9ed90_0 .net *"_ivl_10", 0 0, L_0xba39c0;  1 drivers
v0xb9ee70_0 .net *"_ivl_12", 0 0, L_0xba3b10;  1 drivers
v0xb9ef60_0 .net *"_ivl_14", 0 0, L_0xba3c90;  1 drivers
v0xb9f040_0 .net *"_ivl_16", 0 0, L_0xba3da0;  1 drivers
v0xb9f170_0 .net *"_ivl_18", 0 0, L_0xba3e60;  1 drivers
v0xb9f250_0 .net *"_ivl_2", 0 0, L_0xba3390;  1 drivers
v0xb9f330_0 .net *"_ivl_20", 0 0, L_0xba3f80;  1 drivers
v0xb9f410_0 .net *"_ivl_22", 0 0, L_0xba4040;  1 drivers
v0xb9f580_0 .net *"_ivl_24", 0 0, L_0xba4120;  1 drivers
v0xb9f660_0 .net *"_ivl_26", 0 0, L_0xba41e0;  1 drivers
v0xb9f740_0 .net *"_ivl_30", 0 0, L_0xba4410;  1 drivers
v0xb9f820_0 .net *"_ivl_32", 0 0, L_0xba4510;  1 drivers
v0xb9f900_0 .net *"_ivl_34", 0 0, L_0xba45d0;  1 drivers
v0xb9f9e0_0 .net *"_ivl_36", 0 0, L_0xba46e0;  1 drivers
v0xb9fac0_0 .net *"_ivl_38", 0 0, L_0xba47f0;  1 drivers
v0xb9fba0_0 .net *"_ivl_4", 0 0, L_0xba3530;  1 drivers
v0xb9fd90_0 .net *"_ivl_40", 0 0, L_0xba4910;  1 drivers
v0xb9fe70_0 .net *"_ivl_42", 0 0, L_0xba4980;  1 drivers
v0xb9ff50_0 .net *"_ivl_44", 0 0, L_0xba4b50;  1 drivers
v0xba0030_0 .net *"_ivl_46", 0 0, L_0xba4bc0;  1 drivers
v0xba0110_0 .net *"_ivl_48", 0 0, L_0xba4da0;  1 drivers
v0xba01f0_0 .net *"_ivl_50", 0 0, L_0xba4eb0;  1 drivers
v0xba02d0_0 .net *"_ivl_52", 0 0, L_0xba5000;  1 drivers
v0xba03b0_0 .net *"_ivl_54", 0 0, L_0xba5070;  1 drivers
v0xba0490_0 .net *"_ivl_56", 0 0, L_0xba5270;  1 drivers
v0xba0570_0 .net *"_ivl_58", 0 0, L_0xba5330;  1 drivers
v0xba0650_0 .net *"_ivl_6", 0 0, L_0xba3640;  1 drivers
v0xba0730_0 .net *"_ivl_60", 0 0, L_0xba54a0;  1 drivers
v0xba0810_0 .net *"_ivl_8", 0 0, L_0xba3840;  1 drivers
v0xba08f0_0 .net "a", 0 0, v0xb9e320_0;  alias, 1 drivers
v0xba0990_0 .net "b", 0 0, v0xb9e3c0_0;  alias, 1 drivers
v0xba0a80_0 .net "c", 0 0, v0xb9e460_0;  alias, 1 drivers
v0xba0d80_0 .net "d", 0 0, v0xb9e5a0_0;  alias, 1 drivers
v0xba0e70_0 .net "out_pos", 0 0, L_0xba55b0;  alias, 1 drivers
v0xba0f30_0 .net "out_sop", 0 0, L_0xba40b0;  alias, 1 drivers
S_0xba10b0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0xb578d0;
 .timescale -12 -12;
E_0xb3f9f0 .event anyedge, v0xba1ea0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xba1ea0_0;
    %nor/r;
    %assign/vec4 v0xba1ea0_0, 0;
    %wait E_0xb3f9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xb9d7f0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb9e690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb9e730_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xb9d7f0;
T_4 ;
    %wait E_0xb560b0;
    %load/vec4 v0xb9e7d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb9e690_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xb9d7f0;
T_5 ;
    %wait E_0xb55f50;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb9e5a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb9e460_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb9e3c0_0, 0;
    %assign/vec4 v0xb9e320_0, 0;
    %wait E_0xb55f50;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb9e5a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb9e460_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb9e3c0_0, 0;
    %assign/vec4 v0xb9e320_0, 0;
    %wait E_0xb55f50;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb9e5a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb9e460_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb9e3c0_0, 0;
    %assign/vec4 v0xb9e320_0, 0;
    %wait E_0xb55f50;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb9e5a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb9e460_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb9e3c0_0, 0;
    %assign/vec4 v0xb9e320_0, 0;
    %wait E_0xb55f50;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb9e5a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb9e460_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb9e3c0_0, 0;
    %assign/vec4 v0xb9e320_0, 0;
    %wait E_0xb55f50;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb9e5a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb9e460_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb9e3c0_0, 0;
    %assign/vec4 v0xb9e320_0, 0;
    %wait E_0xb55f50;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb9e5a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb9e460_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb9e3c0_0, 0;
    %assign/vec4 v0xb9e320_0, 0;
    %wait E_0xb55f50;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb9e5a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb9e460_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb9e3c0_0, 0;
    %assign/vec4 v0xb9e320_0, 0;
    %wait E_0xb55f50;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb9e5a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb9e460_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb9e3c0_0, 0;
    %assign/vec4 v0xb9e320_0, 0;
    %wait E_0xb55f50;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb9e5a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb9e460_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb9e3c0_0, 0;
    %assign/vec4 v0xb9e320_0, 0;
    %wait E_0xb55f50;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb9e5a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb9e460_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb9e3c0_0, 0;
    %assign/vec4 v0xb9e320_0, 0;
    %wait E_0xb55f50;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb9e5a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb9e460_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb9e3c0_0, 0;
    %assign/vec4 v0xb9e320_0, 0;
    %wait E_0xb55f50;
    %load/vec4 v0xb9e690_0;
    %store/vec4 v0xb9e730_0, 0, 1;
    %fork t_1, S_0xb9db20;
    %jmp t_0;
    .scope S_0xb9db20;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xb9dd60_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0xb9dd60_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0xb55f50;
    %load/vec4 v0xb9dd60_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xb9e5a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb9e460_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb9e3c0_0, 0;
    %assign/vec4 v0xb9e320_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xb9dd60_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xb9dd60_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0xb9d7f0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xb560b0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xb9e5a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb9e460_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb9e3c0_0, 0;
    %assign/vec4 v0xb9e320_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0xb9e690_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0xb9e730_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xb578d0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xba1a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xba1ea0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xb578d0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xba1a40_0;
    %inv;
    %store/vec4 v0xba1a40_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xb578d0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0xb9e500_0, v0xba2010_0, v0xba1860_0, v0xba1900_0, v0xba19a0_0, v0xba1ae0_0, v0xba1d60_0, v0xba1cc0_0, v0xba1c20_0, v0xba1b80_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xb578d0;
T_9 ;
    %load/vec4 v0xba1e00_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xba1e00_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xba1e00_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0xba1e00_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0xba1e00_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xba1e00_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0xba1e00_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xba1e00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xba1e00_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xba1e00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xb578d0;
T_10 ;
    %wait E_0xb560b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xba1e00_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xba1e00_0, 4, 32;
    %load/vec4 v0xba1f40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xba1e00_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xba1e00_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xba1e00_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xba1e00_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xba1d60_0;
    %load/vec4 v0xba1d60_0;
    %load/vec4 v0xba1cc0_0;
    %xor;
    %load/vec4 v0xba1d60_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xba1e00_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xba1e00_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xba1e00_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xba1e00_0, 4, 32;
T_10.4 ;
    %load/vec4 v0xba1c20_0;
    %load/vec4 v0xba1c20_0;
    %load/vec4 v0xba1b80_0;
    %xor;
    %load/vec4 v0xba1c20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0xba1e00_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xba1e00_0, 4, 32;
T_10.10 ;
    %load/vec4 v0xba1e00_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xba1e00_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth10/machine/ece241_2013_q2/iter9/response1/top_module.sv";
