;redcode
;assert 1
	SPL 0, <922
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 210, 30
	MOV <-0, 2
	ADD 210, 30
	ADD 210, 30
	SPL <147, 106
	SUB @0, @2
	SPL 0, <922
	SUB #100, @-0
	SPL 0, <922
	SPL 0, <922
	CMP -207, <-120
	MOV -1, <-20
	SUB <0, @2
	SUB <0, @2
	MOV -7, @-29
	ADD @-30, 9
	ADD @-30, 9
	ADD @-30, 9
	ADD @-30, 9
	DJN 1, @-1
	ADD @-30, 9
	SUB -100, -100
	JMZ 0, <922
	ADD #100, <-0
	ADD #100, <-0
	SPL <147, 106
	SPL <147, 106
	ADD @-30, 9
	SUB <0, @2
	ADD @-30, 9
	SUB @127, 650
	DAT #721, #63
	SUB @127, 650
	SUB -0, @2
	ADD 270, 500
	JMZ -101, @20
	SPL 0, <922
	JMZ 0, <922
	DAT #100, #10
	SPL 0, <922
	SPL 0, <922
	SUB @821, -164
	SUB <0, @2
	SUB <0, @2
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
