{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 22 10:29:21 2024 " "Info: Processing started: Sun Dec 22 10:29:21 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off small_computer -c small_computer --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off small_computer -c small_computer --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../DianZishiyan4/sm.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../DianZishiyan4/sm.v" { { "Info" "ISGN_ENTITY_NAME" "1 sm " "Info: Found entity 1: sm" {  } { { "../DianZishiyan4/sm.v" "" { Text "F:/altera/DianZishiyan4/sm.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../DianZishiyan4/reg_group.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../DianZishiyan4/reg_group.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_group " "Info: Found entity 1: reg_group" {  } { { "../DianZishiyan4/reg_group.v" "" { Text "F:/altera/DianZishiyan4/reg_group.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../DianZishiyan4/psw.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../DianZishiyan4/psw.v" { { "Info" "ISGN_ENTITY_NAME" "1 psw " "Info: Found entity 1: psw" {  } { { "../DianZishiyan4/psw.v" "" { Text "F:/altera/DianZishiyan4/psw.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../DianZishiyan4/pc.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../DianZishiyan4/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Info: Found entity 1: pc" {  } { { "../DianZishiyan4/pc.v" "" { Text "F:/altera/DianZishiyan4/pc.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../DianZishiyan4/ir.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../DianZishiyan4/ir.v" { { "Info" "ISGN_ENTITY_NAME" "1 ir " "Info: Found entity 1: ir" {  } { { "../DianZishiyan4/ir.v" "" { Text "F:/altera/DianZishiyan4/ir.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../DianZishiyan2_3/mux3_1/mux3_1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../DianZishiyan2_3/mux3_1/mux3_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3_1 " "Info: Found entity 1: mux3_1" {  } { { "../DianZishiyan2_3/mux3_1/mux3_1.v" "" { Text "F:/altera/DianZishiyan2_3/mux3_1/mux3_1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../DianZishiyan2_3/mux2_1/mux2_1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../DianZishiyan2_3/mux2_1/mux2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Info: Found entity 1: mux2_1" {  } { { "../DianZishiyan2_3/mux2_1/mux2_1.v" "" { Text "F:/altera/DianZishiyan2_3/mux2_1/mux2_1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../DianZishiyan2_3/ins_decode/ins_decode.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../DianZishiyan2_3/ins_decode/ins_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 ins_decode " "Info: Found entity 1: ins_decode" {  } { { "../DianZishiyan2_3/ins_decode/ins_decode.v" "" { Text "F:/altera/DianZishiyan2_3/ins_decode/ins_decode.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../DianZishiyan2_3/con_signal/con_signal.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../DianZishiyan2_3/con_signal/con_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 con_signal " "Info: Found entity 1: con_signal" {  } { { "../DianZishiyan2_3/con_signal/con_signal.v" "" { Text "F:/altera/DianZishiyan2_3/con_signal/con_signal.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../DianZishiyan2_3/au/au.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../DianZishiyan2_3/au/au.v" { { "Info" "ISGN_ENTITY_NAME" "1 au " "Info: Found entity 1: au" {  } { { "../DianZishiyan2_3/au/au.v" "" { Text "F:/altera/DianZishiyan2_3/au/au.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "small_computer.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file small_computer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 small_computer " "Info: Found entity 1: small_computer" {  } { { "small_computer.bdf" "" { Schematic "F:/altera/small_computer/small_computer.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "small_computer " "Info: Elaborating entity \"small_computer\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "au au:inst5 " "Info: Elaborating entity \"au\" for hierarchy \"au:inst5\"" {  } { { "small_computer.bdf" "inst5" { Schematic "F:/altera/small_computer/small_computer.bdf" { { -352 1096 1216 -224 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "con_signal con_signal:inst12 " "Info: Elaborating entity \"con_signal\" for hierarchy \"con_signal:inst12\"" {  } { { "small_computer.bdf" "inst12" { Schematic "F:/altera/small_computer/small_computer.bdf" { { -664 1592 1736 -344 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ins_decode ins_decode:inst11 " "Info: Elaborating entity \"ins_decode\" for hierarchy \"ins_decode:inst11\"" {  } { { "small_computer.bdf" "inst11" { Schematic "F:/altera/small_computer/small_computer.bdf" { { -424 1408 1520 -168 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm sm:inst10 " "Info: Elaborating entity \"sm\" for hierarchy \"sm:inst10\"" {  } { { "small_computer.bdf" "inst10" { Schematic "F:/altera/small_computer/small_computer.bdf" { { -624 1328 1424 -528 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir ir:inst " "Info: Elaborating entity \"ir\" for hierarchy \"ir:inst\"" {  } { { "small_computer.bdf" "inst" { Schematic "F:/altera/small_computer/small_computer.bdf" { { -520 1328 1448 -424 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "psw psw:inst7 " "Info: Elaborating entity \"psw\" for hierarchy \"psw:inst7\"" {  } { { "small_computer.bdf" "inst7" { Schematic "F:/altera/small_computer/small_computer.bdf" { { -336 1296 1392 -240 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_group reg_group:inst4 " "Info: Elaborating entity \"reg_group\" for hierarchy \"reg_group:inst4\"" {  } { { "small_computer.bdf" "inst4" { Schematic "F:/altera/small_computer/small_computer.bdf" { { -320 872 992 -192 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R0 reg_group.v(10) " "Warning (10235): Verilog HDL Always Construct warning at reg_group.v(10): variable \"R0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../DianZishiyan4/reg_group.v" "" { Text "F:/altera/DianZishiyan4/reg_group.v" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R1 reg_group.v(11) " "Warning (10235): Verilog HDL Always Construct warning at reg_group.v(11): variable \"R1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../DianZishiyan4/reg_group.v" "" { Text "F:/altera/DianZishiyan4/reg_group.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R2 reg_group.v(12) " "Warning (10235): Verilog HDL Always Construct warning at reg_group.v(12): variable \"R2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../DianZishiyan4/reg_group.v" "" { Text "F:/altera/DianZishiyan4/reg_group.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R3 reg_group.v(13) " "Warning (10235): Verilog HDL Always Construct warning at reg_group.v(13): variable \"R3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../DianZishiyan4/reg_group.v" "" { Text "F:/altera/DianZishiyan4/reg_group.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R0 reg_group.v(15) " "Warning (10235): Verilog HDL Always Construct warning at reg_group.v(15): variable \"R0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../DianZishiyan4/reg_group.v" "" { Text "F:/altera/DianZishiyan4/reg_group.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R1 reg_group.v(16) " "Warning (10235): Verilog HDL Always Construct warning at reg_group.v(16): variable \"R1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../DianZishiyan4/reg_group.v" "" { Text "F:/altera/DianZishiyan4/reg_group.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R2 reg_group.v(17) " "Warning (10235): Verilog HDL Always Construct warning at reg_group.v(17): variable \"R2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../DianZishiyan4/reg_group.v" "" { Text "F:/altera/DianZishiyan4/reg_group.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R3 reg_group.v(18) " "Warning (10235): Verilog HDL Always Construct warning at reg_group.v(18): variable \"R3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../DianZishiyan4/reg_group.v" "" { Text "F:/altera/DianZishiyan4/reg_group.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 mux2_1:inst6 " "Info: Elaborating entity \"mux2_1\" for hierarchy \"mux2_1:inst6\"" {  } { { "small_computer.bdf" "inst6" { Schematic "F:/altera/small_computer/small_computer.bdf" { { -256 656 776 -160 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a mux2_1.v(7) " "Warning (10235): Verilog HDL Always Construct warning at mux2_1.v(7): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../DianZishiyan2_3/mux2_1/mux2_1.v" "" { Text "F:/altera/DianZishiyan2_3/mux2_1/mux2_1.v" 7 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b mux2_1.v(8) " "Warning (10235): Verilog HDL Always Construct warning at mux2_1.v(8): variable \"b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../DianZishiyan2_3/mux2_1/mux2_1.v" "" { Text "F:/altera/DianZishiyan2_3/mux2_1/mux2_1.v" 8 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:inst3 " "Info: Elaborating entity \"pc\" for hierarchy \"pc:inst3\"" {  } { { "small_computer.bdf" "inst3" { Schematic "F:/altera/small_computer/small_computer.bdf" { { -488 656 776 -360 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_IO LPM_RAM_IO:inst1 " "Info: Elaborating entity \"LPM_RAM_IO\" for hierarchy \"LPM_RAM_IO:inst1\"" {  } { { "small_computer.bdf" "inst1" { Schematic "F:/altera/small_computer/small_computer.bdf" { { -512 1088 1216 -384 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_RAM_IO:inst1 " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst1\"" {  } { { "small_computer.bdf" "" { Schematic "F:/altera/small_computer/small_computer.bdf" { { -512 1088 1216 -384 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_RAM_IO:inst1 " "Info: Instantiated megafunction \"LPM_RAM_IO:inst1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE ./ram1.mif " "Info: Parameter \"LPM_FILE\" = \"./ram1.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 256 " "Info: Parameter \"LPM_NUMWORDS\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Info: Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "small_computer.bdf" "" { Schematic "F:/altera/small_computer/small_computer.bdf" { { -512 1088 1216 -384 "inst1" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram LPM_RAM_IO:inst1\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"LPM_RAM_IO:inst1\|altram:sram\"" {  } { { "LPM_RAM_IO.tdf" "sram" { Text "f:/altera/90sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices " "Warning: Assertion warning: altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices" {  } { { "altram.tdf" "" { Text "f:/altera/90sp1/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "LPM_RAM_IO.tdf" "" { Text "f:/altera/90sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } } { "small_computer.bdf" "" { Schematic "F:/altera/small_computer/small_computer.bdf" { { -512 1088 1216 -384 "inst1" "" } } } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_IO:inst1\|altram:sram LPM_RAM_IO:inst1 " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst1\|altram:sram\", which is child of megafunction instantiation \"LPM_RAM_IO:inst1\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "f:/altera/90sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } } { "small_computer.bdf" "" { Schematic "F:/altera/small_computer/small_computer.bdf" { { -512 1088 1216 -384 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPM_RAM_IO:inst1\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"LPM_RAM_IO:inst1\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "f:/altera/90sp1/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_IO:inst1\|altram:sram\|altsyncram:ram_block LPM_RAM_IO:inst1 " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst1\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"LPM_RAM_IO:inst1\"" {  } { { "altram.tdf" "" { Text "f:/altera/90sp1/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "small_computer.bdf" "" { Schematic "F:/altera/small_computer/small_computer.bdf" { { -512 1088 1216 -384 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4h91.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_4h91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4h91 " "Info: Found entity 1: altsyncram_4h91" {  } { { "db/altsyncram_4h91.tdf" "" { Text "F:/altera/small_computer/db/altsyncram_4h91.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4h91 LPM_RAM_IO:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated " "Info: Elaborating entity \"altsyncram_4h91\" for hierarchy \"LPM_RAM_IO:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/90sp1/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3_1 mux3_1:inst2 " "Info: Elaborating entity \"mux3_1\" for hierarchy \"mux3_1:inst2\"" {  } { { "small_computer.bdf" "inst2" { Schematic "F:/altera/small_computer/small_computer.bdf" { { -520 880 1000 -392 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c mux3_1.v(7) " "Warning (10235): Verilog HDL Always Construct warning at mux3_1.v(7): variable \"c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../DianZishiyan2_3/mux3_1/mux3_1.v" "" { Text "F:/altera/DianZishiyan2_3/mux3_1/mux3_1.v" 7 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b mux3_1.v(8) " "Warning (10235): Verilog HDL Always Construct warning at mux3_1.v(8): variable \"b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../DianZishiyan2_3/mux3_1/mux3_1.v" "" { Text "F:/altera/DianZishiyan2_3/mux3_1/mux3_1.v" 8 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a mux3_1.v(9) " "Warning (10235): Verilog HDL Always Construct warning at mux3_1.v(9): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../DianZishiyan2_3/mux3_1/mux3_1.v" "" { Text "F:/altera/DianZishiyan2_3/mux3_1/mux3_1.v" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 14 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "235 " "Info: Peak virtual memory: 235 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 22 10:29:22 2024 " "Info: Processing ended: Sun Dec 22 10:29:22 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
