module main;
 reg [1:0] d,c,b,a;
 reg do;
 integer i;
 wire [2:0] f;
 NS12 NS12(.p_reset(p_reset),.m_clock(m_clock),.d(d),.c(c),.b(b),.a(a),.f(f),.do(do));

 initial begin
  $dumpfile("NS12.vcd");
  $dumpvars;
  for(i=0;i<4;i=i+1)
   begin
    d = $random;
    c = $random;
    b = $random;
    a = $random;
    do = 1;
    #1 $display("a:%d, b:%d, c:%d, d:%d, f:%d", a,b,c,d,f);
    do=0;
    #1;
   end
   #1 $finish;
 end
endmodule
