@DATABASE "gg:doc/NDK/Guide/Include/hardware/cia.h"
@MASTER   "gg:os-include/hardware/cia.h"
@REMARK   This file was created by ADtoHT 2.1 on 06-Jan-13 19:14:15
@REMARK   Do not edit
@REMARK   ADtoHT is © 1993-1995 Christian Stieber

@NODE MAIN "hardware/cia.h"
@TOC "gg:doc/NDK/Guide/TOC/MAIN"

@{"hardware/cia.h" LINK File}


@{b}Structures@{ub}

@{"CIA" LINK "gg:doc/NDK/Guide/Include/hardware/cia.h/File" 29}


@{b}#defines@{ub}

@{"CIAB_COMCD" LINK "gg:doc/NDK/Guide/Include/hardware/cia.h/File" 147}       @{"CIAB_COMCTS" LINK "gg:doc/NDK/Guide/Include/hardware/cia.h/File" 148}      @{"CIAB_COMDSR" LINK "gg:doc/NDK/Guide/Include/hardware/cia.h/File" 149}        @{"CIAB_COMDTR" LINK "gg:doc/NDK/Guide/Include/hardware/cia.h/File" 145}
@{"CIAB_COMRTS" LINK "gg:doc/NDK/Guide/Include/hardware/cia.h/File" 146}      @{"CIAB_DSKCHANGE" LINK "gg:doc/NDK/Guide/Include/hardware/cia.h/File" 138}   @{"CIAB_DSKDIREC" LINK "gg:doc/NDK/Guide/Include/hardware/cia.h/File" 161}      @{"CIAB_DSKMOTOR" LINK "gg:doc/NDK/Guide/Include/hardware/cia.h/File" 155}
@{"CIAB_DSKPROT" LINK "gg:doc/NDK/Guide/Include/hardware/cia.h/File" 137}     @{"CIAB_DSKRDY" LINK "gg:doc/NDK/Guide/Include/hardware/cia.h/File" 135}      @{"CIAB_DSKSEL0" LINK "gg:doc/NDK/Guide/Include/hardware/cia.h/File" 159}       @{"CIAB_DSKSEL1" LINK "gg:doc/NDK/Guide/Include/hardware/cia.h/File" 158}
@{"CIAB_DSKSEL2" LINK "gg:doc/NDK/Guide/Include/hardware/cia.h/File" 157}     @{"CIAB_DSKSEL3" LINK "gg:doc/NDK/Guide/Include/hardware/cia.h/File" 156}     @{"CIAB_DSKSIDE" LINK "gg:doc/NDK/Guide/Include/hardware/cia.h/File" 160}       @{"CIAB_DSKSTEP" LINK "gg:doc/NDK/Guide/Include/hardware/cia.h/File" 162}
@{"CIAB_DSKTRACK0" LINK "gg:doc/NDK/Guide/Include/hardware/cia.h/File" 136}   @{"CIAB_GAMEPORT0" LINK "gg:doc/NDK/Guide/Include/hardware/cia.h/File" 134}   @{"CIAB_GAMEPORT1" LINK "gg:doc/NDK/Guide/Include/hardware/cia.h/File" 133}     @{"CIAB_LED" LINK "gg:doc/NDK/Guide/Include/hardware/cia.h/File" 139}
@{"CIAB_OVERLAY" LINK "gg:doc/NDK/Guide/Include/hardware/cia.h/File" 140}     @{"CIAB_PRTRBUSY" LINK "gg:doc/NDK/Guide/Include/hardware/cia.h/File" 152}    @{"CIAB_PRTRPOUT" LINK "gg:doc/NDK/Guide/Include/hardware/cia.h/File" 151}      @{"CIAB_PRTRSEL" LINK "gg:doc/NDK/Guide/Include/hardware/cia.h/File" 150}
@{"CIACRAB_INMODE" LINK "gg:doc/NDK/Guide/Include/hardware/cia.h/File" 79}   @{"CIACRAB_LOAD" LINK "gg:doc/NDK/Guide/Include/hardware/cia.h/File" 78}     @{"CIACRAB_OUTMODE" LINK "gg:doc/NDK/Guide/Include/hardware/cia.h/File" 76}    @{"CIACRAB_PBON" LINK "gg:doc/NDK/Guide/Include/hardware/cia.h/File" 75}
@{"CIACRAB_RUNMODE" LINK "gg:doc/NDK/Guide/Include/hardware/cia.h/File" 77}  @{"CIACRAB_SPMODE" LINK "gg:doc/NDK/Guide/Include/hardware/cia.h/File" 80}   @{"CIACRAB_START" LINK "gg:doc/NDK/Guide/Include/hardware/cia.h/File" 74}      @{"CIACRAB_TODIN" LINK "gg:doc/NDK/Guide/Include/hardware/cia.h/File" 81}
@{"CIACRAF_INMODE" LINK "gg:doc/NDK/Guide/Include/hardware/cia.h/File" 108}   @{"CIACRAF_LOAD" LINK "gg:doc/NDK/Guide/Include/hardware/cia.h/File" 107}     @{"CIACRAF_OUTMODE" LINK "gg:doc/NDK/Guide/Include/hardware/cia.h/File" 105}    @{"CIACRAF_PBON" LINK "gg:doc/NDK/Guide/Include/hardware/cia.h/File" 104}
@{"CIACRAF_RUNMODE" LINK "gg:doc/NDK/Guide/Include/hardware/cia.h/File" 106}  @{"CIACRAF_SPMODE" LINK "gg:doc/NDK/Guide/Include/hardware/cia.h/File" 109}   @{"CIACRAF_START" LINK "gg:doc/NDK/Guide/Include/hardware/cia.h/File" 103}      @{"CIACRAF_TODIN" LINK "gg:doc/NDK/Guide/Include/hardware/cia.h/File" 110}
@{"CIACRBB_ALARM" LINK "gg:doc/NDK/Guide/Include/hardware/cia.h/File" 91}    @{"CIACRBB_INMODE0" LINK "gg:doc/NDK/Guide/Include/hardware/cia.h/File" 89}  @{"CIACRBB_INMODE1" LINK "gg:doc/NDK/Guide/Include/hardware/cia.h/File" 90}    @{"CIACRBB_LOAD" LINK "gg:doc/NDK/Guide/Include/hardware/cia.h/File" 88}
@{"CIACRBB_OUTMODE" LINK "gg:doc/NDK/Guide/Include/hardware/cia.h/File" 86}  @{"CIACRBB_PBON" LINK "gg:doc/NDK/Guide/Include/hardware/cia.h/File" 85}     @{"CIACRBB_RUNMODE" LINK "gg:doc/NDK/Guide/Include/hardware/cia.h/File" 87}    @{"CIACRBB_START" LINK "gg:doc/NDK/Guide/Include/hardware/cia.h/File" 84}
@{"CIACRBF_ALARM" LINK "gg:doc/NDK/Guide/Include/hardware/cia.h/File" 120}    @{"CIACRBF_IN_CNT" LINK "gg:doc/NDK/Guide/Include/hardware/cia.h/File" 124}   @{"CIACRBF_IN_CNT_TA" LINK "gg:doc/NDK/Guide/Include/hardware/cia.h/File" 126}  @{"CIACRBF_IN_PHI2" LINK "gg:doc/NDK/Guide/Include/hardware/cia.h/File" 123}
@{"CIACRBF_IN_TA" LINK "gg:doc/NDK/Guide/Include/hardware/cia.h/File" 125}    @{"CIACRBF_INMODE0" LINK "gg:doc/NDK/Guide/Include/hardware/cia.h/File" 118}  @{"CIACRBF_INMODE1" LINK "gg:doc/NDK/Guide/Include/hardware/cia.h/File" 119}    @{"CIACRBF_LOAD" LINK "gg:doc/NDK/Guide/Include/hardware/cia.h/File" 117}
@{"CIACRBF_OUTMODE" LINK "gg:doc/NDK/Guide/Include/hardware/cia.h/File" 115}  @{"CIACRBF_PBON" LINK "gg:doc/NDK/Guide/Include/hardware/cia.h/File" 114}     @{"CIACRBF_RUNMODE" LINK "gg:doc/NDK/Guide/Include/hardware/cia.h/File" 116}    @{"CIACRBF_START" LINK "gg:doc/NDK/Guide/Include/hardware/cia.h/File" 113}
@{"CIAF_COMCD" LINK "gg:doc/NDK/Guide/Include/hardware/cia.h/File" 179}       @{"CIAF_COMCTS" LINK "gg:doc/NDK/Guide/Include/hardware/cia.h/File" 180}      @{"CIAF_COMDSR" LINK "gg:doc/NDK/Guide/Include/hardware/cia.h/File" 181}        @{"CIAF_COMDTR" LINK "gg:doc/NDK/Guide/Include/hardware/cia.h/File" 177}
@{"CIAF_COMRTS" LINK "gg:doc/NDK/Guide/Include/hardware/cia.h/File" 178}      @{"CIAF_DSKCHANGE" LINK "gg:doc/NDK/Guide/Include/hardware/cia.h/File" 170}   @{"CIAF_DSKDIREC" LINK "gg:doc/NDK/Guide/Include/hardware/cia.h/File" 193}      @{"CIAF_DSKMOTOR" LINK "gg:doc/NDK/Guide/Include/hardware/cia.h/File" 187}
@{"CIAF_DSKPROT" LINK "gg:doc/NDK/Guide/Include/hardware/cia.h/File" 169}     @{"CIAF_DSKRDY" LINK "gg:doc/NDK/Guide/Include/hardware/cia.h/File" 167}      @{"CIAF_DSKSEL0" LINK "gg:doc/NDK/Guide/Include/hardware/cia.h/File" 191}       @{"CIAF_DSKSEL1" LINK "gg:doc/NDK/Guide/Include/hardware/cia.h/File" 190}
@{"CIAF_DSKSEL2" LINK "gg:doc/NDK/Guide/Include/hardware/cia.h/File" 189}     @{"CIAF_DSKSEL3" LINK "gg:doc/NDK/Guide/Include/hardware/cia.h/File" 188}     @{"CIAF_DSKSIDE" LINK "gg:doc/NDK/Guide/Include/hardware/cia.h/File" 192}       @{"CIAF_DSKSTEP" LINK "gg:doc/NDK/Guide/Include/hardware/cia.h/File" 194}
@{"CIAF_DSKTRACK0" LINK "gg:doc/NDK/Guide/Include/hardware/cia.h/File" 168}   @{"CIAF_GAMEPORT0" LINK "gg:doc/NDK/Guide/Include/hardware/cia.h/File" 166}   @{"CIAF_GAMEPORT1" LINK "gg:doc/NDK/Guide/Include/hardware/cia.h/File" 165}     @{"CIAF_LED" LINK "gg:doc/NDK/Guide/Include/hardware/cia.h/File" 171}
@{"CIAF_OVERLAY" LINK "gg:doc/NDK/Guide/Include/hardware/cia.h/File" 172}     @{"CIAF_PRTRBUSY" LINK "gg:doc/NDK/Guide/Include/hardware/cia.h/File" 184}    @{"CIAF_PRTRPOUT" LINK "gg:doc/NDK/Guide/Include/hardware/cia.h/File" 183}      @{"CIAF_PRTRSEL" LINK "gg:doc/NDK/Guide/Include/hardware/cia.h/File" 182}
@{"CIAICRB_ALRM" LINK "gg:doc/NDK/Guide/Include/hardware/cia.h/File" 67}     @{"CIAICRB_FLG" LINK "gg:doc/NDK/Guide/Include/hardware/cia.h/File" 69}      @{"CIAICRB_IR" LINK "gg:doc/NDK/Guide/Include/hardware/cia.h/File" 70}         @{"CIAICRB_SETCLR" LINK "gg:doc/NDK/Guide/Include/hardware/cia.h/File" 71}
@{"CIAICRB_SP" LINK "gg:doc/NDK/Guide/Include/hardware/cia.h/File" 68}       @{"CIAICRB_TA" LINK "gg:doc/NDK/Guide/Include/hardware/cia.h/File" 65}       @{"CIAICRB_TB" LINK "gg:doc/NDK/Guide/Include/hardware/cia.h/File" 66}         @{"CIAICRF_ALRM" LINK "gg:doc/NDK/Guide/Include/hardware/cia.h/File" 96}
@{"CIAICRF_FLG" LINK "gg:doc/NDK/Guide/Include/hardware/cia.h/File" 98}      @{"CIAICRF_IR" LINK "gg:doc/NDK/Guide/Include/hardware/cia.h/File" 99}       @{"CIAICRF_SETCLR" LINK "gg:doc/NDK/Guide/Include/hardware/cia.h/File" 100}     @{"CIAICRF_SP" LINK "gg:doc/NDK/Guide/Include/hardware/cia.h/File" 97}
@{"CIAICRF_TA" LINK "gg:doc/NDK/Guide/Include/hardware/cia.h/File" 94}       @{"CIAICRF_TB" LINK "gg:doc/NDK/Guide/Include/hardware/cia.h/File" 95}       

@ENDNODE
@NODE File "hardware/cia.h"
#ifndef HARDWARE_CIA_H
#define HARDWARE_CIA_H
/*
**      $VER: cia.h 39.1 (18.9.1992)
**      Includes Release 45.1
**
**      registers and bits in the Complex Interface Adapter (CIA) chip
**
**      (C) Copyright 1985-2001 Amiga, Inc.
**          All Rights Reserved
*/


#ifndef EXEC_TYPES_H
#include <@{"exec/types.h" LINK "gg:doc/NDK/Guide/Include/exec/types.h/File"}>
#endif /* EXEC_TYPES_H */



/*
 * ciaa is on an ODD address (e.g. the low byte) -- $bfe001
 * ciab is on an EVEN address (e.g. the high byte) -- $bfd000
 *
 * do this to get the definitions:
 *    extern @{"struct CIA" LINK "gg:doc/NDK/Guide/Include/hardware/cia.h/File" 29} ciaa, ciab;
 */


struct CIA {
    @{"UBYTE" LINK "gg:doc/NDK/Guide/Include/exec/types.h/File" 62}   ciapra;
    @{"UBYTE" LINK "gg:doc/NDK/Guide/Include/exec/types.h/File" 62}   pad0[0xff];
    @{"UBYTE" LINK "gg:doc/NDK/Guide/Include/exec/types.h/File" 62}   ciaprb;
    @{"UBYTE" LINK "gg:doc/NDK/Guide/Include/exec/types.h/File" 62}   pad1[0xff];
    @{"UBYTE" LINK "gg:doc/NDK/Guide/Include/exec/types.h/File" 62}   ciaddra;
    @{"UBYTE" LINK "gg:doc/NDK/Guide/Include/exec/types.h/File" 62}   pad2[0xff];
    @{"UBYTE" LINK "gg:doc/NDK/Guide/Include/exec/types.h/File" 62}   ciaddrb;
    @{"UBYTE" LINK "gg:doc/NDK/Guide/Include/exec/types.h/File" 62}   pad3[0xff];
    @{"UBYTE" LINK "gg:doc/NDK/Guide/Include/exec/types.h/File" 62}   ciatalo;
    @{"UBYTE" LINK "gg:doc/NDK/Guide/Include/exec/types.h/File" 62}   pad4[0xff];
    @{"UBYTE" LINK "gg:doc/NDK/Guide/Include/exec/types.h/File" 62}   ciatahi;
    @{"UBYTE" LINK "gg:doc/NDK/Guide/Include/exec/types.h/File" 62}   pad5[0xff];
    @{"UBYTE" LINK "gg:doc/NDK/Guide/Include/exec/types.h/File" 62}   ciatblo;
    @{"UBYTE" LINK "gg:doc/NDK/Guide/Include/exec/types.h/File" 62}   pad6[0xff];
    @{"UBYTE" LINK "gg:doc/NDK/Guide/Include/exec/types.h/File" 62}   ciatbhi;
    @{"UBYTE" LINK "gg:doc/NDK/Guide/Include/exec/types.h/File" 62}   pad7[0xff];
    @{"UBYTE" LINK "gg:doc/NDK/Guide/Include/exec/types.h/File" 62}   ciatodlow;
    @{"UBYTE" LINK "gg:doc/NDK/Guide/Include/exec/types.h/File" 62}   pad8[0xff];
    @{"UBYTE" LINK "gg:doc/NDK/Guide/Include/exec/types.h/File" 62}   ciatodmid;
    @{"UBYTE" LINK "gg:doc/NDK/Guide/Include/exec/types.h/File" 62}   pad9[0xff];
    @{"UBYTE" LINK "gg:doc/NDK/Guide/Include/exec/types.h/File" 62}   ciatodhi;
    @{"UBYTE" LINK "gg:doc/NDK/Guide/Include/exec/types.h/File" 62}   pad10[0xff];
    @{"UBYTE" LINK "gg:doc/NDK/Guide/Include/exec/types.h/File" 62}   unusedreg;
    @{"UBYTE" LINK "gg:doc/NDK/Guide/Include/exec/types.h/File" 62}   pad11[0xff];
    @{"UBYTE" LINK "gg:doc/NDK/Guide/Include/exec/types.h/File" 62}   ciasdr;
    @{"UBYTE" LINK "gg:doc/NDK/Guide/Include/exec/types.h/File" 62}   pad12[0xff];
    @{"UBYTE" LINK "gg:doc/NDK/Guide/Include/exec/types.h/File" 62}   ciaicr;
    @{"UBYTE" LINK "gg:doc/NDK/Guide/Include/exec/types.h/File" 62}   pad13[0xff];
    @{"UBYTE" LINK "gg:doc/NDK/Guide/Include/exec/types.h/File" 62}   ciacra;
    @{"UBYTE" LINK "gg:doc/NDK/Guide/Include/exec/types.h/File" 62}   pad14[0xff];
    @{"UBYTE" LINK "gg:doc/NDK/Guide/Include/exec/types.h/File" 62}   ciacrb;
};


/* interrupt control register bit numbers */
#define CIAICRB_TA      0
#define CIAICRB_TB      1
#define CIAICRB_ALRM    2
#define CIAICRB_SP      3
#define CIAICRB_FLG     4
#define CIAICRB_IR      7
#define CIAICRB_SETCLR  7

/* control register A bit numbers */
#define CIACRAB_START   0
#define CIACRAB_PBON    1
#define CIACRAB_OUTMODE 2
#define CIACRAB_RUNMODE 3
#define CIACRAB_LOAD    4
#define CIACRAB_INMODE  5
#define CIACRAB_SPMODE  6
#define CIACRAB_TODIN   7

/* control register B bit numbers */
#define CIACRBB_START   0
#define CIACRBB_PBON    1
#define CIACRBB_OUTMODE 2
#define CIACRBB_RUNMODE 3
#define CIACRBB_LOAD    4
#define CIACRBB_INMODE0 5
#define CIACRBB_INMODE1 6
#define CIACRBB_ALARM   7

/* interrupt control register masks */
#define CIAICRF_TA      (1L<<@{"CIAICRB_TA" LINK File 65})
#define CIAICRF_TB      (1L<<@{"CIAICRB_TB" LINK File 66})
#define CIAICRF_ALRM    (1L<<@{"CIAICRB_ALRM" LINK File 67})
#define CIAICRF_SP      (1L<<@{"CIAICRB_SP" LINK File 68})
#define CIAICRF_FLG     (1L<<@{"CIAICRB_FLG" LINK File 69})
#define CIAICRF_IR      (1L<<@{"CIAICRB_IR" LINK File 70})
#define CIAICRF_SETCLR  (1L<<@{"CIAICRB_SETCLR" LINK File 71})

/* control register A register masks */
#define CIACRAF_START   (1L<<@{"CIACRAB_START" LINK File 74})
#define CIACRAF_PBON    (1L<<@{"CIACRAB_PBON" LINK File 75})
#define CIACRAF_OUTMODE (1L<<@{"CIACRAB_OUTMODE" LINK File 76})
#define CIACRAF_RUNMODE (1L<<@{"CIACRAB_RUNMODE" LINK File 77})
#define CIACRAF_LOAD    (1L<<@{"CIACRAB_LOAD" LINK File 78})
#define CIACRAF_INMODE  (1L<<@{"CIACRAB_INMODE" LINK File 79})
#define CIACRAF_SPMODE  (1L<<@{"CIACRAB_SPMODE" LINK File 80})
#define CIACRAF_TODIN   (1L<<@{"CIACRAB_TODIN" LINK File 81})

/* control register B register masks */
#define CIACRBF_START   (1L<<@{"CIACRBB_START" LINK File 84})
#define CIACRBF_PBON    (1L<<@{"CIACRBB_PBON" LINK File 85})
#define CIACRBF_OUTMODE (1L<<@{"CIACRBB_OUTMODE" LINK File 86})
#define CIACRBF_RUNMODE (1L<<@{"CIACRBB_RUNMODE" LINK File 87})
#define CIACRBF_LOAD    (1L<<@{"CIACRBB_LOAD" LINK File 88})
#define CIACRBF_INMODE0 (1L<<@{"CIACRBB_INMODE0" LINK File 89})
#define CIACRBF_INMODE1 (1L<<@{"CIACRBB_INMODE1" LINK File 90})
#define CIACRBF_ALARM   (1L<<@{"CIACRBB_ALARM" LINK File 91})

/* control register B INMODE masks */
#define CIACRBF_IN_PHI2 0
#define CIACRBF_IN_CNT  (@{"CIACRBF_INMODE0" LINK File 118})
#define CIACRBF_IN_TA   (@{"CIACRBF_INMODE1" LINK File 119})
#define CIACRBF_IN_CNT_TA  (@{"CIACRBF_INMODE0" LINK File 118}|@{"CIACRBF_INMODE1" LINK File 119})

/*
 * Port definitions -- what each bit in a cia peripheral register is tied to
 */

/* ciaa port A (0xbfe001) */
#define CIAB_GAMEPORT1  (7)   /* gameport 1, pin 6 (fire button*) */
#define CIAB_GAMEPORT0  (6)   /* gameport 0, pin 6 (fire button*) */
#define CIAB_DSKRDY     (5)   /* disk ready* */
#define CIAB_DSKTRACK0  (4)   /* disk on track 00* */
#define CIAB_DSKPROT    (3)   /* disk write protect* */
#define CIAB_DSKCHANGE  (2)   /* disk change* */
#define CIAB_LED        (1)   /* led light control (0==>bright) */
#define CIAB_OVERLAY    (0)   /* memory overlay bit */

/* ciaa port B (0xbfe101) -- parallel port */

/* ciab port A (0xbfd000) -- serial and printer control */
#define CIAB_COMDTR     (7)   /* serial Data Terminal Ready* */
#define CIAB_COMRTS     (6)   /* serial Request to Send* */
#define CIAB_COMCD      (5)   /* serial Carrier Detect* */
#define CIAB_COMCTS     (4)   /* serial Clear to Send* */
#define CIAB_COMDSR     (3)   /* serial Data Set Ready* */
#define CIAB_PRTRSEL    (2)   /* printer SELECT */
#define CIAB_PRTRPOUT   (1)   /* printer paper out */
#define CIAB_PRTRBUSY   (0)   /* printer busy */

/* ciab port B (0xbfd100) -- disk control */
#define CIAB_DSKMOTOR   (7)   /* disk motorr* */
#define CIAB_DSKSEL3    (6)   /* disk select unit 3* */
#define CIAB_DSKSEL2    (5)   /* disk select unit 2* */
#define CIAB_DSKSEL1    (4)   /* disk select unit 1* */
#define CIAB_DSKSEL0    (3)   /* disk select unit 0* */
#define CIAB_DSKSIDE    (2)   /* disk side select* */
#define CIAB_DSKDIREC   (1)   /* disk direction of seek* */
#define CIAB_DSKSTEP    (0)   /* disk step heads* */

/* ciaa port A (0xbfe001) */
#define CIAF_GAMEPORT1  (1L<<7)
#define CIAF_GAMEPORT0  (1L<<6)
#define CIAF_DSKRDY     (1L<<5)
#define CIAF_DSKTRACK0  (1L<<4)
#define CIAF_DSKPROT    (1L<<3)
#define CIAF_DSKCHANGE  (1L<<2)
#define CIAF_LED        (1L<<1)
#define CIAF_OVERLAY    (1L<<0)

/* ciaa port B (0xbfe101) -- parallel port */

/* ciab port A (0xbfd000) -- serial and printer control */
#define CIAF_COMDTR     (1L<<7)
#define CIAF_COMRTS     (1L<<6)
#define CIAF_COMCD      (1L<<5)
#define CIAF_COMCTS     (1L<<4)
#define CIAF_COMDSR     (1L<<3)
#define CIAF_PRTRSEL    (1L<<2)
#define CIAF_PRTRPOUT   (1L<<1)
#define CIAF_PRTRBUSY   (1L<<0)

/* ciab port B (0xbfd100) -- disk control */
#define CIAF_DSKMOTOR   (1L<<7)
#define CIAF_DSKSEL3    (1L<<6)
#define CIAF_DSKSEL2    (1L<<5)
#define CIAF_DSKSEL1    (1L<<4)
#define CIAF_DSKSEL0    (1L<<3)
#define CIAF_DSKSIDE    (1L<<2)
#define CIAF_DSKDIREC   (1L<<1)
#define CIAF_DSKSTEP    (1L<<0)

#endif  /* HARDWARE_CIA_H */
@ENDNODE
