// Seed: 3595571258
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  reg
      id_3,
      id_4,
      id_5,
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23;
  initial begin : LABEL_0
    id_14 = #id_24 1'b0;
  end
  assign id_6 = 1 != -1;
  initial begin : LABEL_1
    id_8 = 1;
  end
  wire id_25;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  tri1 id_3 = 1 || 1;
  module_0 modCall_1 (
      id_3,
      id_3
  );
endmodule
