{
  "sha": "12e35da62fbce831da2bb591e31d05aa4060d11a",
  "node_id": "MDY6Q29tbWl0MTM4Njg2ODE6MTJlMzVkYTYyZmJjZTgzMWRhMmJiNTkxZTMxZDA1YWE0MDYwZDExYQ==",
  "commit": {
    "author": {
      "name": "Przemyslaw Wirkus",
      "email": "przemyslaw.wirkus@arm.com",
      "date": "2020-09-28T14:49:11Z"
    },
    "committer": {
      "name": "Nick Clifton",
      "email": "nickc@redhat.com",
      "date": "2020-09-28T14:49:11Z"
    },
    "message": "This patch introduces ETMv4 (Embedded Trace Macrocell) system registers for the AArch64 architecture.\n\ngas           * testsuite/gas/aarch64/etm-ro-invalid.d: New test.\n              * testsuite/gas/aarch64/etm-ro-invalid.l: New test.\n              * testsuite/gas/aarch64/etm-ro-invalid.s: New test.\n              * testsuite/gas/aarch64/etm-ro.s: New test.\n              * testsuite/gas/aarch64/etm-wo-invalid.d: New test.\n              * testsuite/gas/aarch64/etm-wo-invalid.l: New test.\n              * testsuite/gas/aarch64/etm-wo-invalid.s: New test.\n              * testsuite/gas/aarch64/etm-wo.s: New test.\n              * testsuite/gas/aarch64/etm.s: New test.\n              * testsuite/gas/aarch64/sysreg.d: system register s2_1_c0_c3_0 disassembled\n              now to trcstatr.\n\nopcodes       * aarch64-opc.c: Added ETMv4 system registers TRCACATRn, TRCACVRn,\n              TRCAUTHSTATUS, TRCAUXCTLR, TRCBBCTLR, TRCCCCTLR, TRCCIDCCTLR0, TRCCIDCCTLR1,\n              TRCCIDCVRn, TRCCIDR0, TRCCIDR1, TRCCIDR2, TRCCIDR3, TRCCLAIMCLR, TRCCLAIMSET,\n              TRCCNTCTLRn, TRCCNTRLDVRn, TRCCNTVRn, TRCCONFIGR, TRCDEVAFF0, TRCDEVAFF1,\n              TRCDEVARCH, TRCDEVID, TRCDEVTYPE, TRCDVCMRn, TRCDVCVRn, TRCEVENTCTL0R,\n              TRCEVENTCTL1R, TRCEXTINSELR, TRCIDR0, TRCIDR1, TRCIDR2, TRCIDR3, TRCIDR4,\n              TRCIDR5, TRCIDR6, TRCIDR7, TRCIDR8, TRCIDR9, TRCIDR10, TRCIDR11, TRCIDR12,\n              TRCIDR13, TRCIMSPEC0, TRCIMSPECn, TRCITCTRL, TRCLAR WOTRCLSR, TRCOSLAR\n              WOTRCOSLSR, TRCPDCR, TRCPDSR, TRCPIDR0, TRCPIDR1, TRCPIDR2, TRCPIDR3,\n              TRCPIDR4, TRCPIDR[5,6,7], TRCPRGCTLR, TRCP,CSELR, TRCQCTLR, TRCRSCTLRn,\n              TRCSEQEVRn, TRCSEQRSTEVR, TRCSEQSTR, TRCSSCCRn, TRCSSCSRn, TRCSSPCICRn,\n              TRCSTALLCTLR, TRCSTATR, TRCSYNCPR, TRCTRACEIDR,  TRCTSCTLR, TRCVDARCCTLR,\n              TRCVDCTLR, TRCVDSACCTLR, TRCVICTLR, TRCVIIECTLR, TRCVIPCSSCTLR, TRCVISSCTLR,\n              TRCVMIDCCTLR0, TRCVMIDCCTLR1 and TRCVMIDCVRn.",
    "tree": {
      "sha": "1c9e204a997d9a06e1fbe7f2b034149d84ac937d",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/git/trees/1c9e204a997d9a06e1fbe7f2b034149d84ac937d"
    },
    "url": "https://api.github.com/repos/bminor/binutils-gdb/git/commits/12e35da62fbce831da2bb591e31d05aa4060d11a",
    "comment_count": 0,
    "verification": {
      "verified": false,
      "reason": "unsigned",
      "signature": null,
      "payload": null
    }
  },
  "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/12e35da62fbce831da2bb591e31d05aa4060d11a",
  "html_url": "https://github.com/bminor/binutils-gdb/commit/12e35da62fbce831da2bb591e31d05aa4060d11a",
  "comments_url": "https://api.github.com/repos/bminor/binutils-gdb/commits/12e35da62fbce831da2bb591e31d05aa4060d11a/comments",
  "author": {
    "login": "PrzemekWirkus",
    "id": 6360720,
    "node_id": "MDQ6VXNlcjYzNjA3MjA=",
    "avatar_url": "https://avatars.githubusercontent.com/u/6360720?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/PrzemekWirkus",
    "html_url": "https://github.com/PrzemekWirkus",
    "followers_url": "https://api.github.com/users/PrzemekWirkus/followers",
    "following_url": "https://api.github.com/users/PrzemekWirkus/following{/other_user}",
    "gists_url": "https://api.github.com/users/PrzemekWirkus/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/PrzemekWirkus/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/PrzemekWirkus/subscriptions",
    "organizations_url": "https://api.github.com/users/PrzemekWirkus/orgs",
    "repos_url": "https://api.github.com/users/PrzemekWirkus/repos",
    "events_url": "https://api.github.com/users/PrzemekWirkus/events{/privacy}",
    "received_events_url": "https://api.github.com/users/PrzemekWirkus/received_events",
    "type": "User",
    "site_admin": false
  },
  "committer": {
    "login": "nickclifton",
    "id": 31441682,
    "node_id": "MDQ6VXNlcjMxNDQxNjgy",
    "avatar_url": "https://avatars.githubusercontent.com/u/31441682?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/nickclifton",
    "html_url": "https://github.com/nickclifton",
    "followers_url": "https://api.github.com/users/nickclifton/followers",
    "following_url": "https://api.github.com/users/nickclifton/following{/other_user}",
    "gists_url": "https://api.github.com/users/nickclifton/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/nickclifton/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/nickclifton/subscriptions",
    "organizations_url": "https://api.github.com/users/nickclifton/orgs",
    "repos_url": "https://api.github.com/users/nickclifton/repos",
    "events_url": "https://api.github.com/users/nickclifton/events{/privacy}",
    "received_events_url": "https://api.github.com/users/nickclifton/received_events",
    "type": "User",
    "site_admin": false
  },
  "parents": [
    {
      "sha": "47e1f9deaa3a3fce74609af00cab770056874766",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/47e1f9deaa3a3fce74609af00cab770056874766",
      "html_url": "https://github.com/bminor/binutils-gdb/commit/47e1f9deaa3a3fce74609af00cab770056874766"
    }
  ],
  "stats": {
    "total": 1181,
    "additions": 1169,
    "deletions": 12
  },
  "files": [
    {
      "sha": "fbd69ca6efae19e258a0d199a054f159cfc89f81",
      "filename": "gas/ChangeLog",
      "status": "modified",
      "additions": 21,
      "deletions": 7,
      "changes": 28,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/12e35da62fbce831da2bb591e31d05aa4060d11a/gas/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/12e35da62fbce831da2bb591e31d05aa4060d11a/gas/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/ChangeLog?ref=12e35da62fbce831da2bb591e31d05aa4060d11a",
      "patch": "@@ -1,20 +1,34 @@\n+2020-09-28  Przemyslaw Wirkus  <przemyslaw.wirkus@arm.com>\n+\n+\t* testsuite/gas/aarch64/etm-ro-invalid.d: New test.\n+\t* testsuite/gas/aarch64/etm-ro-invalid.l: New test.\n+\t* testsuite/gas/aarch64/etm-ro-invalid.s: New test.\n+\t* testsuite/gas/aarch64/etm-ro.s: New test.\n+\t* testsuite/gas/aarch64/etm-wo-invalid.d: New test.\n+\t* testsuite/gas/aarch64/etm-wo-invalid.l: New test.\n+\t* testsuite/gas/aarch64/etm-wo-invalid.s: New test.\n+\t* testsuite/gas/aarch64/etm-wo.s: New test.\n+\t* testsuite/gas/aarch64/etm.s: New test.\n+\t* testsuite/gas/aarch64/sysreg.d: system register s2_1_c0_c3_0\n+\tdisassembled now to trcstatr.\n+\n 2020-09-28  Przemyslaw Wirkus  <przemyslaw.wirkus@arm.com>\n \n \t* config/tc-aarch64.c: (aarch64_cpus): Add Cortex-X1.\n \t* doc/c-aarch64.texi: Document -mcpu=cortex-x1.\n \n 2020-09-28  Przemyslaw Wirkus  <przemyslaw.wirkus@arm.com>\n \n-        * testsuite/gas/aarch64/ete.d: New test.\n-        * testsuite/gas/aarch64/ete.s: New test.\n+\t* testsuite/gas/aarch64/ete.d: New test.\n+\t* testsuite/gas/aarch64/ete.s: New test.\n \n 2020-09-28  Przemyslaw Wirkus  <przemyslaw.wirkus@arm.com>\n \n-        * testsuite/gas/aarch64/trbe-invalid.d: New test.\n-        * testsuite/gas/aarch64/trbe-invalid.l: New test.\n-        * testsuite/gas/aarch64/trbe-invalid.s: New test.\n-        * testsuite/gas/aarch64/trbe.d: New test.\n-        * testsuite/gas/aarch64/trbe.s: New test.\n+\t* testsuite/gas/aarch64/trbe-invalid.d: New test.\n+\t* testsuite/gas/aarch64/trbe-invalid.l: New test.\n+\t* testsuite/gas/aarch64/trbe-invalid.s: New test.\n+\t* testsuite/gas/aarch64/trbe.d: New test.\n+\t* testsuite/gas/aarch64/trbe.s: New test.\n \n 2020-09-28  Alex Coplan  <alex.coplan@arm.com>\n "
    },
    {
      "sha": "c5dd75a1d1e238ad6bee789b0b4bd7ceddda92fd",
      "filename": "gas/testsuite/gas/aarch64/etm-ro-invalid.d",
      "status": "added",
      "additions": 3,
      "deletions": 0,
      "changes": 3,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/12e35da62fbce831da2bb591e31d05aa4060d11a/gas/testsuite/gas/aarch64/etm-ro-invalid.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/12e35da62fbce831da2bb591e31d05aa4060d11a/gas/testsuite/gas/aarch64/etm-ro-invalid.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/aarch64/etm-ro-invalid.d?ref=12e35da62fbce831da2bb591e31d05aa4060d11a",
      "patch": "@@ -0,0 +1,3 @@\n+#name: Invalid ETM read-only system registers usage\n+#source: etm-ro-invalid.s\n+#warning_output: etm-ro-invalid.l"
    },
    {
      "sha": "19bc3244351dac992236c5f4341f2a95f137441c",
      "filename": "gas/testsuite/gas/aarch64/etm-ro-invalid.l",
      "status": "added",
      "additions": 37,
      "deletions": 0,
      "changes": 37,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/12e35da62fbce831da2bb591e31d05aa4060d11a/gas/testsuite/gas/aarch64/etm-ro-invalid.l",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/12e35da62fbce831da2bb591e31d05aa4060d11a/gas/testsuite/gas/aarch64/etm-ro-invalid.l",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/aarch64/etm-ro-invalid.l?ref=12e35da62fbce831da2bb591e31d05aa4060d11a",
      "patch": "@@ -0,0 +1,37 @@\n+.*: Assembler messages:\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr trcauthstatus,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr trccidr0,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr trccidr1,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr trccidr2,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr trccidr3,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr trcdevaff0,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr trcdevaff1,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr trcdevarch,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr trcdevid,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr trcdevtype,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr trcidr0,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr trcidr1,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr trcidr2,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr trcidr3,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr trcidr4,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr trcidr5,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr trcidr6,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr trcidr7,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr trcidr8,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr trcidr9,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr trcidr10,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr trcidr11,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr trcidr12,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr trcidr13,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr trclsr,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr trcoslsr,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr trcpdsr,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr trcpidr0,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr trcpidr1,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr trcpidr2,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr trcpidr3,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr trcpidr4,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr trcpidr5,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr trcpidr6,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr trcpidr7,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr trcstatr,x0'"
    },
    {
      "sha": "ae7769fb77cd41b454c30af6ab29ee23d0055968",
      "filename": "gas/testsuite/gas/aarch64/etm-ro-invalid.s",
      "status": "added",
      "additions": 39,
      "deletions": 0,
      "changes": 39,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/12e35da62fbce831da2bb591e31d05aa4060d11a/gas/testsuite/gas/aarch64/etm-ro-invalid.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/12e35da62fbce831da2bb591e31d05aa4060d11a/gas/testsuite/gas/aarch64/etm-ro-invalid.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/aarch64/etm-ro-invalid.s?ref=12e35da62fbce831da2bb591e31d05aa4060d11a",
      "patch": "@@ -0,0 +1,39 @@\n+/* ETMv4 system registers  */\n+\n+/* Write from read-only system register.  */\n+msr trcauthstatus, x0\n+msr trccidr0, x0\n+msr trccidr1, x0\n+msr trccidr2, x0\n+msr trccidr3, x0\n+msr trcdevaff0, x0\n+msr trcdevaff1, x0\n+msr trcdevarch, x0\n+msr trcdevid, x0\n+msr trcdevtype, x0\n+msr trcidr0 , x0\n+msr trcidr1, x0\n+msr trcidr2, x0\n+msr trcidr3, x0\n+msr trcidr4, x0\n+msr trcidr5, x0\n+msr trcidr6, x0\n+msr trcidr7, x0\n+msr trcidr8, x0\n+msr trcidr9, x0\n+msr trcidr10, x0\n+msr trcidr11, x0\n+msr trcidr12, x0\n+msr trcidr13, x0\n+msr trclsr, x0\n+msr trcoslsr, x0\n+msr trcpdsr, x0\n+msr trcpidr0, x0\n+msr trcpidr1, x0\n+msr trcpidr2, x0\n+msr trcpidr3, x0\n+msr trcpidr4, x0\n+msr trcpidr5, x0\n+msr trcpidr6, x0\n+msr trcpidr7, x0\n+msr trcstatr, x0"
    },
    {
      "sha": "9fd51b6191510cd4a1d2bf437567c0db5408ef83",
      "filename": "gas/testsuite/gas/aarch64/etm-ro.d",
      "status": "added",
      "additions": 44,
      "deletions": 0,
      "changes": 44,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/12e35da62fbce831da2bb591e31d05aa4060d11a/gas/testsuite/gas/aarch64/etm-ro.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/12e35da62fbce831da2bb591e31d05aa4060d11a/gas/testsuite/gas/aarch64/etm-ro.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/aarch64/etm-ro.d?ref=12e35da62fbce831da2bb591e31d05aa4060d11a",
      "patch": "@@ -0,0 +1,44 @@\n+#name: ETM read-only system registers\n+#objdump: -dr\n+\n+.*:     file format .*\n+\n+Disassembly of section \\.text:\n+\n+0+ <.*>:\n+[^:]+:\td5317ec0 \tmrs\tx0, trcauthstatus\n+[^:]+:\td5317ce0 \tmrs\tx0, trccidr0\n+[^:]+:\td5317de0 \tmrs\tx0, trccidr1\n+[^:]+:\td5317ee0 \tmrs\tx0, trccidr2\n+[^:]+:\td5317fe0 \tmrs\tx0, trccidr3\n+[^:]+:\td5317ac0 \tmrs\tx0, trcdevaff0\n+[^:]+:\td5317bc0 \tmrs\tx0, trcdevaff1\n+[^:]+:\td5317fc0 \tmrs\tx0, trcdevarch\n+[^:]+:\td53172e0 \tmrs\tx0, trcdevid\n+[^:]+:\td53173e0 \tmrs\tx0, trcdevtype\n+[^:]+:\td53108e0 \tmrs\tx0, trcidr0\n+[^:]+:\td53109e0 \tmrs\tx0, trcidr1\n+[^:]+:\td5310ae0 \tmrs\tx0, trcidr2\n+[^:]+:\td5310be0 \tmrs\tx0, trcidr3\n+[^:]+:\td5310ce0 \tmrs\tx0, trcidr4\n+[^:]+:\td5310de0 \tmrs\tx0, trcidr5\n+[^:]+:\td5310ee0 \tmrs\tx0, trcidr6\n+[^:]+:\td5310fe0 \tmrs\tx0, trcidr7\n+[^:]+:\td53100c0 \tmrs\tx0, trcidr8\n+[^:]+:\td53101c0 \tmrs\tx0, trcidr9\n+[^:]+:\td53102c0 \tmrs\tx0, trcidr10\n+[^:]+:\td53103c0 \tmrs\tx0, trcidr11\n+[^:]+:\td53104c0 \tmrs\tx0, trcidr12\n+[^:]+:\td53105c0 \tmrs\tx0, trcidr13\n+[^:]+:\td5317dc0 \tmrs\tx0, trclsr\n+[^:]+:\td5311180 \tmrs\tx0, trcoslsr\n+[^:]+:\td5311580 \tmrs\tx0, trcpdsr\n+[^:]+:\td53178e0 \tmrs\tx0, trcpidr0\n+[^:]+:\td53179e0 \tmrs\tx0, trcpidr1\n+[^:]+:\td5317ae0 \tmrs\tx0, trcpidr2\n+[^:]+:\td5317be0 \tmrs\tx0, trcpidr3\n+[^:]+:\td53174e0 \tmrs\tx0, trcpidr4\n+[^:]+:\td53175e0 \tmrs\tx0, trcpidr5\n+[^:]+:\td53176e0 \tmrs\tx0, trcpidr6\n+[^:]+:\td53177e0 \tmrs\tx0, trcpidr7\n+[^:]+:\td5310300 \tmrs\tx0, trcstatr"
    },
    {
      "sha": "0d4507f3519ef7767f5133472fbc8905adef16b6",
      "filename": "gas/testsuite/gas/aarch64/etm-ro.s",
      "status": "added",
      "additions": 39,
      "deletions": 0,
      "changes": 39,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/12e35da62fbce831da2bb591e31d05aa4060d11a/gas/testsuite/gas/aarch64/etm-ro.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/12e35da62fbce831da2bb591e31d05aa4060d11a/gas/testsuite/gas/aarch64/etm-ro.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/aarch64/etm-ro.s?ref=12e35da62fbce831da2bb591e31d05aa4060d11a",
      "patch": "@@ -0,0 +1,39 @@\n+/* ETMv4 system registers  */\n+\n+/* Read from read-only system register.  */\n+mrs x0, trcauthstatus\n+mrs x0, trccidr0\n+mrs x0, trccidr1\n+mrs x0, trccidr2\n+mrs x0, trccidr3\n+mrs x0, trcdevaff0\n+mrs x0, trcdevaff1\n+mrs x0, trcdevarch\n+mrs x0, trcdevid\n+mrs x0, trcdevtype\n+mrs x0, trcidr0\n+mrs x0, trcidr1\n+mrs x0, trcidr2\n+mrs x0, trcidr3\n+mrs x0, trcidr4\n+mrs x0, trcidr5\n+mrs x0, trcidr6\n+mrs x0, trcidr7\n+mrs x0, trcidr8\n+mrs x0, trcidr9\n+mrs x0, trcidr10\n+mrs x0, trcidr11\n+mrs x0, trcidr12\n+mrs x0, trcidr13\n+mrs x0, trclsr\n+mrs x0, trcoslsr\n+mrs x0, trcpdsr\n+mrs x0, trcpidr0\n+mrs x0, trcpidr1\n+mrs x0, trcpidr2\n+mrs x0, trcpidr3\n+mrs x0, trcpidr4\n+mrs x0, trcpidr5\n+mrs x0, trcpidr6\n+mrs x0, trcpidr7\n+mrs x0, trcstatr"
    },
    {
      "sha": "2a3a8fae20ec3226e8e2fd31b1207aa56a2a447d",
      "filename": "gas/testsuite/gas/aarch64/etm-wo-invalid.d",
      "status": "added",
      "additions": 3,
      "deletions": 0,
      "changes": 3,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/12e35da62fbce831da2bb591e31d05aa4060d11a/gas/testsuite/gas/aarch64/etm-wo-invalid.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/12e35da62fbce831da2bb591e31d05aa4060d11a/gas/testsuite/gas/aarch64/etm-wo-invalid.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/aarch64/etm-wo-invalid.d?ref=12e35da62fbce831da2bb591e31d05aa4060d11a",
      "patch": "@@ -0,0 +1,3 @@\n+#name: Invalid ETM write-only system registers usage\n+#source: etm-wo-invalid.s\n+#warning_output: etm-wo-invalid.l"
    },
    {
      "sha": "83643576c021bfc483414d992aef3956025c4135",
      "filename": "gas/testsuite/gas/aarch64/etm-wo-invalid.l",
      "status": "added",
      "additions": 3,
      "deletions": 0,
      "changes": 3,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/12e35da62fbce831da2bb591e31d05aa4060d11a/gas/testsuite/gas/aarch64/etm-wo-invalid.l",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/12e35da62fbce831da2bb591e31d05aa4060d11a/gas/testsuite/gas/aarch64/etm-wo-invalid.l",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/aarch64/etm-wo-invalid.l?ref=12e35da62fbce831da2bb591e31d05aa4060d11a",
      "patch": "@@ -0,0 +1,3 @@\n+.*: Assembler messages:\n+.*: Warning: specified register cannot be read from at operand 2 -- `mrs x0,trclar'\n+.*: Warning: specified register cannot be read from at operand 2 -- `mrs x0,trcoslar'"
    },
    {
      "sha": "bbf28bcb1cd24e57833e30f21d535a1aa07e25a5",
      "filename": "gas/testsuite/gas/aarch64/etm-wo-invalid.s",
      "status": "added",
      "additions": 5,
      "deletions": 0,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/12e35da62fbce831da2bb591e31d05aa4060d11a/gas/testsuite/gas/aarch64/etm-wo-invalid.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/12e35da62fbce831da2bb591e31d05aa4060d11a/gas/testsuite/gas/aarch64/etm-wo-invalid.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/aarch64/etm-wo-invalid.s?ref=12e35da62fbce831da2bb591e31d05aa4060d11a",
      "patch": "@@ -0,0 +1,5 @@\n+/* ETMv4 system registers  */\n+\n+/* Read from write-only system register.  */\n+mrs x0, trclar\n+mrs x0, trcoslar"
    },
    {
      "sha": "3caac1d4b058adcbb304587e370bc69ba931446e",
      "filename": "gas/testsuite/gas/aarch64/etm-wo.d",
      "status": "added",
      "additions": 10,
      "deletions": 0,
      "changes": 10,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/12e35da62fbce831da2bb591e31d05aa4060d11a/gas/testsuite/gas/aarch64/etm-wo.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/12e35da62fbce831da2bb591e31d05aa4060d11a/gas/testsuite/gas/aarch64/etm-wo.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/aarch64/etm-wo.d?ref=12e35da62fbce831da2bb591e31d05aa4060d11a",
      "patch": "@@ -0,0 +1,10 @@\n+#name: ETM write-only system registers\n+#objdump: -dr\n+\n+.*:     file format .*\n+\n+Disassembly of section \\.text:\n+\n+0+ <.*>:\n+[^:]+:\td5117cc0 \tmsr\ttrclar, x0\n+[^:]+:\td5111080 \tmsr\ttrcoslar, x0"
    },
    {
      "sha": "8a8afcdfe8d8e526767cd15d2ca34d3272600cc9",
      "filename": "gas/testsuite/gas/aarch64/etm-wo.s",
      "status": "added",
      "additions": 5,
      "deletions": 0,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/12e35da62fbce831da2bb591e31d05aa4060d11a/gas/testsuite/gas/aarch64/etm-wo.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/12e35da62fbce831da2bb591e31d05aa4060d11a/gas/testsuite/gas/aarch64/etm-wo.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/aarch64/etm-wo.s?ref=12e35da62fbce831da2bb591e31d05aa4060d11a",
      "patch": "@@ -0,0 +1,5 @@\n+/* ETMv4 system registers  */\n+\n+/* Write to write-only system register.  */\n+msr trclar, x0\n+msr trcoslar, x0"
    },
    {
      "sha": "4472b2f677e786161fca9a522805accc910247ac",
      "filename": "gas/testsuite/gas/aarch64/etm.d",
      "status": "added",
      "additions": 362,
      "deletions": 0,
      "changes": 362,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/12e35da62fbce831da2bb591e31d05aa4060d11a/gas/testsuite/gas/aarch64/etm.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/12e35da62fbce831da2bb591e31d05aa4060d11a/gas/testsuite/gas/aarch64/etm.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/aarch64/etm.d?ref=12e35da62fbce831da2bb591e31d05aa4060d11a",
      "patch": "@@ -0,0 +1,362 @@\n+#name: ETM System registers\n+#objdump: -dr\n+\n+.*:     file format .*\n+\n+Disassembly of section \\.text:\n+\n+0+ <.*>:\n+[^:]+:\td5312040 \tmrs\tx0, trcacatr0\n+[^:]+:\td5312240 \tmrs\tx0, trcacatr1\n+[^:]+:\td5312440 \tmrs\tx0, trcacatr2\n+[^:]+:\td5312640 \tmrs\tx0, trcacatr3\n+[^:]+:\td5312840 \tmrs\tx0, trcacatr4\n+[^:]+:\td5312a40 \tmrs\tx0, trcacatr5\n+[^:]+:\td5312c40 \tmrs\tx0, trcacatr6\n+[^:]+:\td5312e40 \tmrs\tx0, trcacatr7\n+[^:]+:\td5312060 \tmrs\tx0, trcacatr8\n+[^:]+:\td5312260 \tmrs\tx0, trcacatr9\n+[^:]+:\td5312460 \tmrs\tx0, trcacatr10\n+[^:]+:\td5312660 \tmrs\tx0, trcacatr11\n+[^:]+:\td5312860 \tmrs\tx0, trcacatr12\n+[^:]+:\td5312a60 \tmrs\tx0, trcacatr13\n+[^:]+:\td5312c60 \tmrs\tx0, trcacatr14\n+[^:]+:\td5312e60 \tmrs\tx0, trcacatr15\n+[^:]+:\td5312000 \tmrs\tx0, trcacvr0\n+[^:]+:\td5312200 \tmrs\tx0, trcacvr1\n+[^:]+:\td5312400 \tmrs\tx0, trcacvr2\n+[^:]+:\td5312600 \tmrs\tx0, trcacvr3\n+[^:]+:\td5312800 \tmrs\tx0, trcacvr4\n+[^:]+:\td5312a00 \tmrs\tx0, trcacvr5\n+[^:]+:\td5312c00 \tmrs\tx0, trcacvr6\n+[^:]+:\td5312e00 \tmrs\tx0, trcacvr7\n+[^:]+:\td5312020 \tmrs\tx0, trcacvr8\n+[^:]+:\td5312220 \tmrs\tx0, trcacvr9\n+[^:]+:\td5312420 \tmrs\tx0, trcacvr10\n+[^:]+:\td5312620 \tmrs\tx0, trcacvr11\n+[^:]+:\td5312820 \tmrs\tx0, trcacvr12\n+[^:]+:\td5312a20 \tmrs\tx0, trcacvr13\n+[^:]+:\td5312c20 \tmrs\tx0, trcacvr14\n+[^:]+:\td5312e20 \tmrs\tx0, trcacvr15\n+[^:]+:\td5310600 \tmrs\tx0, trcauxctlr\n+[^:]+:\td5310f00 \tmrs\tx0, trcbbctlr\n+[^:]+:\td5310e00 \tmrs\tx0, trcccctlr\n+[^:]+:\td5313040 \tmrs\tx0, trccidcctlr0\n+[^:]+:\td5313140 \tmrs\tx0, trccidcctlr1\n+[^:]+:\td5313000 \tmrs\tx0, trccidcvr0\n+[^:]+:\td5313200 \tmrs\tx0, trccidcvr1\n+[^:]+:\td5313400 \tmrs\tx0, trccidcvr2\n+[^:]+:\td5313600 \tmrs\tx0, trccidcvr3\n+[^:]+:\td5313800 \tmrs\tx0, trccidcvr4\n+[^:]+:\td5313a00 \tmrs\tx0, trccidcvr5\n+[^:]+:\td5313c00 \tmrs\tx0, trccidcvr6\n+[^:]+:\td5313e00 \tmrs\tx0, trccidcvr7\n+[^:]+:\td53179c0 \tmrs\tx0, trcclaimclr\n+[^:]+:\td53178c0 \tmrs\tx0, trcclaimset\n+[^:]+:\td53104a0 \tmrs\tx0, trccntctlr0\n+[^:]+:\td53105a0 \tmrs\tx0, trccntctlr1\n+[^:]+:\td53106a0 \tmrs\tx0, trccntctlr2\n+[^:]+:\td53107a0 \tmrs\tx0, trccntctlr3\n+[^:]+:\td53100a0 \tmrs\tx0, trccntrldvr0\n+[^:]+:\td53101a0 \tmrs\tx0, trccntrldvr1\n+[^:]+:\td53102a0 \tmrs\tx0, trccntrldvr2\n+[^:]+:\td53103a0 \tmrs\tx0, trccntrldvr3\n+[^:]+:\td53108a0 \tmrs\tx0, trccntvr0\n+[^:]+:\td53109a0 \tmrs\tx0, trccntvr1\n+[^:]+:\td5310aa0 \tmrs\tx0, trccntvr2\n+[^:]+:\td5310ba0 \tmrs\tx0, trccntvr3\n+[^:]+:\td5310400 \tmrs\tx0, trcconfigr\n+[^:]+:\td53120c0 \tmrs\tx0, trcdvcmr0\n+[^:]+:\td53124c0 \tmrs\tx0, trcdvcmr1\n+[^:]+:\td53128c0 \tmrs\tx0, trcdvcmr2\n+[^:]+:\td5312cc0 \tmrs\tx0, trcdvcmr3\n+[^:]+:\td53120e0 \tmrs\tx0, trcdvcmr4\n+[^:]+:\td53124e0 \tmrs\tx0, trcdvcmr5\n+[^:]+:\td53128e0 \tmrs\tx0, trcdvcmr6\n+[^:]+:\td5312ce0 \tmrs\tx0, trcdvcmr7\n+[^:]+:\td5312080 \tmrs\tx0, trcdvcvr0\n+[^:]+:\td5312480 \tmrs\tx0, trcdvcvr1\n+[^:]+:\td5312880 \tmrs\tx0, trcdvcvr2\n+[^:]+:\td5312c80 \tmrs\tx0, trcdvcvr3\n+[^:]+:\td53120a0 \tmrs\tx0, trcdvcvr4\n+[^:]+:\td53124a0 \tmrs\tx0, trcdvcvr5\n+[^:]+:\td53128a0 \tmrs\tx0, trcdvcvr6\n+[^:]+:\td5312ca0 \tmrs\tx0, trcdvcvr7\n+[^:]+:\td5310800 \tmrs\tx0, trceventctl0r\n+[^:]+:\td5310900 \tmrs\tx0, trceventctl1r\n+[^:]+:\td5310880 \tmrs\tx0, trcextinselr0\n+[^:]+:\td5310880 \tmrs\tx0, trcextinselr0\n+[^:]+:\td5310980 \tmrs\tx0, trcextinselr1\n+[^:]+:\td5310a80 \tmrs\tx0, trcextinselr2\n+[^:]+:\td5310b80 \tmrs\tx0, trcextinselr3\n+[^:]+:\td53100e0 \tmrs\tx0, trcimspec0\n+[^:]+:\td53100e0 \tmrs\tx0, trcimspec0\n+[^:]+:\td53101e0 \tmrs\tx0, trcimspec1\n+[^:]+:\td53102e0 \tmrs\tx0, trcimspec2\n+[^:]+:\td53103e0 \tmrs\tx0, trcimspec3\n+[^:]+:\td53104e0 \tmrs\tx0, trcimspec4\n+[^:]+:\td53105e0 \tmrs\tx0, trcimspec5\n+[^:]+:\td53106e0 \tmrs\tx0, trcimspec6\n+[^:]+:\td53107e0 \tmrs\tx0, trcimspec7\n+[^:]+:\td5317080 \tmrs\tx0, trcitctrl\n+[^:]+:\td5311480 \tmrs\tx0, trcpdcr\n+[^:]+:\td5310100 \tmrs\tx0, trcprgctlr\n+[^:]+:\td5310200 \tmrs\tx0, trcprocselr\n+[^:]+:\td5310120 \tmrs\tx0, trcqctlr\n+[^:]+:\td5311200 \tmrs\tx0, trcrsctlr2\n+[^:]+:\td5311300 \tmrs\tx0, trcrsctlr3\n+[^:]+:\td5311400 \tmrs\tx0, trcrsctlr4\n+[^:]+:\td5311500 \tmrs\tx0, trcrsctlr5\n+[^:]+:\td5311600 \tmrs\tx0, trcrsctlr6\n+[^:]+:\td5311700 \tmrs\tx0, trcrsctlr7\n+[^:]+:\td5311800 \tmrs\tx0, trcrsctlr8\n+[^:]+:\td5311900 \tmrs\tx0, trcrsctlr9\n+[^:]+:\td5311a00 \tmrs\tx0, trcrsctlr10\n+[^:]+:\td5311b00 \tmrs\tx0, trcrsctlr11\n+[^:]+:\td5311c00 \tmrs\tx0, trcrsctlr12\n+[^:]+:\td5311d00 \tmrs\tx0, trcrsctlr13\n+[^:]+:\td5311e00 \tmrs\tx0, trcrsctlr14\n+[^:]+:\td5311f00 \tmrs\tx0, trcrsctlr15\n+[^:]+:\td5311020 \tmrs\tx0, trcrsctlr16\n+[^:]+:\td5311120 \tmrs\tx0, trcrsctlr17\n+[^:]+:\td5311220 \tmrs\tx0, trcrsctlr18\n+[^:]+:\td5311320 \tmrs\tx0, trcrsctlr19\n+[^:]+:\td5311420 \tmrs\tx0, trcrsctlr20\n+[^:]+:\td5311520 \tmrs\tx0, trcrsctlr21\n+[^:]+:\td5311620 \tmrs\tx0, trcrsctlr22\n+[^:]+:\td5311720 \tmrs\tx0, trcrsctlr23\n+[^:]+:\td5311820 \tmrs\tx0, trcrsctlr24\n+[^:]+:\td5311920 \tmrs\tx0, trcrsctlr25\n+[^:]+:\td5311a20 \tmrs\tx0, trcrsctlr26\n+[^:]+:\td5311b20 \tmrs\tx0, trcrsctlr27\n+[^:]+:\td5311c20 \tmrs\tx0, trcrsctlr28\n+[^:]+:\td5311d20 \tmrs\tx0, trcrsctlr29\n+[^:]+:\td5311e20 \tmrs\tx0, trcrsctlr30\n+[^:]+:\td5311f20 \tmrs\tx0, trcrsctlr31\n+[^:]+:\td5310080 \tmrs\tx0, trcseqevr0\n+[^:]+:\td5310180 \tmrs\tx0, trcseqevr1\n+[^:]+:\td5310280 \tmrs\tx0, trcseqevr2\n+[^:]+:\td5310680 \tmrs\tx0, trcseqrstevr\n+[^:]+:\td5310780 \tmrs\tx0, trcseqstr\n+[^:]+:\td5311040 \tmrs\tx0, trcssccr0\n+[^:]+:\td5311140 \tmrs\tx0, trcssccr1\n+[^:]+:\td5311240 \tmrs\tx0, trcssccr2\n+[^:]+:\td5311340 \tmrs\tx0, trcssccr3\n+[^:]+:\td5311440 \tmrs\tx0, trcssccr4\n+[^:]+:\td5311540 \tmrs\tx0, trcssccr5\n+[^:]+:\td5311640 \tmrs\tx0, trcssccr6\n+[^:]+:\td5311740 \tmrs\tx0, trcssccr7\n+[^:]+:\td5311840 \tmrs\tx0, trcsscsr0\n+[^:]+:\td5311940 \tmrs\tx0, trcsscsr1\n+[^:]+:\td5311a40 \tmrs\tx0, trcsscsr2\n+[^:]+:\td5311b40 \tmrs\tx0, trcsscsr3\n+[^:]+:\td5311c40 \tmrs\tx0, trcsscsr4\n+[^:]+:\td5311d40 \tmrs\tx0, trcsscsr5\n+[^:]+:\td5311e40 \tmrs\tx0, trcsscsr6\n+[^:]+:\td5311f40 \tmrs\tx0, trcsscsr7\n+[^:]+:\td5311060 \tmrs\tx0, trcsspcicr0\n+[^:]+:\td5311160 \tmrs\tx0, trcsspcicr1\n+[^:]+:\td5311260 \tmrs\tx0, trcsspcicr2\n+[^:]+:\td5311360 \tmrs\tx0, trcsspcicr3\n+[^:]+:\td5311460 \tmrs\tx0, trcsspcicr4\n+[^:]+:\td5311560 \tmrs\tx0, trcsspcicr5\n+[^:]+:\td5311660 \tmrs\tx0, trcsspcicr6\n+[^:]+:\td5311760 \tmrs\tx0, trcsspcicr7\n+[^:]+:\td5310b00 \tmrs\tx0, trcstallctlr\n+[^:]+:\td5310d00 \tmrs\tx0, trcsyncpr\n+[^:]+:\td5310020 \tmrs\tx0, trctraceidr\n+[^:]+:\td5310c00 \tmrs\tx0, trctsctlr\n+[^:]+:\td5310a40 \tmrs\tx0, trcvdarcctlr\n+[^:]+:\td5310840 \tmrs\tx0, trcvdctlr\n+[^:]+:\td5310940 \tmrs\tx0, trcvdsacctlr\n+[^:]+:\td5310040 \tmrs\tx0, trcvictlr\n+[^:]+:\td5310140 \tmrs\tx0, trcviiectlr\n+[^:]+:\td5310340 \tmrs\tx0, trcvipcssctlr\n+[^:]+:\td5310240 \tmrs\tx0, trcvissctlr\n+[^:]+:\td5313240 \tmrs\tx0, trcvmidcctlr0\n+[^:]+:\td5313340 \tmrs\tx0, trcvmidcctlr1\n+[^:]+:\td5313020 \tmrs\tx0, trcvmidcvr0\n+[^:]+:\td5313220 \tmrs\tx0, trcvmidcvr1\n+[^:]+:\td5313420 \tmrs\tx0, trcvmidcvr2\n+[^:]+:\td5313620 \tmrs\tx0, trcvmidcvr3\n+[^:]+:\td5313820 \tmrs\tx0, trcvmidcvr4\n+[^:]+:\td5313a20 \tmrs\tx0, trcvmidcvr5\n+[^:]+:\td5313c20 \tmrs\tx0, trcvmidcvr6\n+[^:]+:\td5313e20 \tmrs\tx0, trcvmidcvr7\n+[^:]+:\td5112040 \tmsr\ttrcacatr0, x0\n+[^:]+:\td5112240 \tmsr\ttrcacatr1, x0\n+[^:]+:\td5112440 \tmsr\ttrcacatr2, x0\n+[^:]+:\td5112640 \tmsr\ttrcacatr3, x0\n+[^:]+:\td5112840 \tmsr\ttrcacatr4, x0\n+[^:]+:\td5112a40 \tmsr\ttrcacatr5, x0\n+[^:]+:\td5112c40 \tmsr\ttrcacatr6, x0\n+[^:]+:\td5112e40 \tmsr\ttrcacatr7, x0\n+[^:]+:\td5112060 \tmsr\ttrcacatr8, x0\n+[^:]+:\td5112260 \tmsr\ttrcacatr9, x0\n+[^:]+:\td5112460 \tmsr\ttrcacatr10, x0\n+[^:]+:\td5112660 \tmsr\ttrcacatr11, x0\n+[^:]+:\td5112860 \tmsr\ttrcacatr12, x0\n+[^:]+:\td5112a60 \tmsr\ttrcacatr13, x0\n+[^:]+:\td5112c60 \tmsr\ttrcacatr14, x0\n+[^:]+:\td5112e60 \tmsr\ttrcacatr15, x0\n+[^:]+:\td5112000 \tmsr\ttrcacvr0, x0\n+[^:]+:\td5112200 \tmsr\ttrcacvr1, x0\n+[^:]+:\td5112400 \tmsr\ttrcacvr2, x0\n+[^:]+:\td5112600 \tmsr\ttrcacvr3, x0\n+[^:]+:\td5112800 \tmsr\ttrcacvr4, x0\n+[^:]+:\td5112a00 \tmsr\ttrcacvr5, x0\n+[^:]+:\td5112c00 \tmsr\ttrcacvr6, x0\n+[^:]+:\td5112e00 \tmsr\ttrcacvr7, x0\n+[^:]+:\td5112020 \tmsr\ttrcacvr8, x0\n+[^:]+:\td5112220 \tmsr\ttrcacvr9, x0\n+[^:]+:\td5112420 \tmsr\ttrcacvr10, x0\n+[^:]+:\td5112620 \tmsr\ttrcacvr11, x0\n+[^:]+:\td5112820 \tmsr\ttrcacvr12, x0\n+[^:]+:\td5112a20 \tmsr\ttrcacvr13, x0\n+[^:]+:\td5112c20 \tmsr\ttrcacvr14, x0\n+[^:]+:\td5112e20 \tmsr\ttrcacvr15, x0\n+[^:]+:\td5110600 \tmsr\ttrcauxctlr, x0\n+[^:]+:\td5110f00 \tmsr\ttrcbbctlr, x0\n+[^:]+:\td5110e00 \tmsr\ttrcccctlr, x0\n+[^:]+:\td5113040 \tmsr\ttrccidcctlr0, x0\n+[^:]+:\td5113140 \tmsr\ttrccidcctlr1, x0\n+[^:]+:\td5113000 \tmsr\ttrccidcvr0, x0\n+[^:]+:\td5113200 \tmsr\ttrccidcvr1, x0\n+[^:]+:\td5113400 \tmsr\ttrccidcvr2, x0\n+[^:]+:\td5113600 \tmsr\ttrccidcvr3, x0\n+[^:]+:\td5113800 \tmsr\ttrccidcvr4, x0\n+[^:]+:\td5113a00 \tmsr\ttrccidcvr5, x0\n+[^:]+:\td5113c00 \tmsr\ttrccidcvr6, x0\n+[^:]+:\td5113e00 \tmsr\ttrccidcvr7, x0\n+[^:]+:\td51179c0 \tmsr\ttrcclaimclr, x0\n+[^:]+:\td51178c0 \tmsr\ttrcclaimset, x0\n+[^:]+:\td51104a0 \tmsr\ttrccntctlr0, x0\n+[^:]+:\td51105a0 \tmsr\ttrccntctlr1, x0\n+[^:]+:\td51106a0 \tmsr\ttrccntctlr2, x0\n+[^:]+:\td51107a0 \tmsr\ttrccntctlr3, x0\n+[^:]+:\td51100a0 \tmsr\ttrccntrldvr0, x0\n+[^:]+:\td51101a0 \tmsr\ttrccntrldvr1, x0\n+[^:]+:\td51102a0 \tmsr\ttrccntrldvr2, x0\n+[^:]+:\td51103a0 \tmsr\ttrccntrldvr3, x0\n+[^:]+:\td51108a0 \tmsr\ttrccntvr0, x0\n+[^:]+:\td51109a0 \tmsr\ttrccntvr1, x0\n+[^:]+:\td5110aa0 \tmsr\ttrccntvr2, x0\n+[^:]+:\td5110ba0 \tmsr\ttrccntvr3, x0\n+[^:]+:\td5110400 \tmsr\ttrcconfigr, x0\n+[^:]+:\td51120c0 \tmsr\ttrcdvcmr0, x0\n+[^:]+:\td51124c0 \tmsr\ttrcdvcmr1, x0\n+[^:]+:\td51128c0 \tmsr\ttrcdvcmr2, x0\n+[^:]+:\td5112cc0 \tmsr\ttrcdvcmr3, x0\n+[^:]+:\td51120e0 \tmsr\ttrcdvcmr4, x0\n+[^:]+:\td51124e0 \tmsr\ttrcdvcmr5, x0\n+[^:]+:\td51128e0 \tmsr\ttrcdvcmr6, x0\n+[^:]+:\td5112ce0 \tmsr\ttrcdvcmr7, x0\n+[^:]+:\td5112080 \tmsr\ttrcdvcvr0, x0\n+[^:]+:\td5112480 \tmsr\ttrcdvcvr1, x0\n+[^:]+:\td5112880 \tmsr\ttrcdvcvr2, x0\n+[^:]+:\td5112c80 \tmsr\ttrcdvcvr3, x0\n+[^:]+:\td51120a0 \tmsr\ttrcdvcvr4, x0\n+[^:]+:\td51124a0 \tmsr\ttrcdvcvr5, x0\n+[^:]+:\td51128a0 \tmsr\ttrcdvcvr6, x0\n+[^:]+:\td5112ca0 \tmsr\ttrcdvcvr7, x0\n+[^:]+:\td5110800 \tmsr\ttrceventctl0r, x0\n+[^:]+:\td5110900 \tmsr\ttrceventctl1r, x0\n+[^:]+:\td5110880 \tmsr\ttrcextinselr0, x0\n+[^:]+:\td5110880 \tmsr\ttrcextinselr0, x0\n+[^:]+:\td5110980 \tmsr\ttrcextinselr1, x0\n+[^:]+:\td5110a80 \tmsr\ttrcextinselr2, x0\n+[^:]+:\td5110b80 \tmsr\ttrcextinselr3, x0\n+[^:]+:\td51100e0 \tmsr\ttrcimspec0, x0\n+[^:]+:\td51100e0 \tmsr\ttrcimspec0, x0\n+[^:]+:\td51101e0 \tmsr\ttrcimspec1, x0\n+[^:]+:\td51102e0 \tmsr\ttrcimspec2, x0\n+[^:]+:\td51103e0 \tmsr\ttrcimspec3, x0\n+[^:]+:\td51104e0 \tmsr\ttrcimspec4, x0\n+[^:]+:\td51105e0 \tmsr\ttrcimspec5, x0\n+[^:]+:\td51106e0 \tmsr\ttrcimspec6, x0\n+[^:]+:\td51107e0 \tmsr\ttrcimspec7, x0\n+[^:]+:\td5117080 \tmsr\ttrcitctrl, x0\n+[^:]+:\td5111480 \tmsr\ttrcpdcr, x0\n+[^:]+:\td5110100 \tmsr\ttrcprgctlr, x0\n+[^:]+:\td5110200 \tmsr\ttrcprocselr, x0\n+[^:]+:\td5110120 \tmsr\ttrcqctlr, x0\n+[^:]+:\td5111200 \tmsr\ttrcrsctlr2, x0\n+[^:]+:\td5111300 \tmsr\ttrcrsctlr3, x0\n+[^:]+:\td5111400 \tmsr\ttrcrsctlr4, x0\n+[^:]+:\td5111500 \tmsr\ttrcrsctlr5, x0\n+[^:]+:\td5111600 \tmsr\ttrcrsctlr6, x0\n+[^:]+:\td5111700 \tmsr\ttrcrsctlr7, x0\n+[^:]+:\td5111800 \tmsr\ttrcrsctlr8, x0\n+[^:]+:\td5111900 \tmsr\ttrcrsctlr9, x0\n+[^:]+:\td5111a00 \tmsr\ttrcrsctlr10, x0\n+[^:]+:\td5111b00 \tmsr\ttrcrsctlr11, x0\n+[^:]+:\td5111c00 \tmsr\ttrcrsctlr12, x0\n+[^:]+:\td5111d00 \tmsr\ttrcrsctlr13, x0\n+[^:]+:\td5111e00 \tmsr\ttrcrsctlr14, x0\n+[^:]+:\td5111f00 \tmsr\ttrcrsctlr15, x0\n+[^:]+:\td5111020 \tmsr\ttrcrsctlr16, x0\n+[^:]+:\td5111120 \tmsr\ttrcrsctlr17, x0\n+[^:]+:\td5111220 \tmsr\ttrcrsctlr18, x0\n+[^:]+:\td5111320 \tmsr\ttrcrsctlr19, x0\n+[^:]+:\td5111420 \tmsr\ttrcrsctlr20, x0\n+[^:]+:\td5111520 \tmsr\ttrcrsctlr21, x0\n+[^:]+:\td5111620 \tmsr\ttrcrsctlr22, x0\n+[^:]+:\td5111720 \tmsr\ttrcrsctlr23, x0\n+[^:]+:\td5111820 \tmsr\ttrcrsctlr24, x0\n+[^:]+:\td5111920 \tmsr\ttrcrsctlr25, x0\n+[^:]+:\td5111a20 \tmsr\ttrcrsctlr26, x0\n+[^:]+:\td5111b20 \tmsr\ttrcrsctlr27, x0\n+[^:]+:\td5111c20 \tmsr\ttrcrsctlr28, x0\n+[^:]+:\td5111d20 \tmsr\ttrcrsctlr29, x0\n+[^:]+:\td5111e20 \tmsr\ttrcrsctlr30, x0\n+[^:]+:\td5111f20 \tmsr\ttrcrsctlr31, x0\n+[^:]+:\td5110080 \tmsr\ttrcseqevr0, x0\n+[^:]+:\td5110180 \tmsr\ttrcseqevr1, x0\n+[^:]+:\td5110280 \tmsr\ttrcseqevr2, x0\n+[^:]+:\td5110680 \tmsr\ttrcseqrstevr, x0\n+[^:]+:\td5110780 \tmsr\ttrcseqstr, x0\n+[^:]+:\td5111040 \tmsr\ttrcssccr0, x0\n+[^:]+:\td5111140 \tmsr\ttrcssccr1, x0\n+[^:]+:\td5111240 \tmsr\ttrcssccr2, x0\n+[^:]+:\td5111340 \tmsr\ttrcssccr3, x0\n+[^:]+:\td5111440 \tmsr\ttrcssccr4, x0\n+[^:]+:\td5111540 \tmsr\ttrcssccr5, x0\n+[^:]+:\td5111640 \tmsr\ttrcssccr6, x0\n+[^:]+:\td5111740 \tmsr\ttrcssccr7, x0\n+[^:]+:\td5111840 \tmsr\ttrcsscsr0, x0\n+[^:]+:\td5111940 \tmsr\ttrcsscsr1, x0\n+[^:]+:\td5111a40 \tmsr\ttrcsscsr2, x0\n+[^:]+:\td5111b40 \tmsr\ttrcsscsr3, x0\n+[^:]+:\td5111c40 \tmsr\ttrcsscsr4, x0\n+[^:]+:\td5111d40 \tmsr\ttrcsscsr5, x0\n+[^:]+:\td5111e40 \tmsr\ttrcsscsr6, x0\n+[^:]+:\td5111f40 \tmsr\ttrcsscsr7, x0\n+[^:]+:\td5111060 \tmsr\ttrcsspcicr0, x0\n+[^:]+:\td5111160 \tmsr\ttrcsspcicr1, x0\n+[^:]+:\td5111260 \tmsr\ttrcsspcicr2, x0\n+[^:]+:\td5111360 \tmsr\ttrcsspcicr3, x0\n+[^:]+:\td5111460 \tmsr\ttrcsspcicr4, x0\n+[^:]+:\td5111560 \tmsr\ttrcsspcicr5, x0\n+[^:]+:\td5111660 \tmsr\ttrcsspcicr6, x0\n+[^:]+:\td5111760 \tmsr\ttrcsspcicr7, x0\n+[^:]+:\td5110b00 \tmsr\ttrcstallctlr, x0\n+[^:]+:\td5110d00 \tmsr\ttrcsyncpr, x0\n+[^:]+:\td5110020 \tmsr\ttrctraceidr, x0\n+[^:]+:\td5110c00 \tmsr\ttrctsctlr, x0\n+[^:]+:\td5110a40 \tmsr\ttrcvdarcctlr, x0\n+[^:]+:\td5110840 \tmsr\ttrcvdctlr, x0\n+[^:]+:\td5110940 \tmsr\ttrcvdsacctlr, x0\n+[^:]+:\td5110040 \tmsr\ttrcvictlr, x0\n+[^:]+:\td5110140 \tmsr\ttrcviiectlr, x0\n+[^:]+:\td5110340 \tmsr\ttrcvipcssctlr, x0\n+[^:]+:\td5110240 \tmsr\ttrcvissctlr, x0\n+[^:]+:\td5113240 \tmsr\ttrcvmidcctlr0, x0\n+[^:]+:\td5113340 \tmsr\ttrcvmidcctlr1, x0\n+[^:]+:\td5113020 \tmsr\ttrcvmidcvr0, x0\n+[^:]+:\td5113220 \tmsr\ttrcvmidcvr1, x0\n+[^:]+:\td5113420 \tmsr\ttrcvmidcvr2, x0\n+[^:]+:\td5113620 \tmsr\ttrcvmidcvr3, x0\n+[^:]+:\td5113820 \tmsr\ttrcvmidcvr4, x0\n+[^:]+:\td5113a20 \tmsr\ttrcvmidcvr5, x0\n+[^:]+:\td5113c20 \tmsr\ttrcvmidcvr6, x0\n+[^:]+:\td5113e20 \tmsr\ttrcvmidcvr7, x0"
    },
    {
      "sha": "8f1947db736429721730817c6f9a6e84d306a881",
      "filename": "gas/testsuite/gas/aarch64/etm.s",
      "status": "added",
      "additions": 360,
      "deletions": 0,
      "changes": 360,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/12e35da62fbce831da2bb591e31d05aa4060d11a/gas/testsuite/gas/aarch64/etm.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/12e35da62fbce831da2bb591e31d05aa4060d11a/gas/testsuite/gas/aarch64/etm.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/aarch64/etm.s?ref=12e35da62fbce831da2bb591e31d05aa4060d11a",
      "patch": "@@ -0,0 +1,360 @@\n+/* ETMv4 system registers.  */\n+\n+/* Read from system register.  */\n+\n+mrs x0, trcacatr0\n+mrs x0, trcacatr1\n+mrs x0, trcacatr2\n+mrs x0, trcacatr3\n+mrs x0, trcacatr4\n+mrs x0, trcacatr5\n+mrs x0, trcacatr6\n+mrs x0, trcacatr7\n+mrs x0, trcacatr8\n+mrs x0, trcacatr9\n+mrs x0, trcacatr10\n+mrs x0, trcacatr11\n+mrs x0, trcacatr12\n+mrs x0, trcacatr13\n+mrs x0, trcacatr14\n+mrs x0, trcacatr15\n+mrs x0, trcacvr0\n+mrs x0, trcacvr1\n+mrs x0, trcacvr2\n+mrs x0, trcacvr3\n+mrs x0, trcacvr4\n+mrs x0, trcacvr5\n+mrs x0, trcacvr6\n+mrs x0, trcacvr7\n+mrs x0, trcacvr8\n+mrs x0, trcacvr9\n+mrs x0, trcacvr10\n+mrs x0, trcacvr11\n+mrs x0, trcacvr12\n+mrs x0, trcacvr13\n+mrs x0, trcacvr14\n+mrs x0, trcacvr15\n+mrs x0, trcauxctlr\n+mrs x0, trcbbctlr\n+mrs x0, trcccctlr\n+mrs x0, trccidcctlr0\n+mrs x0, trccidcctlr1\n+mrs x0, trccidcvr0\n+mrs x0, trccidcvr1\n+mrs x0, trccidcvr2\n+mrs x0, trccidcvr3\n+mrs x0, trccidcvr4\n+mrs x0, trccidcvr5\n+mrs x0, trccidcvr6\n+mrs x0, trccidcvr7\n+mrs x0, trcclaimclr\n+mrs x0, trcclaimset\n+mrs x0, trccntctlr0\n+mrs x0, trccntctlr1\n+mrs x0, trccntctlr2\n+mrs x0, trccntctlr3\n+mrs x0, trccntrldvr0\n+mrs x0, trccntrldvr1\n+mrs x0, trccntrldvr2\n+mrs x0, trccntrldvr3\n+mrs x0, trccntvr0\n+mrs x0, trccntvr1\n+mrs x0, trccntvr2\n+mrs x0, trccntvr3\n+mrs x0, trcconfigr\n+mrs x0, trcdvcmr0\n+mrs x0, trcdvcmr1\n+mrs x0, trcdvcmr2\n+mrs x0, trcdvcmr3\n+mrs x0, trcdvcmr4\n+mrs x0, trcdvcmr5\n+mrs x0, trcdvcmr6\n+mrs x0, trcdvcmr7\n+mrs x0, trcdvcvr0\n+mrs x0, trcdvcvr1\n+mrs x0, trcdvcvr2\n+mrs x0, trcdvcvr3\n+mrs x0, trcdvcvr4\n+mrs x0, trcdvcvr5\n+mrs x0, trcdvcvr6\n+mrs x0, trcdvcvr7\n+mrs x0, trceventctl0r\n+mrs x0, trceventctl1r\n+mrs x0, trcextinselr0\n+mrs x0, trcextinselr\n+mrs x0, trcextinselr1\n+mrs x0, trcextinselr2\n+mrs x0, trcextinselr3\n+mrs x0, trcimspec0\n+mrs x0, trcimspec0\n+mrs x0, trcimspec1\n+mrs x0, trcimspec2\n+mrs x0, trcimspec3\n+mrs x0, trcimspec4\n+mrs x0, trcimspec5\n+mrs x0, trcimspec6\n+mrs x0, trcimspec7\n+mrs x0, trcitctrl\n+mrs x0, trcpdcr\n+mrs x0, trcprgctlr\n+mrs x0, trcprocselr\n+mrs x0, trcqctlr\n+mrs x0, trcrsctlr2\n+mrs x0, trcrsctlr3\n+mrs x0, trcrsctlr4\n+mrs x0, trcrsctlr5\n+mrs x0, trcrsctlr6\n+mrs x0, trcrsctlr7\n+mrs x0, trcrsctlr8\n+mrs x0, trcrsctlr9\n+mrs x0, trcrsctlr10\n+mrs x0, trcrsctlr11\n+mrs x0, trcrsctlr12\n+mrs x0, trcrsctlr13\n+mrs x0, trcrsctlr14\n+mrs x0, trcrsctlr15\n+mrs x0, trcrsctlr16\n+mrs x0, trcrsctlr17\n+mrs x0, trcrsctlr18\n+mrs x0, trcrsctlr19\n+mrs x0, trcrsctlr20\n+mrs x0, trcrsctlr21\n+mrs x0, trcrsctlr22\n+mrs x0, trcrsctlr23\n+mrs x0, trcrsctlr24\n+mrs x0, trcrsctlr25\n+mrs x0, trcrsctlr26\n+mrs x0, trcrsctlr27\n+mrs x0, trcrsctlr28\n+mrs x0, trcrsctlr29\n+mrs x0, trcrsctlr30\n+mrs x0, trcrsctlr31\n+mrs x0, trcseqevr0\n+mrs x0, trcseqevr1\n+mrs x0, trcseqevr2\n+mrs x0, trcseqrstevr\n+mrs x0, trcseqstr\n+mrs x0, trcssccr0\n+mrs x0, trcssccr1\n+mrs x0, trcssccr2\n+mrs x0, trcssccr3\n+mrs x0, trcssccr4\n+mrs x0, trcssccr5\n+mrs x0, trcssccr6\n+mrs x0, trcssccr7\n+mrs x0, trcsscsr0\n+mrs x0, trcsscsr1\n+mrs x0, trcsscsr2\n+mrs x0, trcsscsr3\n+mrs x0, trcsscsr4\n+mrs x0, trcsscsr5\n+mrs x0, trcsscsr6\n+mrs x0, trcsscsr7\n+mrs x0, trcsspcicr0\n+mrs x0, trcsspcicr1\n+mrs x0, trcsspcicr2\n+mrs x0, trcsspcicr3\n+mrs x0, trcsspcicr4\n+mrs x0, trcsspcicr5\n+mrs x0, trcsspcicr6\n+mrs x0, trcsspcicr7\n+mrs x0, trcstallctlr\n+mrs x0, trcsyncpr\n+mrs x0, trctraceidr\n+mrs x0, trctsctlr\n+mrs x0, trcvdarcctlr\n+mrs x0, trcvdctlr\n+mrs x0, trcvdsacctlr\n+mrs x0, trcvictlr\n+mrs x0, trcviiectlr\n+mrs x0, trcvipcssctlr\n+mrs x0, trcvissctlr\n+mrs x0, trcvmidcctlr0\n+mrs x0, trcvmidcctlr1\n+mrs x0, trcvmidcvr0\n+mrs x0, trcvmidcvr1\n+mrs x0, trcvmidcvr2\n+mrs x0, trcvmidcvr3\n+mrs x0, trcvmidcvr4\n+mrs x0, trcvmidcvr5\n+mrs x0, trcvmidcvr6\n+mrs x0, trcvmidcvr7\n+\n+/* Write to system register.  */\n+msr trcacatr0, x0\n+msr trcacatr1, x0\n+msr trcacatr2, x0\n+msr trcacatr3, x0\n+msr trcacatr4, x0\n+msr trcacatr5, x0\n+msr trcacatr6, x0\n+msr trcacatr7, x0\n+msr trcacatr8, x0\n+msr trcacatr9, x0\n+msr trcacatr10, x0\n+msr trcacatr11, x0\n+msr trcacatr12, x0\n+msr trcacatr13, x0\n+msr trcacatr14, x0\n+msr trcacatr15, x0\n+msr trcacvr0, x0\n+msr trcacvr1, x0\n+msr trcacvr2, x0\n+msr trcacvr3, x0\n+msr trcacvr4, x0\n+msr trcacvr5, x0\n+msr trcacvr6, x0\n+msr trcacvr7, x0\n+msr trcacvr8, x0\n+msr trcacvr9, x0\n+msr trcacvr10, x0\n+msr trcacvr11, x0\n+msr trcacvr12, x0\n+msr trcacvr13, x0\n+msr trcacvr14, x0\n+msr trcacvr15, x0\n+msr trcauxctlr, x0\n+msr trcbbctlr, x0\n+msr trcccctlr, x0\n+msr trccidcctlr0, x0\n+msr trccidcctlr1, x0\n+msr trccidcvr0, x0\n+msr trccidcvr1, x0\n+msr trccidcvr2, x0\n+msr trccidcvr3, x0\n+msr trccidcvr4, x0\n+msr trccidcvr5, x0\n+msr trccidcvr6, x0\n+msr trccidcvr7, x0\n+msr trcclaimclr, x0\n+msr trcclaimset, x0\n+msr trccntctlr0, x0\n+msr trccntctlr1, x0\n+msr trccntctlr2, x0\n+msr trccntctlr3, x0\n+msr trccntrldvr0, x0\n+msr trccntrldvr1, x0\n+msr trccntrldvr2, x0\n+msr trccntrldvr3, x0\n+msr trccntvr0, x0\n+msr trccntvr1, x0\n+msr trccntvr2, x0\n+msr trccntvr3, x0\n+msr trcconfigr, x0\n+msr trcdvcmr0, x0\n+msr trcdvcmr1, x0\n+msr trcdvcmr2, x0\n+msr trcdvcmr3, x0\n+msr trcdvcmr4, x0\n+msr trcdvcmr5, x0\n+msr trcdvcmr6, x0\n+msr trcdvcmr7, x0\n+msr trcdvcvr0, x0\n+msr trcdvcvr1, x0\n+msr trcdvcvr2, x0\n+msr trcdvcvr3, x0\n+msr trcdvcvr4, x0\n+msr trcdvcvr5, x0\n+msr trcdvcvr6, x0\n+msr trcdvcvr7, x0\n+msr trceventctl0r, x0\n+msr trceventctl1r, x0\n+msr trcextinselr0, x0\n+msr trcextinselr, x0\n+msr trcextinselr1, x0\n+msr trcextinselr2, x0\n+msr trcextinselr3, x0\n+msr trcimspec0, x0\n+msr trcimspec0, x0\n+msr trcimspec1, x0\n+msr trcimspec2, x0\n+msr trcimspec3, x0\n+msr trcimspec4, x0\n+msr trcimspec5, x0\n+msr trcimspec6, x0\n+msr trcimspec7, x0\n+msr trcitctrl, x0\n+msr trcpdcr, x0\n+msr trcprgctlr, x0\n+msr trcprocselr, x0\n+msr trcqctlr, x0\n+msr trcrsctlr2, x0\n+msr trcrsctlr3, x0\n+msr trcrsctlr4, x0\n+msr trcrsctlr5, x0\n+msr trcrsctlr6, x0\n+msr trcrsctlr7, x0\n+msr trcrsctlr8, x0\n+msr trcrsctlr9, x0\n+msr trcrsctlr10, x0\n+msr trcrsctlr11, x0\n+msr trcrsctlr12, x0\n+msr trcrsctlr13, x0\n+msr trcrsctlr14, x0\n+msr trcrsctlr15, x0\n+msr trcrsctlr16, x0\n+msr trcrsctlr17, x0\n+msr trcrsctlr18, x0\n+msr trcrsctlr19, x0\n+msr trcrsctlr20, x0\n+msr trcrsctlr21, x0\n+msr trcrsctlr22, x0\n+msr trcrsctlr23, x0\n+msr trcrsctlr24, x0\n+msr trcrsctlr25, x0\n+msr trcrsctlr26, x0\n+msr trcrsctlr27, x0\n+msr trcrsctlr28, x0\n+msr trcrsctlr29, x0\n+msr trcrsctlr30, x0\n+msr trcrsctlr31, x0\n+msr trcseqevr0, x0\n+msr trcseqevr1, x0\n+msr trcseqevr2, x0\n+msr trcseqrstevr, x0\n+msr trcseqstr, x0\n+msr trcssccr0, x0\n+msr trcssccr1, x0\n+msr trcssccr2, x0\n+msr trcssccr3, x0\n+msr trcssccr4, x0\n+msr trcssccr5, x0\n+msr trcssccr6, x0\n+msr trcssccr7, x0\n+msr trcsscsr0, x0\n+msr trcsscsr1, x0\n+msr trcsscsr2, x0\n+msr trcsscsr3, x0\n+msr trcsscsr4, x0\n+msr trcsscsr5, x0\n+msr trcsscsr6, x0\n+msr trcsscsr7, x0\n+msr trcsspcicr0, x0\n+msr trcsspcicr1, x0\n+msr trcsspcicr2, x0\n+msr trcsspcicr3, x0\n+msr trcsspcicr4, x0\n+msr trcsspcicr5, x0\n+msr trcsspcicr6, x0\n+msr trcsspcicr7, x0\n+msr trcstallctlr, x0\n+msr trcsyncpr, x0\n+msr trctraceidr, x0\n+msr trctsctlr, x0\n+msr trcvdarcctlr, x0\n+msr trcvdctlr, x0\n+msr trcvdsacctlr, x0\n+msr trcvictlr, x0\n+msr trcviiectlr, x0\n+msr trcvipcssctlr, x0\n+msr trcvissctlr, x0\n+msr trcvmidcctlr0, x0\n+msr trcvmidcctlr1, x0\n+msr trcvmidcvr0, x0\n+msr trcvmidcvr1, x0\n+msr trcvmidcvr2, x0\n+msr trcvmidcvr3, x0\n+msr trcvmidcvr4, x0\n+msr trcvmidcvr5, x0\n+msr trcvmidcvr6, x0\n+msr trcvmidcvr7, x0"
    },
    {
      "sha": "35b829e0dd3a047985164e8172b6bae5622f7305",
      "filename": "gas/testsuite/gas/aarch64/sysreg.d",
      "status": "modified",
      "additions": 2,
      "deletions": 2,
      "changes": 4,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/12e35da62fbce831da2bb591e31d05aa4060d11a/gas/testsuite/gas/aarch64/sysreg.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/12e35da62fbce831da2bb591e31d05aa4060d11a/gas/testsuite/gas/aarch64/sysreg.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/aarch64/sysreg.d?ref=12e35da62fbce831da2bb591e31d05aa4060d11a",
      "patch": "@@ -27,5 +27,5 @@ Disassembly of section \\.text:\n   4c:\td538cc00 \tmrs\tx0, s3_0_c12_c12_0\n   50:\td5384600 \tmrs\tx0, s3_0_c4_c6_0\n   54:\td5184600 \tmsr\ts3_0_c4_c6_0, x0\n-  58:\td5310300 \tmrs\tx0, s2_1_c0_c3_0\n-  5c:\td5110300 \tmsr\ts2_1_c0_c3_0, x0\n+  58:\td5310300 \tmrs\tx0, trcstatr\n+  5c:\td5110300 \tmsr\ttrcstatr, x0"
    },
    {
      "sha": "c57c0b1e209f0105b4de62e25c644cef821b888a",
      "filename": "opcodes/ChangeLog",
      "status": "modified",
      "additions": 20,
      "deletions": 3,
      "changes": 23,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/12e35da62fbce831da2bb591e31d05aa4060d11a/opcodes/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/12e35da62fbce831da2bb591e31d05aa4060d11a/opcodes/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/ChangeLog?ref=12e35da62fbce831da2bb591e31d05aa4060d11a",
      "patch": "@@ -1,11 +1,28 @@\n 2020-09-28  Przemyslaw Wirkus  <przemyslaw.wirkus@arm.com>\n \n-        * aarch64-opc.c: Add ETE system registers TRCEXTINSELR<0-3> and TRCRSR.\n+\t* aarch64-opc.c: Added ETMv4 system registers TRCACATRn, TRCACVRn,\n+\tTRCAUTHSTATUS, TRCAUXCTLR, TRCBBCTLR, TRCCCCTLR, TRCCIDCCTLR0, TRCCIDCCTLR1,\n+\tTRCCIDCVRn, TRCCIDR0, TRCCIDR1, TRCCIDR2, TRCCIDR3, TRCCLAIMCLR, TRCCLAIMSET,\n+\tTRCCNTCTLRn, TRCCNTRLDVRn, TRCCNTVRn, TRCCONFIGR, TRCDEVAFF0, TRCDEVAFF1,\n+\tTRCDEVARCH, TRCDEVID, TRCDEVTYPE, TRCDVCMRn, TRCDVCVRn, TRCEVENTCTL0R,\n+\tTRCEVENTCTL1R, TRCEXTINSELR, TRCIDR0, TRCIDR1, TRCIDR2, TRCIDR3, TRCIDR4,\n+\tTRCIDR5, TRCIDR6, TRCIDR7, TRCIDR8, TRCIDR9, TRCIDR10, TRCIDR11, TRCIDR12,\n+\tTRCIDR13, TRCIMSPEC0, TRCIMSPECn, TRCITCTRL, TRCLAR WOTRCLSR, TRCOSLAR\n+\tWOTRCOSLSR, TRCPDCR, TRCPDSR, TRCPIDR0, TRCPIDR1, TRCPIDR2, TRCPIDR3,\n+\tTRCPIDR4, TRCPIDR[5,6,7], TRCPRGCTLR, TRCP,CSELR, TRCQCTLR, TRCRSCTLRn,\n+\tTRCSEQEVRn, TRCSEQRSTEVR, TRCSEQSTR, TRCSSCCRn, TRCSSCSRn, TRCSSPCICRn,\n+\tTRCSTALLCTLR, TRCSTATR, TRCSYNCPR, TRCTRACEIDR,  TRCTSCTLR, TRCVDARCCTLR,\n+\tTRCVDCTLR, TRCVDSACCTLR, TRCVICTLR, TRCVIIECTLR, TRCVIPCSSCTLR, TRCVISSCTLR,\n+\tTRCVMIDCCTLR0, TRCVMIDCCTLR1 and TRCVMIDCVRn.\n \n 2020-09-28  Przemyslaw Wirkus  <przemyslaw.wirkus@arm.com>\n \n-        * aarch64-opc.c: Add TRBE system registers TRBIDR_EL1 , TRBBASER_EL1 ,\n-        TRBLIMITR_EL1 , TRBMAR_EL1 , TRBPTR_EL1, TRBSR_EL1 and TRBTRG_EL1.\n+\t* aarch64-opc.c: Add ETE system registers TRCEXTINSELR<0-3> and TRCRSR.\n+\n+2020-09-28  Przemyslaw Wirkus  <przemyslaw.wirkus@arm.com>\n+\n+\t* aarch64-opc.c: Add TRBE system registers TRBIDR_EL1 , TRBBASER_EL1 ,\n+\tTRBLIMITR_EL1 , TRBMAR_EL1 , TRBPTR_EL1, TRBSR_EL1 and TRBTRG_EL1.\n \n 2020-09-26  Alan Modra  <amodra@gmail.com>\n "
    },
    {
      "sha": "5c8d8ec6443fe9bfec81ea25a84735c4ba3a5d3a",
      "filename": "opcodes/aarch64-opc.c",
      "status": "modified",
      "additions": 216,
      "deletions": 0,
      "changes": 216,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/12e35da62fbce831da2bb591e31d05aa4060d11a/opcodes/aarch64-opc.c",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/12e35da62fbce831da2bb591e31d05aa4060d11a/opcodes/aarch64-opc.c",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/aarch64-opc.c?ref=12e35da62fbce831da2bb591e31d05aa4060d11a",
      "patch": "@@ -4325,6 +4325,222 @@ const aarch64_sys_reg aarch64_sys_regs [] =\n   SR_CORE (\"trcextinselr3\",\tCPENC (2,1,C0,C11,4),\t0),\n   SR_CORE (\"trcrsr\",\t\tCPENC (2,1,C0,C10,0),\t0),\n \n+  SR_CORE (\"trcauthstatus\", CPENC (2,1,C7,C14,6), F_REG_READ),\n+  SR_CORE (\"trccidr0\",      CPENC (2,1,C7,C12,7), F_REG_READ),\n+  SR_CORE (\"trccidr1\",      CPENC (2,1,C7,C13,7), F_REG_READ),\n+  SR_CORE (\"trccidr2\",      CPENC (2,1,C7,C14,7), F_REG_READ),\n+  SR_CORE (\"trccidr3\",      CPENC (2,1,C7,C15,7), F_REG_READ),\n+  SR_CORE (\"trcdevaff0\",    CPENC (2,1,C7,C10,6), F_REG_READ),\n+  SR_CORE (\"trcdevaff1\",    CPENC (2,1,C7,C11,6), F_REG_READ),\n+  SR_CORE (\"trcdevarch\",    CPENC (2,1,C7,C15,6), F_REG_READ),\n+  SR_CORE (\"trcdevid\",      CPENC (2,1,C7,C2,7),  F_REG_READ),\n+  SR_CORE (\"trcdevtype\",    CPENC (2,1,C7,C3,7),  F_REG_READ),\n+  SR_CORE (\"trcidr0\",       CPENC (2,1,C0,C8,7),  F_REG_READ),\n+  SR_CORE (\"trcidr1\",       CPENC (2,1,C0,C9,7),  F_REG_READ),\n+  SR_CORE (\"trcidr2\",       CPENC (2,1,C0,C10,7), F_REG_READ),\n+  SR_CORE (\"trcidr3\",       CPENC (2,1,C0,C11,7), F_REG_READ),\n+  SR_CORE (\"trcidr4\",       CPENC (2,1,C0,C12,7), F_REG_READ),\n+  SR_CORE (\"trcidr5\",       CPENC (2,1,C0,C13,7), F_REG_READ),\n+  SR_CORE (\"trcidr6\",       CPENC (2,1,C0,C14,7), F_REG_READ),\n+  SR_CORE (\"trcidr7\",       CPENC (2,1,C0,C15,7), F_REG_READ),\n+  SR_CORE (\"trcidr8\",       CPENC (2,1,C0,C0,6),  F_REG_READ),\n+  SR_CORE (\"trcidr9\",       CPENC (2,1,C0,C1,6),  F_REG_READ),\n+  SR_CORE (\"trcidr10\",      CPENC (2,1,C0,C2,6),  F_REG_READ),\n+  SR_CORE (\"trcidr11\",      CPENC (2,1,C0,C3,6),  F_REG_READ),\n+  SR_CORE (\"trcidr12\",      CPENC (2,1,C0,C4,6),  F_REG_READ),\n+  SR_CORE (\"trcidr13\",      CPENC (2,1,C0,C5,6),  F_REG_READ),\n+  SR_CORE (\"trclsr\",        CPENC (2,1,C7,C13,6), F_REG_READ),\n+  SR_CORE (\"trcoslsr\",      CPENC (2,1,C1,C1,4),  F_REG_READ),\n+  SR_CORE (\"trcpdsr\",       CPENC (2,1,C1,C5,4),  F_REG_READ),\n+  SR_CORE (\"trcpidr0\",      CPENC (2,1,C7,C8,7),  F_REG_READ),\n+  SR_CORE (\"trcpidr1\",      CPENC (2,1,C7,C9,7),  F_REG_READ),\n+  SR_CORE (\"trcpidr2\",      CPENC (2,1,C7,C10,7), F_REG_READ),\n+  SR_CORE (\"trcpidr3\",      CPENC (2,1,C7,C11,7), F_REG_READ),\n+  SR_CORE (\"trcpidr4\",      CPENC (2,1,C7,C4,7),  F_REG_READ),\n+  SR_CORE (\"trcpidr5\",      CPENC (2,1,C7,C5,7),  F_REG_READ),\n+  SR_CORE (\"trcpidr6\",      CPENC (2,1,C7,C6,7),  F_REG_READ),\n+  SR_CORE (\"trcpidr7\",      CPENC (2,1,C7,C7,7),  F_REG_READ),\n+  SR_CORE (\"trcstatr\",      CPENC (2,1,C0,C3,0),  F_REG_READ),\n+  SR_CORE (\"trcacatr0\",     CPENC (2,1,C2,C0,2),  0),\n+  SR_CORE (\"trcacatr1\",     CPENC (2,1,C2,C2,2),  0),\n+  SR_CORE (\"trcacatr2\",     CPENC (2,1,C2,C4,2),  0),\n+  SR_CORE (\"trcacatr3\",     CPENC (2,1,C2,C6,2),  0),\n+  SR_CORE (\"trcacatr4\",     CPENC (2,1,C2,C8,2),  0),\n+  SR_CORE (\"trcacatr5\",     CPENC (2,1,C2,C10,2), 0),\n+  SR_CORE (\"trcacatr6\",     CPENC (2,1,C2,C12,2), 0),\n+  SR_CORE (\"trcacatr7\",     CPENC (2,1,C2,C14,2), 0),\n+  SR_CORE (\"trcacatr8\",     CPENC (2,1,C2,C0,3),  0),\n+  SR_CORE (\"trcacatr9\",     CPENC (2,1,C2,C2,3),  0),\n+  SR_CORE (\"trcacatr10\",    CPENC (2,1,C2,C4,3),  0),\n+  SR_CORE (\"trcacatr11\",    CPENC (2,1,C2,C6,3),  0),\n+  SR_CORE (\"trcacatr12\",    CPENC (2,1,C2,C8,3),  0),\n+  SR_CORE (\"trcacatr13\",    CPENC (2,1,C2,C10,3), 0),\n+  SR_CORE (\"trcacatr14\",    CPENC (2,1,C2,C12,3), 0),\n+  SR_CORE (\"trcacatr15\",    CPENC (2,1,C2,C14,3), 0),\n+  SR_CORE (\"trcacvr0\",      CPENC (2,1,C2,C0,0),  0),\n+  SR_CORE (\"trcacvr1\",      CPENC (2,1,C2,C2,0),  0),\n+  SR_CORE (\"trcacvr2\",      CPENC (2,1,C2,C4,0),  0),\n+  SR_CORE (\"trcacvr3\",      CPENC (2,1,C2,C6,0),  0),\n+  SR_CORE (\"trcacvr4\",      CPENC (2,1,C2,C8,0),  0),\n+  SR_CORE (\"trcacvr5\",      CPENC (2,1,C2,C10,0), 0),\n+  SR_CORE (\"trcacvr6\",      CPENC (2,1,C2,C12,0), 0),\n+  SR_CORE (\"trcacvr7\",      CPENC (2,1,C2,C14,0), 0),\n+  SR_CORE (\"trcacvr8\",      CPENC (2,1,C2,C0,1),  0),\n+  SR_CORE (\"trcacvr9\",      CPENC (2,1,C2,C2,1),  0),\n+  SR_CORE (\"trcacvr10\",     CPENC (2,1,C2,C4,1),  0),\n+  SR_CORE (\"trcacvr11\",     CPENC (2,1,C2,C6,1),  0),\n+  SR_CORE (\"trcacvr12\",     CPENC (2,1,C2,C8,1),  0),\n+  SR_CORE (\"trcacvr13\",     CPENC (2,1,C2,C10,1), 0),\n+  SR_CORE (\"trcacvr14\",     CPENC (2,1,C2,C12,1), 0),\n+  SR_CORE (\"trcacvr15\",     CPENC (2,1,C2,C14,1), 0),\n+  SR_CORE (\"trcauxctlr\",    CPENC (2,1,C0,C6,0),  0),\n+  SR_CORE (\"trcbbctlr\",     CPENC (2,1,C0,C15,0), 0),\n+  SR_CORE (\"trcccctlr\",     CPENC (2,1,C0,C14,0), 0),\n+  SR_CORE (\"trccidcctlr0\",  CPENC (2,1,C3,C0,2),  0),\n+  SR_CORE (\"trccidcctlr1\",  CPENC (2,1,C3,C1,2),  0),\n+  SR_CORE (\"trccidcvr0\",    CPENC (2,1,C3,C0,0),  0),\n+  SR_CORE (\"trccidcvr1\",    CPENC (2,1,C3,C2,0),  0),\n+  SR_CORE (\"trccidcvr2\",    CPENC (2,1,C3,C4,0),  0),\n+  SR_CORE (\"trccidcvr3\",    CPENC (2,1,C3,C6,0),  0),\n+  SR_CORE (\"trccidcvr4\",    CPENC (2,1,C3,C8,0),  0),\n+  SR_CORE (\"trccidcvr5\",    CPENC (2,1,C3,C10,0), 0),\n+  SR_CORE (\"trccidcvr6\",    CPENC (2,1,C3,C12,0), 0),\n+  SR_CORE (\"trccidcvr7\",    CPENC (2,1,C3,C14,0), 0),\n+  SR_CORE (\"trcclaimclr\",   CPENC (2,1,C7,C9,6),  0),\n+  SR_CORE (\"trcclaimset\",   CPENC (2,1,C7,C8,6),  0),\n+  SR_CORE (\"trccntctlr0\",   CPENC (2,1,C0,C4,5),  0),\n+  SR_CORE (\"trccntctlr1\",   CPENC (2,1,C0,C5,5),  0),\n+  SR_CORE (\"trccntctlr2\",   CPENC (2,1,C0,C6,5),  0),\n+  SR_CORE (\"trccntctlr3\",   CPENC (2,1,C0,C7,5),  0),\n+  SR_CORE (\"trccntrldvr0\",  CPENC (2,1,C0,C0,5),  0),\n+  SR_CORE (\"trccntrldvr1\",  CPENC (2,1,C0,C1,5),  0),\n+  SR_CORE (\"trccntrldvr2\",  CPENC (2,1,C0,C2,5),  0),\n+  SR_CORE (\"trccntrldvr3\",  CPENC (2,1,C0,C3,5),  0),\n+  SR_CORE (\"trccntvr0\",     CPENC (2,1,C0,C8,5),  0),\n+  SR_CORE (\"trccntvr1\",     CPENC (2,1,C0,C9,5),  0),\n+  SR_CORE (\"trccntvr2\",     CPENC (2,1,C0,C10,5), 0),\n+  SR_CORE (\"trccntvr3\",     CPENC (2,1,C0,C11,5), 0),\n+  SR_CORE (\"trcconfigr\",    CPENC (2,1,C0,C4,0),  0),\n+  SR_CORE (\"trcdvcmr0\",     CPENC (2,1,C2,C0,6),  0),\n+  SR_CORE (\"trcdvcmr1\",     CPENC (2,1,C2,C4,6),  0),\n+  SR_CORE (\"trcdvcmr2\",     CPENC (2,1,C2,C8,6),  0),\n+  SR_CORE (\"trcdvcmr3\",     CPENC (2,1,C2,C12,6), 0),\n+  SR_CORE (\"trcdvcmr4\",     CPENC (2,1,C2,C0,7),  0),\n+  SR_CORE (\"trcdvcmr5\",     CPENC (2,1,C2,C4,7),  0),\n+  SR_CORE (\"trcdvcmr6\",     CPENC (2,1,C2,C8,7),  0),\n+  SR_CORE (\"trcdvcmr7\",     CPENC (2,1,C2,C12,7), 0),\n+  SR_CORE (\"trcdvcvr0\",     CPENC (2,1,C2,C0,4),  0),\n+  SR_CORE (\"trcdvcvr1\",     CPENC (2,1,C2,C4,4),  0),\n+  SR_CORE (\"trcdvcvr2\",     CPENC (2,1,C2,C8,4),  0),\n+  SR_CORE (\"trcdvcvr3\",     CPENC (2,1,C2,C12,4), 0),\n+  SR_CORE (\"trcdvcvr4\",     CPENC (2,1,C2,C0,5),  0),\n+  SR_CORE (\"trcdvcvr5\",     CPENC (2,1,C2,C4,5),  0),\n+  SR_CORE (\"trcdvcvr6\",     CPENC (2,1,C2,C8,5),  0),\n+  SR_CORE (\"trcdvcvr7\",     CPENC (2,1,C2,C12,5), 0),\n+  SR_CORE (\"trceventctl0r\", CPENC (2,1,C0,C8,0),  0),\n+  SR_CORE (\"trceventctl1r\", CPENC (2,1,C0,C9,0),  0),\n+  SR_CORE (\"trcextinselr0\", CPENC (2,1,C0,C8,4),  0),\n+  SR_CORE (\"trcextinselr\",  CPENC (2,1,C0,C8,4),  0),\n+  SR_CORE (\"trcextinselr1\", CPENC (2,1,C0,C9,4),  0),\n+  SR_CORE (\"trcextinselr2\", CPENC (2,1,C0,C10,4), 0),\n+  SR_CORE (\"trcextinselr3\", CPENC (2,1,C0,C11,4), 0),\n+  SR_CORE (\"trcimspec0\",    CPENC (2,1,C0,C0,7),  0),\n+  SR_CORE (\"trcimspec0\",    CPENC (2,1,C0,C0,7),  0),\n+  SR_CORE (\"trcimspec1\",    CPENC (2,1,C0,C1,7),  0),\n+  SR_CORE (\"trcimspec2\",    CPENC (2,1,C0,C2,7),  0),\n+  SR_CORE (\"trcimspec3\",    CPENC (2,1,C0,C3,7),  0),\n+  SR_CORE (\"trcimspec4\",    CPENC (2,1,C0,C4,7),  0),\n+  SR_CORE (\"trcimspec5\",    CPENC (2,1,C0,C5,7),  0),\n+  SR_CORE (\"trcimspec6\",    CPENC (2,1,C0,C6,7),  0),\n+  SR_CORE (\"trcimspec7\",    CPENC (2,1,C0,C7,7),  0),\n+  SR_CORE (\"trcitctrl\",     CPENC (2,1,C7,C0,4),  0),\n+  SR_CORE (\"trcpdcr\",       CPENC (2,1,C1,C4,4),  0),\n+  SR_CORE (\"trcprgctlr\",    CPENC (2,1,C0,C1,0),  0),\n+  SR_CORE (\"trcprocselr\",   CPENC (2,1,C0,C2,0),  0),\n+  SR_CORE (\"trcqctlr\",      CPENC (2,1,C0,C1,1),  0),\n+  SR_CORE (\"trcrsctlr2\",    CPENC (2,1,C1,C2,0),  0),\n+  SR_CORE (\"trcrsctlr3\",    CPENC (2,1,C1,C3,0),  0),\n+  SR_CORE (\"trcrsctlr4\",    CPENC (2,1,C1,C4,0),  0),\n+  SR_CORE (\"trcrsctlr5\",    CPENC (2,1,C1,C5,0),  0),\n+  SR_CORE (\"trcrsctlr6\",    CPENC (2,1,C1,C6,0),  0),\n+  SR_CORE (\"trcrsctlr7\",    CPENC (2,1,C1,C7,0),  0),\n+  SR_CORE (\"trcrsctlr8\",    CPENC (2,1,C1,C8,0),  0),\n+  SR_CORE (\"trcrsctlr9\",    CPENC (2,1,C1,C9,0),  0),\n+  SR_CORE (\"trcrsctlr10\",   CPENC (2,1,C1,C10,0), 0),\n+  SR_CORE (\"trcrsctlr11\",   CPENC (2,1,C1,C11,0), 0),\n+  SR_CORE (\"trcrsctlr12\",   CPENC (2,1,C1,C12,0), 0),\n+  SR_CORE (\"trcrsctlr13\",   CPENC (2,1,C1,C13,0), 0),\n+  SR_CORE (\"trcrsctlr14\",   CPENC (2,1,C1,C14,0), 0),\n+  SR_CORE (\"trcrsctlr15\",   CPENC (2,1,C1,C15,0), 0),\n+  SR_CORE (\"trcrsctlr16\",   CPENC (2,1,C1,C0,1),  0),\n+  SR_CORE (\"trcrsctlr17\",   CPENC (2,1,C1,C1,1),  0),\n+  SR_CORE (\"trcrsctlr18\",   CPENC (2,1,C1,C2,1),  0),\n+  SR_CORE (\"trcrsctlr19\",   CPENC (2,1,C1,C3,1),  0),\n+  SR_CORE (\"trcrsctlr20\",   CPENC (2,1,C1,C4,1),  0),\n+  SR_CORE (\"trcrsctlr21\",   CPENC (2,1,C1,C5,1),  0),\n+  SR_CORE (\"trcrsctlr22\",   CPENC (2,1,C1,C6,1),  0),\n+  SR_CORE (\"trcrsctlr23\",   CPENC (2,1,C1,C7,1),  0),\n+  SR_CORE (\"trcrsctlr24\",   CPENC (2,1,C1,C8,1),  0),\n+  SR_CORE (\"trcrsctlr25\",   CPENC (2,1,C1,C9,1),  0),\n+  SR_CORE (\"trcrsctlr26\",   CPENC (2,1,C1,C10,1), 0),\n+  SR_CORE (\"trcrsctlr27\",   CPENC (2,1,C1,C11,1), 0),\n+  SR_CORE (\"trcrsctlr28\",   CPENC (2,1,C1,C12,1), 0),\n+  SR_CORE (\"trcrsctlr29\",   CPENC (2,1,C1,C13,1), 0),\n+  SR_CORE (\"trcrsctlr30\",   CPENC (2,1,C1,C14,1), 0),\n+  SR_CORE (\"trcrsctlr31\",   CPENC (2,1,C1,C15,1), 0),\n+  SR_CORE (\"trcseqevr0\",    CPENC (2,1,C0,C0,4),  0),\n+  SR_CORE (\"trcseqevr1\",    CPENC (2,1,C0,C1,4),  0),\n+  SR_CORE (\"trcseqevr2\",    CPENC (2,1,C0,C2,4),  0),\n+  SR_CORE (\"trcseqrstevr\",  CPENC (2,1,C0,C6,4),  0),\n+  SR_CORE (\"trcseqstr\",     CPENC (2,1,C0,C7,4),  0),\n+  SR_CORE (\"trcssccr0\",     CPENC (2,1,C1,C0,2),  0),\n+  SR_CORE (\"trcssccr1\",     CPENC (2,1,C1,C1,2),  0),\n+  SR_CORE (\"trcssccr2\",     CPENC (2,1,C1,C2,2),  0),\n+  SR_CORE (\"trcssccr3\",     CPENC (2,1,C1,C3,2),  0),\n+  SR_CORE (\"trcssccr4\",     CPENC (2,1,C1,C4,2),  0),\n+  SR_CORE (\"trcssccr5\",     CPENC (2,1,C1,C5,2),  0),\n+  SR_CORE (\"trcssccr6\",     CPENC (2,1,C1,C6,2),  0),\n+  SR_CORE (\"trcssccr7\",     CPENC (2,1,C1,C7,2),  0),\n+  SR_CORE (\"trcsscsr0\",     CPENC (2,1,C1,C8,2),  0),\n+  SR_CORE (\"trcsscsr1\",     CPENC (2,1,C1,C9,2),  0),\n+  SR_CORE (\"trcsscsr2\",     CPENC (2,1,C1,C10,2), 0),\n+  SR_CORE (\"trcsscsr3\",     CPENC (2,1,C1,C11,2), 0),\n+  SR_CORE (\"trcsscsr4\",     CPENC (2,1,C1,C12,2), 0),\n+  SR_CORE (\"trcsscsr5\",     CPENC (2,1,C1,C13,2), 0),\n+  SR_CORE (\"trcsscsr6\",     CPENC (2,1,C1,C14,2), 0),\n+  SR_CORE (\"trcsscsr7\",     CPENC (2,1,C1,C15,2), 0),\n+  SR_CORE (\"trcsspcicr0\",   CPENC (2,1,C1,C0,3),  0),\n+  SR_CORE (\"trcsspcicr1\",   CPENC (2,1,C1,C1,3),  0),\n+  SR_CORE (\"trcsspcicr2\",   CPENC (2,1,C1,C2,3),  0),\n+  SR_CORE (\"trcsspcicr3\",   CPENC (2,1,C1,C3,3),  0),\n+  SR_CORE (\"trcsspcicr4\",   CPENC (2,1,C1,C4,3),  0),\n+  SR_CORE (\"trcsspcicr5\",   CPENC (2,1,C1,C5,3),  0),\n+  SR_CORE (\"trcsspcicr6\",   CPENC (2,1,C1,C6,3),  0),\n+  SR_CORE (\"trcsspcicr7\",   CPENC (2,1,C1,C7,3),  0),\n+  SR_CORE (\"trcstallctlr\",  CPENC (2,1,C0,C11,0), 0),\n+  SR_CORE (\"trcsyncpr\",     CPENC (2,1,C0,C13,0), 0),\n+  SR_CORE (\"trctraceidr\",   CPENC (2,1,C0,C0,1),  0),\n+  SR_CORE (\"trctsctlr\",     CPENC (2,1,C0,C12,0), 0),\n+  SR_CORE (\"trcvdarcctlr\",  CPENC (2,1,C0,C10,2), 0),\n+  SR_CORE (\"trcvdctlr\",     CPENC (2,1,C0,C8,2),  0),\n+  SR_CORE (\"trcvdsacctlr\",  CPENC (2,1,C0,C9,2),  0),\n+  SR_CORE (\"trcvictlr\",     CPENC (2,1,C0,C0,2),  0),\n+  SR_CORE (\"trcviiectlr\",   CPENC (2,1,C0,C1,2),  0),\n+  SR_CORE (\"trcvipcssctlr\", CPENC (2,1,C0,C3,2),  0),\n+  SR_CORE (\"trcvissctlr\",   CPENC (2,1,C0,C2,2),  0),\n+  SR_CORE (\"trcvmidcctlr0\", CPENC (2,1,C3,C2,2),  0),\n+  SR_CORE (\"trcvmidcctlr1\", CPENC (2,1,C3,C3,2),  0),\n+  SR_CORE (\"trcvmidcvr0\",   CPENC (2,1,C3,C0,1),  0),\n+  SR_CORE (\"trcvmidcvr1\",   CPENC (2,1,C3,C2,1),  0),\n+  SR_CORE (\"trcvmidcvr2\",   CPENC (2,1,C3,C4,1),  0),\n+  SR_CORE (\"trcvmidcvr3\",   CPENC (2,1,C3,C6,1),  0),\n+  SR_CORE (\"trcvmidcvr4\",   CPENC (2,1,C3,C8,1),  0),\n+  SR_CORE (\"trcvmidcvr5\",   CPENC (2,1,C3,C10,1), 0),\n+  SR_CORE (\"trcvmidcvr6\",   CPENC (2,1,C3,C12,1), 0),\n+  SR_CORE (\"trcvmidcvr7\",   CPENC (2,1,C3,C14,1), 0),\n+  SR_CORE (\"trclar\",        CPENC (2,1,C7,C12,6), F_REG_WRITE),\n+  SR_CORE (\"trcoslar\",      CPENC (2,1,C1,C0,4),  F_REG_WRITE),\n+\n   { 0, CPENC (0,0,0,0,0), 0, 0 }\n };\n "
    }
  ]
}