#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000020de1eebd00 .scope module, "sigmoid5slices_tb" "sigmoid5slices_tb" 2 3;
 .timescale 0 0;
v0000020de1fc22a0_0 .var "clk", 0 0;
v0000020de1fc1ee0_0 .var/i "i", 31 0;
v0000020de1fc1760_0 .var/i "out_cnt", 31 0;
v0000020de1fc1c60_0 .var "rst_n", 0 0;
v0000020de1fc1da0_0 .var "valid_in", 0 0;
v0000020de1fc1800_0 .net "valid_out", 0 0, v0000020de1fc2660_0;  1 drivers
v0000020de1fc18a0_0 .var/s "x0_in", 15 0;
v0000020de1fc3c80_0 .var/s "x1_in", 15 0;
v0000020de1fc3500 .array/real "x_py", 39 0;
v0000020de1fc4040_0 .net/s "y0_out", 15 0, v0000020de1fc1e40_0;  1 drivers
v0000020de1fc3140_0 .net/s "y1_out", 15 0, v0000020de1fc2520_0;  1 drivers
E_0000020de1f69ac0 .event posedge, v0000020de1f4e8b0_0;
S_0000020de1f4e590 .scope function.vec4.u16, "to_fixed" "to_fixed" 2 33, 2 33 0, S_0000020de1eebd00;
 .timescale 0 0;
; Variable to_fixed is vec4 return value of scope S_0000020de1f4e590
v0000020de1f031b0_0 .var/real "val", 0 0;
TD_sigmoid5slices_tb.to_fixed ;
    %load/real v0000020de1f031b0_0;
    %pushi/real 1073741824, 4077; load=2048.00
    %mul/wr;
    %vpi_func 2 35 "$rtoi" 32, W<0,r> {0 1 0};
    %pad/s 16;
    %ret/vec4 0, 0, 16;  Assign to to_fixed (store_vec4_to_lval)
    %end;
S_0000020de1f4e720 .scope function.real, "to_real" "to_real" 2 40, 2 40 0, S_0000020de1eebd00;
 .timescale 0 0;
; Variable to_real is REAL return value of scope S_0000020de1f4e720
v0000020de1f31010_0 .var/s "val", 15 0;
TD_sigmoid5slices_tb.to_real ;
    %vpi_func/r 2 42 "$itor", v0000020de1f31010_0 {0 0 0};
    %pushi/real 1073741824, 4077; load=2048.00
    %div/wr;
    %ret/real 0; Assign to to_real
    %end;
S_0000020de1f34840 .scope module, "uut" "sigmoid5slices" 2 18, 3 1 0, S_0000020de1eebd00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 16 "x0_in";
    .port_info 3 /INPUT 16 "x1_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /OUTPUT 16 "y0_out";
    .port_info 6 /OUTPUT 16 "y1_out";
    .port_info 7 /OUTPUT 1 "valid_out";
P_0000020de1fbed80 .param/l "BP_N2" 1 3 23, +C4<1111000000000000>;
P_0000020de1fbedb8 .param/l "BP_N4" 1 3 22, +C4<1110000000000000>;
P_0000020de1fbedf0 .param/l "BP_N6" 1 3 21, +C4<1101000000000000>;
P_0000020de1fbee28 .param/l "BP_P2" 1 3 24, +C4<0001000000000000>;
P_0000020de1fbee60 .param/l "BP_P4" 1 3 25, +C4<0010000000000000>;
P_0000020de1fbee98 .param/l "BP_P6" 1 3 26, +C4<0011000000000000>;
P_0000020de1fbeed0 .param/l "C_SEG1" 1 3 34, +C4<0000000100011110>;
P_0000020de1fbef08 .param/l "C_SEG2" 1 3 35, +C4<0000001001001000>;
P_0000020de1fbef40 .param/l "C_SEG3" 1 3 36, +C4<0000010000000000>;
P_0000020de1fbef78 .param/l "C_SEG4" 1 3 37, +C4<0000010110111000>;
P_0000020de1fbefb0 .param/l "C_SEG5" 1 3 38, +C4<0000011011100010>;
P_0000020de1fbefe8 .param/l "M_INNER" 1 3 31, +C4<0000000110000110>;
P_0000020de1fbf020 .param/l "M_MID" 1 3 30, +C4<0000000011111010>;
P_0000020de1fbf058 .param/l "M_OUTER" 1 3 29, +C4<0000000000111100>;
P_0000020de1fbf090 .param/l "SAT_HIGH" 1 3 42, +C4<0000011111111011>;
P_0000020de1fbf0c8 .param/l "SAT_LOW" 1 3 41, +C4<0000000000000101>;
v0000020de1f4e8b0_0 .net "clk", 0 0, v0000020de1fc22a0_0;  1 drivers
v0000020de1f4e950_0 .var/s "mult_res0", 31 0;
v0000020de1f349d0_0 .var/s "mult_res1", 31 0;
v0000020de1f34a70_0 .net "rst_n", 0 0, v0000020de1fc1c60_0;  1 drivers
v0000020de1f34b10_0 .var/s "s1_c0", 15 0;
v0000020de1f34bb0_0 .var/s "s1_c1", 15 0;
v0000020de1f34c50_0 .var/s "s1_m0", 15 0;
v0000020de1fc1530_0 .var/s "s1_m1", 15 0;
v0000020de1fc15d0_0 .var "s1_sat_high0", 0 0;
v0000020de1fc1670_0 .var "s1_sat_high1", 0 0;
v0000020de1fc19e0_0 .var "s1_sat_low0", 0 0;
v0000020de1fc2480_0 .var "s1_sat_low1", 0 0;
v0000020de1fc25c0_0 .var "s1_valid", 0 0;
v0000020de1fc1b20_0 .var/s "s1_x0", 15 0;
v0000020de1fc1940_0 .var/s "s1_x1", 15 0;
v0000020de1fc1a80_0 .var "s2_sat_high0", 0 0;
v0000020de1fc20c0_0 .var "s2_sat_high1", 0 0;
v0000020de1fc1f80_0 .var "s2_sat_low0", 0 0;
v0000020de1fc2340_0 .var "s2_sat_low1", 0 0;
v0000020de1fc1bc0_0 .var "s2_valid", 0 0;
v0000020de1fc23e0_0 .var/s "s2_y0", 15 0;
v0000020de1fc2020_0 .var/s "s2_y1", 15 0;
v0000020de1fc1d00_0 .net "valid_in", 0 0, v0000020de1fc1da0_0;  1 drivers
v0000020de1fc2660_0 .var "valid_out", 0 0;
v0000020de1fc2160_0 .net/s "x0_in", 15 0, v0000020de1fc18a0_0;  1 drivers
v0000020de1fc2200_0 .net/s "x1_in", 15 0, v0000020de1fc3c80_0;  1 drivers
v0000020de1fc1e40_0 .var/s "y0_out", 15 0;
v0000020de1fc2520_0 .var/s "y1_out", 15 0;
E_0000020de1f69600/0 .event negedge, v0000020de1f34a70_0;
E_0000020de1f69600/1 .event posedge, v0000020de1f4e8b0_0;
E_0000020de1f69600 .event/or E_0000020de1f69600/0, E_0000020de1f69600/1;
    .scope S_0000020de1f34840;
T_2 ;
    %wait E_0000020de1f69600;
    %load/vec4 v0000020de1f34a70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020de1fc25c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000020de1fc1b20_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000020de1fc1940_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000020de1f34c50_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000020de1f34b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020de1fc19e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020de1fc15d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000020de1fc1530_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000020de1f34bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020de1fc2480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020de1fc1670_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000020de1fc1d00_0;
    %assign/vec4 v0000020de1fc25c0_0, 0;
    %load/vec4 v0000020de1fc2160_0;
    %assign/vec4 v0000020de1fc1b20_0, 0;
    %load/vec4 v0000020de1fc2200_0;
    %assign/vec4 v0000020de1fc1940_0, 0;
    %load/vec4 v0000020de1fc2160_0;
    %cmpi/s 53248, 0, 16;
    %jmp/0xz  T_2.2, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020de1fc19e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020de1fc15d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000020de1f34c50_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000020de1f34b10_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0000020de1fc2160_0;
    %cmpi/s 12288, 0, 16;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.4, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020de1fc19e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020de1fc15d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000020de1f34c50_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000020de1f34b10_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020de1fc19e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020de1fc15d0_0, 0;
    %load/vec4 v0000020de1fc2160_0;
    %cmpi/s 57344, 0, 16;
    %jmp/0xz  T_2.6, 5;
    %pushi/vec4 60, 0, 16;
    %assign/vec4 v0000020de1f34c50_0, 0;
    %pushi/vec4 286, 0, 16;
    %assign/vec4 v0000020de1f34b10_0, 0;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v0000020de1fc2160_0;
    %cmpi/s 61440, 0, 16;
    %jmp/0xz  T_2.8, 5;
    %pushi/vec4 250, 0, 16;
    %assign/vec4 v0000020de1f34c50_0, 0;
    %pushi/vec4 584, 0, 16;
    %assign/vec4 v0000020de1f34b10_0, 0;
    %jmp T_2.9;
T_2.8 ;
    %load/vec4 v0000020de1fc2160_0;
    %cmpi/s 4096, 0, 16;
    %jmp/0xz  T_2.10, 5;
    %pushi/vec4 390, 0, 16;
    %assign/vec4 v0000020de1f34c50_0, 0;
    %pushi/vec4 1024, 0, 16;
    %assign/vec4 v0000020de1f34b10_0, 0;
    %jmp T_2.11;
T_2.10 ;
    %load/vec4 v0000020de1fc2160_0;
    %cmpi/s 8192, 0, 16;
    %jmp/0xz  T_2.12, 5;
    %pushi/vec4 250, 0, 16;
    %assign/vec4 v0000020de1f34c50_0, 0;
    %pushi/vec4 1464, 0, 16;
    %assign/vec4 v0000020de1f34b10_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %pushi/vec4 60, 0, 16;
    %assign/vec4 v0000020de1f34c50_0, 0;
    %pushi/vec4 1762, 0, 16;
    %assign/vec4 v0000020de1f34b10_0, 0;
T_2.13 ;
T_2.11 ;
T_2.9 ;
T_2.7 ;
T_2.5 ;
T_2.3 ;
    %load/vec4 v0000020de1fc2200_0;
    %cmpi/s 53248, 0, 16;
    %jmp/0xz  T_2.14, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020de1fc2480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020de1fc1670_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000020de1fc1530_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000020de1f34bb0_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v0000020de1fc2200_0;
    %cmpi/s 12288, 0, 16;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.16, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020de1fc2480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020de1fc1670_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000020de1fc1530_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000020de1f34bb0_0, 0;
    %jmp T_2.17;
T_2.16 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020de1fc2480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020de1fc1670_0, 0;
    %load/vec4 v0000020de1fc2200_0;
    %cmpi/s 57344, 0, 16;
    %jmp/0xz  T_2.18, 5;
    %pushi/vec4 60, 0, 16;
    %assign/vec4 v0000020de1fc1530_0, 0;
    %pushi/vec4 286, 0, 16;
    %assign/vec4 v0000020de1f34bb0_0, 0;
    %jmp T_2.19;
T_2.18 ;
    %load/vec4 v0000020de1fc2200_0;
    %cmpi/s 61440, 0, 16;
    %jmp/0xz  T_2.20, 5;
    %pushi/vec4 250, 0, 16;
    %assign/vec4 v0000020de1fc1530_0, 0;
    %pushi/vec4 584, 0, 16;
    %assign/vec4 v0000020de1f34bb0_0, 0;
    %jmp T_2.21;
T_2.20 ;
    %load/vec4 v0000020de1fc2200_0;
    %cmpi/s 4096, 0, 16;
    %jmp/0xz  T_2.22, 5;
    %pushi/vec4 390, 0, 16;
    %assign/vec4 v0000020de1fc1530_0, 0;
    %pushi/vec4 1024, 0, 16;
    %assign/vec4 v0000020de1f34bb0_0, 0;
    %jmp T_2.23;
T_2.22 ;
    %load/vec4 v0000020de1fc2200_0;
    %cmpi/s 8192, 0, 16;
    %jmp/0xz  T_2.24, 5;
    %pushi/vec4 250, 0, 16;
    %assign/vec4 v0000020de1fc1530_0, 0;
    %pushi/vec4 1464, 0, 16;
    %assign/vec4 v0000020de1f34bb0_0, 0;
    %jmp T_2.25;
T_2.24 ;
    %pushi/vec4 60, 0, 16;
    %assign/vec4 v0000020de1fc1530_0, 0;
    %pushi/vec4 1762, 0, 16;
    %assign/vec4 v0000020de1f34bb0_0, 0;
T_2.25 ;
T_2.23 ;
T_2.21 ;
T_2.19 ;
T_2.17 ;
T_2.15 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000020de1f34840;
T_3 ;
    %wait E_0000020de1f69600;
    %load/vec4 v0000020de1f34a70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020de1fc1bc0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000020de1fc23e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000020de1fc2020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020de1fc1f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020de1fc1a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020de1fc2340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020de1fc20c0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000020de1fc25c0_0;
    %assign/vec4 v0000020de1fc1bc0_0, 0;
    %load/vec4 v0000020de1fc19e0_0;
    %assign/vec4 v0000020de1fc1f80_0, 0;
    %load/vec4 v0000020de1fc15d0_0;
    %assign/vec4 v0000020de1fc1a80_0, 0;
    %load/vec4 v0000020de1fc2480_0;
    %assign/vec4 v0000020de1fc2340_0, 0;
    %load/vec4 v0000020de1fc1670_0;
    %assign/vec4 v0000020de1fc20c0_0, 0;
    %load/vec4 v0000020de1f34c50_0;
    %pad/s 32;
    %load/vec4 v0000020de1fc1b20_0;
    %pad/s 32;
    %mul;
    %store/vec4 v0000020de1f4e950_0, 0, 32;
    %load/vec4 v0000020de1f4e950_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %load/vec4 v0000020de1f34b10_0;
    %pad/s 32;
    %add;
    %pad/s 16;
    %assign/vec4 v0000020de1fc23e0_0, 0;
    %load/vec4 v0000020de1fc1530_0;
    %pad/s 32;
    %load/vec4 v0000020de1fc1940_0;
    %pad/s 32;
    %mul;
    %store/vec4 v0000020de1f349d0_0, 0, 32;
    %load/vec4 v0000020de1f349d0_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %load/vec4 v0000020de1f34bb0_0;
    %pad/s 32;
    %add;
    %pad/s 16;
    %assign/vec4 v0000020de1fc2020_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000020de1f34840;
T_4 ;
    %wait E_0000020de1f69600;
    %load/vec4 v0000020de1f34a70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020de1fc2660_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000020de1fc1e40_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000020de1fc2520_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000020de1fc1bc0_0;
    %assign/vec4 v0000020de1fc2660_0, 0;
    %load/vec4 v0000020de1fc1f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 5, 0, 16;
    %assign/vec4 v0000020de1fc1e40_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0000020de1fc1a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 2043, 0, 16;
    %assign/vec4 v0000020de1fc1e40_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0000020de1fc23e0_0;
    %assign/vec4 v0000020de1fc1e40_0, 0;
T_4.5 ;
T_4.3 ;
    %load/vec4 v0000020de1fc2340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %pushi/vec4 5, 0, 16;
    %assign/vec4 v0000020de1fc2520_0, 0;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v0000020de1fc20c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %pushi/vec4 2043, 0, 16;
    %assign/vec4 v0000020de1fc2520_0, 0;
    %jmp T_4.9;
T_4.8 ;
    %load/vec4 v0000020de1fc2020_0;
    %assign/vec4 v0000020de1fc2520_0, 0;
T_4.9 ;
T_4.7 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000020de1eebd00;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020de1fc1760_0, 0, 32;
    %end;
    .thread T_5;
    .scope S_0000020de1eebd00;
T_6 ;
    %delay 5, 0;
    %load/vec4 v0000020de1fc22a0_0;
    %inv;
    %store/vec4 v0000020de1fc22a0_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0000020de1eebd00;
T_7 ;
    %vpi_call 2 48 "$dumpfile", "sigmoid5slices_tb.vcd" {0 0 0};
    %vpi_call 2 49 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000020de1eebd00 {0 0 0};
    %pushi/real 1342177280, 20453; load=-10.0000
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/reala v0000020de1fc3500, 4;
    %pushi/real 1273347676, 20453; load=-9.48718
    %pushi/real 1157623, 20431; load=-9.48718
    %add/wr;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/reala v0000020de1fc3500, 4;
    %pushi/real 1204518071, 20453; load=-8.97436
    %pushi/real 880050, 20431; load=-8.97436
    %add/wr;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/reala v0000020de1fc3500, 4;
    %pushi/real 1135688467, 20453; load=-8.46154
    %pushi/real 2037672, 20431; load=-8.46154
    %add/wr;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/reala v0000020de1fc3500, 4;
    %pushi/real 2133717727, 20452; load=-7.94872
    %pushi/real 2196285, 20430; load=-7.94872
    %add/wr;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/reala v0000020de1fc3500, 4;
    %pushi/real 1996058520, 20452; load=-7.43590
    %pushi/real 317226, 20430; load=-7.43590
    %add/wr;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/reala v0000020de1fc3500, 4;
    %pushi/real 1858399309, 20452; load=-6.92308
    %pushi/real 3956384, 20430; load=-6.92308
    %add/wr;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/reala v0000020de1fc3500, 4;
    %pushi/real 1720740102, 20452; load=-6.41026
    %pushi/real 2077325, 20430; load=-6.41026
    %add/wr;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/reala v0000020de1fc3500, 4;
    %pushi/real 1583080895, 20452; load=-5.89744
    %pushi/real 198266, 20430; load=-5.89744
    %add/wr;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/reala v0000020de1fc3500, 4;
    %pushi/real 1445421684, 20452; load=-5.38462
    %pushi/real 3837424, 20430; load=-5.38462
    %add/wr;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/reala v0000020de1fc3500, 4;
    %pushi/real 1307762477, 20452; load=-4.87179
    %pushi/real 1958366, 20430; load=-4.87179
    %add/wr;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/reala v0000020de1fc3500, 4;
    %pushi/real 1170103270, 20452; load=-4.35897
    %pushi/real 79307, 20430; load=-4.35897
    %add/wr;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/reala v0000020de1fc3500, 4;
    %pushi/real 2064888125, 20451; load=-3.84615
    %pushi/real 594799, 20429; load=-3.84615
    %add/wr;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/reala v0000020de1fc3500, 4;
    %pushi/real 1789569704, 20451; load=-3.33333
    %pushi/real 3678811, 20429; load=-3.33333
    %add/wr;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/reala v0000020de1fc3500, 4;
    %pushi/real 1514251289, 20451; load=-2.82051
    %pushi/real 4114997, 20429; load=-2.82051
    %add/wr;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/reala v0000020de1fc3500, 4;
    %pushi/real 1238932875, 20451; load=-2.30769
    %pushi/real 356880, 20429; load=-2.30769
    %add/wr;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/reala v0000020de1fc3500, 4;
    %pushi/real 1927228909, 20450; load=-1.79487
    %pushi/real 2687479, 20428; load=-1.79487
    %add/wr;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/reala v0000020de1fc3500, 4;
    %pushi/real 1376592079, 20450; load=-1.28205
    %pushi/real 3559851, 20428; load=-1.28205
    %add/wr;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/reala v0000020de1fc3500, 4;
    %pushi/real 1651910500, 20449; load=-0.769231
    %pushi/real 475839, 20427; load=-0.769231
    %add/wr;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/reala v0000020de1fc3500, 4;
    %pushi/real 1101273681, 20448; load=-0.256410
    %pushi/real 246864, 20426; load=-0.256410
    %add/wr;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/reala v0000020de1fc3500, 4;
    %pushi/real 1101273681, 4064; load=0.256410
    %pushi/real 246864, 4042; load=0.256410
    %add/wr;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/reala v0000020de1fc3500, 4;
    %pushi/real 1651910500, 4065; load=0.769231
    %pushi/real 475839, 4043; load=0.769231
    %add/wr;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/reala v0000020de1fc3500, 4;
    %pushi/real 1376592079, 4066; load=1.28205
    %pushi/real 3559851, 4044; load=1.28205
    %add/wr;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/reala v0000020de1fc3500, 4;
    %pushi/real 1927228909, 4066; load=1.79487
    %pushi/real 2687479, 4044; load=1.79487
    %add/wr;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/reala v0000020de1fc3500, 4;
    %pushi/real 1238932875, 4067; load=2.30769
    %pushi/real 356880, 4045; load=2.30769
    %add/wr;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/reala v0000020de1fc3500, 4;
    %pushi/real 1514251289, 4067; load=2.82051
    %pushi/real 4114997, 4045; load=2.82051
    %add/wr;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/reala v0000020de1fc3500, 4;
    %pushi/real 1789569704, 4067; load=3.33333
    %pushi/real 3678811, 4045; load=3.33333
    %add/wr;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/reala v0000020de1fc3500, 4;
    %pushi/real 2064888125, 4067; load=3.84615
    %pushi/real 594799, 4045; load=3.84615
    %add/wr;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/reala v0000020de1fc3500, 4;
    %pushi/real 1170103270, 4068; load=4.35897
    %pushi/real 79307, 4046; load=4.35897
    %add/wr;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/reala v0000020de1fc3500, 4;
    %pushi/real 1307762477, 4068; load=4.87179
    %pushi/real 1958366, 4046; load=4.87179
    %add/wr;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/reala v0000020de1fc3500, 4;
    %pushi/real 1445421684, 4068; load=5.38462
    %pushi/real 3837424, 4046; load=5.38462
    %add/wr;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/reala v0000020de1fc3500, 4;
    %pushi/real 1583080895, 4068; load=5.89744
    %pushi/real 198266, 4046; load=5.89744
    %add/wr;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/reala v0000020de1fc3500, 4;
    %pushi/real 1720740102, 4068; load=6.41026
    %pushi/real 2077325, 4046; load=6.41026
    %add/wr;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/reala v0000020de1fc3500, 4;
    %pushi/real 1858399309, 4068; load=6.92308
    %pushi/real 3956384, 4046; load=6.92308
    %add/wr;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/reala v0000020de1fc3500, 4;
    %pushi/real 1996058520, 4068; load=7.43590
    %pushi/real 317226, 4046; load=7.43590
    %add/wr;
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %store/reala v0000020de1fc3500, 4;
    %pushi/real 2133717727, 4068; load=7.94872
    %pushi/real 2196285, 4046; load=7.94872
    %add/wr;
    %ix/load 4, 35, 0;
    %flag_set/imm 4, 0;
    %store/reala v0000020de1fc3500, 4;
    %pushi/real 1135688467, 4069; load=8.46154
    %pushi/real 2037672, 4047; load=8.46154
    %add/wr;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/reala v0000020de1fc3500, 4;
    %pushi/real 1204518071, 4069; load=8.97436
    %pushi/real 880050, 4047; load=8.97436
    %add/wr;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/reala v0000020de1fc3500, 4;
    %pushi/real 1273347676, 4069; load=9.48718
    %pushi/real 1157623, 4047; load=9.48718
    %add/wr;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %store/reala v0000020de1fc3500, 4;
    %pushi/real 1342177280, 4069; load=10.0000
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %store/reala v0000020de1fc3500, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020de1fc22a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020de1fc1c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020de1fc1da0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000020de1fc18a0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000020de1fc3c80_0, 0, 16;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020de1fc1c60_0, 0, 1;
    %vpi_call 2 89 "$display", "----------------------------------------------------------------" {0 0 0};
    %vpi_call 2 90 "$display", "|   Input X (Real)  | Lane |  HW Output Y (Real) |  Hex Output |" {0 0 0};
    %vpi_call 2 91 "$display", "----------------------------------------------------------------" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020de1fc1ee0_0, 0, 32;
T_7.0 ;
    %load/vec4 v0000020de1fc1ee0_0;
    %cmpi/s 40, 0, 32;
    %jmp/0xz T_7.1, 5;
    %wait E_0000020de1f69ac0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020de1fc1da0_0, 0, 1;
    %ix/getv/s 4, v0000020de1fc1ee0_0;
    %load/ar v0000020de1fc3500, 4;
    %store/real v0000020de1f031b0_0;
    %callf/vec4 TD_sigmoid5slices_tb.to_fixed, S_0000020de1f4e590;
    %store/vec4 v0000020de1fc18a0_0, 0, 16;
    %load/vec4 v0000020de1fc1ee0_0;
    %addi 1, 0, 32;
    %cmpi/s 40, 0, 32;
    %jmp/0xz  T_7.2, 5;
    %load/vec4 v0000020de1fc1ee0_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/ar v0000020de1fc3500, 4;
    %store/real v0000020de1f031b0_0;
    %callf/vec4 TD_sigmoid5slices_tb.to_fixed, S_0000020de1f4e590;
    %store/vec4 v0000020de1fc3c80_0, 0, 16;
    %jmp T_7.3;
T_7.2 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000020de1fc3c80_0, 0, 16;
T_7.3 ;
    %load/vec4 v0000020de1fc1ee0_0;
    %addi 2, 0, 32;
    %store/vec4 v0000020de1fc1ee0_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %wait E_0000020de1f69ac0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020de1fc1da0_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 113 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_0000020de1eebd00;
T_8 ;
    %wait E_0000020de1f69ac0;
    %load/vec4 v0000020de1fc1800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0000020de1fc4040_0;
    %store/vec4 v0000020de1f31010_0, 0, 16;
    %callf/real TD_sigmoid5slices_tb.to_real, S_0000020de1f4e720;
    %vpi_call 2 121 "$display", "| %17.8f |  0   | %19.8f |     %h  |", &A<v0000020de1fc3500, v0000020de1fc1760_0 >, W<0,r>, v0000020de1fc4040_0 {0 1 0};
    %load/vec4 v0000020de1fc1760_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/ar v0000020de1fc3500, 4;
    %load/vec4 v0000020de1fc3140_0;
    %store/vec4 v0000020de1f31010_0, 0, 16;
    %callf/real TD_sigmoid5slices_tb.to_real, S_0000020de1f4e720;
    %vpi_call 2 124 "$display", "| %17.8f |  1   | %19.8f |     %h  |", W<1,r>, W<0,r>, v0000020de1fc3140_0 {0 2 0};
    %load/vec4 v0000020de1fc1760_0;
    %addi 2, 0, 32;
    %store/vec4 v0000020de1fc1760_0, 0, 32;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "sigmoid5slices_tb.v";
    "./sigmoid5slices.v";
