//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_89
.address_size 64

	// .globl	implicit_conv3d_kernel  // -- Begin function implicit_conv3d_kernel
.extern .shared .align 16 .b8 global_smem[];
                                        // @implicit_conv3d_kernel
.visible .entry implicit_conv3d_kernel(
	.param .u64 .ptr .global .align 1 implicit_conv3d_kernel_param_0,
	.param .u64 .ptr .global .align 1 implicit_conv3d_kernel_param_1,
	.param .u64 .ptr .global .align 1 implicit_conv3d_kernel_param_2,
	.param .u64 .ptr .global .align 1 implicit_conv3d_kernel_param_3,
	.param .u32 implicit_conv3d_kernel_param_4,
	.param .u32 implicit_conv3d_kernel_param_5,
	.param .u32 implicit_conv3d_kernel_param_6,
	.param .u32 implicit_conv3d_kernel_param_7,
	.param .u32 implicit_conv3d_kernel_param_8,
	.param .u64 .ptr .global .align 1 implicit_conv3d_kernel_param_9
)
.reqntid 64, 1, 1
{
	.reg .pred 	%p<102>;
	.reg .b16 	%rs<227>;
	.reg .b32 	%r<398>;
	.reg .b64 	%rd<157>;
	.loc	1 32 0                          // triton_spconv.py:32:0
$L__func_begin0:
	.loc	1 32 0                          // triton_spconv.py:32:0

// %bb.0:
	ld.param.u32 	%r104, [implicit_conv3d_kernel_param_7];
	ld.param.u32 	%r102, [implicit_conv3d_kernel_param_5];
	ld.param.u64 	%rd50, [implicit_conv3d_kernel_param_3];
$L__tmp0:
	.loc	1 47 24                         // triton_spconv.py:47:24
	mov.u32 	%r105, %ctaid.x;
$L__tmp1:
	.loc	2 40 22                         // standard.py:40:22
	add.s32 	%r106, %r102, 31;
	.loc	2 40 28                         // standard.py:40:28
	shr.s32 	%r107, %r106, 31;
	shr.u32 	%r108, %r107, 27;
	add.s32 	%r109, %r106, %r108;
	shr.s32 	%r110, %r109, 5;
$L__tmp2:
	.loc	1 51 20                         // triton_spconv.py:51:20
	div.s32 	%r1, %r105, %r110;
	.loc	1 50 18                         // triton_spconv.py:50:18
	mul.lo.s32 	%r112, %r1, %r110;
	sub.s32 	%r113, %r105, %r112;
	ld.param.u32 	%r114, [implicit_conv3d_kernel_param_8];
	.loc	1 53 19                         // triton_spconv.py:53:19
	mul.lo.s32 	%r115, %r114, %r114;
	.loc	1 53 23                         // triton_spconv.py:53:23
	mul.lo.s32 	%r2, %r115, %r114;
	.loc	1 56 38                         // triton_spconv.py:56:38
	mov.u32 	%r3, %tid.x;
	and.b32  	%r4, %r3, 16;
	and.b32  	%r5, %r3, 32;
	and.b32  	%r8, %r3, 31;
	.loc	1 56 57                         // triton_spconv.py:56:57
	shl.b32 	%r9, %r113, 5;
	.loc	1 58 19                         // triton_spconv.py:58:19
	setp.gt.s32 	%p1, %r2, 0;
	mov.u32 	%r378, global_smem;
	@%p1 bra 	$L__BB0_2;
	bra.uni 	$L__BB0_1;
$L__BB0_2:                              // %.lr.ph36
	.loc	1 0 19                          // triton_spconv.py:0:19
	ld.param.u32 	%r103, [implicit_conv3d_kernel_param_6];
	ld.param.u32 	%r101, [implicit_conv3d_kernel_param_4];
	ld.param.u64 	%rd49, [implicit_conv3d_kernel_param_2];
	ld.param.u64 	%rd48, [implicit_conv3d_kernel_param_1];
	ld.param.u64 	%rd47, [implicit_conv3d_kernel_param_0];
	.loc	1 56 0                          // triton_spconv.py:56:0
	bfe.u32 	%r6, %r3, 4, 2;
	and.b32  	%r7, %r3, 15;
	or.b32  	%r10, %r9, %r6;
	or.b32  	%r11, %r10, 4;
	or.b32  	%r12, %r10, 8;
	or.b32  	%r13, %r10, 12;
	or.b32  	%r14, %r10, 16;
	or.b32  	%r15, %r10, 20;
	or.b32  	%r16, %r10, 24;
	or.b32  	%r17, %r10, 28;
	or.b32  	%r18, %r9, %r8;
	.loc	1 56 68                         // triton_spconv.py:56:68
	mul.lo.s32 	%r118, %r18, %r2;
	.loc	1 56 24                         // triton_spconv.py:56:24
	mul.wide.s32 	%rd51, %r118, 4;
	add.s64 	%rd154, %rd48, %rd51;
	.loc	1 56 68                         // triton_spconv.py:56:68
	mul.lo.s32 	%r119, %r17, %r2;
	.loc	1 56 24                         // triton_spconv.py:56:24
	mul.wide.s32 	%rd52, %r119, 4;
	add.s64 	%rd146, %rd48, %rd52;
	.loc	1 56 68                         // triton_spconv.py:56:68
	shl.b32 	%r120, %r2, 2;
	sub.s32 	%r121, %r119, %r120;
	.loc	1 56 24                         // triton_spconv.py:56:24
	mul.wide.s32 	%rd53, %r121, 4;
	add.s64 	%rd147, %rd48, %rd53;
	.loc	1 56 68                         // triton_spconv.py:56:68
	sub.s32 	%r122, %r121, %r120;
	.loc	1 56 24                         // triton_spconv.py:56:24
	mul.wide.s32 	%rd54, %r122, 4;
	add.s64 	%rd148, %rd48, %rd54;
	.loc	1 56 68                         // triton_spconv.py:56:68
	sub.s32 	%r123, %r122, %r120;
	.loc	1 56 24                         // triton_spconv.py:56:24
	mul.wide.s32 	%rd55, %r123, 4;
	add.s64 	%rd149, %rd48, %rd55;
	.loc	1 56 68                         // triton_spconv.py:56:68
	sub.s32 	%r124, %r123, %r120;
	.loc	1 56 24                         // triton_spconv.py:56:24
	mul.wide.s32 	%rd56, %r124, 4;
	add.s64 	%rd150, %rd48, %rd56;
	.loc	1 56 68                         // triton_spconv.py:56:68
	sub.s32 	%r125, %r124, %r120;
	.loc	1 56 24                         // triton_spconv.py:56:24
	mul.wide.s32 	%rd57, %r125, 4;
	add.s64 	%rd151, %rd48, %rd57;
	.loc	1 56 68                         // triton_spconv.py:56:68
	sub.s32 	%r126, %r125, %r120;
	.loc	1 56 24                         // triton_spconv.py:56:24
	mul.wide.s32 	%rd58, %r126, 4;
	add.s64 	%rd152, %rd48, %rd58;
	.loc	1 56 68                         // triton_spconv.py:56:68
	mul.lo.s32 	%r127, %r10, %r2;
	.loc	1 56 24                         // triton_spconv.py:56:24
	mul.wide.s32 	%rd59, %r127, 4;
	add.s64 	%rd153, %rd48, %rd59;
	.loc	1 56 38                         // triton_spconv.py:56:38
	and.b32  	%r128, %r3, 8;
	add.s32 	%r21, %r103, 15;
	shr.s32 	%r129, %r21, 31;
	shr.u32 	%r130, %r129, 28;
	add.s32 	%r131, %r21, %r130;
	shr.s32 	%r132, %r131, 4;
	shr.u32 	%r397, %r5, 5;
	or.b32  	%r133, %r397, 2;
	or.b32  	%r134, %r397, 4;
	or.b32  	%r135, %r397, 6;
	or.b32  	%r136, %r397, 8;
	or.b32  	%r137, %r397, 10;
	or.b32  	%r138, %r397, 12;
	or.b32  	%r139, %r397, 14;
	shl.b32 	%r140, %r1, 5;
	mul.lo.s32 	%r23, %r2, %r103;
	or.b32  	%r396, %r140, %r8;
	shl.b32 	%r141, %r3, 1;
	and.b32  	%r142, %r141, 126;
	add.s32 	%r25, %r378, %r142;
	and.b32  	%r144, %r3, 7;
	or.b32  	%r145, %r144, 8;
	xor.b32  	%r146, %r145, %r128;
	shl.b32 	%r147, %r146, 1;
	shl.b32 	%r148, %r6, 5;
	or.b32  	%r149, %r148, %r147;
	add.s32 	%r26, %r378, %r149;
	add.s32 	%r150, %r378, 1024;
	add.s32 	%r27, %r150, %r142;
	or.b32  	%r151, %r146, %r4;
	shl.b32 	%r152, %r133, 6;
	shl.b32 	%r153, %r151, 1;
	or.b32  	%r154, %r152, %r153;
	add.s32 	%r28, %r150, %r154;
	or.b32  	%r155, %r7, 16;
	xor.b32  	%r156, %r155, %r4;
	shl.b32 	%r157, %r134, 6;
	shl.b32 	%r158, %r156, 1;
	or.b32  	%r159, %r157, %r158;
	add.s32 	%r29, %r150, %r159;
	or.b32  	%r160, %r144, 24;
	and.b32  	%r161, %r3, 24;
	xor.b32  	%r162, %r160, %r161;
	shl.b32 	%r163, %r135, 6;
	shl.b32 	%r164, %r162, 1;
	or.b32  	%r165, %r163, %r164;
	add.s32 	%r30, %r150, %r165;
	shl.b32 	%r166, %r8, 1;
	shl.b32 	%r167, %r136, 6;
	or.b32  	%r168, %r167, %r166;
	add.s32 	%r31, %r150, %r168;
	shl.b32 	%r169, %r137, 6;
	or.b32  	%r170, %r169, %r153;
	add.s32 	%r32, %r150, %r170;
	shl.b32 	%r171, %r138, 6;
	or.b32  	%r172, %r171, %r158;
	add.s32 	%r33, %r150, %r172;
	shl.b32 	%r173, %r139, 6;
	or.b32  	%r174, %r173, %r164;
	add.s32 	%r34, %r150, %r174;
	shl.b32 	%r175, %r3, 2;
	and.b32  	%r176, %r175, 16;
	xor.b32  	%r177, %r176, %r4;
	shl.b32 	%r178, %r7, 5;
	or.b32  	%r179, %r178, %r177;
	add.s32 	%r219, %r378, %r179;
	shl.b32 	%r180, %r155, 5;
	or.b32  	%r181, %r180, %r177;
	add.s32 	%r224, %r378, %r181;
	and.b32  	%r182, %r175, 8;
	or.b32  	%r183, %r182, %r176;
	shr.u32 	%r184, %r5, 2;
	xor.b32  	%r185, %r183, %r184;
	or.b32  	%r186, %r185, %r178;
	shl.b32 	%r187, %r186, 1;
	add.s32 	%r227, %r150, %r187;
	or.b32  	%r188, %r182, 16;
	or.b32  	%r189, %r184, %r176;
	xor.b32  	%r190, %r189, %r188;
	or.b32  	%r191, %r190, %r178;
	shl.b32 	%r192, %r191, 1;
	add.s32 	%r230, %r150, %r192;
	.loc	1 58 19                         // triton_spconv.py:58:19
	cvt.u64.u32 	%rd10, %r7;
	cvt.s64.s32 	%rd11, %r103;
	cvt.u64.u32 	%rd12, %r132;
	shr.u32 	%r193, %r3, 5;
	cvt.u64.u32 	%rd60, %r193;
	and.b64  	%rd145, %rd60, 1;
	cvt.u64.u32 	%rd14, %r103;
	mad.lo.s32 	%r386, %r104, %r139, %r140;
	mul.lo.s32 	%r40, %r104, %r103;
	shl.b32 	%r41, %r104, 4;
	mad.lo.s32 	%r385, %r104, %r138, %r140;
	mad.lo.s32 	%r384, %r104, %r137, %r140;
	mad.lo.s32 	%r383, %r104, %r136, %r140;
	mad.lo.s32 	%r382, %r104, %r135, %r140;
	mad.lo.s32 	%r381, %r104, %r134, %r140;
	mad.lo.s32 	%r380, %r104, %r133, %r140;
	mad.lo.s32 	%r379, %r104, %r397, %r140;
	mov.b32 	%r387, 0;
	mov.b16 	%rs195, 0x0000;
	setp.lt.s32 	%p10, %r18, %r102;
	setp.lt.s32 	%p9, %r17, %r102;
	setp.lt.s32 	%p8, %r16, %r102;
	setp.lt.s32 	%p7, %r15, %r102;
	mov.u16 	%rs196, %rs195;
	mov.u16 	%rs197, %rs195;
	mov.u16 	%rs198, %rs195;
	mov.u16 	%rs199, %rs195;
	mov.u16 	%rs200, %rs195;
	mov.u16 	%rs201, %rs195;
	mov.u16 	%rs202, %rs195;
	mov.u16 	%rs203, %rs195;
	mov.u16 	%rs204, %rs195;
	mov.u16 	%rs205, %rs195;
	mov.u16 	%rs206, %rs195;
	mov.u16 	%rs207, %rs195;
	mov.u16 	%rs208, %rs195;
	mov.u16 	%rs209, %rs195;
	mov.u16 	%rs210, %rs195;
	bra.uni 	$L__BB0_3;
$L__BB0_7:                              // %.loopexit
                                        //   in Loop: Header=BB0_3 Depth=1
	.loc	1 82 19                         // triton_spconv.py:82:19
	add.s64 	%rd153, %rd153, 4;
	add.s64 	%rd152, %rd152, 4;
	add.s64 	%rd151, %rd151, 4;
	add.s64 	%rd150, %rd150, 4;
	add.s64 	%rd149, %rd149, 4;
	add.s64 	%rd148, %rd148, 4;
	add.s64 	%rd147, %rd147, 4;
	add.s64 	%rd146, %rd146, 4;
	add.s64 	%rd154, %rd154, 4;
	.loc	1 58 19                         // triton_spconv.py:58:19
	add.s32 	%r387, %r387, 1;
	add.s64 	%rd145, %rd145, %rd14;
	add.s32 	%r386, %r386, %r40;
	add.s32 	%r385, %r385, %r40;
	add.s32 	%r384, %r384, %r40;
	add.s32 	%r383, %r383, %r40;
	add.s32 	%r382, %r382, %r40;
	add.s32 	%r381, %r381, %r40;
	add.s32 	%r380, %r380, %r40;
	add.s32 	%r379, %r379, %r40;
	setp.ne.s32 	%p52, %r387, %r2;
	@%p52 bra 	$L__BB0_3;
	bra.uni 	$L__BB0_8;
$L__BB0_3:                              // =>This Loop Header: Depth=1
                                        //     Child Loop BB0_6 Depth 2
	.loc	1 60 81                         // triton_spconv.py:60:81
	setp.lt.s32 	%p6, %r14, %r102;
	setp.lt.s32 	%p5, %r13, %r102;
	setp.lt.s32 	%p4, %r12, %r102;
	setp.lt.s32 	%p3, %r11, %r102;
	setp.lt.s32 	%p2, %r10, %r102;
	.loc	1 60 23                         // triton_spconv.py:60:23
	// begin inline asm
	mov.u32 %r194, 0xffffffffffffffff;
	@%p2 ld.global.b32 { %r194 }, [ %rd153 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r195, 0xffffffffffffffff;
	@%p3 ld.global.b32 { %r195 }, [ %rd152 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r196, 0xffffffffffffffff;
	@%p4 ld.global.b32 { %r196 }, [ %rd151 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r197, 0xffffffffffffffff;
	@%p5 ld.global.b32 { %r197 }, [ %rd150 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r198, 0xffffffffffffffff;
	@%p6 ld.global.b32 { %r198 }, [ %rd149 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r199, 0xffffffffffffffff;
	@%p7 ld.global.b32 { %r199 }, [ %rd148 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r200, 0xffffffffffffffff;
	@%p8 ld.global.b32 { %r200 }, [ %rd147 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r201, 0xffffffffffffffff;
	@%p9 ld.global.b32 { %r201 }, [ %rd146 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r202, 0xffffffffffffffff;
	@%p10 ld.global.b32 { %r202 }, [ %rd154 + 0 ];
	// end inline asm
	.loc	1 62 27                         // triton_spconv.py:62:27
	setp.gt.s32 	%p11, %r202, -1;
	.loc	1 62 43                         // triton_spconv.py:62:43
	setp.lt.s32 	%p12, %r202, %r101;
	.loc	1 62 36                         // triton_spconv.py:62:36
	and.pred  	%p13, %p11, %p12;
	.loc	1 62 50                         // triton_spconv.py:62:50
	selp.u32 	%r203, 1, 0, %p13;
	mov.b32 	%r204, -1;
	redux.sync.or.b32 %r205, %r203, %r204;
	and.b32  	%r206, %r205, 1;
	setp.eq.b32 	%p14, %r206, 1;
	.loc	1 62 11                         // triton_spconv.py:62:11
	not.pred 	%p15, %p14;
	@%p15 bra 	$L__BB0_7;
// %bb.4:                               //   in Loop: Header=BB0_3 Depth=1
	.loc	1 0 11                          // triton_spconv.py:0:11
	setp.lt.s32 	%p16, %r21, 16;
	.loc	1 63 28                         // triton_spconv.py:63:28
	@%p16 bra 	$L__BB0_7;
// %bb.5:                               // %.lr.ph.preheader
                                        //   in Loop: Header=BB0_3 Depth=1
	.loc	1 0 0                           // triton_spconv.py:0:0
	mul.lo.s32 	%r66, %r194, %r103;
	mul.lo.s32 	%r67, %r195, %r103;
	mul.lo.s32 	%r68, %r196, %r103;
	mul.lo.s32 	%r69, %r197, %r103;
	mul.lo.s32 	%r70, %r198, %r103;
	mul.lo.s32 	%r71, %r199, %r103;
	mul.lo.s32 	%r72, %r200, %r103;
	mul.lo.s32 	%r73, %r201, %r103;
	.loc	1 63 28                         // triton_spconv.py:63:28
	add.s32 	%r207, %r7, %r73;
	cvt.u64.u32 	%rd25, %r207;
	add.s32 	%r208, %r7, %r72;
	cvt.u64.u32 	%rd26, %r208;
	add.s32 	%r209, %r7, %r71;
	cvt.u64.u32 	%rd27, %r209;
	add.s32 	%r210, %r7, %r70;
	cvt.u64.u32 	%rd28, %r210;
	add.s32 	%r211, %r7, %r69;
	cvt.u64.u32 	%rd29, %r211;
	add.s32 	%r212, %r7, %r68;
	cvt.u64.u32 	%rd30, %r212;
	add.s32 	%r213, %r7, %r67;
	cvt.u64.u32 	%rd31, %r213;
	add.s32 	%r214, %r7, %r66;
	cvt.u64.u32 	%rd32, %r214;
	mov.b64 	%rd155, 0;
	mov.u32 	%r388, %r379;
	mov.u32 	%r389, %r380;
	mov.u32 	%r390, %r381;
	mov.u32 	%r391, %r382;
	mov.u32 	%r392, %r383;
	mov.u32 	%r393, %r384;
	mov.u32 	%r394, %r385;
	mov.u32 	%r395, %r386;
	mov.u64 	%rd156, %rd12;
$L__BB0_6:                              // %.lr.ph
                                        //   Parent Loop BB0_3 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	.loc	1 67 43                         // triton_spconv.py:67:43
	setp.ne.s32 	%p33, %r201, -1;
	setp.ne.s32 	%p34, %r200, -1;
	setp.ne.s32 	%p35, %r199, -1;
	setp.ne.s32 	%p36, %r198, -1;
	setp.ne.s32 	%p37, %r197, -1;
	setp.ne.s32 	%p38, %r196, -1;
	setp.ne.s32 	%p39, %r195, -1;
	setp.ne.s32 	%p40, %r194, -1;
	setp.lt.s32 	%p41, %r396, %r104;
	.loc	1 66 89                         // triton_spconv.py:66:89
	add.s64 	%rd87, %rd32, %rd155;
	add.s64 	%rd88, %rd31, %rd155;
	add.s64 	%rd89, %rd30, %rd155;
	add.s64 	%rd90, %rd29, %rd155;
	add.s64 	%rd91, %rd28, %rd155;
	add.s64 	%rd92, %rd27, %rd155;
	add.s64 	%rd93, %rd26, %rd155;
	.loc	1 66 36                         // triton_spconv.py:66:36
	add.s64 	%rd94, %rd25, %rd155;
	cvt.u32.u64 	%r271, %rd87;
	mul.wide.s32 	%rd95, %r271, 2;
	add.s64 	%rd71, %rd47, %rd95;
	cvt.u32.u64 	%r272, %rd88;
	mul.wide.s32 	%rd96, %r272, 2;
	add.s64 	%rd72, %rd47, %rd96;
	cvt.u32.u64 	%r273, %rd89;
	mul.wide.s32 	%rd97, %r273, 2;
	add.s64 	%rd73, %rd47, %rd97;
	cvt.u32.u64 	%r274, %rd90;
	mul.wide.s32 	%rd98, %r274, 2;
	add.s64 	%rd74, %rd47, %rd98;
	cvt.u32.u64 	%r275, %rd91;
	mul.wide.s32 	%rd99, %r275, 2;
	add.s64 	%rd75, %rd47, %rd99;
	cvt.u32.u64 	%r276, %rd92;
	mul.wide.s32 	%rd100, %r276, 2;
	add.s64 	%rd76, %rd47, %rd100;
	cvt.u32.u64 	%r277, %rd93;
	mul.wide.s32 	%rd101, %r277, 2;
	add.s64 	%rd77, %rd47, %rd101;
	cvt.u32.u64 	%r278, %rd94;
	mul.wide.s32 	%rd102, %r278, 2;
	add.s64 	%rd78, %rd47, %rd102;
	.loc	1 67 98                         // triton_spconv.py:67:98
	add.s64 	%rd103, %rd10, %rd155;
	setp.lt.s64 	%p42, %rd103, %rd11;
	.loc	1 67 50                         // triton_spconv.py:67:50
	and.pred  	%p17, %p40, %p42;
	and.pred  	%p18, %p39, %p42;
	and.pred  	%p19, %p38, %p42;
	and.pred  	%p20, %p37, %p42;
	and.pred  	%p21, %p36, %p42;
	and.pred  	%p22, %p35, %p42;
	and.pred  	%p23, %p34, %p42;
	and.pred  	%p24, %p33, %p42;
	.loc	1 70 54                         // triton_spconv.py:70:54
	add.s64 	%rd104, %rd145, %rd155;
	.loc	1 72 22                         // triton_spconv.py:72:22
	add.s32 	%r279, %r8, %r388;
	add.s32 	%r280, %r8, %r389;
	add.s32 	%r281, %r8, %r390;
	add.s32 	%r282, %r8, %r391;
	add.s32 	%r283, %r8, %r392;
	add.s32 	%r284, %r8, %r393;
	add.s32 	%r285, %r8, %r394;
	.loc	1 70 20                         // triton_spconv.py:70:20
	add.s32 	%r286, %r8, %r395;
	mul.wide.s32 	%rd105, %r279, 2;
	add.s64 	%rd79, %rd49, %rd105;
	mul.wide.s32 	%rd106, %r280, 2;
	add.s64 	%rd80, %rd49, %rd106;
	mul.wide.s32 	%rd107, %r281, 2;
	add.s64 	%rd81, %rd49, %rd107;
	mul.wide.s32 	%rd108, %r282, 2;
	add.s64 	%rd82, %rd49, %rd108;
	mul.wide.s32 	%rd109, %r283, 2;
	add.s64 	%rd83, %rd49, %rd109;
	mul.wide.s32 	%rd110, %r284, 2;
	add.s64 	%rd84, %rd49, %rd110;
	mul.wide.s32 	%rd111, %r285, 2;
	add.s64 	%rd85, %rd49, %rd111;
	mul.wide.s32 	%rd112, %r286, 2;
	add.s64 	%rd86, %rd49, %rd112;
	cvt.u32.u64 	%r287, %rd104;
	.loc	1 74 72                         // triton_spconv.py:74:72
	setp.lt.s32 	%p43, %r287, %r23;
	add.s32 	%r288, %r287, 2;
	setp.lt.s32 	%p44, %r288, %r23;
	add.s32 	%r289, %r287, 4;
	setp.lt.s32 	%p45, %r289, %r23;
	add.s32 	%r290, %r287, 6;
	setp.lt.s32 	%p46, %r290, %r23;
	add.s32 	%r291, %r287, 8;
	setp.lt.s32 	%p47, %r291, %r23;
	add.s32 	%r292, %r287, 10;
	setp.lt.s32 	%p48, %r292, %r23;
	add.s32 	%r293, %r287, 12;
	setp.lt.s32 	%p49, %r293, %r23;
	add.s32 	%r294, %r287, 14;
	setp.lt.s32 	%p50, %r294, %r23;
	.loc	1 75 20                         // triton_spconv.py:75:20
	and.pred  	%p25, %p41, %p43;
	and.pred  	%p26, %p41, %p44;
	and.pred  	%p27, %p41, %p45;
	and.pred  	%p28, %p41, %p46;
	and.pred  	%p29, %p41, %p47;
	and.pred  	%p30, %p41, %p48;
	and.pred  	%p31, %p41, %p49;
	and.pred  	%p32, %p41, %p50;
	mov.b16 	%rs100, 0;
	.loc	1 78 39                         // triton_spconv.py:78:39
	// begin inline asm
	mov.u16 %rs99, %rs100;
	@%p17 ld.global.b16 { %rs99 }, [ %rd71 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs101, %rs100;
	@%p18 ld.global.b16 { %rs101 }, [ %rd72 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs103, %rs100;
	@%p19 ld.global.b16 { %rs103 }, [ %rd73 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs105, %rs100;
	@%p20 ld.global.b16 { %rs105 }, [ %rd74 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs107, %rs100;
	@%p21 ld.global.b16 { %rs107 }, [ %rd75 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs109, %rs100;
	@%p22 ld.global.b16 { %rs109 }, [ %rd76 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs111, %rs100;
	@%p23 ld.global.b16 { %rs111 }, [ %rd77 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs113, %rs100;
	@%p24 ld.global.b16 { %rs113 }, [ %rd78 + 0 ];
	// end inline asm
	bar.sync 	0;
	st.shared.u16 	[%r25], %rs99;
	st.shared.u16 	[%r26+128], %rs101;
	st.shared.u16 	[%r25+256], %rs103;
	st.shared.u16 	[%r26+384], %rs105;
	st.shared.u16 	[%r25+512], %rs107;
	st.shared.u16 	[%r26+640], %rs109;
	st.shared.u16 	[%r25+768], %rs111;
	st.shared.u16 	[%r26+896], %rs113;
	.loc	1 79 36                         // triton_spconv.py:79:36
	// begin inline asm
	mov.u16 %rs115, %rs100;
	@%p25 ld.global.b16 { %rs115 }, [ %rd79 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs117, %rs100;
	@%p26 ld.global.b16 { %rs117 }, [ %rd80 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs119, %rs100;
	@%p27 ld.global.b16 { %rs119 }, [ %rd81 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs121, %rs100;
	@%p28 ld.global.b16 { %rs121 }, [ %rd82 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs123, %rs100;
	@%p29 ld.global.b16 { %rs123 }, [ %rd83 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs125, %rs100;
	@%p30 ld.global.b16 { %rs125 }, [ %rd84 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs127, %rs100;
	@%p31 ld.global.b16 { %rs127 }, [ %rd85 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs129, %rs100;
	@%p32 ld.global.b16 { %rs129 }, [ %rd86 + 0 ];
	// end inline asm
	st.shared.u16 	[%r27], %rs115;
	st.shared.u16 	[%r28], %rs117;
	st.shared.u16 	[%r29], %rs119;
	st.shared.u16 	[%r30], %rs121;
	st.shared.u16 	[%r31], %rs123;
	st.shared.u16 	[%r32], %rs125;
	st.shared.u16 	[%r33], %rs127;
	st.shared.u16 	[%r34], %rs129;
	.loc	1 78 39                         // triton_spconv.py:78:39
	bar.sync 	0;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r235, %r236, %r237, %r238}, [%r219];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r255, %r256, %r257, %r258}, [%r224];
	// end inline asm
	.loc	1 79 36                         // triton_spconv.py:79:36
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x2.trans.shared.b16 {%r239, %r240}, [%r227];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x2.trans.shared.b16 {%r249, %r250}, [%r230];
	// end inline asm
	.loc	1 81 37                         // triton_spconv.py:81:37
	mov.b32 	%r231, {%rs195, %rs196};
	mov.b32 	%r232, {%rs197, %rs198};
	mov.b32 	%r241, {%rs199, %rs200};
	mov.b32 	%r242, {%rs201, %rs202};
	mov.b32 	%r251, {%rs203, %rs204};
	mov.b32 	%r252, {%rs205, %rs206};
	mov.b32 	%r261, {%rs207, %rs208};
	mov.b32 	%r262, {%rs209, %rs210};
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 { %r231, %r232 }, { %r235, %r236, %r237, %r238 }, { %r239, %r240 }, { %r231, %r232 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 { %r241, %r242 }, { %r235, %r236, %r237, %r238 }, { %r249, %r250 }, { %r241, %r242 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 { %r251, %r252 }, { %r255, %r256, %r257, %r258 }, { %r239, %r240 }, { %r251, %r252 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 { %r261, %r262 }, { %r255, %r256, %r257, %r258 }, { %r249, %r250 }, { %r261, %r262 };
	// end inline asm
	mov.b32 	{%rs195, %rs196}, %r231;
	mov.b32 	{%rs197, %rs198}, %r232;
	mov.b32 	{%rs199, %rs200}, %r241;
	mov.b32 	{%rs201, %rs202}, %r242;
	mov.b32 	{%rs203, %rs204}, %r251;
	mov.b32 	{%rs205, %rs206}, %r252;
	mov.b32 	{%rs207, %rs208}, %r261;
	mov.b32 	{%rs209, %rs210}, %r262;
	.loc	1 63 28                         // triton_spconv.py:63:28
	add.s64 	%rd156, %rd156, -1;
	add.s64 	%rd155, %rd155, 16;
	add.s32 	%r395, %r395, %r41;
	add.s32 	%r394, %r394, %r41;
	add.s32 	%r393, %r393, %r41;
	add.s32 	%r392, %r392, %r41;
	add.s32 	%r391, %r391, %r41;
	add.s32 	%r390, %r390, %r41;
	add.s32 	%r389, %r389, %r41;
	add.s32 	%r388, %r388, %r41;
	setp.ne.s64 	%p51, %rd156, 0;
	@%p51 bra 	$L__BB0_6;
	bra.uni 	$L__BB0_7;
$L__BB0_1:                              // %.._crit_edge_crit_edge
	.loc	1 84 31                         // triton_spconv.py:84:31
	shr.u32 	%r397, %r5, 5;
	.loc	1 86 19                         // triton_spconv.py:86:19
	shl.b32 	%r116, %r1, 5;
	.loc	1 85 10                         // triton_spconv.py:85:10
	or.b32  	%r396, %r116, %r8;
	mov.b16 	%rs195, 0;
	mov.u16 	%rs196, %rs195;
	mov.u16 	%rs197, %rs195;
	mov.u16 	%rs198, %rs195;
	mov.u16 	%rs199, %rs195;
	mov.u16 	%rs200, %rs195;
	mov.u16 	%rs201, %rs195;
	mov.u16 	%rs202, %rs195;
	mov.u16 	%rs203, %rs195;
	mov.u16 	%rs204, %rs195;
	mov.u16 	%rs205, %rs195;
	mov.u16 	%rs206, %rs195;
	mov.u16 	%rs207, %rs195;
	mov.u16 	%rs208, %rs195;
	mov.u16 	%rs209, %rs195;
	mov.u16 	%rs210, %rs195;
$L__BB0_8:                              // %._crit_edge
	.loc	1 84 42                         // triton_spconv.py:84:42
	or.b32  	%r311, %r9, %r397;
	or.b32  	%r312, %r311, 2;
	or.b32  	%r313, %r311, 4;
	or.b32  	%r314, %r311, 6;
	or.b32  	%r315, %r311, 8;
	or.b32  	%r316, %r311, 10;
	or.b32  	%r317, %r311, 12;
	or.b32  	%r318, %r311, 14;
	or.b32  	%r319, %r311, 16;
	or.b32  	%r320, %r311, 18;
	or.b32  	%r321, %r311, 20;
	or.b32  	%r322, %r311, 22;
	or.b32  	%r323, %r311, 24;
	or.b32  	%r324, %r311, 26;
	or.b32  	%r325, %r311, 28;
	or.b32  	%r326, %r311, 30;
	.loc	1 86 10                         // triton_spconv.py:86:10
	mad.lo.s32 	%r327, %r311, %r104, %r396;
	mad.lo.s32 	%r328, %r312, %r104, %r396;
	mad.lo.s32 	%r329, %r313, %r104, %r396;
	mad.lo.s32 	%r330, %r314, %r104, %r396;
	mad.lo.s32 	%r331, %r315, %r104, %r396;
	mad.lo.s32 	%r332, %r316, %r104, %r396;
	mad.lo.s32 	%r333, %r317, %r104, %r396;
	mad.lo.s32 	%r334, %r318, %r104, %r396;
	mad.lo.s32 	%r335, %r319, %r104, %r396;
	mad.lo.s32 	%r336, %r320, %r104, %r396;
	mad.lo.s32 	%r337, %r321, %r104, %r396;
	mad.lo.s32 	%r338, %r322, %r104, %r396;
	mad.lo.s32 	%r339, %r323, %r104, %r396;
	mad.lo.s32 	%r340, %r324, %r104, %r396;
	mad.lo.s32 	%r341, %r325, %r104, %r396;
	mad.lo.s32 	%r342, %r326, %r104, %r396;
	.loc	1 84 8                          // triton_spconv.py:84:8
	mul.wide.s32 	%rd129, %r327, 2;
	add.s64 	%rd113, %rd50, %rd129;
	mul.wide.s32 	%rd130, %r328, 2;
	add.s64 	%rd114, %rd50, %rd130;
	mul.wide.s32 	%rd131, %r329, 2;
	add.s64 	%rd115, %rd50, %rd131;
	mul.wide.s32 	%rd132, %r330, 2;
	add.s64 	%rd116, %rd50, %rd132;
	mul.wide.s32 	%rd133, %r331, 2;
	add.s64 	%rd117, %rd50, %rd133;
	mul.wide.s32 	%rd134, %r332, 2;
	add.s64 	%rd118, %rd50, %rd134;
	mul.wide.s32 	%rd135, %r333, 2;
	add.s64 	%rd119, %rd50, %rd135;
	mul.wide.s32 	%rd136, %r334, 2;
	add.s64 	%rd120, %rd50, %rd136;
	mul.wide.s32 	%rd137, %r335, 2;
	add.s64 	%rd121, %rd50, %rd137;
	mul.wide.s32 	%rd138, %r336, 2;
	add.s64 	%rd122, %rd50, %rd138;
	mul.wide.s32 	%rd139, %r337, 2;
	add.s64 	%rd123, %rd50, %rd139;
	mul.wide.s32 	%rd140, %r338, 2;
	add.s64 	%rd124, %rd50, %rd140;
	mul.wide.s32 	%rd141, %r339, 2;
	add.s64 	%rd125, %rd50, %rd141;
	mul.wide.s32 	%rd142, %r340, 2;
	add.s64 	%rd126, %rd50, %rd142;
	mul.wide.s32 	%rd143, %r341, 2;
	add.s64 	%rd127, %rd50, %rd143;
	mul.wide.s32 	%rd144, %r342, 2;
	add.s64 	%rd128, %rd50, %rd144;
	.loc	1 88 67                         // triton_spconv.py:88:67
	setp.lt.s32 	%p85, %r311, %r102;
	setp.lt.s32 	%p86, %r312, %r102;
	setp.lt.s32 	%p87, %r313, %r102;
	setp.lt.s32 	%p88, %r314, %r102;
	setp.lt.s32 	%p89, %r315, %r102;
	setp.lt.s32 	%p90, %r316, %r102;
	setp.lt.s32 	%p91, %r317, %r102;
	setp.lt.s32 	%p92, %r318, %r102;
	setp.lt.s32 	%p93, %r319, %r102;
	setp.lt.s32 	%p94, %r320, %r102;
	setp.lt.s32 	%p95, %r321, %r102;
	setp.lt.s32 	%p96, %r322, %r102;
	setp.lt.s32 	%p97, %r323, %r102;
	setp.lt.s32 	%p98, %r324, %r102;
	setp.lt.s32 	%p99, %r325, %r102;
	setp.lt.s32 	%p100, %r326, %r102;
	.loc	1 89 62                         // triton_spconv.py:89:62
	setp.lt.s32 	%p101, %r396, %r104;
	.loc	1 89 8                          // triton_spconv.py:89:8
	and.pred  	%p69, %p85, %p101;
	and.pred  	%p70, %p86, %p101;
	and.pred  	%p71, %p87, %p101;
	and.pred  	%p72, %p88, %p101;
	and.pred  	%p73, %p89, %p101;
	and.pred  	%p74, %p90, %p101;
	and.pred  	%p75, %p91, %p101;
	and.pred  	%p76, %p92, %p101;
	and.pred  	%p77, %p93, %p101;
	and.pred  	%p78, %p94, %p101;
	and.pred  	%p79, %p95, %p101;
	and.pred  	%p80, %p96, %p101;
	and.pred  	%p81, %p97, %p101;
	and.pred  	%p82, %p98, %p101;
	and.pred  	%p83, %p99, %p101;
	and.pred  	%p84, %p100, %p101;
	.loc	1 92 56                         // triton_spconv.py:92:56
	bar.sync 	0;
	shl.b32 	%r343, %r3, 5;
	and.b32  	%r344, %r343, 96;
	bfe.u32 	%r345, %r3, 2, 2;
	or.b32  	%r346, %r345, %r344;
	shr.u32 	%r347, %r4, 2;
	or.b32  	%r348, %r346, %r347;
	shl.b32 	%r349, %r5, 2;
	or.b32  	%r350, %r348, %r349;
	shl.b32 	%r351, %r3, 4;
	and.b32  	%r352, %r351, 496;
	or.b32  	%r353, %r352, %r397;
	shr.u32 	%r354, %r350, 3;
	and.b32  	%r355, %r354, 30;
	add.s32 	%r357, %r378, %r355;
	shl.b32 	%r358, %r350, 1;
	add.s32 	%r295, %r357, %r358;
	mov.pred 	%p53, -1;
	// begin inline asm
	@%p53 st.shared.b16 [ %r295 + 0 ], %rs195;
	// end inline asm
	or.b32  	%r359, %r350, 16;
	shr.u32 	%r360, %r359, 3;
	and.b32  	%r361, %r360, 30;
	add.s32 	%r362, %r378, %r361;
	add.s32 	%r363, %r362, %r358;
	add.s32 	%r296, %r363, 32;
	// begin inline asm
	@%p53 st.shared.b16 [ %r296 + 0 ], %rs196;
	// end inline asm
	add.s32 	%r297, %r295, 16;
	// begin inline asm
	@%p53 st.shared.b16 [ %r297 + 0 ], %rs197;
	// end inline asm
	add.s32 	%r298, %r363, 48;
	// begin inline asm
	@%p53 st.shared.b16 [ %r298 + 0 ], %rs198;
	// end inline asm
	or.b32  	%r364, %r350, 256;
	shr.u32 	%r365, %r364, 3;
	and.b32  	%r366, %r365, 62;
	add.s32 	%r367, %r378, %r366;
	add.s32 	%r368, %r367, %r358;
	add.s32 	%r299, %r368, 512;
	// begin inline asm
	@%p53 st.shared.b16 [ %r299 + 0 ], %rs199;
	// end inline asm
	or.b32  	%r369, %r350, 272;
	shr.u32 	%r370, %r369, 3;
	and.b32  	%r371, %r370, 62;
	add.s32 	%r372, %r378, %r371;
	add.s32 	%r373, %r372, %r358;
	add.s32 	%r300, %r373, 544;
	// begin inline asm
	@%p53 st.shared.b16 [ %r300 + 0 ], %rs200;
	// end inline asm
	add.s32 	%r301, %r368, 528;
	// begin inline asm
	@%p53 st.shared.b16 [ %r301 + 0 ], %rs201;
	// end inline asm
	add.s32 	%r302, %r373, 560;
	// begin inline asm
	@%p53 st.shared.b16 [ %r302 + 0 ], %rs202;
	// end inline asm
	bar.sync 	0;
	shr.u32 	%r374, %r352, 3;
	add.s32 	%r375, %r378, %r374;
	shl.b32 	%r376, %r353, 1;
	add.s32 	%r377, %r375, %r376;
	ld.shared.u16 	%rs147, [%r377];
	ld.shared.u16 	%rs148, [%r377+4];
	ld.shared.u16 	%rs149, [%r377+8];
	ld.shared.u16 	%rs150, [%r377+12];
	ld.shared.u16 	%rs151, [%r377+16];
	ld.shared.u16 	%rs152, [%r377+20];
	ld.shared.u16 	%rs153, [%r377+24];
	ld.shared.u16 	%rs154, [%r377+28];
	bar.sync 	0;
	// begin inline asm
	@%p53 st.shared.b16 [ %r295 + 0 ], %rs203;
	// end inline asm
	// begin inline asm
	@%p53 st.shared.b16 [ %r296 + 0 ], %rs204;
	// end inline asm
	// begin inline asm
	@%p53 st.shared.b16 [ %r297 + 0 ], %rs205;
	// end inline asm
	// begin inline asm
	@%p53 st.shared.b16 [ %r298 + 0 ], %rs206;
	// end inline asm
	// begin inline asm
	@%p53 st.shared.b16 [ %r299 + 0 ], %rs207;
	// end inline asm
	// begin inline asm
	@%p53 st.shared.b16 [ %r300 + 0 ], %rs208;
	// end inline asm
	// begin inline asm
	@%p53 st.shared.b16 [ %r301 + 0 ], %rs209;
	// end inline asm
	// begin inline asm
	@%p53 st.shared.b16 [ %r302 + 0 ], %rs210;
	// end inline asm
	bar.sync 	0;
	ld.shared.u16 	%rs155, [%r377];
	ld.shared.u16 	%rs156, [%r377+4];
	ld.shared.u16 	%rs157, [%r377+8];
	ld.shared.u16 	%rs158, [%r377+12];
	ld.shared.u16 	%rs159, [%r377+16];
	ld.shared.u16 	%rs160, [%r377+20];
	ld.shared.u16 	%rs161, [%r377+24];
	ld.shared.u16 	%rs162, [%r377+28];
	// begin inline asm
	@%p69 st.global.b16 [ %rd113 + 0 ], { %rs147 };
	// end inline asm
	// begin inline asm
	@%p70 st.global.b16 [ %rd114 + 0 ], { %rs148 };
	// end inline asm
	// begin inline asm
	@%p71 st.global.b16 [ %rd115 + 0 ], { %rs149 };
	// end inline asm
	// begin inline asm
	@%p72 st.global.b16 [ %rd116 + 0 ], { %rs150 };
	// end inline asm
	// begin inline asm
	@%p73 st.global.b16 [ %rd117 + 0 ], { %rs151 };
	// end inline asm
	// begin inline asm
	@%p74 st.global.b16 [ %rd118 + 0 ], { %rs152 };
	// end inline asm
	// begin inline asm
	@%p75 st.global.b16 [ %rd119 + 0 ], { %rs153 };
	// end inline asm
	// begin inline asm
	@%p76 st.global.b16 [ %rd120 + 0 ], { %rs154 };
	// end inline asm
	// begin inline asm
	@%p77 st.global.b16 [ %rd121 + 0 ], { %rs155 };
	// end inline asm
	// begin inline asm
	@%p78 st.global.b16 [ %rd122 + 0 ], { %rs156 };
	// end inline asm
	// begin inline asm
	@%p79 st.global.b16 [ %rd123 + 0 ], { %rs157 };
	// end inline asm
	// begin inline asm
	@%p80 st.global.b16 [ %rd124 + 0 ], { %rs158 };
	// end inline asm
	// begin inline asm
	@%p81 st.global.b16 [ %rd125 + 0 ], { %rs159 };
	// end inline asm
	// begin inline asm
	@%p82 st.global.b16 [ %rd126 + 0 ], { %rs160 };
	// end inline asm
	// begin inline asm
	@%p83 st.global.b16 [ %rd127 + 0 ], { %rs161 };
	// end inline asm
	// begin inline asm
	@%p84 st.global.b16 [ %rd128 + 0 ], { %rs162 };
	// end inline asm
	.loc	1 92 4                          // triton_spconv.py:92:4
	ret;
$L__tmp3:
$L__func_end0:
                                        // -- End function
}
	.file	1 "/home/waabi-user/sparse-conv/triton_spconv.py"
	.file	2 "/home/waabi-user/.local/lib/python3.10/site-packages/triton/language/standard.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 1                                   // DW_CHILDREN_yes
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 2                                   // Abbreviation Code
.b8 46                                  // DW_TAG_subprogram
.b8 0                                   // DW_CHILDREN_no
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 32                                  // DW_AT_inline
.b8 11                                  // DW_FORM_data1
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 3                                   // Abbreviation Code
.b8 46                                  // DW_TAG_subprogram
.b8 1                                   // DW_CHILDREN_yes
.b8 17                                  // DW_AT_low_pc
.b8 1                                   // DW_FORM_addr
.b8 18                                  // DW_AT_high_pc
.b8 1                                   // DW_FORM_addr
.b8 49                                  // DW_AT_abstract_origin
.b8 19                                  // DW_FORM_ref4
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 4                                   // Abbreviation Code
.b8 29                                  // DW_TAG_inlined_subroutine
.b8 0                                   // DW_CHILDREN_no
.b8 49                                  // DW_AT_abstract_origin
.b8 19                                  // DW_FORM_ref4
.b8 17                                  // DW_AT_low_pc
.b8 1                                   // DW_FORM_addr
.b8 18                                  // DW_AT_high_pc
.b8 1                                   // DW_FORM_addr
.b8 88                                  // DW_AT_call_file
.b8 11                                  // DW_FORM_data1
.b8 89                                  // DW_AT_call_line
.b8 11                                  // DW_FORM_data1
.b8 87                                  // DW_AT_call_column
.b8 11                                  // DW_FORM_data1
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 139                                // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x84 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 116                                 // DW_AT_name
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 95
.b8 115
.b8 112
.b8 99
.b8 111
.b8 110
.b8 118
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 47                                  // DW_AT_comp_dir
.b8 104
.b8 111
.b8 109
.b8 101
.b8 47
.b8 119
.b8 97
.b8 97
.b8 98
.b8 105
.b8 45
.b8 117
.b8 115
.b8 101
.b8 114
.b8 47
.b8 115
.b8 112
.b8 97
.b8 114
.b8 115
.b8 101
.b8 45
.b8 99
.b8 111
.b8 110
.b8 118
.b8 0
.b8 2                                   // Abbrev [2] 0x47:0x19 DW_TAG_subprogram
.b8 105                                 // DW_AT_name
.b8 109
.b8 112
.b8 108
.b8 105
.b8 99
.b8 105
.b8 116
.b8 95
.b8 99
.b8 111
.b8 110
.b8 118
.b8 51
.b8 100
.b8 95
.b8 107
.b8 101
.b8 114
.b8 110
.b8 101
.b8 108
.b8 0
.b8 1                                   // DW_AT_inline
.b8 3                                   // Abbrev [3] 0x60:0x2e DW_TAG_subprogram
.b64 $L__func_begin0                    // DW_AT_low_pc
.b64 $L__func_end0                      // DW_AT_high_pc
.b32 71                                 // DW_AT_abstract_origin
.b8 4                                   // Abbrev [4] 0x75:0x18 DW_TAG_inlined_subroutine
.b32 71                                 // DW_AT_abstract_origin
.b64 $L__tmp1                           // DW_AT_low_pc
.b64 $L__tmp2                           // DW_AT_high_pc
.b8 1                                   // DW_AT_call_file
.b8 48                                  // DW_AT_call_line
.b8 30                                  // DW_AT_call_column
.b8 0                                   // End Of Children Mark
.b8 0                                   // End Of Children Mark
	}
	.section	.debug_macinfo	{	}
