here /home/shay/a/sing1018/Desktop/SoCET_GPU_FuncSim/gpu/gpu

Comprehensive Pipeline Test - Continuous Stream Mode
------------------------------------------------------------
Computing golden reference...

Starting pipeline simulation...

Cycle #0

[Issue] Received instruction: None
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[ICache] Received request: None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for warp group: 0, warp: 0, 0, pc: 4096
[Scheduler] Pushing inst to ahead latch

Cycle #1

[Issue] Received instruction: None
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4096, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, packet=None, issued_cycle=None, wb_cycle=None, target_bank=None, rdat1=[], rdat2=[], wdat=[], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=None)
[I$] Memrequest ACCEPTED by Memory
[SchedulerStage] Warp Issue Check, Decode Control: None
[SchedulerStage] Warp Issue Check, Issue Control: None
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.
All instructions issued. Flushing pipeline...

Cycle #1

[Issue] Received instruction: None
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4096, 'size': 4, 'uuid': 1024, 'pc': 4096, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4096, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, packet=None, issued_cycle=None, wb_cycle=None, target_bank=None, rdat1=[], rdat2=[], wdat=[], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2

[Issue] Received instruction: None
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #3

[Issue] Received instruction: None
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 40184080
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4096, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, packet=Bits('0x80401840'), issued_cycle=None, wb_cycle=None, target_bank=None, rdat1=[], rdat2=[], wdat=[], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=None)
[ICache] FILL complete: pc=0x1000
[I$] Returned value from memory
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for warp group: 0, warp: 1, 0, pc: 4100
[Scheduler] Pushing inst to ahead latch

Cycle #4

[Issue] Received instruction: None
[Decode]: Received Raw Instruction Data: 40184080
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 0 0
[PRF] Got: [True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4096, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, packet=None, issued_cycle=None, wb_cycle=None, target_bank=None, rdat1=[], rdat2=[], wdat=[], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=None)
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4096}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for warp group: 1, warp: 2, 2, pc: 4096
[Scheduler] Pushing inst to ahead latch

Cycle #5

[Issue] Received instruction: Instruction(pc=4096, warp_id=0, warp_group_id=0, intended_FU='Alu_int_0', rs1=Bits('0b00010'), rs2=Bits('0b00011'), rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1')], opcode=<R_Op.ADD: Bits('0b0000000')>, imm=Bits('0b000000'), packet=Bits('0x80401840'), issued_cycle=None, wb_cycle=None, target_bank=0, rdat1=[], rdat2=[], wdat=[Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000')], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=2)
[Decode]: Received Raw Instruction Data: 40184080
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 0 0
[PRF] Got: [True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4096, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, packet=None, issued_cycle=None, wb_cycle=None, target_bank=None, rdat1=[], rdat2=[], wdat=[], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=None)
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4096}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for warp group: 1, warp: 3, 2, pc: 4100
[Scheduler] Pushing inst to ahead latch

Cycle #6

[Issue] Received instruction: Instruction(pc=4096, warp_id=1, warp_group_id=0, intended_FU='Alu_int_0', rs1=Bits('0b00010'), rs2=Bits('0b00011'), rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1')], opcode=<R_Op.ADD: Bits('0b0000000')>, imm=Bits('0b000000'), packet=Bits('0x80401840'), issued_cycle=None, wb_cycle=None, target_bank=1, rdat1=[], rdat2=[], wdat=[Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000')], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=2)
[Decode]: Received Raw Instruction Data: 40184080
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 0 0
[PRF] Got: [True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4096, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, packet=None, issued_cycle=None, wb_cycle=None, target_bank=None, rdat1=[], rdat2=[], wdat=[], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=None)
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4096}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for warp group: 2, warp: 4, 4, pc: 4096
[Scheduler] Pushing inst to ahead latch

Cycle #7

[Issue] Received instruction: Instruction(pc=4096, warp_id=2, warp_group_id=1, intended_FU='Alu_int_0', rs1=Bits('0b00010'), rs2=Bits('0b00011'), rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1')], opcode=<R_Op.ADD: Bits('0b0000000')>, imm=Bits('0b000000'), packet=Bits('0x80401840'), issued_cycle=None, wb_cycle=None, target_bank=0, rdat1=[], rdat2=[], wdat=[Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000')], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=2)
[Decode]: Received Raw Instruction Data: 40184080
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 0 0
[PRF] Got: [True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4096, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, packet=None, issued_cycle=None, wb_cycle=None, target_bank=None, rdat1=[], rdat2=[], wdat=[], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=None)
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4096}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for warp group: 2, warp: 5, 4, pc: 4100
[Scheduler] Pushing inst to ahead latch

Cycle #8

[Issue] Received instruction: Instruction(pc=4096, warp_id=3, warp_group_id=1, intended_FU='Alu_int_0', rs1=Bits('0b00010'), rs2=Bits('0b00011'), rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1')], opcode=<R_Op.ADD: Bits('0b0000000')>, imm=Bits('0b000000'), packet=Bits('0x80401840'), issued_cycle=None, wb_cycle=None, target_bank=1, rdat1=[], rdat2=[], wdat=[Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000')], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=2)
[Decode]: Received Raw Instruction Data: 40184080
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 0 0
[PRF] Got: [True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4096, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, packet=None, issued_cycle=None, wb_cycle=None, target_bank=None, rdat1=[], rdat2=[], wdat=[], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=None)
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4096}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for warp group: 0, warp: 0, 0, pc: 4100
[Scheduler] Pushing inst to ahead latch

Cycle #9

[Issue] Received instruction: Instruction(pc=4096, warp_id=4, warp_group_id=2, intended_FU='Alu_int_0', rs1=Bits('0b00010'), rs2=Bits('0b00011'), rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1')], opcode=<R_Op.ADD: Bits('0b0000000')>, imm=Bits('0b000000'), packet=Bits('0x80401840'), issued_cycle=None, wb_cycle=None, target_bank=0, rdat1=[], rdat2=[], wdat=[Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000')], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=2)
[Decode]: Received Raw Instruction Data: 40184080
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 0 0
[PRF] Got: [True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4100, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, packet=None, issued_cycle=None, wb_cycle=None, target_bank=None, rdat1=[], rdat2=[], wdat=[], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=None)
[I$] Memrequest ACCEPTED by Memory
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4096}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #10

[Issue] Received instruction: Instruction(pc=4096, warp_id=5, warp_group_id=2, intended_FU='Alu_int_0', rs1=Bits('0b00010'), rs2=Bits('0b00011'), rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1')], opcode=<R_Op.ADD: Bits('0b0000000')>, imm=Bits('0b000000'), packet=Bits('0x80401840'), issued_cycle=None, wb_cycle=None, target_bank=1, rdat1=[], rdat2=[], wdat=[Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000')], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=2)
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4100, 'size': 4, 'uuid': 1025, 'pc': 4100, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4100, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, packet=None, issued_cycle=None, wb_cycle=None, target_bank=None, rdat1=[], rdat2=[], wdat=[], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #11

[Issue] Received instruction: None
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #12

[Issue] Received instruction: None
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 40184081
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4100, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, packet=Bits('0x81401840'), issued_cycle=None, wb_cycle=None, target_bank=None, rdat1=[], rdat2=[], wdat=[], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=None)
[ICache] FILL complete: pc=0x1004
[I$] Returned value from memory
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for warp group: 0, warp: 1, 0, pc: 4104
[Scheduler] Pushing inst to ahead latch

Cycle #13

[Issue] Received instruction: None
[Decode]: Received Raw Instruction Data: 40184081
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 0 0
[PRF] Got: [True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4100, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, packet=None, issued_cycle=None, wb_cycle=None, target_bank=None, rdat1=[], rdat2=[], wdat=[], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=None)
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4100}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for warp group: 1, warp: 2, 2, pc: 4100
[Scheduler] Pushing inst to ahead latch

Cycle #14

[Issue] Received instruction: Instruction(pc=4100, warp_id=0, warp_group_id=0, intended_FU='Alu_int_0', rs1=Bits('0b00010'), rs2=Bits('0b00011'), rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1')], opcode=<R_Op.SUB: Bits('0b0000001')>, imm=Bits('0b000000'), packet=Bits('0x81401840'), issued_cycle=None, wb_cycle=None, target_bank=0, rdat1=[], rdat2=[], wdat=[Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000')], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=2)
[Decode]: Received Raw Instruction Data: 40184081
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 0 0
[PRF] Got: [True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4100, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, packet=None, issued_cycle=None, wb_cycle=None, target_bank=None, rdat1=[], rdat2=[], wdat=[], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=None)
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4100}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for warp group: 1, warp: 3, 2, pc: 4104
[Scheduler] Pushing inst to ahead latch

Cycle #15

[Issue] Received instruction: Instruction(pc=4100, warp_id=1, warp_group_id=0, intended_FU='Alu_int_0', rs1=Bits('0b00010'), rs2=Bits('0b00011'), rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1')], opcode=<R_Op.SUB: Bits('0b0000001')>, imm=Bits('0b000000'), packet=Bits('0x81401840'), issued_cycle=None, wb_cycle=None, target_bank=1, rdat1=[], rdat2=[], wdat=[Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000')], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=2)
[Decode]: Received Raw Instruction Data: 40184081
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 0 0
[PRF] Got: [True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4100, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, packet=None, issued_cycle=None, wb_cycle=None, target_bank=None, rdat1=[], rdat2=[], wdat=[], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=None)
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4100}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for warp group: 2, warp: 4, 4, pc: 4100
[Scheduler] Pushing inst to ahead latch

Cycle #16

[Issue] Received instruction: Instruction(pc=4100, warp_id=2, warp_group_id=1, intended_FU='Alu_int_0', rs1=Bits('0b00010'), rs2=Bits('0b00011'), rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1')], opcode=<R_Op.SUB: Bits('0b0000001')>, imm=Bits('0b000000'), packet=Bits('0x81401840'), issued_cycle=None, wb_cycle=None, target_bank=0, rdat1=[], rdat2=[], wdat=[Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000')], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=2)
[Decode]: Received Raw Instruction Data: 40184081
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 0 0
[PRF] Got: [True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4100, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, packet=None, issued_cycle=None, wb_cycle=None, target_bank=None, rdat1=[], rdat2=[], wdat=[], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=None)
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4100}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for warp group: 2, warp: 5, 4, pc: 4104
[Scheduler] Pushing inst to ahead latch

Cycle #17

[Issue] Received instruction: Instruction(pc=4100, warp_id=3, warp_group_id=1, intended_FU='Alu_int_0', rs1=Bits('0b00010'), rs2=Bits('0b00011'), rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1')], opcode=<R_Op.SUB: Bits('0b0000001')>, imm=Bits('0b000000'), packet=Bits('0x81401840'), issued_cycle=None, wb_cycle=None, target_bank=1, rdat1=[], rdat2=[], wdat=[Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000')], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=2)
[Decode]: Received Raw Instruction Data: 40184081
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 0 0
[PRF] Got: [True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4100, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, packet=None, issued_cycle=None, wb_cycle=None, target_bank=None, rdat1=[], rdat2=[], wdat=[], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=None)
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4100}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for warp group: 0, warp: 0, 0, pc: 4104
[Scheduler] Pushing inst to ahead latch

Cycle #18

[Issue] Received instruction: Instruction(pc=4100, warp_id=4, warp_group_id=2, intended_FU='Alu_int_0', rs1=Bits('0b00010'), rs2=Bits('0b00011'), rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1')], opcode=<R_Op.SUB: Bits('0b0000001')>, imm=Bits('0b000000'), packet=Bits('0x81401840'), issued_cycle=None, wb_cycle=None, target_bank=0, rdat1=[], rdat2=[], wdat=[Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000')], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=2)
[Decode]: Received Raw Instruction Data: 40184081
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 0 0
[PRF] Got: [True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4104, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, packet=None, issued_cycle=None, wb_cycle=None, target_bank=None, rdat1=[], rdat2=[], wdat=[], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=None)
[I$] Memrequest ACCEPTED by Memory
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4100}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #19

[Issue] Received instruction: Instruction(pc=4100, warp_id=5, warp_group_id=2, intended_FU='Alu_int_0', rs1=Bits('0b00010'), rs2=Bits('0b00011'), rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1')], opcode=<R_Op.SUB: Bits('0b0000001')>, imm=Bits('0b000000'), packet=Bits('0x81401840'), issued_cycle=None, wb_cycle=None, target_bank=1, rdat1=[], rdat2=[], wdat=[Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000')], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=2)
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4104, 'size': 4, 'uuid': 1026, 'pc': 4104, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4104, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, packet=None, issued_cycle=None, wb_cycle=None, target_bank=None, rdat1=[], rdat2=[], wdat=[], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #20

[Issue] Received instruction: None
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #21

[Issue] Received instruction: None
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 40184082
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4104, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, packet=Bits('0x82401840'), issued_cycle=None, wb_cycle=None, target_bank=None, rdat1=[], rdat2=[], wdat=[], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=None)
[ICache] FILL complete: pc=0x1008
[I$] Returned value from memory
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for warp group: 0, warp: 1, 0, pc: 4108
[Scheduler] Pushing inst to ahead latch

Cycle #22

[Issue] Received instruction: None
[Decode]: Received Raw Instruction Data: 40184082
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 0 0
[PRF] Got: [True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4104, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, packet=None, issued_cycle=None, wb_cycle=None, target_bank=None, rdat1=[], rdat2=[], wdat=[], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=None)
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4104}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for warp group: 1, warp: 2, 2, pc: 4104
[Scheduler] Pushing inst to ahead latch

Cycle #23

[Issue] Received instruction: Instruction(pc=4104, warp_id=0, warp_group_id=0, intended_FU='Mul_int_0', rs1=Bits('0b00010'), rs2=Bits('0b00011'), rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1')], opcode=<R_Op.MUL: Bits('0b0000010')>, imm=Bits('0b000000'), packet=Bits('0x82401840'), issued_cycle=None, wb_cycle=None, target_bank=0, rdat1=[], rdat2=[], wdat=[Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000')], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=2)
[Decode]: Received Raw Instruction Data: 40184082
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 0 0
[PRF] Got: [True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4104, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, packet=None, issued_cycle=None, wb_cycle=None, target_bank=None, rdat1=[], rdat2=[], wdat=[], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=None)
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4104}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for warp group: 1, warp: 3, 2, pc: 4108
[Scheduler] Pushing inst to ahead latch

Cycle #24

[Issue] Received instruction: Instruction(pc=4104, warp_id=1, warp_group_id=0, intended_FU='Mul_int_0', rs1=Bits('0b00010'), rs2=Bits('0b00011'), rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1')], opcode=<R_Op.MUL: Bits('0b0000010')>, imm=Bits('0b000000'), packet=Bits('0x82401840'), issued_cycle=None, wb_cycle=None, target_bank=1, rdat1=[], rdat2=[], wdat=[Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000')], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=2)
[Decode]: Received Raw Instruction Data: 40184082
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 0 0
[PRF] Got: [True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4104, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, packet=None, issued_cycle=None, wb_cycle=None, target_bank=None, rdat1=[], rdat2=[], wdat=[], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=None)
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4104}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for warp group: 2, warp: 4, 4, pc: 4104
[Scheduler] Pushing inst to ahead latch

Cycle #25

[Issue] Received instruction: Instruction(pc=4104, warp_id=2, warp_group_id=1, intended_FU='Mul_int_0', rs1=Bits('0b00010'), rs2=Bits('0b00011'), rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1')], opcode=<R_Op.MUL: Bits('0b0000010')>, imm=Bits('0b000000'), packet=Bits('0x82401840'), issued_cycle=None, wb_cycle=None, target_bank=0, rdat1=[], rdat2=[], wdat=[Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000')], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=2)
[Decode]: Received Raw Instruction Data: 40184082
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 0 0
[PRF] Got: [True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4104, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, packet=None, issued_cycle=None, wb_cycle=None, target_bank=None, rdat1=[], rdat2=[], wdat=[], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=None)
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4104}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for warp group: 2, warp: 5, 4, pc: 4108
[Scheduler] Pushing inst to ahead latch

Cycle #26

[Issue] Received instruction: Instruction(pc=4104, warp_id=3, warp_group_id=1, intended_FU='Mul_int_0', rs1=Bits('0b00010'), rs2=Bits('0b00011'), rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1')], opcode=<R_Op.MUL: Bits('0b0000010')>, imm=Bits('0b000000'), packet=Bits('0x82401840'), issued_cycle=None, wb_cycle=None, target_bank=1, rdat1=[], rdat2=[], wdat=[Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000')], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=2)
[Decode]: Received Raw Instruction Data: 40184082
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 0 0
[PRF] Got: [True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4104, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, packet=None, issued_cycle=None, wb_cycle=None, target_bank=None, rdat1=[], rdat2=[], wdat=[], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=None)
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4104}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for warp group: 0, warp: 0, 0, pc: 4108
[Scheduler] Pushing inst to ahead latch

Cycle #27

[Issue] Received instruction: Instruction(pc=4104, warp_id=4, warp_group_id=2, intended_FU='Mul_int_0', rs1=Bits('0b00010'), rs2=Bits('0b00011'), rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1')], opcode=<R_Op.MUL: Bits('0b0000010')>, imm=Bits('0b000000'), packet=Bits('0x82401840'), issued_cycle=None, wb_cycle=None, target_bank=0, rdat1=[], rdat2=[], wdat=[Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000')], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=2)
[Decode]: Received Raw Instruction Data: 40184082
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 0 0
[PRF] Got: [True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4108, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, packet=None, issued_cycle=None, wb_cycle=None, target_bank=None, rdat1=[], rdat2=[], wdat=[], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=None)
[I$] Memrequest ACCEPTED by Memory
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4104}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #28

[Issue] Received instruction: Instruction(pc=4104, warp_id=5, warp_group_id=2, intended_FU='Mul_int_0', rs1=Bits('0b00010'), rs2=Bits('0b00011'), rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1')], opcode=<R_Op.MUL: Bits('0b0000010')>, imm=Bits('0b000000'), packet=Bits('0x82401840'), issued_cycle=None, wb_cycle=None, target_bank=1, rdat1=[], rdat2=[], wdat=[Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000')], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=2)
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4108, 'size': 4, 'uuid': 1027, 'pc': 4108, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4108, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, packet=None, issued_cycle=None, wb_cycle=None, target_bank=None, rdat1=[], rdat2=[], wdat=[], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #29

[Issue] Received instruction: None
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #30

[Issue] Received instruction: None
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 40184083
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4108, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, packet=Bits('0x83401840'), issued_cycle=None, wb_cycle=None, target_bank=None, rdat1=[], rdat2=[], wdat=[], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=None)
[ICache] FILL complete: pc=0x100C
[I$] Returned value from memory
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for warp group: 0, warp: 1, 0, pc: 4112
[Scheduler] Pushing inst to ahead latch

Cycle #31

[Issue] Received instruction: None
[Decode]: Received Raw Instruction Data: 40184083
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 0 0
[PRF] Got: [True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4108, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, packet=None, issued_cycle=None, wb_cycle=None, target_bank=None, rdat1=[], rdat2=[], wdat=[], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=None)
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4108}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for warp group: 1, warp: 2, 2, pc: 4108
[Scheduler] Pushing inst to ahead latch

Cycle #32

[Issue] Received instruction: Instruction(pc=4108, warp_id=0, warp_group_id=0, intended_FU='Div_int_0', rs1=Bits('0b00010'), rs2=Bits('0b00011'), rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1')], opcode=<R_Op.DIV: Bits('0b0000011')>, imm=Bits('0b000000'), packet=Bits('0x83401840'), issued_cycle=None, wb_cycle=None, target_bank=0, rdat1=[], rdat2=[], wdat=[Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000')], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=2)
[Decode]: Received Raw Instruction Data: 40184083
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 0 0
[PRF] Got: [True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4108, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, packet=None, issued_cycle=None, wb_cycle=None, target_bank=None, rdat1=[], rdat2=[], wdat=[], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=None)
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4108}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for warp group: 1, warp: 3, 2, pc: 4112
[Scheduler] Pushing inst to ahead latch

Cycle #33

[Issue] Received instruction: Instruction(pc=4108, warp_id=1, warp_group_id=0, intended_FU='Div_int_0', rs1=Bits('0b00010'), rs2=Bits('0b00011'), rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1')], opcode=<R_Op.DIV: Bits('0b0000011')>, imm=Bits('0b000000'), packet=Bits('0x83401840'), issued_cycle=None, wb_cycle=None, target_bank=1, rdat1=[], rdat2=[], wdat=[Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000')], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=2)
[Decode]: Received Raw Instruction Data: 40184083
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 0 0
[PRF] Got: [True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4108, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, packet=None, issued_cycle=None, wb_cycle=None, target_bank=None, rdat1=[], rdat2=[], wdat=[], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=None)
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4108}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for warp group: 2, warp: 4, 4, pc: 4108
[Scheduler] Pushing inst to ahead latch

Cycle #34

[Issue] Received instruction: Instruction(pc=4108, warp_id=2, warp_group_id=1, intended_FU='Div_int_0', rs1=Bits('0b00010'), rs2=Bits('0b00011'), rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1')], opcode=<R_Op.DIV: Bits('0b0000011')>, imm=Bits('0b000000'), packet=Bits('0x83401840'), issued_cycle=None, wb_cycle=None, target_bank=0, rdat1=[], rdat2=[], wdat=[Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000')], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=2)
[Decode]: Received Raw Instruction Data: 40184083
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 0 0
[PRF] Got: [True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4108, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, packet=None, issued_cycle=None, wb_cycle=None, target_bank=None, rdat1=[], rdat2=[], wdat=[], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=None)
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4108}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for warp group: 2, warp: 5, 4, pc: 4112
[Scheduler] Pushing inst to ahead latch

Cycle #35

[Issue] Received instruction: Instruction(pc=4108, warp_id=3, warp_group_id=1, intended_FU='Div_int_0', rs1=Bits('0b00010'), rs2=Bits('0b00011'), rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1')], opcode=<R_Op.DIV: Bits('0b0000011')>, imm=Bits('0b000000'), packet=Bits('0x83401840'), issued_cycle=None, wb_cycle=None, target_bank=1, rdat1=[], rdat2=[], wdat=[Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000')], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=2)
[Decode]: Received Raw Instruction Data: 40184083
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 0 0
[PRF] Got: [True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4108, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, packet=None, issued_cycle=None, wb_cycle=None, target_bank=None, rdat1=[], rdat2=[], wdat=[], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=None)
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4108}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for warp group: 0, warp: 0, 0, pc: 4112
[Scheduler] Pushing inst to ahead latch

Cycle #36

[Issue] Received instruction: Instruction(pc=4108, warp_id=4, warp_group_id=2, intended_FU='Div_int_0', rs1=Bits('0b00010'), rs2=Bits('0b00011'), rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1')], opcode=<R_Op.DIV: Bits('0b0000011')>, imm=Bits('0b000000'), packet=Bits('0x83401840'), issued_cycle=None, wb_cycle=None, target_bank=0, rdat1=[], rdat2=[], wdat=[Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000')], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=2)
[Decode]: Received Raw Instruction Data: 40184083
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 0 0
[PRF] Got: [True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4112, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, packet=None, issued_cycle=None, wb_cycle=None, target_bank=None, rdat1=[], rdat2=[], wdat=[], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=None)
[I$] Memrequest ACCEPTED by Memory
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4108}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #37

[Issue] Received instruction: Instruction(pc=4108, warp_id=5, warp_group_id=2, intended_FU='Div_int_0', rs1=Bits('0b00010'), rs2=Bits('0b00011'), rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1')], opcode=<R_Op.DIV: Bits('0b0000011')>, imm=Bits('0b000000'), packet=Bits('0x83401840'), issued_cycle=None, wb_cycle=None, target_bank=1, rdat1=[], rdat2=[], wdat=[Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000')], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=2)
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4112, 'size': 4, 'uuid': 1028, 'pc': 4112, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4112, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, packet=None, issued_cycle=None, wb_cycle=None, target_bank=None, rdat1=[], rdat2=[], wdat=[], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #38

[Issue] Received instruction: None
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #39

[Issue] Received instruction: None
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 40184084
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4112, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, packet=Bits('0x84401840'), issued_cycle=None, wb_cycle=None, target_bank=None, rdat1=[], rdat2=[], wdat=[], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=None)
[ICache] FILL complete: pc=0x1010
[I$] Returned value from memory
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for warp group: 0, warp: 1, 0, pc: 4116
[Scheduler] Pushing inst to ahead latch

Cycle #40

[Issue] Received instruction: None
[Decode]: Received Raw Instruction Data: 40184084
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 0 0
[PRF] Got: [True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4112, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, packet=None, issued_cycle=None, wb_cycle=None, target_bank=None, rdat1=[], rdat2=[], wdat=[], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=None)
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4112}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for warp group: 1, warp: 2, 2, pc: 4112
[Scheduler] Pushing inst to ahead latch

Cycle #41

[Issue] Received instruction: Instruction(pc=4112, warp_id=0, warp_group_id=0, intended_FU='Alu_int_0', rs1=Bits('0b00010'), rs2=Bits('0b00011'), rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1')], opcode=<R_Op.AND: Bits('0b0000100')>, imm=Bits('0b000000'), packet=Bits('0x84401840'), issued_cycle=None, wb_cycle=None, target_bank=0, rdat1=[], rdat2=[], wdat=[Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000')], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=2)
[Decode]: Received Raw Instruction Data: 40184084
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 0 0
[PRF] Got: [True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4112, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, packet=None, issued_cycle=None, wb_cycle=None, target_bank=None, rdat1=[], rdat2=[], wdat=[], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=None)
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4112}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for warp group: 1, warp: 3, 2, pc: 4116
[Scheduler] Pushing inst to ahead latch

Cycle #42

[Issue] Received instruction: Instruction(pc=4112, warp_id=1, warp_group_id=0, intended_FU='Alu_int_0', rs1=Bits('0b00010'), rs2=Bits('0b00011'), rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1')], opcode=<R_Op.AND: Bits('0b0000100')>, imm=Bits('0b000000'), packet=Bits('0x84401840'), issued_cycle=None, wb_cycle=None, target_bank=1, rdat1=[], rdat2=[], wdat=[Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000')], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=2)
[Decode]: Received Raw Instruction Data: 40184084
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 0 0
[PRF] Got: [True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4112, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, packet=None, issued_cycle=None, wb_cycle=None, target_bank=None, rdat1=[], rdat2=[], wdat=[], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=None)
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4112}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for warp group: 2, warp: 4, 4, pc: 4112
[Scheduler] Pushing inst to ahead latch

Cycle #43

[Issue] Received instruction: Instruction(pc=4112, warp_id=2, warp_group_id=1, intended_FU='Alu_int_0', rs1=Bits('0b00010'), rs2=Bits('0b00011'), rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1')], opcode=<R_Op.AND: Bits('0b0000100')>, imm=Bits('0b000000'), packet=Bits('0x84401840'), issued_cycle=None, wb_cycle=None, target_bank=0, rdat1=[], rdat2=[], wdat=[Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000')], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=2)
[Decode]: Received Raw Instruction Data: 40184084
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 0 0
[PRF] Got: [True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4112, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, packet=None, issued_cycle=None, wb_cycle=None, target_bank=None, rdat1=[], rdat2=[], wdat=[], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=None)
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4112}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for warp group: 2, warp: 5, 4, pc: 4116
[Scheduler] Pushing inst to ahead latch

Cycle #44

[Issue] Received instruction: Instruction(pc=4112, warp_id=3, warp_group_id=1, intended_FU='Alu_int_0', rs1=Bits('0b00010'), rs2=Bits('0b00011'), rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1')], opcode=<R_Op.AND: Bits('0b0000100')>, imm=Bits('0b000000'), packet=Bits('0x84401840'), issued_cycle=None, wb_cycle=None, target_bank=1, rdat1=[], rdat2=[], wdat=[Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000')], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=2)
[Decode]: Received Raw Instruction Data: 40184084
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 0 0
[PRF] Got: [True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4112, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, packet=None, issued_cycle=None, wb_cycle=None, target_bank=None, rdat1=[], rdat2=[], wdat=[], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=None)
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4112}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for warp group: 0, warp: 0, 0, pc: 4116
[Scheduler] Pushing inst to ahead latch

Cycle #45

[Issue] Received instruction: Instruction(pc=4112, warp_id=4, warp_group_id=2, intended_FU='Alu_int_0', rs1=Bits('0b00010'), rs2=Bits('0b00011'), rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1')], opcode=<R_Op.AND: Bits('0b0000100')>, imm=Bits('0b000000'), packet=Bits('0x84401840'), issued_cycle=None, wb_cycle=None, target_bank=0, rdat1=[], rdat2=[], wdat=[Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000')], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=2)
[Decode]: Received Raw Instruction Data: 40184084
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 0 0
[PRF] Got: [True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4116, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, packet=None, issued_cycle=None, wb_cycle=None, target_bank=None, rdat1=[], rdat2=[], wdat=[], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=None)
[I$] Memrequest ACCEPTED by Memory
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4112}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #46

[Issue] Received instruction: Instruction(pc=4112, warp_id=5, warp_group_id=2, intended_FU='Alu_int_0', rs1=Bits('0b00010'), rs2=Bits('0b00011'), rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1')], opcode=<R_Op.AND: Bits('0b0000100')>, imm=Bits('0b000000'), packet=Bits('0x84401840'), issued_cycle=None, wb_cycle=None, target_bank=1, rdat1=[], rdat2=[], wdat=[Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000')], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=2)
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4116, 'size': 4, 'uuid': 1029, 'pc': 4116, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4116, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, packet=None, issued_cycle=None, wb_cycle=None, target_bank=None, rdat1=[], rdat2=[], wdat=[], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #47

[Issue] Received instruction: None
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #48

[Issue] Received instruction: None
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 40184085
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4116, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, packet=Bits('0x85401840'), issued_cycle=None, wb_cycle=None, target_bank=None, rdat1=[], rdat2=[], wdat=[], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=None)
[ICache] FILL complete: pc=0x1014
[I$] Returned value from memory
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for warp group: 0, warp: 1, 0, pc: 4120
[Scheduler] Pushing inst to ahead latch

Cycle #49

[Issue] Received instruction: None
[Decode]: Received Raw Instruction Data: 40184085
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 0 0
[PRF] Got: [True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4116, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, packet=None, issued_cycle=None, wb_cycle=None, target_bank=None, rdat1=[], rdat2=[], wdat=[], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=None)
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4116}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for warp group: 1, warp: 2, 2, pc: 4116
[Scheduler] Pushing inst to ahead latch

Cycle #50

[Issue] Received instruction: Instruction(pc=4116, warp_id=0, warp_group_id=0, intended_FU='Alu_int_0', rs1=Bits('0b00010'), rs2=Bits('0b00011'), rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1')], opcode=<R_Op.OR: Bits('0b0000101')>, imm=Bits('0b000000'), packet=Bits('0x85401840'), issued_cycle=None, wb_cycle=None, target_bank=0, rdat1=[], rdat2=[], wdat=[Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000')], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=2)
[Decode]: Received Raw Instruction Data: 40184085
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 0 0
[PRF] Got: [True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4116, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, packet=None, issued_cycle=None, wb_cycle=None, target_bank=None, rdat1=[], rdat2=[], wdat=[], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=None)
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4116}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for warp group: 1, warp: 3, 2, pc: 4120
[Scheduler] Pushing inst to ahead latch

Cycle #51

[Issue] Received instruction: Instruction(pc=4116, warp_id=1, warp_group_id=0, intended_FU='Alu_int_0', rs1=Bits('0b00010'), rs2=Bits('0b00011'), rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1')], opcode=<R_Op.OR: Bits('0b0000101')>, imm=Bits('0b000000'), packet=Bits('0x85401840'), issued_cycle=None, wb_cycle=None, target_bank=1, rdat1=[], rdat2=[], wdat=[Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000')], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=2)
[Decode]: Received Raw Instruction Data: 40184085
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 0 0
[PRF] Got: [True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4116, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, packet=None, issued_cycle=None, wb_cycle=None, target_bank=None, rdat1=[], rdat2=[], wdat=[], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=None)
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4116}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for warp group: 2, warp: 4, 4, pc: 4116
[Scheduler] Pushing inst to ahead latch

Cycle #52

[Issue] Received instruction: Instruction(pc=4116, warp_id=2, warp_group_id=1, intended_FU='Alu_int_0', rs1=Bits('0b00010'), rs2=Bits('0b00011'), rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1')], opcode=<R_Op.OR: Bits('0b0000101')>, imm=Bits('0b000000'), packet=Bits('0x85401840'), issued_cycle=None, wb_cycle=None, target_bank=0, rdat1=[], rdat2=[], wdat=[Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000')], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=2)
[Decode]: Received Raw Instruction Data: 40184085
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 0 0
[PRF] Got: [True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4116, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, packet=None, issued_cycle=None, wb_cycle=None, target_bank=None, rdat1=[], rdat2=[], wdat=[], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=None)
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4116}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for warp group: 2, warp: 5, 4, pc: 4120
[Scheduler] Pushing inst to ahead latch

Cycle #53

[Issue] Received instruction: Instruction(pc=4116, warp_id=3, warp_group_id=1, intended_FU='Alu_int_0', rs1=Bits('0b00010'), rs2=Bits('0b00011'), rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1')], opcode=<R_Op.OR: Bits('0b0000101')>, imm=Bits('0b000000'), packet=Bits('0x85401840'), issued_cycle=None, wb_cycle=None, target_bank=1, rdat1=[], rdat2=[], wdat=[Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000')], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=2)
[Decode]: Received Raw Instruction Data: 40184085
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 0 0
[PRF] Got: [True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4116, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, packet=None, issued_cycle=None, wb_cycle=None, target_bank=None, rdat1=[], rdat2=[], wdat=[], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=None)
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4116}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for warp group: 0, warp: 0, 0, pc: 4120
[Scheduler] Pushing inst to ahead latch

Cycle #54

[Issue] Received instruction: Instruction(pc=4116, warp_id=4, warp_group_id=2, intended_FU='Alu_int_0', rs1=Bits('0b00010'), rs2=Bits('0b00011'), rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1')], opcode=<R_Op.OR: Bits('0b0000101')>, imm=Bits('0b000000'), packet=Bits('0x85401840'), issued_cycle=None, wb_cycle=None, target_bank=0, rdat1=[], rdat2=[], wdat=[Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000')], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=2)
[Decode]: Received Raw Instruction Data: 40184085
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 0 0
[PRF] Got: [True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4120, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, packet=None, issued_cycle=None, wb_cycle=None, target_bank=None, rdat1=[], rdat2=[], wdat=[], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=None)
[I$] Memrequest ACCEPTED by Memory
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4116}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #55

[Issue] Received instruction: Instruction(pc=4116, warp_id=5, warp_group_id=2, intended_FU='Alu_int_0', rs1=Bits('0b00010'), rs2=Bits('0b00011'), rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1')], opcode=<R_Op.OR: Bits('0b0000101')>, imm=Bits('0b000000'), packet=Bits('0x85401840'), issued_cycle=None, wb_cycle=None, target_bank=1, rdat1=[], rdat2=[], wdat=[Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000')], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=2)
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4120, 'size': 4, 'uuid': 1030, 'pc': 4120, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4120, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, packet=None, issued_cycle=None, wb_cycle=None, target_bank=None, rdat1=[], rdat2=[], wdat=[], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #56

[Issue] Received instruction: None
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #57

[Issue] Received instruction: None
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 40184086
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4120, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, packet=Bits('0x86401840'), issued_cycle=None, wb_cycle=None, target_bank=None, rdat1=[], rdat2=[], wdat=[], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=None)
[ICache] FILL complete: pc=0x1018
[I$] Returned value from memory
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for warp group: 0, warp: 1, 0, pc: 4124
[Scheduler] Pushing inst to ahead latch

Cycle #58

[Issue] Received instruction: None
[Decode]: Received Raw Instruction Data: 40184086
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 0 0
[PRF] Got: [True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4120, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, packet=None, issued_cycle=None, wb_cycle=None, target_bank=None, rdat1=[], rdat2=[], wdat=[], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=None)
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4120}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for warp group: 1, warp: 2, 2, pc: 4120
[Scheduler] Pushing inst to ahead latch

Cycle #59

[Issue] Received instruction: Instruction(pc=4120, warp_id=0, warp_group_id=0, intended_FU='Alu_int_0', rs1=Bits('0b00010'), rs2=Bits('0b00011'), rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1')], opcode=<R_Op.XOR: Bits('0b0000110')>, imm=Bits('0b000000'), packet=Bits('0x86401840'), issued_cycle=None, wb_cycle=None, target_bank=0, rdat1=[], rdat2=[], wdat=[Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000')], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=2)
[Decode]: Received Raw Instruction Data: 40184086
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 0 0
[PRF] Got: [True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4120, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, packet=None, issued_cycle=None, wb_cycle=None, target_bank=None, rdat1=[], rdat2=[], wdat=[], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=None)
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4120}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for warp group: 1, warp: 3, 2, pc: 4124
[Scheduler] Pushing inst to ahead latch

Cycle #60

[Issue] Received instruction: Instruction(pc=4120, warp_id=1, warp_group_id=0, intended_FU='Alu_int_0', rs1=Bits('0b00010'), rs2=Bits('0b00011'), rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1')], opcode=<R_Op.XOR: Bits('0b0000110')>, imm=Bits('0b000000'), packet=Bits('0x86401840'), issued_cycle=None, wb_cycle=None, target_bank=1, rdat1=[], rdat2=[], wdat=[Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000')], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=2)
[Decode]: Received Raw Instruction Data: 40184086
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 0 0
[PRF] Got: [True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4120, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, packet=None, issued_cycle=None, wb_cycle=None, target_bank=None, rdat1=[], rdat2=[], wdat=[], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=None)
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4120}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for warp group: 2, warp: 4, 4, pc: 4120
[Scheduler] Pushing inst to ahead latch

Cycle #61

[Issue] Received instruction: Instruction(pc=4120, warp_id=2, warp_group_id=1, intended_FU='Alu_int_0', rs1=Bits('0b00010'), rs2=Bits('0b00011'), rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1')], opcode=<R_Op.XOR: Bits('0b0000110')>, imm=Bits('0b000000'), packet=Bits('0x86401840'), issued_cycle=None, wb_cycle=None, target_bank=0, rdat1=[], rdat2=[], wdat=[Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000')], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=2)
[Decode]: Received Raw Instruction Data: 40184086
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 0 0
[PRF] Got: [True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4120, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, packet=None, issued_cycle=None, wb_cycle=None, target_bank=None, rdat1=[], rdat2=[], wdat=[], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=None)
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4120}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for warp group: 2, warp: 5, 4, pc: 4124
[Scheduler] Pushing inst to ahead latch

Cycle #62

[Issue] Received instruction: Instruction(pc=4120, warp_id=3, warp_group_id=1, intended_FU='Alu_int_0', rs1=Bits('0b00010'), rs2=Bits('0b00011'), rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1')], opcode=<R_Op.XOR: Bits('0b0000110')>, imm=Bits('0b000000'), packet=Bits('0x86401840'), issued_cycle=None, wb_cycle=None, target_bank=1, rdat1=[], rdat2=[], wdat=[Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000')], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=2)
[Decode]: Received Raw Instruction Data: 40184086
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 0 0
[PRF] Got: [True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4120, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, packet=None, issued_cycle=None, wb_cycle=None, target_bank=None, rdat1=[], rdat2=[], wdat=[], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=None)
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4120}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for warp group: 0, warp: 0, 0, pc: 4124
[Scheduler] Pushing inst to ahead latch

Cycle #63

[Issue] Received instruction: Instruction(pc=4120, warp_id=4, warp_group_id=2, intended_FU='Alu_int_0', rs1=Bits('0b00010'), rs2=Bits('0b00011'), rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1')], opcode=<R_Op.XOR: Bits('0b0000110')>, imm=Bits('0b000000'), packet=Bits('0x86401840'), issued_cycle=None, wb_cycle=None, target_bank=0, rdat1=[], rdat2=[], wdat=[Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000')], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=2)
[Decode]: Received Raw Instruction Data: 40184086
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 0 0
[PRF] Got: [True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4124, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, packet=None, issued_cycle=None, wb_cycle=None, target_bank=None, rdat1=[], rdat2=[], wdat=[], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=None)
[I$] Memrequest ACCEPTED by Memory
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4120}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #64

[Issue] Received instruction: Instruction(pc=4120, warp_id=5, warp_group_id=2, intended_FU='Alu_int_0', rs1=Bits('0b00010'), rs2=Bits('0b00011'), rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1')], opcode=<R_Op.XOR: Bits('0b0000110')>, imm=Bits('0b000000'), packet=Bits('0x86401840'), issued_cycle=None, wb_cycle=None, target_bank=1, rdat1=[], rdat2=[], wdat=[Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000')], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=2)
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4124, 'size': 4, 'uuid': 1031, 'pc': 4124, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4124, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, packet=None, issued_cycle=None, wb_cycle=None, target_bank=None, rdat1=[], rdat2=[], wdat=[], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #65

[Issue] Received instruction: None
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #66

[Issue] Received instruction: None
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 40184087
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4124, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, packet=Bits('0x87401840'), issued_cycle=None, wb_cycle=None, target_bank=None, rdat1=[], rdat2=[], wdat=[], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=None)
[ICache] FILL complete: pc=0x101C
[I$] Returned value from memory
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for warp group: 0, warp: 1, 0, pc: 4128
[Scheduler] Pushing inst to ahead latch

Cycle #67

[Issue] Received instruction: None
[Decode]: Received Raw Instruction Data: 40184087
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 0 0
[PRF] Got: [True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4124, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, packet=None, issued_cycle=None, wb_cycle=None, target_bank=None, rdat1=[], rdat2=[], wdat=[], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=None)
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4124}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for warp group: 1, warp: 2, 2, pc: 4124
[Scheduler] Pushing inst to ahead latch

Cycle #68

[Issue] Received instruction: Instruction(pc=4124, warp_id=0, warp_group_id=0, intended_FU='Alu_int_0', rs1=Bits('0b00010'), rs2=Bits('0b00011'), rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1')], opcode=<R_Op.SLT: Bits('0b0000111')>, imm=Bits('0b000000'), packet=Bits('0x87401840'), issued_cycle=None, wb_cycle=None, target_bank=0, rdat1=[], rdat2=[], wdat=[Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000')], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=2)
[Decode]: Received Raw Instruction Data: 40184087
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 0 0
[PRF] Got: [True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4124, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, packet=None, issued_cycle=None, wb_cycle=None, target_bank=None, rdat1=[], rdat2=[], wdat=[], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=None)
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4124}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for warp group: 1, warp: 3, 2, pc: 4128
[Scheduler] Pushing inst to ahead latch

Cycle #69

[Issue] Received instruction: Instruction(pc=4124, warp_id=1, warp_group_id=0, intended_FU='Alu_int_0', rs1=Bits('0b00010'), rs2=Bits('0b00011'), rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1')], opcode=<R_Op.SLT: Bits('0b0000111')>, imm=Bits('0b000000'), packet=Bits('0x87401840'), issued_cycle=None, wb_cycle=None, target_bank=1, rdat1=[], rdat2=[], wdat=[Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000')], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=2)
[Decode]: Received Raw Instruction Data: 40184087
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 0 0
[PRF] Got: [True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4124, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, packet=None, issued_cycle=None, wb_cycle=None, target_bank=None, rdat1=[], rdat2=[], wdat=[], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=None)
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4124}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for warp group: 2, warp: 4, 4, pc: 4124
[Scheduler] Pushing inst to ahead latch

Cycle #70

[Issue] Received instruction: Instruction(pc=4124, warp_id=2, warp_group_id=1, intended_FU='Alu_int_0', rs1=Bits('0b00010'), rs2=Bits('0b00011'), rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1')], opcode=<R_Op.SLT: Bits('0b0000111')>, imm=Bits('0b000000'), packet=Bits('0x87401840'), issued_cycle=None, wb_cycle=None, target_bank=0, rdat1=[], rdat2=[], wdat=[Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000')], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=2)
[Decode]: Received Raw Instruction Data: 40184087
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 0 0
[PRF] Got: [True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4124, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, packet=None, issued_cycle=None, wb_cycle=None, target_bank=None, rdat1=[], rdat2=[], wdat=[], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=None)
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4124}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for warp group: 2, warp: 5, 4, pc: 4128
[Scheduler] Pushing inst to ahead latch

Cycle #71

[Issue] Received instruction: Instruction(pc=4124, warp_id=3, warp_group_id=1, intended_FU='Alu_int_0', rs1=Bits('0b00010'), rs2=Bits('0b00011'), rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1')], opcode=<R_Op.SLT: Bits('0b0000111')>, imm=Bits('0b000000'), packet=Bits('0x87401840'), issued_cycle=None, wb_cycle=None, target_bank=1, rdat1=[], rdat2=[], wdat=[Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000')], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=2)
[Decode]: Received Raw Instruction Data: 40184087
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 0 0
[PRF] Got: [True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4124, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, packet=None, issued_cycle=None, wb_cycle=None, target_bank=None, rdat1=[], rdat2=[], wdat=[], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=None)
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4124}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for warp group: 0, warp: 0, 0, pc: 4128
[Scheduler] Pushing inst to ahead latch

Cycle #72

[Issue] Received instruction: Instruction(pc=4124, warp_id=4, warp_group_id=2, intended_FU='Alu_int_0', rs1=Bits('0b00010'), rs2=Bits('0b00011'), rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1')], opcode=<R_Op.SLT: Bits('0b0000111')>, imm=Bits('0b000000'), packet=Bits('0x87401840'), issued_cycle=None, wb_cycle=None, target_bank=0, rdat1=[], rdat2=[], wdat=[Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000')], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=2)
[Decode]: Received Raw Instruction Data: 40184087
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 0 0
[PRF] Got: [True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4128, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, packet=None, issued_cycle=None, wb_cycle=None, target_bank=None, rdat1=[], rdat2=[], wdat=[], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=None)
[I$] Memrequest ACCEPTED by Memory
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4124}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #73

[Issue] Received instruction: Instruction(pc=4124, warp_id=5, warp_group_id=2, intended_FU='Alu_int_0', rs1=Bits('0b00010'), rs2=Bits('0b00011'), rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1')], opcode=<R_Op.SLT: Bits('0b0000111')>, imm=Bits('0b000000'), packet=Bits('0x87401840'), issued_cycle=None, wb_cycle=None, target_bank=1, rdat1=[], rdat2=[], wdat=[Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000')], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=2)
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4128, 'size': 4, 'uuid': 1032, 'pc': 4128, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4128, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, packet=None, issued_cycle=None, wb_cycle=None, target_bank=None, rdat1=[], rdat2=[], wdat=[], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #74

[Issue] Received instruction: None
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #75

[Issue] Received instruction: None
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 40004090
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4128, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, packet=Bits('0x90400040'), issued_cycle=None, wb_cycle=None, target_bank=None, rdat1=[], rdat2=[], wdat=[], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=None)
[ICache] FILL complete: pc=0x1020
[I$] Returned value from memory
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for warp group: 0, warp: 1, 0, pc: 4132
[Scheduler] Pushing inst to ahead latch

Cycle #76

[Issue] Received instruction: None
[Decode]: Received Raw Instruction Data: 40004090
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 0 0
[PRF] Got: [True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4128, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, packet=None, issued_cycle=None, wb_cycle=None, target_bank=None, rdat1=[], rdat2=[], wdat=[], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=None)
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4128}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for warp group: 1, warp: 2, 2, pc: 4128
[Scheduler] Pushing inst to ahead latch

Cycle #77

[Issue] Received instruction: Instruction(pc=4128, warp_id=0, warp_group_id=0, intended_FU='Alu_int_0', rs1=Bits('0b00010'), rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1')], opcode=<I_Op.ADDI: Bits('0b0010000')>, imm=Bits('0b000000'), packet=Bits('0x90400040'), issued_cycle=None, wb_cycle=None, target_bank=0, rdat1=[], rdat2=[], wdat=[Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000')], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=1)
[Decode]: Received Raw Instruction Data: 40004090
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 0 0
[PRF] Got: [True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4128, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, packet=None, issued_cycle=None, wb_cycle=None, target_bank=None, rdat1=[], rdat2=[], wdat=[], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=None)
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4128}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for warp group: 1, warp: 3, 2, pc: 4132
[Scheduler] Pushing inst to ahead latch

Cycle #78

[Issue] Received instruction: Instruction(pc=4128, warp_id=1, warp_group_id=0, intended_FU='Alu_int_0', rs1=Bits('0b00010'), rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1')], opcode=<I_Op.ADDI: Bits('0b0010000')>, imm=Bits('0b000000'), packet=Bits('0x90400040'), issued_cycle=None, wb_cycle=None, target_bank=1, rdat1=[], rdat2=[], wdat=[Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000')], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=1)
[Decode]: Received Raw Instruction Data: 40004090
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 0 0
[PRF] Got: [True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4128, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, packet=None, issued_cycle=None, wb_cycle=None, target_bank=None, rdat1=[], rdat2=[], wdat=[], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=None)
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4128}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for warp group: 2, warp: 4, 4, pc: 4128
[Scheduler] Pushing inst to ahead latch

Cycle #79

[Issue] Received instruction: Instruction(pc=4128, warp_id=2, warp_group_id=1, intended_FU='Alu_int_0', rs1=Bits('0b00010'), rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1')], opcode=<I_Op.ADDI: Bits('0b0010000')>, imm=Bits('0b000000'), packet=Bits('0x90400040'), issued_cycle=None, wb_cycle=None, target_bank=0, rdat1=[], rdat2=[], wdat=[Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000')], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=1)
[Decode]: Received Raw Instruction Data: 40004090
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 0 0
[PRF] Got: [True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4128, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, packet=None, issued_cycle=None, wb_cycle=None, target_bank=None, rdat1=[], rdat2=[], wdat=[], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=None)
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4128}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for warp group: 2, warp: 5, 4, pc: 4132
[Scheduler] Pushing inst to ahead latch

Cycle #80

[Issue] Received instruction: Instruction(pc=4128, warp_id=3, warp_group_id=1, intended_FU='Alu_int_0', rs1=Bits('0b00010'), rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1')], opcode=<I_Op.ADDI: Bits('0b0010000')>, imm=Bits('0b000000'), packet=Bits('0x90400040'), issued_cycle=None, wb_cycle=None, target_bank=1, rdat1=[], rdat2=[], wdat=[Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000')], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=1)
[Decode]: Received Raw Instruction Data: 40004090
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 0 0
[PRF] Got: [True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4128, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, packet=None, issued_cycle=None, wb_cycle=None, target_bank=None, rdat1=[], rdat2=[], wdat=[], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=None)
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4128}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for warp group: 0, warp: 0, 0, pc: 4132
[Scheduler] Pushing inst to ahead latch

Cycle #81

[Issue] Received instruction: Instruction(pc=4128, warp_id=4, warp_group_id=2, intended_FU='Alu_int_0', rs1=Bits('0b00010'), rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1')], opcode=<I_Op.ADDI: Bits('0b0010000')>, imm=Bits('0b000000'), packet=Bits('0x90400040'), issued_cycle=None, wb_cycle=None, target_bank=0, rdat1=[], rdat2=[], wdat=[Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000')], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=1)
[Decode]: Received Raw Instruction Data: 40004090
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 0 0
[PRF] Got: [True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4132, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, packet=None, issued_cycle=None, wb_cycle=None, target_bank=None, rdat1=[], rdat2=[], wdat=[], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=None)
[I$] Memrequest ACCEPTED by Memory
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4128}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #82

[Issue] Received instruction: Instruction(pc=4128, warp_id=5, warp_group_id=2, intended_FU='Alu_int_0', rs1=Bits('0b00010'), rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1')], opcode=<I_Op.ADDI: Bits('0b0010000')>, imm=Bits('0b000000'), packet=Bits('0x90400040'), issued_cycle=None, wb_cycle=None, target_bank=1, rdat1=[], rdat2=[], wdat=[Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000')], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=1)
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4132, 'size': 4, 'uuid': 1033, 'pc': 4132, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4132, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, packet=None, issued_cycle=None, wb_cycle=None, target_bank=None, rdat1=[], rdat2=[], wdat=[], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #83

[Issue] Received instruction: None
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #84

[Issue] Received instruction: None
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 40004091
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4132, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, packet=Bits('0x91400040'), issued_cycle=None, wb_cycle=None, target_bank=None, rdat1=[], rdat2=[], wdat=[], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=None)
[ICache] FILL complete: pc=0x1024
[I$] Returned value from memory
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for warp group: 0, warp: 1, 0, pc: 4136
[Scheduler] Pushing inst to ahead latch

Cycle #85

[Issue] Received instruction: None
[Decode]: Received Raw Instruction Data: 40004091
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 0 0
[PRF] Got: [True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4132, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, packet=None, issued_cycle=None, wb_cycle=None, target_bank=None, rdat1=[], rdat2=[], wdat=[], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=None)
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4132}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for warp group: 1, warp: 2, 2, pc: 4132
[Scheduler] Pushing inst to ahead latch

Cycle #86

[Issue] Received instruction: Instruction(pc=4132, warp_id=0, warp_group_id=0, intended_FU='Alu_int_0', rs1=Bits('0b00010'), rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1')], opcode=<I_Op.SUBI: Bits('0b0010001')>, imm=Bits('0b000000'), packet=Bits('0x91400040'), issued_cycle=None, wb_cycle=None, target_bank=0, rdat1=[], rdat2=[], wdat=[Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000')], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=1)
[Decode]: Received Raw Instruction Data: 40004091
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 0 0
[PRF] Got: [True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4132, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, packet=None, issued_cycle=None, wb_cycle=None, target_bank=None, rdat1=[], rdat2=[], wdat=[], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=None)
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4132}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for warp group: 1, warp: 3, 2, pc: 4136
[Scheduler] Pushing inst to ahead latch

Cycle #87

[Issue] Received instruction: Instruction(pc=4132, warp_id=1, warp_group_id=0, intended_FU='Alu_int_0', rs1=Bits('0b00010'), rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1')], opcode=<I_Op.SUBI: Bits('0b0010001')>, imm=Bits('0b000000'), packet=Bits('0x91400040'), issued_cycle=None, wb_cycle=None, target_bank=1, rdat1=[], rdat2=[], wdat=[Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000')], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=1)
[Decode]: Received Raw Instruction Data: 40004091
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 0 0
[PRF] Got: [True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4132, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, packet=None, issued_cycle=None, wb_cycle=None, target_bank=None, rdat1=[], rdat2=[], wdat=[], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=None)
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4132}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for warp group: 2, warp: 4, 4, pc: 4132
[Scheduler] Pushing inst to ahead latch

Cycle #88

[Issue] Received instruction: Instruction(pc=4132, warp_id=2, warp_group_id=1, intended_FU='Alu_int_0', rs1=Bits('0b00010'), rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1')], opcode=<I_Op.SUBI: Bits('0b0010001')>, imm=Bits('0b000000'), packet=Bits('0x91400040'), issued_cycle=None, wb_cycle=None, target_bank=0, rdat1=[], rdat2=[], wdat=[Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000')], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=1)
[Decode]: Received Raw Instruction Data: 40004091
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 0 0
[PRF] Got: [True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4132, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, packet=None, issued_cycle=None, wb_cycle=None, target_bank=None, rdat1=[], rdat2=[], wdat=[], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=None)
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4132}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for warp group: 2, warp: 5, 4, pc: 4136
[Scheduler] Pushing inst to ahead latch

Cycle #89

[Issue] Received instruction: Instruction(pc=4132, warp_id=3, warp_group_id=1, intended_FU='Alu_int_0', rs1=Bits('0b00010'), rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1')], opcode=<I_Op.SUBI: Bits('0b0010001')>, imm=Bits('0b000000'), packet=Bits('0x91400040'), issued_cycle=None, wb_cycle=None, target_bank=1, rdat1=[], rdat2=[], wdat=[Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000')], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=1)
[Decode]: Received Raw Instruction Data: 40004091
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 0 0
[PRF] Got: [True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4132, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, packet=None, issued_cycle=None, wb_cycle=None, target_bank=None, rdat1=[], rdat2=[], wdat=[], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=None)
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4132}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for warp group: 0, warp: 0, 0, pc: 4136
[Scheduler] Pushing inst to ahead latch

Cycle #90

[Issue] Received instruction: Instruction(pc=4132, warp_id=4, warp_group_id=2, intended_FU='Alu_int_0', rs1=Bits('0b00010'), rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1')], opcode=<I_Op.SUBI: Bits('0b0010001')>, imm=Bits('0b000000'), packet=Bits('0x91400040'), issued_cycle=None, wb_cycle=None, target_bank=0, rdat1=[], rdat2=[], wdat=[Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000')], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=1)
[Decode]: Received Raw Instruction Data: 40004091
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 0 0
[PRF] Got: [True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4136, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, packet=None, issued_cycle=None, wb_cycle=None, target_bank=None, rdat1=[], rdat2=[], wdat=[], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=None)
[I$] Memrequest ACCEPTED by Memory
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4132}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #91

[Issue] Received instruction: Instruction(pc=4132, warp_id=5, warp_group_id=2, intended_FU='Alu_int_0', rs1=Bits('0b00010'), rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1')], opcode=<I_Op.SUBI: Bits('0b0010001')>, imm=Bits('0b000000'), packet=Bits('0x91400040'), issued_cycle=None, wb_cycle=None, target_bank=1, rdat1=[], rdat2=[], wdat=[Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000')], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=1)
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4136, 'size': 4, 'uuid': 1034, 'pc': 4136, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4136, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, packet=None, issued_cycle=None, wb_cycle=None, target_bank=None, rdat1=[], rdat2=[], wdat=[], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #92

[Issue] Received instruction: None
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #93

[Issue] Received instruction: None
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 40004095
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4136, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, packet=Bits('0x95400040'), issued_cycle=None, wb_cycle=None, target_bank=None, rdat1=[], rdat2=[], wdat=[], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=None)
[ICache] FILL complete: pc=0x1028
[I$] Returned value from memory
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for warp group: 0, warp: 1, 0, pc: 4140
[Scheduler] Pushing inst to ahead latch

Cycle #94

[Issue] Received instruction: None
[Decode]: Received Raw Instruction Data: 40004095
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 0 0
[PRF] Got: [True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4136, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, packet=None, issued_cycle=None, wb_cycle=None, target_bank=None, rdat1=[], rdat2=[], wdat=[], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=None)
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4136}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for warp group: 1, warp: 2, 2, pc: 4136
[Scheduler] Pushing inst to ahead latch

Cycle #95

[Issue] Received instruction: Instruction(pc=4136, warp_id=0, warp_group_id=0, intended_FU='Alu_int_0', rs1=Bits('0b00010'), rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1')], opcode=<I_Op.ORI: Bits('0b0010101')>, imm=Bits('0b000000'), packet=Bits('0x95400040'), issued_cycle=None, wb_cycle=None, target_bank=0, rdat1=[], rdat2=[], wdat=[Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000')], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=1)
[Decode]: Received Raw Instruction Data: 40004095
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 0 0
[PRF] Got: [True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4136, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, packet=None, issued_cycle=None, wb_cycle=None, target_bank=None, rdat1=[], rdat2=[], wdat=[], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=None)
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4136}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for warp group: 1, warp: 3, 2, pc: 4140
[Scheduler] Pushing inst to ahead latch

Cycle #96

[Issue] Received instruction: Instruction(pc=4136, warp_id=1, warp_group_id=0, intended_FU='Alu_int_0', rs1=Bits('0b00010'), rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1')], opcode=<I_Op.ORI: Bits('0b0010101')>, imm=Bits('0b000000'), packet=Bits('0x95400040'), issued_cycle=None, wb_cycle=None, target_bank=1, rdat1=[], rdat2=[], wdat=[Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000')], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=1)
[Decode]: Received Raw Instruction Data: 40004095
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 0 0
[PRF] Got: [True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4136, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, packet=None, issued_cycle=None, wb_cycle=None, target_bank=None, rdat1=[], rdat2=[], wdat=[], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=None)
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4136}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for warp group: 2, warp: 4, 4, pc: 4136
[Scheduler] Pushing inst to ahead latch

Cycle #97

[Issue] Received instruction: Instruction(pc=4136, warp_id=2, warp_group_id=1, intended_FU='Alu_int_0', rs1=Bits('0b00010'), rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1')], opcode=<I_Op.ORI: Bits('0b0010101')>, imm=Bits('0b000000'), packet=Bits('0x95400040'), issued_cycle=None, wb_cycle=None, target_bank=0, rdat1=[], rdat2=[], wdat=[Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000')], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=1)
[Decode]: Received Raw Instruction Data: 40004095
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 0 0
[PRF] Got: [True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4136, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, packet=None, issued_cycle=None, wb_cycle=None, target_bank=None, rdat1=[], rdat2=[], wdat=[], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=None)
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4136}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for warp group: 2, warp: 5, 4, pc: 4140
[Scheduler] Pushing inst to ahead latch

Cycle #98

[Issue] Received instruction: Instruction(pc=4136, warp_id=3, warp_group_id=1, intended_FU='Alu_int_0', rs1=Bits('0b00010'), rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1')], opcode=<I_Op.ORI: Bits('0b0010101')>, imm=Bits('0b000000'), packet=Bits('0x95400040'), issued_cycle=None, wb_cycle=None, target_bank=1, rdat1=[], rdat2=[], wdat=[Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000')], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=1)
[Decode]: Received Raw Instruction Data: 40004095
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 0 0
[PRF] Got: [True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4136, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, packet=None, issued_cycle=None, wb_cycle=None, target_bank=None, rdat1=[], rdat2=[], wdat=[], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=None)
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4136}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for warp group: 0, warp: 0, 0, pc: 4140
[Scheduler] Pushing inst to ahead latch

Cycle #99

[Issue] Received instruction: Instruction(pc=4136, warp_id=4, warp_group_id=2, intended_FU='Alu_int_0', rs1=Bits('0b00010'), rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1')], opcode=<I_Op.ORI: Bits('0b0010101')>, imm=Bits('0b000000'), packet=Bits('0x95400040'), issued_cycle=None, wb_cycle=None, target_bank=0, rdat1=[], rdat2=[], wdat=[Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000')], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=1)
[Decode]: Received Raw Instruction Data: 40004095
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 0 0
[PRF] Got: [True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True, True]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4140, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, packet=None, issued_cycle=None, wb_cycle=None, target_bank=None, rdat1=[], rdat2=[], wdat=[], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=None)
[I$] Memrequest ACCEPTED by Memory
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4136}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #100

[Issue] Received instruction: Instruction(pc=4136, warp_id=5, warp_group_id=2, intended_FU='Alu_int_0', rs1=Bits('0b00010'), rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1')], opcode=<I_Op.ORI: Bits('0b0010101')>, imm=Bits('0b000000'), packet=Bits('0x95400040'), issued_cycle=None, wb_cycle=None, target_bank=1, rdat1=[], rdat2=[], wdat=[Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000')], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=1)
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4140, 'size': 4, 'uuid': 1035, 'pc': 4140, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4140, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, packet=None, issued_cycle=None, wb_cycle=None, target_bank=None, rdat1=[], rdat2=[], wdat=[], stage_entry={}, stage_exit={}, fu_entries=[], num_operands=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.
Pipeline flush complete.

Verifying Register File State...

 Found 64 mismatches:
  Reg[1][0]: Pipe=5 Gold=10
  Reg[1][1]: Pipe=5 Gold=10
  Reg[1][2]: Pipe=5 Gold=10
  Reg[1][3]: Pipe=5 Gold=10
  Reg[1][4]: Pipe=5 Gold=10
  Reg[1][5]: Pipe=5 Gold=10
  Reg[1][6]: Pipe=5 Gold=10
  Reg[1][7]: Pipe=5 Gold=10
  Reg[1][8]: Pipe=5 Gold=10
  Reg[1][9]: Pipe=5 Gold=10
  Reg[1][10]: Pipe=5 Gold=10
  Reg[1][11]: Pipe=5 Gold=10
  Reg[1][12]: Pipe=5 Gold=10
  Reg[1][13]: Pipe=5 Gold=10
  Reg[1][14]: Pipe=5 Gold=10
  Reg[1][15]: Pipe=5 Gold=10
  Reg[1][16]: Pipe=5 Gold=10
  Reg[1][17]: Pipe=5 Gold=10
  Reg[1][18]: Pipe=5 Gold=10
  Reg[1][19]: Pipe=5 Gold=10
  Reg[1][20]: Pipe=5 Gold=10
  Reg[1][21]: Pipe=5 Gold=10
  Reg[1][22]: Pipe=5 Gold=10
  Reg[1][23]: Pipe=5 Gold=10
  Reg[1][24]: Pipe=5 Gold=10
  Reg[1][25]: Pipe=5 Gold=10
  Reg[1][26]: Pipe=5 Gold=10
  Reg[1][27]: Pipe=5 Gold=10
  Reg[1][28]: Pipe=5 Gold=10
  Reg[1][29]: Pipe=5 Gold=10
  Reg[1][30]: Pipe=5 Gold=10
  Reg[1][31]: Pipe=5 Gold=10
  Reg[22][0]: Pipe=0 Gold=50
  Reg[22][1]: Pipe=0 Gold=50
  Reg[22][2]: Pipe=0 Gold=50
  Reg[22][3]: Pipe=0 Gold=50
  Reg[22][4]: Pipe=0 Gold=50
  Reg[22][5]: Pipe=0 Gold=50
  Reg[22][6]: Pipe=0 Gold=50
  Reg[22][7]: Pipe=0 Gold=50
  Reg[22][8]: Pipe=0 Gold=50
  Reg[22][9]: Pipe=0 Gold=50
  Reg[22][10]: Pipe=0 Gold=50
  Reg[22][11]: Pipe=0 Gold=50
  Reg[22][12]: Pipe=0 Gold=50
  Reg[22][13]: Pipe=0 Gold=50
  Reg[22][14]: Pipe=0 Gold=50
  Reg[22][15]: Pipe=0 Gold=50
  Reg[22][16]: Pipe=0 Gold=50
  Reg[22][17]: Pipe=0 Gold=50
  Reg[22][18]: Pipe=0 Gold=50
  Reg[22][19]: Pipe=0 Gold=50
  Reg[22][20]: Pipe=0 Gold=50
  Reg[22][21]: Pipe=0 Gold=50
  Reg[22][22]: Pipe=0 Gold=50
  Reg[22][23]: Pipe=0 Gold=50
  Reg[22][24]: Pipe=0 Gold=50
  Reg[22][25]: Pipe=0 Gold=50
  Reg[22][26]: Pipe=0 Gold=50
  Reg[22][27]: Pipe=0 Gold=50
  Reg[22][28]: Pipe=0 Gold=50
  Reg[22][29]: Pipe=0 Gold=50
  Reg[22][30]: Pipe=0 Gold=50
  Reg[22][31]: Pipe=0 Gold=50

================================================================================
                            REGISTER FILE FULL DUMP                             
================================================================================

[ Warp 0 ]
--------------------------------------------------------------------------------
  R0  (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R1  (INT):
    T00-T07:          5          5          5          5          5          5          5          5
    T08-T15:          5          5          5          5          5          5          5          5
    T16-T23:          5          5          5          5          5          5          5          5
    T24-T31:          5          5          5          5          5          5          5          5

  R2  (INT):
    T00-T07:          5          5          5          5          5          5          5          5
    T08-T15:          5          5          5          5          5          5          5          5
    T16-T23:          5          5          5          5          5          5          5          5
    T24-T31:          5          5          5          5          5          5          5          5

  R3  (INT):
    T00-T07:          5          5          5          5          5          5          5          5
    T08-T15:          5          5          5          5          5          5          5          5
    T16-T23:          5          5          5          5          5          5          5          5
    T24-T31:          5          5          5          5          5          5          5          5

  R4  (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R5  (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R6  (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R7  (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R8  (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R9  (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R10 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R11 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R12 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R13 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R14 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R15 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R16 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R17 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R18 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R19 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R20 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R21 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R22 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R23 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R24 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R25 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R26 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R27 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R28 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R29 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R30 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R31 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R32 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R33 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R34 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R35 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R36 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R37 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R38 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R39 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R40 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R41 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R42 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R43 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R44 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R45 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R46 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R47 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R48 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R49 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R50 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R51 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R52 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R53 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R54 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R55 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R56 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R57 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R58 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R59 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R60 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R61 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R62 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R63 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

================================================================================


================================================================================
                            REGISTER FILE FULL DUMP                             
================================================================================

[ Warp 0 ]
--------------------------------------------------------------------------------
  R0  (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R1  (INT):
    T00-T07:         10         10         10         10         10         10         10         10
    T08-T15:         10         10         10         10         10         10         10         10
    T16-T23:         10         10         10         10         10         10         10         10
    T24-T31:         10         10         10         10         10         10         10         10

  R2  (INT):
    T00-T07:          5          5          5          5          5          5          5          5
    T08-T15:          5          5          5          5          5          5          5          5
    T16-T23:          5          5          5          5          5          5          5          5
    T24-T31:          5          5          5          5          5          5          5          5

  R3  (INT):
    T00-T07:          5          5          5          5          5          5          5          5
    T08-T15:          5          5          5          5          5          5          5          5
    T16-T23:          5          5          5          5          5          5          5          5
    T24-T31:          5          5          5          5          5          5          5          5

  R4  (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R5  (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R6  (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R7  (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R8  (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R9  (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R10 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R11 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R12 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R13 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R14 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R15 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R16 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R17 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R18 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R19 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R20 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R21 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R22 (INT):
    T00-T07:         50         50         50         50         50         50         50         50
    T08-T15:         50         50         50         50         50         50         50         50
    T16-T23:         50         50         50         50         50         50         50         50
    T24-T31:         50         50         50         50         50         50         50         50

  R23 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R24 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R25 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R26 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R27 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R28 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R29 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R30 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R31 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R32 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R33 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R34 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R35 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R36 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R37 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R38 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R39 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R40 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R41 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R42 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R43 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R44 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R45 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R46 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R47 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R48 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R49 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R50 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R51 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R52 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R53 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R54 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R55 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R56 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R57 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R58 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R59 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R60 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R61 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R62 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

  R63 (INT):
    T00-T07:          0          0          0          0          0          0          0          0
    T08-T15:          0          0          0          0          0          0          0          0
    T16-T23:          0          0          0          0          0          0          0          0
    T24-T31:          0          0          0          0          0          0          0          0

================================================================================


 FAILURE: Mismatches detected in register file.
