// Seed: 602280344
module module_0;
  logic id_1 = id_1 - 1'b0;
  parameter id_2 = -1;
  logic id_3;
  ;
  wire id_4;
  wire id_5;
  wire id_6;
  wire id_7;
  assign id_3[-1 : 1'b0] = id_1;
endmodule
module module_1 #(
    parameter id_2 = 32'd7,
    parameter id_3 = 32'd74
) (
    id_1,
    _id_2,
    _id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  module_0 modCall_1 ();
  output wire _id_3;
  input wire _id_2;
  input wire id_1;
  logic [-1  ==  {  id_3  {  -1  }  }  < "" : id_2] id_6;
  always force id_3 = 1;
  assign id_6 = -1 + id_2 ~^ 1;
endmodule
