// Seed: 3689545445
module module_0 (
    input uwire id_0,
    output supply1 id_1,
    input tri1 id_2,
    input tri0 id_3
);
  wire id_5 = id_3;
  assign module_1.id_9 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd56
) (
    input supply0 _id_0,
    input wor id_1
    , id_23,
    output supply0 id_2,
    input supply1 id_3,
    input wor id_4,
    input tri id_5,
    input tri0 id_6,
    output tri1 id_7,
    input tri0 id_8,
    output wire id_9,
    output supply0 id_10,
    input tri1 id_11,
    input wand id_12,
    input supply1 id_13,
    input wire id_14,
    input tri1 id_15,
    output supply1 id_16,
    output wor id_17,
    input tri id_18,
    input uwire id_19,
    output tri0 id_20[id_0 : 1],
    input wand id_21
);
  logic id_24;
  assign id_2 = 1;
  module_0 modCall_1 (
      id_21,
      id_16,
      id_14,
      id_11
  );
  assign id_24 = id_23;
endmodule
