

================================================================
== Vitis HLS Report for 'snn_top_hls'
================================================================
* Date:           Mon Dec  8 20:49:11 2025

* Version:        2025.2 (Build 6295257 on Nov 14 2025)
* Project:        hls_output
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.241 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max |   Type  |
    +---------+---------+----------+-----------+-----+------+---------+
    |       18|     6924|  0.180 us|  69.240 us|   19|  6925|       no|
    +---------+---------+----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------+----------------------------------------------------------+---------+---------+-----------+-----------+-----+------+-------------------+
        |                                                                      |                                                          |  Latency (cycles) |   Latency (absolute)  |  Interval  |      Pipeline     |
        |                               Instance                               |                          Module                          |   min   |   max   |    min    |    max    | min |  max |        Type       |
        +----------------------------------------------------------------------+----------------------------------------------------------+---------+---------+-----------+-----------+-----+------+-------------------+
        |grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209                           |snn_top_hls_Pipeline_RESET_ELIG                           |       66|       66|   0.660 us|   0.660 us|    0|     0|  loop pipeline stp|
        |grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245                         |snn_top_hls_Pipeline_RESET_TRACES                         |       66|       66|   0.660 us|   0.660 us|    0|     0|  loop pipeline stp|
        |grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313  |snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER  |     4099|     4099|  40.990 us|  40.990 us|    0|     0|  loop pipeline stp|
        |grp_process_pre_spike_aer_fu_1333                                     |process_pre_spike_aer                                     |       46|       46|   0.460 us|   0.460 us|   46|    46|                 no|
        |grp_process_post_spike_aer_fu_1421                                    |process_post_spike_aer                                    |       46|       46|   0.460 us|   0.460 us|   46|    46|                 no|
        |grp_apply_rstdp_reward_fu_1509                                        |apply_rstdp_reward                                        |        1|     2626|  10.000 ns|  26.260 us|    1|  2626|                 no|
        |grp_decay_eligibility_traces_fu_1562                                  |decay_eligibility_traces                                  |       12|       12|   0.120 us|   0.120 us|   12|    12|                 no|
        |grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598                           |snn_top_hls_Pipeline_WEIGHT_SUM                           |       11|       11|   0.110 us|   0.110 us|    0|     0|  loop pipeline stp|
        +----------------------------------------------------------------------+----------------------------------------------------------+---------+---------+-----------+-----------+-----+------+-------------------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 3 
2 --> 3 
3 --> 6 4 
4 --> 5 
5 --> 6 
6 --> 10 7 
7 --> 8 10 
8 --> 9 
9 --> 10 
10 --> 11 14 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 17 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.56>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%snn_busy_read = read i1 @_ssdm_op_Read.ap_none.i1, i1 %snn_busy"   --->   Operation 20 'read' 'snn_busy_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%snn_ready_read = read i1 @_ssdm_op_Read.ap_none.i1, i1 %snn_ready"   --->   Operation 21 'read' 'snn_ready_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%spike_out_weight_read = read i8 @_ssdm_op_Read.ap_none.i8, i8 %spike_out_weight"   --->   Operation 22 'read' 'spike_out_weight_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%spike_out_neuron_id_read = read i8 @_ssdm_op_Read.ap_none.i8, i8 %spike_out_neuron_id"   --->   Operation 23 'read' 'spike_out_neuron_id_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%spike_out_valid_read = read i1 @_ssdm_op_Read.ap_none.i1, i1 %spike_out_valid"   --->   Operation 24 'read' 'spike_out_valid_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%spike_in_ready_read = read i1 @_ssdm_op_Read.ap_none.i1, i1 %spike_in_ready"   --->   Operation 25 'read' 'spike_in_ready_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.00ns)   --->   "%reward_signal_read = read i8 @_ssdm_op_Read.s_axilite.i8, i8 %reward_signal"   --->   Operation 26 'read' 'reward_signal_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 27 [1/1] (1.00ns)   --->   "%learning_params_read = read i144 @_ssdm_op_Read.s_axilite.i144, i144 %learning_params"   --->   Operation 27 'read' 'learning_params_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 28 [1/1] (1.00ns)   --->   "%config_reg_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %config_reg"   --->   Operation 28 'read' 'config_reg_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 29 [1/1] (1.00ns)   --->   "%ctrl_reg_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %ctrl_reg"   --->   Operation 29 'read' 'ctrl_reg_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%weight_sum_loc = alloca i64 1"   --->   Operation 30 'alloca' 'weight_sum_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%spectopmodule_ln308 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_26" [src/snn_top_hls.cpp:308]   --->   Operation 31 'spectopmodule' 'spectopmodule_ln308' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ctrl_reg"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ctrl_reg, void @empty_25, i32 4294967295, i32 4294967295, void @empty_6, i32 0, i32 0, void @empty_7, void @empty_24, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ctrl_reg, void @empty_16, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %config_reg"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %config_reg, void @empty_25, i32 4294967295, i32 4294967295, void @empty_6, i32 0, i32 0, void @empty_7, void @empty_21, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %config_reg, void @empty_16, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i144 %learning_params"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i144 %learning_params, void @empty_25, i32 4294967295, i32 4294967295, void @empty_6, i32 0, i32 0, void @empty_7, void @empty_20, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i144 %learning_params, void @empty_16, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %status_reg"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %status_reg, void @empty_25, i32 4294967295, i32 4294967295, void @empty_6, i32 0, i32 0, void @empty_7, void @empty_8, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %status_reg, void @empty_16, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %spike_count_reg"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %spike_count_reg, void @empty_25, i32 4294967295, i32 4294967295, void @empty_6, i32 0, i32 0, void @empty_7, void @empty_18, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %spike_count_reg, void @empty_16, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %weight_sum_reg"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weight_sum_reg, void @empty_25, i32 4294967295, i32 4294967295, void @empty_6, i32 0, i32 0, void @empty_7, void @empty_13, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weight_sum_reg, void @empty_16, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %version_reg"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %version_reg, void @empty_25, i32 4294967295, i32 4294967295, void @empty_6, i32 0, i32 0, void @empty_7, void @empty_10, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %version_reg, void @empty_16, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_axis_spikes_V_data_V, i4 %s_axis_spikes_V_keep_V, i4 %s_axis_spikes_V_strb_V, i1 %s_axis_spikes_V_user_V, i1 %s_axis_spikes_V_last_V, i1 %s_axis_spikes_V_id_V, i1 %s_axis_spikes_V_dest_V, void @empty_2, i32 1, i32 1, void @empty_22, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %s_axis_spikes_V_data_V"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %s_axis_spikes_V_keep_V"   --->   Operation 55 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %s_axis_spikes_V_strb_V"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %s_axis_spikes_V_user_V"   --->   Operation 57 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %s_axis_spikes_V_last_V"   --->   Operation 58 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %s_axis_spikes_V_id_V"   --->   Operation 59 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %s_axis_spikes_V_dest_V"   --->   Operation 60 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %m_axis_spikes_V_data_V, i4 %m_axis_spikes_V_keep_V, i4 %m_axis_spikes_V_strb_V, i1 %m_axis_spikes_V_user_V, i1 %m_axis_spikes_V_last_V, i1 %m_axis_spikes_V_id_V, i1 %m_axis_spikes_V_dest_V, void @empty_2, i32 1, i32 1, void @empty_22, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %m_axis_spikes_V_data_V"   --->   Operation 62 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %m_axis_spikes_V_keep_V"   --->   Operation 63 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %m_axis_spikes_V_strb_V"   --->   Operation 64 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %m_axis_spikes_V_user_V"   --->   Operation 65 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %m_axis_spikes_V_last_V"   --->   Operation 66 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %m_axis_spikes_V_id_V"   --->   Operation 67 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %m_axis_spikes_V_dest_V"   --->   Operation 68 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %m_axis_weights_V_data_V, i4 %m_axis_weights_V_keep_V, i4 %m_axis_weights_V_strb_V, i1 %m_axis_weights_V_user_V, i1 %m_axis_weights_V_last_V, i1 %m_axis_weights_V_id_V, i1 %m_axis_weights_V_dest_V, void @empty_2, i32 1, i32 1, void @empty_22, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %m_axis_weights_V_data_V"   --->   Operation 70 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %m_axis_weights_V_keep_V"   --->   Operation 71 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %m_axis_weights_V_strb_V"   --->   Operation 72 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %m_axis_weights_V_user_V"   --->   Operation 73 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %m_axis_weights_V_last_V"   --->   Operation 74 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %m_axis_weights_V_id_V"   --->   Operation 75 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %m_axis_weights_V_dest_V"   --->   Operation 76 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %reward_signal"   --->   Operation 77 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %reward_signal, void @empty_25, i32 4294967295, i32 4294967295, void @empty_6, i32 0, i32 0, void @empty_7, void @empty_3, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %reward_signal, void @empty_16, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %spike_in_valid"   --->   Operation 80 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %spike_in_valid, void @empty_4, i32 4294967295, i32 4294967295, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %spike_in_neuron_id"   --->   Operation 82 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %spike_in_neuron_id, void @empty_4, i32 4294967295, i32 4294967295, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %spike_in_weight"   --->   Operation 84 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %spike_in_weight, void @empty_4, i32 4294967295, i32 4294967295, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %spike_in_ready"   --->   Operation 86 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %spike_in_ready, void @empty_4, i32 4294967295, i32 4294967295, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %spike_out_valid"   --->   Operation 88 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %spike_out_valid, void @empty_4, i32 4294967295, i32 4294967295, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %spike_out_neuron_id"   --->   Operation 90 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %spike_out_neuron_id, void @empty_4, i32 4294967295, i32 4294967295, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %spike_out_weight"   --->   Operation 92 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %spike_out_weight, void @empty_4, i32 4294967295, i32 4294967295, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %spike_out_ready"   --->   Operation 94 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %spike_out_ready, void @empty_4, i32 4294967295, i32 4294967295, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %snn_enable"   --->   Operation 96 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %snn_enable, void @empty_4, i32 4294967295, i32 4294967295, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %snn_reset"   --->   Operation 98 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %snn_reset, void @empty_4, i32 4294967295, i32 4294967295, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 99 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %threshold_out"   --->   Operation 100 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %threshold_out, void @empty_4, i32 4294967295, i32 4294967295, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 101 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %leak_rate_out"   --->   Operation 102 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %leak_rate_out, void @empty_4, i32 4294967295, i32 4294967295, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 103 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %snn_ready"   --->   Operation 104 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %snn_ready, void @empty_4, i32 4294967295, i32 4294967295, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 105 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %snn_busy"   --->   Operation 106 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %snn_busy, void @empty_4, i32 4294967295, i32 4294967295, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 107 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_25, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_7, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0"   --->   Operation 108 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%learning_params_rstdp_enable = bitselect i1 @_ssdm_op_BitSelect.i1.i144.i144, i144 %learning_params_read, i144 96"   --->   Operation 109 'bitselect' 'learning_params_rstdp_enable' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%specmemcore_ln391 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL13weight_memory_3_1, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:391]   --->   Operation 110 'specmemcore' 'specmemcore_ln391' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%specmemcore_ln391 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL13weight_memory_3_0, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:391]   --->   Operation 111 'specmemcore' 'specmemcore_ln391' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%specmemcore_ln391 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL13weight_memory_2_1, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:391]   --->   Operation 112 'specmemcore' 'specmemcore_ln391' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%specmemcore_ln391 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL13weight_memory_2_0, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:391]   --->   Operation 113 'specmemcore' 'specmemcore_ln391' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%specmemcore_ln391 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL13weight_memory_1_1, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:391]   --->   Operation 114 'specmemcore' 'specmemcore_ln391' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%specmemcore_ln391 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL13weight_memory_1_0, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:391]   --->   Operation 115 'specmemcore' 'specmemcore_ln391' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%specmemcore_ln391 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL13weight_memory_0_1, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:391]   --->   Operation 116 'specmemcore' 'specmemcore_ln391' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%specmemcore_ln391 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL13weight_memory_0_0, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:391]   --->   Operation 117 'specmemcore' 'specmemcore_ln391' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%specmemcore_ln395 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL15pre_eligibility_7, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:395]   --->   Operation 118 'specmemcore' 'specmemcore_ln395' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%specmemcore_ln395 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL15pre_eligibility_6, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:395]   --->   Operation 119 'specmemcore' 'specmemcore_ln395' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%specmemcore_ln395 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL15pre_eligibility_5, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:395]   --->   Operation 120 'specmemcore' 'specmemcore_ln395' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%specmemcore_ln395 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL15pre_eligibility_4, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:395]   --->   Operation 121 'specmemcore' 'specmemcore_ln395' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%specmemcore_ln395 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL15pre_eligibility_3, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:395]   --->   Operation 122 'specmemcore' 'specmemcore_ln395' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%specmemcore_ln395 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL15pre_eligibility_2, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:395]   --->   Operation 123 'specmemcore' 'specmemcore_ln395' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%specmemcore_ln395 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL15pre_eligibility_1, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:395]   --->   Operation 124 'specmemcore' 'specmemcore_ln395' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%specmemcore_ln395 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL15pre_eligibility_0, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:395]   --->   Operation 125 'specmemcore' 'specmemcore_ln395' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%specmemcore_ln397 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL16post_eligibility_7, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:397]   --->   Operation 126 'specmemcore' 'specmemcore_ln397' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%specmemcore_ln397 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL16post_eligibility_6, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:397]   --->   Operation 127 'specmemcore' 'specmemcore_ln397' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%specmemcore_ln397 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL16post_eligibility_5, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:397]   --->   Operation 128 'specmemcore' 'specmemcore_ln397' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%specmemcore_ln397 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL16post_eligibility_4, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:397]   --->   Operation 129 'specmemcore' 'specmemcore_ln397' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%specmemcore_ln397 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL16post_eligibility_3, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:397]   --->   Operation 130 'specmemcore' 'specmemcore_ln397' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%specmemcore_ln397 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL16post_eligibility_2, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:397]   --->   Operation 131 'specmemcore' 'specmemcore_ln397' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%specmemcore_ln397 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL16post_eligibility_1, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:397]   --->   Operation 132 'specmemcore' 'specmemcore_ln397' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%specmemcore_ln397 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL16post_eligibility_0, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:397]   --->   Operation 133 'specmemcore' 'specmemcore_ln397' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%specmemcore_ln401 = specmemcore void @_ssdm_op_SpecMemCore, i8 %pre_traces_trace_7, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:401]   --->   Operation 134 'specmemcore' 'specmemcore_ln401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%specmemcore_ln401 = specmemcore void @_ssdm_op_SpecMemCore, i8 %pre_traces_trace_6, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:401]   --->   Operation 135 'specmemcore' 'specmemcore_ln401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%specmemcore_ln401 = specmemcore void @_ssdm_op_SpecMemCore, i8 %pre_traces_trace_5, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:401]   --->   Operation 136 'specmemcore' 'specmemcore_ln401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%specmemcore_ln401 = specmemcore void @_ssdm_op_SpecMemCore, i8 %pre_traces_trace_4, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:401]   --->   Operation 137 'specmemcore' 'specmemcore_ln401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%specmemcore_ln401 = specmemcore void @_ssdm_op_SpecMemCore, i8 %pre_traces_trace_3, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:401]   --->   Operation 138 'specmemcore' 'specmemcore_ln401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%specmemcore_ln401 = specmemcore void @_ssdm_op_SpecMemCore, i8 %pre_traces_trace_2, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:401]   --->   Operation 139 'specmemcore' 'specmemcore_ln401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%specmemcore_ln401 = specmemcore void @_ssdm_op_SpecMemCore, i8 %pre_traces_trace_1, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:401]   --->   Operation 140 'specmemcore' 'specmemcore_ln401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%specmemcore_ln401 = specmemcore void @_ssdm_op_SpecMemCore, i8 %pre_traces_trace_0, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:401]   --->   Operation 141 'specmemcore' 'specmemcore_ln401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%specmemcore_ln401 = specmemcore void @_ssdm_op_SpecMemCore, i16 %pre_traces_last_spike_time_7, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:401]   --->   Operation 142 'specmemcore' 'specmemcore_ln401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%specmemcore_ln401 = specmemcore void @_ssdm_op_SpecMemCore, i16 %pre_traces_last_spike_time_6, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:401]   --->   Operation 143 'specmemcore' 'specmemcore_ln401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%specmemcore_ln401 = specmemcore void @_ssdm_op_SpecMemCore, i16 %pre_traces_last_spike_time_5, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:401]   --->   Operation 144 'specmemcore' 'specmemcore_ln401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%specmemcore_ln401 = specmemcore void @_ssdm_op_SpecMemCore, i16 %pre_traces_last_spike_time_4, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:401]   --->   Operation 145 'specmemcore' 'specmemcore_ln401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%specmemcore_ln401 = specmemcore void @_ssdm_op_SpecMemCore, i16 %pre_traces_last_spike_time_3, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:401]   --->   Operation 146 'specmemcore' 'specmemcore_ln401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%specmemcore_ln401 = specmemcore void @_ssdm_op_SpecMemCore, i16 %pre_traces_last_spike_time_2, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:401]   --->   Operation 147 'specmemcore' 'specmemcore_ln401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%specmemcore_ln401 = specmemcore void @_ssdm_op_SpecMemCore, i16 %pre_traces_last_spike_time_1, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:401]   --->   Operation 148 'specmemcore' 'specmemcore_ln401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%specmemcore_ln401 = specmemcore void @_ssdm_op_SpecMemCore, i16 %pre_traces_last_spike_time_0, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:401]   --->   Operation 149 'specmemcore' 'specmemcore_ln401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%specmemcore_ln403 = specmemcore void @_ssdm_op_SpecMemCore, i8 %post_traces_trace_7, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:403]   --->   Operation 150 'specmemcore' 'specmemcore_ln403' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%specmemcore_ln403 = specmemcore void @_ssdm_op_SpecMemCore, i8 %post_traces_trace_6, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:403]   --->   Operation 151 'specmemcore' 'specmemcore_ln403' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%specmemcore_ln403 = specmemcore void @_ssdm_op_SpecMemCore, i8 %post_traces_trace_5, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:403]   --->   Operation 152 'specmemcore' 'specmemcore_ln403' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%specmemcore_ln403 = specmemcore void @_ssdm_op_SpecMemCore, i8 %post_traces_trace_4, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:403]   --->   Operation 153 'specmemcore' 'specmemcore_ln403' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%specmemcore_ln403 = specmemcore void @_ssdm_op_SpecMemCore, i8 %post_traces_trace_3, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:403]   --->   Operation 154 'specmemcore' 'specmemcore_ln403' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%specmemcore_ln403 = specmemcore void @_ssdm_op_SpecMemCore, i8 %post_traces_trace_2, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:403]   --->   Operation 155 'specmemcore' 'specmemcore_ln403' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%specmemcore_ln403 = specmemcore void @_ssdm_op_SpecMemCore, i8 %post_traces_trace_1, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:403]   --->   Operation 156 'specmemcore' 'specmemcore_ln403' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%specmemcore_ln403 = specmemcore void @_ssdm_op_SpecMemCore, i8 %post_traces_trace_0, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:403]   --->   Operation 157 'specmemcore' 'specmemcore_ln403' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%specmemcore_ln403 = specmemcore void @_ssdm_op_SpecMemCore, i16 %post_traces_last_spike_time_7, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:403]   --->   Operation 158 'specmemcore' 'specmemcore_ln403' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%specmemcore_ln403 = specmemcore void @_ssdm_op_SpecMemCore, i16 %post_traces_last_spike_time_6, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:403]   --->   Operation 159 'specmemcore' 'specmemcore_ln403' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%specmemcore_ln403 = specmemcore void @_ssdm_op_SpecMemCore, i16 %post_traces_last_spike_time_5, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:403]   --->   Operation 160 'specmemcore' 'specmemcore_ln403' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%specmemcore_ln403 = specmemcore void @_ssdm_op_SpecMemCore, i16 %post_traces_last_spike_time_4, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:403]   --->   Operation 161 'specmemcore' 'specmemcore_ln403' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%specmemcore_ln403 = specmemcore void @_ssdm_op_SpecMemCore, i16 %post_traces_last_spike_time_3, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:403]   --->   Operation 162 'specmemcore' 'specmemcore_ln403' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%specmemcore_ln403 = specmemcore void @_ssdm_op_SpecMemCore, i16 %post_traces_last_spike_time_2, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:403]   --->   Operation 163 'specmemcore' 'specmemcore_ln403' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%specmemcore_ln403 = specmemcore void @_ssdm_op_SpecMemCore, i16 %post_traces_last_spike_time_1, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:403]   --->   Operation 164 'specmemcore' 'specmemcore_ln403' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%specmemcore_ln403 = specmemcore void @_ssdm_op_SpecMemCore, i16 %post_traces_last_spike_time_0, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:403]   --->   Operation 165 'specmemcore' 'specmemcore_ln403' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%enable = trunc i32 %ctrl_reg_read" [src/snn_top_hls.cpp:417]   --->   Operation 166 'trunc' 'enable' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%reset = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %ctrl_reg_read, i32 1" [src/snn_top_hls.cpp:418]   --->   Operation 167 'bitselect' 'reset' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%clear_counters = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %ctrl_reg_read, i32 2" [src/snn_top_hls.cpp:419]   --->   Operation 168 'bitselect' 'clear_counters' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%learning_enable = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %ctrl_reg_read, i32 3" [src/snn_top_hls.cpp:420]   --->   Operation 169 'bitselect' 'learning_enable' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%weight_read_mode = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %ctrl_reg_read, i32 4" [src/snn_top_hls.cpp:421]   --->   Operation 170 'bitselect' 'weight_read_mode' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%apply_reward = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %ctrl_reg_read, i32 5" [src/snn_top_hls.cpp:422]   --->   Operation 171 'bitselect' 'apply_reward' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%threshold = trunc i32 %config_reg_read" [src/snn_top_hls.cpp:424]   --->   Operation 172 'trunc' 'threshold' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%leak_rate = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32, i32 %config_reg_read, i32 16" [src/snn_top_hls.cpp:425]   --->   Operation 173 'partselect' 'leak_rate' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln430 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %m_axis_spikes_V_data_V, i4 %m_axis_spikes_V_keep_V, i4 %m_axis_spikes_V_strb_V, i1 %m_axis_spikes_V_user_V, i1 %m_axis_spikes_V_last_V, i1 %m_axis_spikes_V_id_V, i1 %m_axis_spikes_V_dest_V, void @empty_5" [src/snn_top_hls.cpp:430]   --->   Operation 174 'specaxissidechannel' 'specaxissidechannel_ln430' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln430 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %m_axis_weights_V_data_V, i4 %m_axis_weights_V_keep_V, i4 %m_axis_weights_V_strb_V, i1 %m_axis_weights_V_user_V, i1 %m_axis_weights_V_last_V, i1 %m_axis_weights_V_id_V, i1 %m_axis_weights_V_dest_V, void @empty_19" [src/snn_top_hls.cpp:430]   --->   Operation 175 'specaxissidechannel' 'specaxissidechannel_ln430' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln430 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %s_axis_spikes_V_data_V, i4 %s_axis_spikes_V_keep_V, i4 %s_axis_spikes_V_strb_V, i1 %s_axis_spikes_V_user_V, i1 %s_axis_spikes_V_last_V, i1 %s_axis_spikes_V_id_V, i1 %s_axis_spikes_V_dest_V, void @empty_12" [src/snn_top_hls.cpp:430]   --->   Operation 176 'specaxissidechannel' 'specaxissidechannel_ln430' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%initialized_load = load i1 %initialized" [src/snn_top_hls.cpp:430]   --->   Operation 177 'load' 'initialized_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%timestamp_load = load i32 %timestamp" [src/snn_top_hls.cpp:496]   --->   Operation 178 'load' 'timestamp_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%spike_counter_load = load i32 %spike_counter" [src/snn_top_hls.cpp:500]   --->   Operation 179 'load' 'spike_counter_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node or_ln430)   --->   "%xor_ln430 = xor i1 %initialized_load, i1 1" [src/snn_top_hls.cpp:430]   --->   Operation 180 'xor' 'xor_ln430' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 181 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln430 = or i1 %reset, i1 %xor_ln430" [src/snn_top_hls.cpp:430]   --->   Operation 181 'or' 'or_ln430' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 182 [1/1] (1.58ns)   --->   "%br_ln430 = br i1 %or_ln430, void %if.end79, void %for.inc.preheader" [src/snn_top_hls.cpp:430]   --->   Operation 182 'br' 'br_ln430' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 183 [2/2] (0.00ns)   --->   "%call_ln0 = call void @snn_top_hls_Pipeline_RESET_ELIG, i8 %p_ZL15pre_eligibility_0, i8 %p_ZL16post_eligibility_0, i8 %p_ZL15pre_eligibility_1, i8 %p_ZL16post_eligibility_1, i8 %p_ZL15pre_eligibility_2, i8 %p_ZL16post_eligibility_2, i8 %p_ZL15pre_eligibility_3, i8 %p_ZL16post_eligibility_3, i8 %p_ZL15pre_eligibility_4, i8 %p_ZL16post_eligibility_4, i8 %p_ZL15pre_eligibility_5, i8 %p_ZL16post_eligibility_5, i8 %p_ZL15pre_eligibility_6, i8 %p_ZL16post_eligibility_6, i8 %p_ZL15pre_eligibility_7, i8 %p_ZL16post_eligibility_7"   --->   Operation 183 'call' 'call_ln0' <Predicate = (or_ln430)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 184 [2/2] (0.00ns)   --->   "%call_ln0 = call void @snn_top_hls_Pipeline_RESET_TRACES, i8 %pre_traces_trace_0, i16 %pre_traces_last_spike_time_0, i8 %post_traces_trace_0, i16 %post_traces_last_spike_time_0, i8 %pre_traces_trace_1, i16 %pre_traces_last_spike_time_1, i8 %post_traces_trace_1, i16 %post_traces_last_spike_time_1, i8 %pre_traces_trace_2, i16 %pre_traces_last_spike_time_2, i8 %post_traces_trace_2, i16 %post_traces_last_spike_time_2, i8 %pre_traces_trace_3, i16 %pre_traces_last_spike_time_3, i8 %post_traces_trace_3, i16 %post_traces_last_spike_time_3, i8 %pre_traces_trace_4, i16 %pre_traces_last_spike_time_4, i8 %post_traces_trace_4, i16 %post_traces_last_spike_time_4, i8 %pre_traces_trace_5, i16 %pre_traces_last_spike_time_5, i8 %post_traces_trace_5, i16 %post_traces_last_spike_time_5, i8 %pre_traces_trace_6, i16 %pre_traces_last_spike_time_6, i8 %post_traces_trace_6, i16 %post_traces_last_spike_time_6, i8 %pre_traces_trace_7, i16 %pre_traces_last_spike_time_7, i8 %post_traces_trace_7, i16 %post_traces_last_spike_time_7"   --->   Operation 184 'call' 'call_ln0' <Predicate = (or_ln430)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 5.04>
ST_2 : Operation 185 [1/2] (5.04ns)   --->   "%call_ln0 = call void @snn_top_hls_Pipeline_RESET_ELIG, i8 %p_ZL15pre_eligibility_0, i8 %p_ZL16post_eligibility_0, i8 %p_ZL15pre_eligibility_1, i8 %p_ZL16post_eligibility_1, i8 %p_ZL15pre_eligibility_2, i8 %p_ZL16post_eligibility_2, i8 %p_ZL15pre_eligibility_3, i8 %p_ZL16post_eligibility_3, i8 %p_ZL15pre_eligibility_4, i8 %p_ZL16post_eligibility_4, i8 %p_ZL15pre_eligibility_5, i8 %p_ZL16post_eligibility_5, i8 %p_ZL15pre_eligibility_6, i8 %p_ZL16post_eligibility_6, i8 %p_ZL15pre_eligibility_7, i8 %p_ZL16post_eligibility_7"   --->   Operation 185 'call' 'call_ln0' <Predicate = true> <Delay = 5.04> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 186 [1/2] (5.04ns)   --->   "%call_ln0 = call void @snn_top_hls_Pipeline_RESET_TRACES, i8 %pre_traces_trace_0, i16 %pre_traces_last_spike_time_0, i8 %post_traces_trace_0, i16 %post_traces_last_spike_time_0, i8 %pre_traces_trace_1, i16 %pre_traces_last_spike_time_1, i8 %post_traces_trace_1, i16 %post_traces_last_spike_time_1, i8 %pre_traces_trace_2, i16 %pre_traces_last_spike_time_2, i8 %post_traces_trace_2, i16 %post_traces_last_spike_time_2, i8 %pre_traces_trace_3, i16 %pre_traces_last_spike_time_3, i8 %post_traces_trace_3, i16 %post_traces_last_spike_time_3, i8 %pre_traces_trace_4, i16 %pre_traces_last_spike_time_4, i8 %post_traces_trace_4, i16 %post_traces_last_spike_time_4, i8 %pre_traces_trace_5, i16 %pre_traces_last_spike_time_5, i8 %post_traces_trace_5, i16 %post_traces_last_spike_time_5, i8 %pre_traces_trace_6, i16 %pre_traces_last_spike_time_6, i8 %post_traces_trace_6, i16 %post_traces_last_spike_time_6, i8 %pre_traces_trace_7, i16 %pre_traces_last_spike_time_7, i8 %post_traces_trace_7, i16 %post_traces_last_spike_time_7"   --->   Operation 186 'call' 'call_ln0' <Predicate = true> <Delay = 5.04> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%br_ln452 = br i1 %initialized_load, void %for.inc73.preheader, void %if.end" [src/snn_top_hls.cpp:452]   --->   Operation 187 'br' 'br_ln452' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 188 [2/2] (0.00ns)   --->   "%call_ln0 = call void @snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER, i8 %p_ZL13weight_memory_0_0, i8 %p_ZL13weight_memory_0_1, i8 %p_ZL13weight_memory_1_0, i8 %p_ZL13weight_memory_1_1, i8 %p_ZL13weight_memory_2_0, i8 %p_ZL13weight_memory_2_1, i8 %p_ZL13weight_memory_3_0, i8 %p_ZL13weight_memory_3_1"   --->   Operation 188 'call' 'call_ln0' <Predicate = (!initialized_load)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 3.77>
ST_3 : Operation 189 [1/2] (0.00ns)   --->   "%call_ln0 = call void @snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER, i8 %p_ZL13weight_memory_0_0, i8 %p_ZL13weight_memory_0_1, i8 %p_ZL13weight_memory_1_0, i8 %p_ZL13weight_memory_1_1, i8 %p_ZL13weight_memory_2_0, i8 %p_ZL13weight_memory_2_1, i8 %p_ZL13weight_memory_3_0, i8 %p_ZL13weight_memory_3_1"   --->   Operation 189 'call' 'call_ln0' <Predicate = (or_ln430 & !initialized_load)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "%store_ln459 = store i1 1, i1 %initialized" [src/snn_top_hls.cpp:459]   --->   Operation 190 'store' 'store_ln459' <Predicate = (or_ln430 & !initialized_load)> <Delay = 0.00>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln460 = br void %if.end" [src/snn_top_hls.cpp:460]   --->   Operation 191 'br' 'br_ln460' <Predicate = (or_ln430 & !initialized_load)> <Delay = 0.00>
ST_3 : Operation 192 [1/1] (1.58ns)   --->   "%br_ln461 = br void %if.end79" [src/snn_top_hls.cpp:461]   --->   Operation 192 'br' 'br_ln461' <Predicate = (or_ln430)> <Delay = 1.58>
ST_3 : Operation 193 [1/1] (0.00ns)   --->   "%timestamp_flag_0 = phi i1 1, void %if.end, i1 0, void %entry"   --->   Operation 193 'phi' 'timestamp_flag_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 194 [1/1] (0.00ns)   --->   "%timestamp_loc_0 = phi i32 0, void %if.end, i32 %timestamp_load, void %entry" [src/snn_top_hls.cpp:496]   --->   Operation 194 'phi' 'timestamp_loc_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node select_ln463)   --->   "%spike_counter_loc_0 = phi i32 0, void %if.end, i32 %spike_counter_load, void %entry" [src/snn_top_hls.cpp:500]   --->   Operation 195 'phi' 'spike_counter_loc_0' <Predicate = (!clear_counters)> <Delay = 0.00>
ST_3 : Operation 196 [1/1] (0.97ns)   --->   "%or_ln463 = or i1 %clear_counters, i1 %timestamp_flag_0" [src/snn_top_hls.cpp:463]   --->   Operation 196 'or' 'or_ln463' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 197 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln463 = select i1 %clear_counters, i32 0, i32 %spike_counter_loc_0" [src/snn_top_hls.cpp:463]   --->   Operation 197 'select' 'select_ln463' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 198 [1/1] (0.00ns)   --->   "%write_ln471 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %snn_enable, i1 %enable" [src/snn_top_hls.cpp:471]   --->   Operation 198 'write' 'write_ln471' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 199 [1/1] (0.00ns)   --->   "%write_ln472 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %snn_reset, i1 %reset" [src/snn_top_hls.cpp:472]   --->   Operation 199 'write' 'write_ln472' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 200 [1/1] (0.00ns)   --->   "%write_ln473 = write void @_ssdm_op_Write.ap_none.i16P0A, i16 %threshold_out, i16 %threshold" [src/snn_top_hls.cpp:473]   --->   Operation 200 'write' 'write_ln473' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 201 [1/1] (0.00ns)   --->   "%write_ln474 = write void @_ssdm_op_Write.ap_none.i16P0A, i16 %leak_rate_out, i16 %leak_rate" [src/snn_top_hls.cpp:474]   --->   Operation 201 'write' 'write_ln474' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 202 [1/1] (0.97ns)   --->   "%and_ln483 = and i1 %enable, i1 %spike_in_ready_read" [src/snn_top_hls.cpp:483]   --->   Operation 202 'and' 'and_ln483' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 203 [1/1] (1.58ns)   --->   "%br_ln483 = br i1 %and_ln483, void %if.end101, void %land.lhs.true90" [src/snn_top_hls.cpp:483]   --->   Operation 203 'br' 'br_ln483' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 204 [1/1] ( I:1.29ns O:1.29ns )   --->   "%tmp = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %s_axis_spikes_V_data_V, i4 %s_axis_spikes_V_keep_V, i4 %s_axis_spikes_V_strb_V, i1 %s_axis_spikes_V_user_V, i1 %s_axis_spikes_V_last_V, i1 %s_axis_spikes_V_id_V, i1 %s_axis_spikes_V_dest_V, i32 1" [src/snn_top_hls.cpp:483]   --->   Operation 204 'nbreadreq' 'tmp' <Predicate = (and_ln483)> <Delay = 1.29> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 1.86> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 205 [1/1] (1.58ns)   --->   "%br_ln483 = br i1 %tmp, void %if.end101, void %if.then92" [src/snn_top_hls.cpp:483]   --->   Operation 205 'br' 'br_ln483' <Predicate = (and_ln483)> <Delay = 1.58>
ST_3 : Operation 206 [1/1] ( I:0.51ns O:0.51ns )   --->   "%empty = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %s_axis_spikes_V_data_V, i4 %s_axis_spikes_V_keep_V, i4 %s_axis_spikes_V_strb_V, i1 %s_axis_spikes_V_user_V, i1 %s_axis_spikes_V_last_V, i1 %s_axis_spikes_V_id_V, i1 %s_axis_spikes_V_dest_V" [src/snn_top_hls.cpp:484]   --->   Operation 206 'read' 'empty' <Predicate = (and_ln483 & tmp)> <Delay = 0.51> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 1.86> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 207 [1/1] (0.00ns)   --->   "%in_pkt_data = extractvalue i44 %empty" [src/snn_top_hls.cpp:484]   --->   Operation 207 'extractvalue' 'in_pkt_data' <Predicate = (and_ln483 & tmp)> <Delay = 0.00>
ST_3 : Operation 208 [1/1] (0.00ns)   --->   "%pre_id = trunc i32 %in_pkt_data" [src/snn_top_hls.cpp:486]   --->   Operation 208 'trunc' 'pre_id' <Predicate = (and_ln483 & tmp)> <Delay = 0.00>
ST_3 : Operation 209 [1/1] (0.00ns)   --->   "%trunc_ln486_1 = trunc i32 %in_pkt_data" [src/snn_top_hls.cpp:486]   --->   Operation 209 'trunc' 'trunc_ln486_1' <Predicate = (and_ln483 & tmp)> <Delay = 0.00>
ST_3 : Operation 210 [1/1] (0.00ns)   --->   "%weight = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32, i32 %in_pkt_data, i32 8" [src/snn_top_hls.cpp:487]   --->   Operation 210 'partselect' 'weight' <Predicate = (and_ln483 & tmp)> <Delay = 0.00>
ST_3 : Operation 211 [1/1] (0.00ns)   --->   "%br_ln495 = br i1 %learning_enable, void %if.end100, void %if.then97" [src/snn_top_hls.cpp:495]   --->   Operation 211 'br' 'br_ln495' <Predicate = (and_ln483 & tmp)> <Delay = 0.00>
ST_3 : Operation 212 [1/1] (0.00ns)   --->   "%trunc_ln294 = trunc i32 %in_pkt_data" [src/snn_top_hls.cpp:294->src/snn_top_hls.cpp:497]   --->   Operation 212 'trunc' 'trunc_ln294' <Predicate = (and_ln483 & tmp & learning_enable)> <Delay = 0.00>
ST_3 : Operation 213 [1/1] (0.00ns)   --->   "%lshr_ln3 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %in_pkt_data, i32 3, i32 5" [src/snn_top_hls.cpp:294->src/snn_top_hls.cpp:497]   --->   Operation 213 'partselect' 'lshr_ln3' <Predicate = (and_ln483 & tmp & learning_enable)> <Delay = 0.00>
ST_3 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln294 = zext i3 %lshr_ln3" [src/snn_top_hls.cpp:294->src/snn_top_hls.cpp:497]   --->   Operation 214 'zext' 'zext_ln294' <Predicate = (and_ln483 & tmp & learning_enable)> <Delay = 0.00>
ST_3 : Operation 215 [1/1] (0.00ns)   --->   "%p_ZL15pre_eligibility_0_addr = getelementptr i8 %p_ZL15pre_eligibility_0, i64 0, i64 %zext_ln294" [src/snn_top_hls.cpp:294->src/snn_top_hls.cpp:497]   --->   Operation 215 'getelementptr' 'p_ZL15pre_eligibility_0_addr' <Predicate = (and_ln483 & tmp & learning_enable)> <Delay = 0.00>
ST_3 : Operation 216 [1/1] (0.00ns)   --->   "%p_ZL15pre_eligibility_1_addr = getelementptr i8 %p_ZL15pre_eligibility_1, i64 0, i64 %zext_ln294" [src/snn_top_hls.cpp:294->src/snn_top_hls.cpp:497]   --->   Operation 216 'getelementptr' 'p_ZL15pre_eligibility_1_addr' <Predicate = (and_ln483 & tmp & learning_enable)> <Delay = 0.00>
ST_3 : Operation 217 [1/1] (0.00ns)   --->   "%p_ZL15pre_eligibility_2_addr = getelementptr i8 %p_ZL15pre_eligibility_2, i64 0, i64 %zext_ln294" [src/snn_top_hls.cpp:294->src/snn_top_hls.cpp:497]   --->   Operation 217 'getelementptr' 'p_ZL15pre_eligibility_2_addr' <Predicate = (and_ln483 & tmp & learning_enable)> <Delay = 0.00>
ST_3 : Operation 218 [1/1] (0.00ns)   --->   "%p_ZL15pre_eligibility_3_addr = getelementptr i8 %p_ZL15pre_eligibility_3, i64 0, i64 %zext_ln294" [src/snn_top_hls.cpp:294->src/snn_top_hls.cpp:497]   --->   Operation 218 'getelementptr' 'p_ZL15pre_eligibility_3_addr' <Predicate = (and_ln483 & tmp & learning_enable)> <Delay = 0.00>
ST_3 : Operation 219 [1/1] (0.00ns)   --->   "%p_ZL15pre_eligibility_4_addr = getelementptr i8 %p_ZL15pre_eligibility_4, i64 0, i64 %zext_ln294" [src/snn_top_hls.cpp:294->src/snn_top_hls.cpp:497]   --->   Operation 219 'getelementptr' 'p_ZL15pre_eligibility_4_addr' <Predicate = (and_ln483 & tmp & learning_enable)> <Delay = 0.00>
ST_3 : Operation 220 [1/1] (0.00ns)   --->   "%p_ZL15pre_eligibility_5_addr = getelementptr i8 %p_ZL15pre_eligibility_5, i64 0, i64 %zext_ln294" [src/snn_top_hls.cpp:294->src/snn_top_hls.cpp:497]   --->   Operation 220 'getelementptr' 'p_ZL15pre_eligibility_5_addr' <Predicate = (and_ln483 & tmp & learning_enable)> <Delay = 0.00>
ST_3 : Operation 221 [1/1] (0.00ns)   --->   "%p_ZL15pre_eligibility_6_addr = getelementptr i8 %p_ZL15pre_eligibility_6, i64 0, i64 %zext_ln294" [src/snn_top_hls.cpp:294->src/snn_top_hls.cpp:497]   --->   Operation 221 'getelementptr' 'p_ZL15pre_eligibility_6_addr' <Predicate = (and_ln483 & tmp & learning_enable)> <Delay = 0.00>
ST_3 : Operation 222 [1/1] (0.00ns)   --->   "%p_ZL15pre_eligibility_7_addr = getelementptr i8 %p_ZL15pre_eligibility_7, i64 0, i64 %zext_ln294" [src/snn_top_hls.cpp:294->src/snn_top_hls.cpp:497]   --->   Operation 222 'getelementptr' 'p_ZL15pre_eligibility_7_addr' <Predicate = (and_ln483 & tmp & learning_enable)> <Delay = 0.00>
ST_3 : Operation 223 [2/2] (3.25ns)   --->   "%p_ZL15pre_eligibility_0_load = load i3 %p_ZL15pre_eligibility_0_addr" [src/snn_top_hls.cpp:294->src/snn_top_hls.cpp:497]   --->   Operation 223 'load' 'p_ZL15pre_eligibility_0_load' <Predicate = (and_ln483 & tmp & learning_enable)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_3 : Operation 224 [2/2] (3.25ns)   --->   "%p_ZL15pre_eligibility_1_load = load i3 %p_ZL15pre_eligibility_1_addr" [src/snn_top_hls.cpp:294->src/snn_top_hls.cpp:497]   --->   Operation 224 'load' 'p_ZL15pre_eligibility_1_load' <Predicate = (and_ln483 & tmp & learning_enable)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_3 : Operation 225 [2/2] (3.25ns)   --->   "%p_ZL15pre_eligibility_2_load = load i3 %p_ZL15pre_eligibility_2_addr" [src/snn_top_hls.cpp:294->src/snn_top_hls.cpp:497]   --->   Operation 225 'load' 'p_ZL15pre_eligibility_2_load' <Predicate = (and_ln483 & tmp & learning_enable)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_3 : Operation 226 [2/2] (3.25ns)   --->   "%p_ZL15pre_eligibility_3_load = load i3 %p_ZL15pre_eligibility_3_addr" [src/snn_top_hls.cpp:294->src/snn_top_hls.cpp:497]   --->   Operation 226 'load' 'p_ZL15pre_eligibility_3_load' <Predicate = (and_ln483 & tmp & learning_enable)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_3 : Operation 227 [2/2] (3.25ns)   --->   "%p_ZL15pre_eligibility_4_load = load i3 %p_ZL15pre_eligibility_4_addr" [src/snn_top_hls.cpp:294->src/snn_top_hls.cpp:497]   --->   Operation 227 'load' 'p_ZL15pre_eligibility_4_load' <Predicate = (and_ln483 & tmp & learning_enable)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_3 : Operation 228 [2/2] (3.25ns)   --->   "%p_ZL15pre_eligibility_5_load = load i3 %p_ZL15pre_eligibility_5_addr" [src/snn_top_hls.cpp:294->src/snn_top_hls.cpp:497]   --->   Operation 228 'load' 'p_ZL15pre_eligibility_5_load' <Predicate = (and_ln483 & tmp & learning_enable)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_3 : Operation 229 [2/2] (3.25ns)   --->   "%p_ZL15pre_eligibility_6_load = load i3 %p_ZL15pre_eligibility_6_addr" [src/snn_top_hls.cpp:294->src/snn_top_hls.cpp:497]   --->   Operation 229 'load' 'p_ZL15pre_eligibility_6_load' <Predicate = (and_ln483 & tmp & learning_enable)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_3 : Operation 230 [2/2] (3.25ns)   --->   "%p_ZL15pre_eligibility_7_load = load i3 %p_ZL15pre_eligibility_7_addr" [src/snn_top_hls.cpp:294->src/snn_top_hls.cpp:497]   --->   Operation 230 'load' 'p_ZL15pre_eligibility_7_load' <Predicate = (and_ln483 & tmp & learning_enable)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>

State 4 <SV = 3> <Delay = 5.55>
ST_4 : Operation 231 [1/1] (0.00ns)   --->   "%trunc_ln496 = trunc i32 %timestamp_loc_0" [src/snn_top_hls.cpp:496]   --->   Operation 231 'trunc' 'trunc_ln496' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 232 [2/2] (4.39ns)   --->   "%call_ln496 = call void @process_pre_spike_aer, i6 %trunc_ln486_1, i16 %trunc_ln496, i8 %pre_traces_trace_0, i8 %pre_traces_trace_1, i8 %pre_traces_trace_2, i8 %pre_traces_trace_3, i8 %pre_traces_trace_4, i8 %pre_traces_trace_5, i8 %pre_traces_trace_6, i8 %pre_traces_trace_7, i16 %pre_traces_last_spike_time_0, i16 %pre_traces_last_spike_time_1, i16 %pre_traces_last_spike_time_2, i16 %pre_traces_last_spike_time_3, i16 %pre_traces_last_spike_time_4, i16 %pre_traces_last_spike_time_5, i16 %pre_traces_last_spike_time_6, i16 %pre_traces_last_spike_time_7, i8 %EXP_DECAY_LUT, i8 %post_traces_trace_3, i8 %post_traces_trace_7, i16 %post_traces_last_spike_time_3, i16 %post_traces_last_spike_time_7, i8 %post_traces_trace_2, i8 %post_traces_trace_6, i16 %post_traces_last_spike_time_2, i16 %post_traces_last_spike_time_6, i8 %post_traces_trace_1, i8 %post_traces_trace_5, i16 %post_traces_last_spike_time_1, i16 %post_traces_last_spike_time_5, i8 %post_traces_trace_0, i8 %post_traces_trace_4, i16 %post_traces_last_spike_time_0, i16 %post_traces_last_spike_time_4, i8 %p_ZL13weight_memory_0_0, i8 %p_ZL13weight_memory_0_1, i8 %p_ZL13weight_memory_1_0, i8 %p_ZL13weight_memory_1_1, i8 %p_ZL13weight_memory_2_0, i8 %p_ZL13weight_memory_2_1, i8 %p_ZL13weight_memory_3_0, i8 %p_ZL13weight_memory_3_1" [src/snn_top_hls.cpp:496]   --->   Operation 232 'call' 'call_ln496' <Predicate = true> <Delay = 4.39> <CoreType = "Generic">   --->   Generic Core
ST_4 : Operation 233 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL15pre_eligibility_0_load = load i3 %p_ZL15pre_eligibility_0_addr" [src/snn_top_hls.cpp:294->src/snn_top_hls.cpp:497]   --->   Operation 233 'load' 'p_ZL15pre_eligibility_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 234 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL15pre_eligibility_1_load = load i3 %p_ZL15pre_eligibility_1_addr" [src/snn_top_hls.cpp:294->src/snn_top_hls.cpp:497]   --->   Operation 234 'load' 'p_ZL15pre_eligibility_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 235 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL15pre_eligibility_2_load = load i3 %p_ZL15pre_eligibility_2_addr" [src/snn_top_hls.cpp:294->src/snn_top_hls.cpp:497]   --->   Operation 235 'load' 'p_ZL15pre_eligibility_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 236 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL15pre_eligibility_3_load = load i3 %p_ZL15pre_eligibility_3_addr" [src/snn_top_hls.cpp:294->src/snn_top_hls.cpp:497]   --->   Operation 236 'load' 'p_ZL15pre_eligibility_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 237 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL15pre_eligibility_4_load = load i3 %p_ZL15pre_eligibility_4_addr" [src/snn_top_hls.cpp:294->src/snn_top_hls.cpp:497]   --->   Operation 237 'load' 'p_ZL15pre_eligibility_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 238 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL15pre_eligibility_5_load = load i3 %p_ZL15pre_eligibility_5_addr" [src/snn_top_hls.cpp:294->src/snn_top_hls.cpp:497]   --->   Operation 238 'load' 'p_ZL15pre_eligibility_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 239 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL15pre_eligibility_6_load = load i3 %p_ZL15pre_eligibility_6_addr" [src/snn_top_hls.cpp:294->src/snn_top_hls.cpp:497]   --->   Operation 239 'load' 'p_ZL15pre_eligibility_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 240 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL15pre_eligibility_7_load = load i3 %p_ZL15pre_eligibility_7_addr" [src/snn_top_hls.cpp:294->src/snn_top_hls.cpp:497]   --->   Operation 240 'load' 'p_ZL15pre_eligibility_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 241 [1/1] (2.30ns)   --->   "%tmp_3 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.8i8.i8.i3, i3 0, i8 %p_ZL15pre_eligibility_0_load, i3 1, i8 %p_ZL15pre_eligibility_1_load, i3 2, i8 %p_ZL15pre_eligibility_2_load, i3 3, i8 %p_ZL15pre_eligibility_3_load, i3 4, i8 %p_ZL15pre_eligibility_4_load, i3 5, i8 %p_ZL15pre_eligibility_5_load, i3 6, i8 %p_ZL15pre_eligibility_6_load, i3 7, i8 %p_ZL15pre_eligibility_7_load, i8 0, i3 %trunc_ln294" [src/snn_top_hls.cpp:294->src/snn_top_hls.cpp:497]   --->   Operation 241 'sparsemux' 'tmp_3' <Predicate = true> <Delay = 2.30> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.72>
ST_5 : Operation 242 [1/2] (0.00ns)   --->   "%call_ln496 = call void @process_pre_spike_aer, i6 %trunc_ln486_1, i16 %trunc_ln496, i8 %pre_traces_trace_0, i8 %pre_traces_trace_1, i8 %pre_traces_trace_2, i8 %pre_traces_trace_3, i8 %pre_traces_trace_4, i8 %pre_traces_trace_5, i8 %pre_traces_trace_6, i8 %pre_traces_trace_7, i16 %pre_traces_last_spike_time_0, i16 %pre_traces_last_spike_time_1, i16 %pre_traces_last_spike_time_2, i16 %pre_traces_last_spike_time_3, i16 %pre_traces_last_spike_time_4, i16 %pre_traces_last_spike_time_5, i16 %pre_traces_last_spike_time_6, i16 %pre_traces_last_spike_time_7, i8 %EXP_DECAY_LUT, i8 %post_traces_trace_3, i8 %post_traces_trace_7, i16 %post_traces_last_spike_time_3, i16 %post_traces_last_spike_time_7, i8 %post_traces_trace_2, i8 %post_traces_trace_6, i16 %post_traces_last_spike_time_2, i16 %post_traces_last_spike_time_6, i8 %post_traces_trace_1, i8 %post_traces_trace_5, i16 %post_traces_last_spike_time_1, i16 %post_traces_last_spike_time_5, i8 %post_traces_trace_0, i8 %post_traces_trace_4, i16 %post_traces_last_spike_time_0, i16 %post_traces_last_spike_time_4, i8 %p_ZL13weight_memory_0_0, i8 %p_ZL13weight_memory_0_1, i8 %p_ZL13weight_memory_1_0, i8 %p_ZL13weight_memory_1_1, i8 %p_ZL13weight_memory_2_0, i8 %p_ZL13weight_memory_2_1, i8 %p_ZL13weight_memory_3_0, i8 %p_ZL13weight_memory_3_1" [src/snn_top_hls.cpp:496]   --->   Operation 242 'call' 'call_ln496' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_5 : Operation 243 [1/1] (0.00ns)   --->   "%sext_ln294 = sext i8 %tmp_3" [src/snn_top_hls.cpp:294->src/snn_top_hls.cpp:497]   --->   Operation 243 'sext' 'sext_ln294' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 244 [1/1] (1.91ns)   --->   "%new_elig = add i9 %sext_ln294, i9 32" [src/snn_top_hls.cpp:294->src/snn_top_hls.cpp:497]   --->   Operation 244 'add' 'new_elig' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i2 @_ssdm_op_PartSelect.i2.i9.i32.i32, i9 %new_elig, i32 7, i32 8" [src/snn_top_hls.cpp:295->src/snn_top_hls.cpp:497]   --->   Operation 245 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 246 [1/1] (1.56ns)   --->   "%icmp_ln295 = icmp_eq  i2 %tmp_14, i2 1" [src/snn_top_hls.cpp:295->src/snn_top_hls.cpp:497]   --->   Operation 246 'icmp' 'icmp_ln295' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 247 [1/1] (0.00ns)   --->   "%trunc_ln295 = trunc i9 %new_elig" [src/snn_top_hls.cpp:295->src/snn_top_hls.cpp:497]   --->   Operation 247 'trunc' 'trunc_ln295' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 248 [1/1] (1.24ns)   --->   "%select_ln295 = select i1 %icmp_ln295, i8 127, i8 %trunc_ln295" [src/snn_top_hls.cpp:295->src/snn_top_hls.cpp:497]   --->   Operation 248 'select' 'select_ln295' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 249 [1/1] (1.65ns)   --->   "%switch_ln295 = switch i3 %trunc_ln294, void %V1.i32.i374695.case.7, i3 0, void %V1.i32.i374695.case.0, i3 1, void %V1.i32.i374695.case.1, i3 2, void %V1.i32.i374695.case.2, i3 3, void %V1.i32.i374695.case.3, i3 4, void %V1.i32.i374695.case.4, i3 5, void %V1.i32.i374695.case.5, i3 6, void %V1.i32.i374695.case.6" [src/snn_top_hls.cpp:295->src/snn_top_hls.cpp:497]   --->   Operation 249 'switch' 'switch_ln295' <Predicate = true> <Delay = 1.65>

State 6 <SV = 5> <Delay = 4.14>
ST_6 : Operation 250 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln295 = store i8 %select_ln295, i3 %p_ZL15pre_eligibility_6_addr" [src/snn_top_hls.cpp:295->src/snn_top_hls.cpp:497]   --->   Operation 250 'store' 'store_ln295' <Predicate = (and_ln483 & tmp & learning_enable & trunc_ln294 == 6)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 251 [1/1] (0.00ns)   --->   "%br_ln295 = br void %V1.i32.i374695.exit" [src/snn_top_hls.cpp:295->src/snn_top_hls.cpp:497]   --->   Operation 251 'br' 'br_ln295' <Predicate = (and_ln483 & tmp & learning_enable & trunc_ln294 == 6)> <Delay = 0.00>
ST_6 : Operation 252 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln295 = store i8 %select_ln295, i3 %p_ZL15pre_eligibility_5_addr" [src/snn_top_hls.cpp:295->src/snn_top_hls.cpp:497]   --->   Operation 252 'store' 'store_ln295' <Predicate = (and_ln483 & tmp & learning_enable & trunc_ln294 == 5)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 253 [1/1] (0.00ns)   --->   "%br_ln295 = br void %V1.i32.i374695.exit" [src/snn_top_hls.cpp:295->src/snn_top_hls.cpp:497]   --->   Operation 253 'br' 'br_ln295' <Predicate = (and_ln483 & tmp & learning_enable & trunc_ln294 == 5)> <Delay = 0.00>
ST_6 : Operation 254 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln295 = store i8 %select_ln295, i3 %p_ZL15pre_eligibility_4_addr" [src/snn_top_hls.cpp:295->src/snn_top_hls.cpp:497]   --->   Operation 254 'store' 'store_ln295' <Predicate = (and_ln483 & tmp & learning_enable & trunc_ln294 == 4)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 255 [1/1] (0.00ns)   --->   "%br_ln295 = br void %V1.i32.i374695.exit" [src/snn_top_hls.cpp:295->src/snn_top_hls.cpp:497]   --->   Operation 255 'br' 'br_ln295' <Predicate = (and_ln483 & tmp & learning_enable & trunc_ln294 == 4)> <Delay = 0.00>
ST_6 : Operation 256 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln295 = store i8 %select_ln295, i3 %p_ZL15pre_eligibility_3_addr" [src/snn_top_hls.cpp:295->src/snn_top_hls.cpp:497]   --->   Operation 256 'store' 'store_ln295' <Predicate = (and_ln483 & tmp & learning_enable & trunc_ln294 == 3)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 257 [1/1] (0.00ns)   --->   "%br_ln295 = br void %V1.i32.i374695.exit" [src/snn_top_hls.cpp:295->src/snn_top_hls.cpp:497]   --->   Operation 257 'br' 'br_ln295' <Predicate = (and_ln483 & tmp & learning_enable & trunc_ln294 == 3)> <Delay = 0.00>
ST_6 : Operation 258 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln295 = store i8 %select_ln295, i3 %p_ZL15pre_eligibility_2_addr" [src/snn_top_hls.cpp:295->src/snn_top_hls.cpp:497]   --->   Operation 258 'store' 'store_ln295' <Predicate = (and_ln483 & tmp & learning_enable & trunc_ln294 == 2)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 259 [1/1] (0.00ns)   --->   "%br_ln295 = br void %V1.i32.i374695.exit" [src/snn_top_hls.cpp:295->src/snn_top_hls.cpp:497]   --->   Operation 259 'br' 'br_ln295' <Predicate = (and_ln483 & tmp & learning_enable & trunc_ln294 == 2)> <Delay = 0.00>
ST_6 : Operation 260 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln295 = store i8 %select_ln295, i3 %p_ZL15pre_eligibility_1_addr" [src/snn_top_hls.cpp:295->src/snn_top_hls.cpp:497]   --->   Operation 260 'store' 'store_ln295' <Predicate = (and_ln483 & tmp & learning_enable & trunc_ln294 == 1)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 261 [1/1] (0.00ns)   --->   "%br_ln295 = br void %V1.i32.i374695.exit" [src/snn_top_hls.cpp:295->src/snn_top_hls.cpp:497]   --->   Operation 261 'br' 'br_ln295' <Predicate = (and_ln483 & tmp & learning_enable & trunc_ln294 == 1)> <Delay = 0.00>
ST_6 : Operation 262 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln295 = store i8 %select_ln295, i3 %p_ZL15pre_eligibility_0_addr" [src/snn_top_hls.cpp:295->src/snn_top_hls.cpp:497]   --->   Operation 262 'store' 'store_ln295' <Predicate = (and_ln483 & tmp & learning_enable & trunc_ln294 == 0)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 263 [1/1] (0.00ns)   --->   "%br_ln295 = br void %V1.i32.i374695.exit" [src/snn_top_hls.cpp:295->src/snn_top_hls.cpp:497]   --->   Operation 263 'br' 'br_ln295' <Predicate = (and_ln483 & tmp & learning_enable & trunc_ln294 == 0)> <Delay = 0.00>
ST_6 : Operation 264 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln295 = store i8 %select_ln295, i3 %p_ZL15pre_eligibility_7_addr" [src/snn_top_hls.cpp:295->src/snn_top_hls.cpp:497]   --->   Operation 264 'store' 'store_ln295' <Predicate = (and_ln483 & tmp & learning_enable & trunc_ln294 == 7)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 265 [1/1] (0.00ns)   --->   "%br_ln295 = br void %V1.i32.i374695.exit" [src/snn_top_hls.cpp:295->src/snn_top_hls.cpp:497]   --->   Operation 265 'br' 'br_ln295' <Predicate = (and_ln483 & tmp & learning_enable & trunc_ln294 == 7)> <Delay = 0.00>
ST_6 : Operation 266 [1/1] (0.00ns)   --->   "%br_ln498 = br void %if.end100" [src/snn_top_hls.cpp:498]   --->   Operation 266 'br' 'br_ln498' <Predicate = (and_ln483 & tmp & learning_enable)> <Delay = 0.00>
ST_6 : Operation 267 [1/1] (2.55ns)   --->   "%add_ln500 = add i32 %select_ln463, i32 1" [src/snn_top_hls.cpp:500]   --->   Operation 267 'add' 'add_ln500' <Predicate = (and_ln483 & tmp)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 268 [1/1] (1.58ns)   --->   "%br_ln501 = br void %if.end101" [src/snn_top_hls.cpp:501]   --->   Operation 268 'br' 'br_ln501' <Predicate = (and_ln483 & tmp)> <Delay = 1.58>
ST_6 : Operation 269 [1/1] (0.00ns)   --->   "%spike_in_valid_local_0 = phi i1 1, void %if.end100, i1 0, void %land.lhs.true90, i1 0, void %if.end79"   --->   Operation 269 'phi' 'spike_in_valid_local_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 270 [1/1] (0.00ns)   --->   "%spike_in_neuron_id_local_0 = phi i8 %pre_id, void %if.end100, i8 0, void %land.lhs.true90, i8 0, void %if.end79"   --->   Operation 270 'phi' 'spike_in_neuron_id_local_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 271 [1/1] (0.00ns)   --->   "%spike_in_weight_local_0 = phi i8 %weight, void %if.end100, i8 0, void %land.lhs.true90, i8 0, void %if.end79"   --->   Operation 271 'phi' 'spike_in_weight_local_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 272 [1/1] (0.00ns)   --->   "%spike_counter_flag_2 = phi i1 1, void %if.end100, i1 %or_ln463, void %land.lhs.true90, i1 %or_ln463, void %if.end79" [src/snn_top_hls.cpp:463]   --->   Operation 272 'phi' 'spike_counter_flag_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 273 [1/1] (0.00ns)   --->   "%spike_counter_new_2 = phi i32 %add_ln500, void %if.end100, i32 0, void %land.lhs.true90, i32 0, void %if.end79" [src/snn_top_hls.cpp:500]   --->   Operation 273 'phi' 'spike_counter_new_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 274 [1/1] (0.00ns)   --->   "%spike_counter_loc_2 = phi i32 %add_ln500, void %if.end100, i32 %select_ln463, void %land.lhs.true90, i32 %select_ln463, void %if.end79" [src/snn_top_hls.cpp:500]   --->   Operation 274 'phi' 'spike_counter_loc_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 275 [1/1] ( I:1.29ns O:1.29ns )   --->   "%tmp_4 = nbwritereq i1 @_ssdm_op_NbWriteReq.axis.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %m_axis_spikes_V_data_V, i4 %m_axis_spikes_V_keep_V, i4 %m_axis_spikes_V_strb_V, i1 %m_axis_spikes_V_user_V, i1 %m_axis_spikes_V_last_V, i1 %m_axis_spikes_V_id_V, i1 %m_axis_spikes_V_dest_V, i32 1" [src/snn_top_hls.cpp:506]   --->   Operation 275 'nbwritereq' 'tmp_4' <Predicate = true> <Delay = 1.29> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 1.86> <Adapter> <Opcode : 'read' 'write'>
ST_6 : Operation 276 [1/1] (0.00ns)   --->   "%write_ln506 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %spike_out_ready, i1 %tmp_4" [src/snn_top_hls.cpp:506]   --->   Operation 276 'write' 'write_ln506' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 277 [1/1] (0.00ns)   --->   "%br_ln463 = br i1 %spike_counter_flag_2, void %if.end101.new, void %mergeST2" [src/snn_top_hls.cpp:463]   --->   Operation 277 'br' 'br_ln463' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 278 [1/1] (0.00ns)   --->   "%store_ln432 = store i32 %spike_counter_new_2, i32 %spike_counter" [src/snn_top_hls.cpp:432]   --->   Operation 278 'store' 'store_ln432' <Predicate = (spike_counter_flag_2)> <Delay = 0.00>
ST_6 : Operation 279 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end101.new"   --->   Operation 279 'br' 'br_ln0' <Predicate = (spike_counter_flag_2)> <Delay = 0.00>
ST_6 : Operation 280 [1/1] (0.00ns)   --->   "%br_ln508 = br i1 %spike_out_valid_read, void %if.end133, void %land.lhs.true106" [src/snn_top_hls.cpp:508]   --->   Operation 280 'br' 'br_ln508' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 281 [1/1] ( I:1.29ns O:1.29ns )   --->   "%tmp_5 = nbwritereq i1 @_ssdm_op_NbWriteReq.axis.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %m_axis_spikes_V_data_V, i4 %m_axis_spikes_V_keep_V, i4 %m_axis_spikes_V_strb_V, i1 %m_axis_spikes_V_user_V, i1 %m_axis_spikes_V_last_V, i1 %m_axis_spikes_V_id_V, i1 %m_axis_spikes_V_dest_V, i32 1" [src/snn_top_hls.cpp:508]   --->   Operation 281 'nbwritereq' 'tmp_5' <Predicate = (spike_out_valid_read)> <Delay = 1.29> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 1.86> <Adapter> <Opcode : 'read' 'write'>
ST_6 : Operation 282 [1/1] (0.00ns)   --->   "%br_ln508 = br i1 %tmp_5, void %if.end133, void %if.then108" [src/snn_top_hls.cpp:508]   --->   Operation 282 'br' 'br_ln508' <Predicate = (spike_out_valid_read)> <Delay = 0.00>
ST_6 : Operation 283 [1/1] (0.00ns)   --->   "%trunc_ln517 = trunc i32 %timestamp_loc_0" [src/snn_top_hls.cpp:517]   --->   Operation 283 'trunc' 'trunc_ln517' <Predicate = (spike_out_valid_read & tmp_5)> <Delay = 0.00>
ST_6 : Operation 284 [1/1] (0.00ns)   --->   "%out_pkt_data = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i8.i8, i16 %trunc_ln517, i8 %spike_out_weight_read, i8 %spike_out_neuron_id_read" [src/snn_top_hls.cpp:517]   --->   Operation 284 'bitconcatenate' 'out_pkt_data' <Predicate = (spike_out_valid_read & tmp_5)> <Delay = 0.00>
ST_6 : Operation 285 [2/2] (1.29ns)   --->   "%write_ln524 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %m_axis_spikes_V_data_V, i4 %m_axis_spikes_V_keep_V, i4 %m_axis_spikes_V_strb_V, i1 %m_axis_spikes_V_user_V, i1 %m_axis_spikes_V_last_V, i1 %m_axis_spikes_V_id_V, i1 %m_axis_spikes_V_dest_V, i32 %out_pkt_data, i4 15, i4 15, i1 0, i1 1, i1 0, i1 0" [src/snn_top_hls.cpp:524]   --->   Operation 285 'write' 'write_ln524' <Predicate = (spike_out_valid_read & tmp_5)> <Delay = 1.29> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 1.86> <Adapter> <Opcode : 'read' 'write'>

State 7 <SV = 6> <Delay = 4.39>
ST_7 : Operation 286 [1/2] ( I:1.29ns O:1.29ns )   --->   "%write_ln524 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %m_axis_spikes_V_data_V, i4 %m_axis_spikes_V_keep_V, i4 %m_axis_spikes_V_strb_V, i1 %m_axis_spikes_V_user_V, i1 %m_axis_spikes_V_last_V, i1 %m_axis_spikes_V_id_V, i1 %m_axis_spikes_V_dest_V, i32 %out_pkt_data, i4 15, i4 15, i1 0, i1 1, i1 0, i1 0" [src/snn_top_hls.cpp:524]   --->   Operation 286 'write' 'write_ln524' <Predicate = true> <Delay = 1.29> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 1.86> <Adapter> <Opcode : 'read' 'write'>
ST_7 : Operation 287 [1/1] (0.00ns)   --->   "%br_ln527 = br i1 %learning_enable, void %if.end132, void %if.then128" [src/snn_top_hls.cpp:527]   --->   Operation 287 'br' 'br_ln527' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 288 [2/2] (4.39ns)   --->   "%call_ln528 = call void @process_post_spike_aer, i8 %spike_out_neuron_id_read, i16 %trunc_ln517, i8 %post_traces_trace_0, i8 %post_traces_trace_1, i8 %post_traces_trace_2, i8 %post_traces_trace_3, i8 %post_traces_trace_4, i8 %post_traces_trace_5, i8 %post_traces_trace_6, i8 %post_traces_trace_7, i16 %post_traces_last_spike_time_0, i16 %post_traces_last_spike_time_1, i16 %post_traces_last_spike_time_2, i16 %post_traces_last_spike_time_3, i16 %post_traces_last_spike_time_4, i16 %post_traces_last_spike_time_5, i16 %post_traces_last_spike_time_6, i16 %post_traces_last_spike_time_7, i8 %EXP_DECAY_LUT, i8 %pre_traces_trace_3, i8 %pre_traces_trace_7, i16 %pre_traces_last_spike_time_3, i16 %pre_traces_last_spike_time_7, i8 %pre_traces_trace_2, i8 %pre_traces_trace_6, i16 %pre_traces_last_spike_time_2, i16 %pre_traces_last_spike_time_6, i8 %pre_traces_trace_1, i8 %pre_traces_trace_5, i16 %pre_traces_last_spike_time_1, i16 %pre_traces_last_spike_time_5, i8 %pre_traces_trace_0, i8 %pre_traces_trace_4, i16 %pre_traces_last_spike_time_0, i16 %pre_traces_last_spike_time_4, i8 %p_ZL13weight_memory_0_0, i8 %p_ZL13weight_memory_1_0, i8 %p_ZL13weight_memory_2_0, i8 %p_ZL13weight_memory_3_0, i8 %p_ZL13weight_memory_0_1, i8 %p_ZL13weight_memory_1_1, i8 %p_ZL13weight_memory_2_1, i8 %p_ZL13weight_memory_3_1" [src/snn_top_hls.cpp:528]   --->   Operation 288 'call' 'call_ln528' <Predicate = (learning_enable)> <Delay = 4.39> <CoreType = "Generic">   --->   Generic Core
ST_7 : Operation 289 [1/1] (0.00ns)   --->   "%trunc_ln301 = trunc i8 %spike_out_neuron_id_read" [src/snn_top_hls.cpp:301->src/snn_top_hls.cpp:529]   --->   Operation 289 'trunc' 'trunc_ln301' <Predicate = (learning_enable)> <Delay = 0.00>
ST_7 : Operation 290 [1/1] (0.00ns)   --->   "%lshr_ln4 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %spike_out_neuron_id_read, i32 3, i32 5" [src/snn_top_hls.cpp:301->src/snn_top_hls.cpp:529]   --->   Operation 290 'partselect' 'lshr_ln4' <Predicate = (learning_enable)> <Delay = 0.00>
ST_7 : Operation 291 [1/1] (0.00ns)   --->   "%zext_ln301 = zext i3 %lshr_ln4" [src/snn_top_hls.cpp:301->src/snn_top_hls.cpp:529]   --->   Operation 291 'zext' 'zext_ln301' <Predicate = (learning_enable)> <Delay = 0.00>
ST_7 : Operation 292 [1/1] (0.00ns)   --->   "%p_ZL16post_eligibility_0_addr = getelementptr i8 %p_ZL16post_eligibility_0, i64 0, i64 %zext_ln301" [src/snn_top_hls.cpp:301->src/snn_top_hls.cpp:529]   --->   Operation 292 'getelementptr' 'p_ZL16post_eligibility_0_addr' <Predicate = (learning_enable)> <Delay = 0.00>
ST_7 : Operation 293 [1/1] (0.00ns)   --->   "%p_ZL16post_eligibility_1_addr = getelementptr i8 %p_ZL16post_eligibility_1, i64 0, i64 %zext_ln301" [src/snn_top_hls.cpp:301->src/snn_top_hls.cpp:529]   --->   Operation 293 'getelementptr' 'p_ZL16post_eligibility_1_addr' <Predicate = (learning_enable)> <Delay = 0.00>
ST_7 : Operation 294 [1/1] (0.00ns)   --->   "%p_ZL16post_eligibility_2_addr = getelementptr i8 %p_ZL16post_eligibility_2, i64 0, i64 %zext_ln301" [src/snn_top_hls.cpp:301->src/snn_top_hls.cpp:529]   --->   Operation 294 'getelementptr' 'p_ZL16post_eligibility_2_addr' <Predicate = (learning_enable)> <Delay = 0.00>
ST_7 : Operation 295 [1/1] (0.00ns)   --->   "%p_ZL16post_eligibility_3_addr = getelementptr i8 %p_ZL16post_eligibility_3, i64 0, i64 %zext_ln301" [src/snn_top_hls.cpp:301->src/snn_top_hls.cpp:529]   --->   Operation 295 'getelementptr' 'p_ZL16post_eligibility_3_addr' <Predicate = (learning_enable)> <Delay = 0.00>
ST_7 : Operation 296 [1/1] (0.00ns)   --->   "%p_ZL16post_eligibility_4_addr = getelementptr i8 %p_ZL16post_eligibility_4, i64 0, i64 %zext_ln301" [src/snn_top_hls.cpp:301->src/snn_top_hls.cpp:529]   --->   Operation 296 'getelementptr' 'p_ZL16post_eligibility_4_addr' <Predicate = (learning_enable)> <Delay = 0.00>
ST_7 : Operation 297 [1/1] (0.00ns)   --->   "%p_ZL16post_eligibility_5_addr = getelementptr i8 %p_ZL16post_eligibility_5, i64 0, i64 %zext_ln301" [src/snn_top_hls.cpp:301->src/snn_top_hls.cpp:529]   --->   Operation 297 'getelementptr' 'p_ZL16post_eligibility_5_addr' <Predicate = (learning_enable)> <Delay = 0.00>
ST_7 : Operation 298 [1/1] (0.00ns)   --->   "%p_ZL16post_eligibility_6_addr = getelementptr i8 %p_ZL16post_eligibility_6, i64 0, i64 %zext_ln301" [src/snn_top_hls.cpp:301->src/snn_top_hls.cpp:529]   --->   Operation 298 'getelementptr' 'p_ZL16post_eligibility_6_addr' <Predicate = (learning_enable)> <Delay = 0.00>
ST_7 : Operation 299 [1/1] (0.00ns)   --->   "%p_ZL16post_eligibility_7_addr = getelementptr i8 %p_ZL16post_eligibility_7, i64 0, i64 %zext_ln301" [src/snn_top_hls.cpp:301->src/snn_top_hls.cpp:529]   --->   Operation 299 'getelementptr' 'p_ZL16post_eligibility_7_addr' <Predicate = (learning_enable)> <Delay = 0.00>
ST_7 : Operation 300 [2/2] (3.25ns)   --->   "%p_ZL16post_eligibility_0_load = load i3 %p_ZL16post_eligibility_0_addr" [src/snn_top_hls.cpp:301->src/snn_top_hls.cpp:529]   --->   Operation 300 'load' 'p_ZL16post_eligibility_0_load' <Predicate = (learning_enable)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 301 [2/2] (3.25ns)   --->   "%p_ZL16post_eligibility_1_load = load i3 %p_ZL16post_eligibility_1_addr" [src/snn_top_hls.cpp:301->src/snn_top_hls.cpp:529]   --->   Operation 301 'load' 'p_ZL16post_eligibility_1_load' <Predicate = (learning_enable)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 302 [2/2] (3.25ns)   --->   "%p_ZL16post_eligibility_2_load = load i3 %p_ZL16post_eligibility_2_addr" [src/snn_top_hls.cpp:301->src/snn_top_hls.cpp:529]   --->   Operation 302 'load' 'p_ZL16post_eligibility_2_load' <Predicate = (learning_enable)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 303 [2/2] (3.25ns)   --->   "%p_ZL16post_eligibility_3_load = load i3 %p_ZL16post_eligibility_3_addr" [src/snn_top_hls.cpp:301->src/snn_top_hls.cpp:529]   --->   Operation 303 'load' 'p_ZL16post_eligibility_3_load' <Predicate = (learning_enable)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 304 [2/2] (3.25ns)   --->   "%p_ZL16post_eligibility_4_load = load i3 %p_ZL16post_eligibility_4_addr" [src/snn_top_hls.cpp:301->src/snn_top_hls.cpp:529]   --->   Operation 304 'load' 'p_ZL16post_eligibility_4_load' <Predicate = (learning_enable)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 305 [2/2] (3.25ns)   --->   "%p_ZL16post_eligibility_5_load = load i3 %p_ZL16post_eligibility_5_addr" [src/snn_top_hls.cpp:301->src/snn_top_hls.cpp:529]   --->   Operation 305 'load' 'p_ZL16post_eligibility_5_load' <Predicate = (learning_enable)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 306 [2/2] (3.25ns)   --->   "%p_ZL16post_eligibility_6_load = load i3 %p_ZL16post_eligibility_6_addr" [src/snn_top_hls.cpp:301->src/snn_top_hls.cpp:529]   --->   Operation 306 'load' 'p_ZL16post_eligibility_6_load' <Predicate = (learning_enable)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 307 [2/2] (3.25ns)   --->   "%p_ZL16post_eligibility_7_load = load i3 %p_ZL16post_eligibility_7_addr" [src/snn_top_hls.cpp:301->src/snn_top_hls.cpp:529]   --->   Operation 307 'load' 'p_ZL16post_eligibility_7_load' <Predicate = (learning_enable)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>

State 8 <SV = 7> <Delay = 5.55>
ST_8 : Operation 308 [1/2] (0.00ns)   --->   "%call_ln528 = call void @process_post_spike_aer, i8 %spike_out_neuron_id_read, i16 %trunc_ln517, i8 %post_traces_trace_0, i8 %post_traces_trace_1, i8 %post_traces_trace_2, i8 %post_traces_trace_3, i8 %post_traces_trace_4, i8 %post_traces_trace_5, i8 %post_traces_trace_6, i8 %post_traces_trace_7, i16 %post_traces_last_spike_time_0, i16 %post_traces_last_spike_time_1, i16 %post_traces_last_spike_time_2, i16 %post_traces_last_spike_time_3, i16 %post_traces_last_spike_time_4, i16 %post_traces_last_spike_time_5, i16 %post_traces_last_spike_time_6, i16 %post_traces_last_spike_time_7, i8 %EXP_DECAY_LUT, i8 %pre_traces_trace_3, i8 %pre_traces_trace_7, i16 %pre_traces_last_spike_time_3, i16 %pre_traces_last_spike_time_7, i8 %pre_traces_trace_2, i8 %pre_traces_trace_6, i16 %pre_traces_last_spike_time_2, i16 %pre_traces_last_spike_time_6, i8 %pre_traces_trace_1, i8 %pre_traces_trace_5, i16 %pre_traces_last_spike_time_1, i16 %pre_traces_last_spike_time_5, i8 %pre_traces_trace_0, i8 %pre_traces_trace_4, i16 %pre_traces_last_spike_time_0, i16 %pre_traces_last_spike_time_4, i8 %p_ZL13weight_memory_0_0, i8 %p_ZL13weight_memory_1_0, i8 %p_ZL13weight_memory_2_0, i8 %p_ZL13weight_memory_3_0, i8 %p_ZL13weight_memory_0_1, i8 %p_ZL13weight_memory_1_1, i8 %p_ZL13weight_memory_2_1, i8 %p_ZL13weight_memory_3_1" [src/snn_top_hls.cpp:528]   --->   Operation 308 'call' 'call_ln528' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_8 : Operation 309 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL16post_eligibility_0_load = load i3 %p_ZL16post_eligibility_0_addr" [src/snn_top_hls.cpp:301->src/snn_top_hls.cpp:529]   --->   Operation 309 'load' 'p_ZL16post_eligibility_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 310 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL16post_eligibility_1_load = load i3 %p_ZL16post_eligibility_1_addr" [src/snn_top_hls.cpp:301->src/snn_top_hls.cpp:529]   --->   Operation 310 'load' 'p_ZL16post_eligibility_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 311 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL16post_eligibility_2_load = load i3 %p_ZL16post_eligibility_2_addr" [src/snn_top_hls.cpp:301->src/snn_top_hls.cpp:529]   --->   Operation 311 'load' 'p_ZL16post_eligibility_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 312 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL16post_eligibility_3_load = load i3 %p_ZL16post_eligibility_3_addr" [src/snn_top_hls.cpp:301->src/snn_top_hls.cpp:529]   --->   Operation 312 'load' 'p_ZL16post_eligibility_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 313 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL16post_eligibility_4_load = load i3 %p_ZL16post_eligibility_4_addr" [src/snn_top_hls.cpp:301->src/snn_top_hls.cpp:529]   --->   Operation 313 'load' 'p_ZL16post_eligibility_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 314 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL16post_eligibility_5_load = load i3 %p_ZL16post_eligibility_5_addr" [src/snn_top_hls.cpp:301->src/snn_top_hls.cpp:529]   --->   Operation 314 'load' 'p_ZL16post_eligibility_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 315 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL16post_eligibility_6_load = load i3 %p_ZL16post_eligibility_6_addr" [src/snn_top_hls.cpp:301->src/snn_top_hls.cpp:529]   --->   Operation 315 'load' 'p_ZL16post_eligibility_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 316 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL16post_eligibility_7_load = load i3 %p_ZL16post_eligibility_7_addr" [src/snn_top_hls.cpp:301->src/snn_top_hls.cpp:529]   --->   Operation 316 'load' 'p_ZL16post_eligibility_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 317 [1/1] (2.30ns)   --->   "%tmp_8 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.8i8.i8.i3, i3 0, i8 %p_ZL16post_eligibility_0_load, i3 1, i8 %p_ZL16post_eligibility_1_load, i3 2, i8 %p_ZL16post_eligibility_2_load, i3 3, i8 %p_ZL16post_eligibility_3_load, i3 4, i8 %p_ZL16post_eligibility_4_load, i3 5, i8 %p_ZL16post_eligibility_5_load, i3 6, i8 %p_ZL16post_eligibility_6_load, i3 7, i8 %p_ZL16post_eligibility_7_load, i8 0, i3 %trunc_ln301" [src/snn_top_hls.cpp:301->src/snn_top_hls.cpp:529]   --->   Operation 317 'sparsemux' 'tmp_8' <Predicate = true> <Delay = 2.30> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.72>
ST_9 : Operation 318 [1/1] (0.00ns)   --->   "%sext_ln301 = sext i8 %tmp_8" [src/snn_top_hls.cpp:301->src/snn_top_hls.cpp:529]   --->   Operation 318 'sext' 'sext_ln301' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 319 [1/1] (1.91ns)   --->   "%new_elig_1 = add i9 %sext_ln301, i9 32" [src/snn_top_hls.cpp:301->src/snn_top_hls.cpp:529]   --->   Operation 319 'add' 'new_elig_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 320 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i2 @_ssdm_op_PartSelect.i2.i9.i32.i32, i9 %new_elig_1, i32 7, i32 8" [src/snn_top_hls.cpp:302->src/snn_top_hls.cpp:529]   --->   Operation 320 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 321 [1/1] (1.56ns)   --->   "%icmp_ln302 = icmp_eq  i2 %tmp_15, i2 1" [src/snn_top_hls.cpp:302->src/snn_top_hls.cpp:529]   --->   Operation 321 'icmp' 'icmp_ln302' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 322 [1/1] (0.00ns)   --->   "%trunc_ln302 = trunc i9 %new_elig_1" [src/snn_top_hls.cpp:302->src/snn_top_hls.cpp:529]   --->   Operation 322 'trunc' 'trunc_ln302' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 323 [1/1] (1.24ns)   --->   "%select_ln302 = select i1 %icmp_ln302, i8 127, i8 %trunc_ln302" [src/snn_top_hls.cpp:302->src/snn_top_hls.cpp:529]   --->   Operation 323 'select' 'select_ln302' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 324 [1/1] (1.65ns)   --->   "%switch_ln302 = switch i3 %trunc_ln301, void %V1.i32.i659.case.7, i3 0, void %V1.i32.i659.case.0, i3 1, void %V1.i32.i659.case.1, i3 2, void %V1.i32.i659.case.2, i3 3, void %V1.i32.i659.case.3, i3 4, void %V1.i32.i659.case.4, i3 5, void %V1.i32.i659.case.5, i3 6, void %V1.i32.i659.case.6" [src/snn_top_hls.cpp:302->src/snn_top_hls.cpp:529]   --->   Operation 324 'switch' 'switch_ln302' <Predicate = true> <Delay = 1.65>

State 10 <SV = 9> <Delay = 3.25>
ST_10 : Operation 325 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln302 = store i8 %select_ln302, i3 %p_ZL16post_eligibility_6_addr" [src/snn_top_hls.cpp:302->src/snn_top_hls.cpp:529]   --->   Operation 325 'store' 'store_ln302' <Predicate = (learning_enable & spike_out_valid_read & tmp_5 & trunc_ln301 == 6)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 326 [1/1] (0.00ns)   --->   "%br_ln302 = br void %V1.i32.i659.exit" [src/snn_top_hls.cpp:302->src/snn_top_hls.cpp:529]   --->   Operation 326 'br' 'br_ln302' <Predicate = (learning_enable & spike_out_valid_read & tmp_5 & trunc_ln301 == 6)> <Delay = 0.00>
ST_10 : Operation 327 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln302 = store i8 %select_ln302, i3 %p_ZL16post_eligibility_5_addr" [src/snn_top_hls.cpp:302->src/snn_top_hls.cpp:529]   --->   Operation 327 'store' 'store_ln302' <Predicate = (learning_enable & spike_out_valid_read & tmp_5 & trunc_ln301 == 5)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 328 [1/1] (0.00ns)   --->   "%br_ln302 = br void %V1.i32.i659.exit" [src/snn_top_hls.cpp:302->src/snn_top_hls.cpp:529]   --->   Operation 328 'br' 'br_ln302' <Predicate = (learning_enable & spike_out_valid_read & tmp_5 & trunc_ln301 == 5)> <Delay = 0.00>
ST_10 : Operation 329 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln302 = store i8 %select_ln302, i3 %p_ZL16post_eligibility_4_addr" [src/snn_top_hls.cpp:302->src/snn_top_hls.cpp:529]   --->   Operation 329 'store' 'store_ln302' <Predicate = (learning_enable & spike_out_valid_read & tmp_5 & trunc_ln301 == 4)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 330 [1/1] (0.00ns)   --->   "%br_ln302 = br void %V1.i32.i659.exit" [src/snn_top_hls.cpp:302->src/snn_top_hls.cpp:529]   --->   Operation 330 'br' 'br_ln302' <Predicate = (learning_enable & spike_out_valid_read & tmp_5 & trunc_ln301 == 4)> <Delay = 0.00>
ST_10 : Operation 331 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln302 = store i8 %select_ln302, i3 %p_ZL16post_eligibility_3_addr" [src/snn_top_hls.cpp:302->src/snn_top_hls.cpp:529]   --->   Operation 331 'store' 'store_ln302' <Predicate = (learning_enable & spike_out_valid_read & tmp_5 & trunc_ln301 == 3)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 332 [1/1] (0.00ns)   --->   "%br_ln302 = br void %V1.i32.i659.exit" [src/snn_top_hls.cpp:302->src/snn_top_hls.cpp:529]   --->   Operation 332 'br' 'br_ln302' <Predicate = (learning_enable & spike_out_valid_read & tmp_5 & trunc_ln301 == 3)> <Delay = 0.00>
ST_10 : Operation 333 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln302 = store i8 %select_ln302, i3 %p_ZL16post_eligibility_2_addr" [src/snn_top_hls.cpp:302->src/snn_top_hls.cpp:529]   --->   Operation 333 'store' 'store_ln302' <Predicate = (learning_enable & spike_out_valid_read & tmp_5 & trunc_ln301 == 2)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 334 [1/1] (0.00ns)   --->   "%br_ln302 = br void %V1.i32.i659.exit" [src/snn_top_hls.cpp:302->src/snn_top_hls.cpp:529]   --->   Operation 334 'br' 'br_ln302' <Predicate = (learning_enable & spike_out_valid_read & tmp_5 & trunc_ln301 == 2)> <Delay = 0.00>
ST_10 : Operation 335 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln302 = store i8 %select_ln302, i3 %p_ZL16post_eligibility_1_addr" [src/snn_top_hls.cpp:302->src/snn_top_hls.cpp:529]   --->   Operation 335 'store' 'store_ln302' <Predicate = (learning_enable & spike_out_valid_read & tmp_5 & trunc_ln301 == 1)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 336 [1/1] (0.00ns)   --->   "%br_ln302 = br void %V1.i32.i659.exit" [src/snn_top_hls.cpp:302->src/snn_top_hls.cpp:529]   --->   Operation 336 'br' 'br_ln302' <Predicate = (learning_enable & spike_out_valid_read & tmp_5 & trunc_ln301 == 1)> <Delay = 0.00>
ST_10 : Operation 337 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln302 = store i8 %select_ln302, i3 %p_ZL16post_eligibility_0_addr" [src/snn_top_hls.cpp:302->src/snn_top_hls.cpp:529]   --->   Operation 337 'store' 'store_ln302' <Predicate = (learning_enable & spike_out_valid_read & tmp_5 & trunc_ln301 == 0)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 338 [1/1] (0.00ns)   --->   "%br_ln302 = br void %V1.i32.i659.exit" [src/snn_top_hls.cpp:302->src/snn_top_hls.cpp:529]   --->   Operation 338 'br' 'br_ln302' <Predicate = (learning_enable & spike_out_valid_read & tmp_5 & trunc_ln301 == 0)> <Delay = 0.00>
ST_10 : Operation 339 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln302 = store i8 %select_ln302, i3 %p_ZL16post_eligibility_7_addr" [src/snn_top_hls.cpp:302->src/snn_top_hls.cpp:529]   --->   Operation 339 'store' 'store_ln302' <Predicate = (learning_enable & spike_out_valid_read & tmp_5 & trunc_ln301 == 7)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 340 [1/1] (0.00ns)   --->   "%br_ln302 = br void %V1.i32.i659.exit" [src/snn_top_hls.cpp:302->src/snn_top_hls.cpp:529]   --->   Operation 340 'br' 'br_ln302' <Predicate = (learning_enable & spike_out_valid_read & tmp_5 & trunc_ln301 == 7)> <Delay = 0.00>
ST_10 : Operation 341 [1/1] (0.00ns)   --->   "%br_ln530 = br void %if.end132" [src/snn_top_hls.cpp:530]   --->   Operation 341 'br' 'br_ln530' <Predicate = (learning_enable & spike_out_valid_read & tmp_5)> <Delay = 0.00>
ST_10 : Operation 342 [1/1] (0.00ns)   --->   "%br_ln531 = br void %if.end133" [src/snn_top_hls.cpp:531]   --->   Operation 342 'br' 'br_ln531' <Predicate = (spike_out_valid_read & tmp_5)> <Delay = 0.00>
ST_10 : Operation 343 [1/1] (0.97ns)   --->   "%and_ln536 = and i1 %apply_reward, i1 %learning_params_rstdp_enable" [src/snn_top_hls.cpp:536]   --->   Operation 343 'and' 'and_ln536' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 344 [1/1] (0.00ns)   --->   "%br_ln536 = br i1 %and_ln536, void %if.end138, void %if.then135" [src/snn_top_hls.cpp:536]   --->   Operation 344 'br' 'br_ln536' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 6.48>
ST_11 : Operation 345 [2/2] (6.48ns)   --->   "%call_ln537 = call void @apply_rstdp_reward, i8 %reward_signal_read, i8 %p_ZL15pre_eligibility_0, i8 %p_ZL15pre_eligibility_1, i8 %p_ZL15pre_eligibility_2, i8 %p_ZL15pre_eligibility_3, i8 %p_ZL15pre_eligibility_4, i8 %p_ZL15pre_eligibility_5, i8 %p_ZL15pre_eligibility_6, i8 %p_ZL15pre_eligibility_7, i8 %p_ZL16post_eligibility_3, i8 %p_ZL16post_eligibility_7, i8 %p_ZL16post_eligibility_2, i8 %p_ZL16post_eligibility_6, i8 %p_ZL16post_eligibility_1, i8 %p_ZL16post_eligibility_5, i8 %p_ZL16post_eligibility_0, i8 %p_ZL16post_eligibility_4, i8 %p_ZL13weight_memory_0_0, i8 %p_ZL13weight_memory_0_1, i8 %p_ZL13weight_memory_1_0, i8 %p_ZL13weight_memory_1_1, i8 %p_ZL13weight_memory_2_0, i8 %p_ZL13weight_memory_2_1, i8 %p_ZL13weight_memory_3_0, i8 %p_ZL13weight_memory_3_1" [src/snn_top_hls.cpp:537]   --->   Operation 345 'call' 'call_ln537' <Predicate = true> <Delay = 6.48> <CoreType = "Generic">   --->   Generic Core

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 346 [1/2] (0.00ns)   --->   "%call_ln537 = call void @apply_rstdp_reward, i8 %reward_signal_read, i8 %p_ZL15pre_eligibility_0, i8 %p_ZL15pre_eligibility_1, i8 %p_ZL15pre_eligibility_2, i8 %p_ZL15pre_eligibility_3, i8 %p_ZL15pre_eligibility_4, i8 %p_ZL15pre_eligibility_5, i8 %p_ZL15pre_eligibility_6, i8 %p_ZL15pre_eligibility_7, i8 %p_ZL16post_eligibility_3, i8 %p_ZL16post_eligibility_7, i8 %p_ZL16post_eligibility_2, i8 %p_ZL16post_eligibility_6, i8 %p_ZL16post_eligibility_1, i8 %p_ZL16post_eligibility_5, i8 %p_ZL16post_eligibility_0, i8 %p_ZL16post_eligibility_4, i8 %p_ZL13weight_memory_0_0, i8 %p_ZL13weight_memory_0_1, i8 %p_ZL13weight_memory_1_0, i8 %p_ZL13weight_memory_1_1, i8 %p_ZL13weight_memory_2_0, i8 %p_ZL13weight_memory_2_1, i8 %p_ZL13weight_memory_3_0, i8 %p_ZL13weight_memory_3_1" [src/snn_top_hls.cpp:537]   --->   Operation 346 'call' 'call_ln537' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 347 [2/2] (0.00ns)   --->   "%call_ln538 = call void @decay_eligibility_traces, i8 %p_ZL15pre_eligibility_0, i8 %p_ZL15pre_eligibility_1, i8 %p_ZL15pre_eligibility_2, i8 %p_ZL15pre_eligibility_3, i8 %p_ZL15pre_eligibility_4, i8 %p_ZL15pre_eligibility_5, i8 %p_ZL15pre_eligibility_6, i8 %p_ZL15pre_eligibility_7, i8 %p_ZL16post_eligibility_0, i8 %p_ZL16post_eligibility_1, i8 %p_ZL16post_eligibility_2, i8 %p_ZL16post_eligibility_3, i8 %p_ZL16post_eligibility_4, i8 %p_ZL16post_eligibility_5, i8 %p_ZL16post_eligibility_6, i8 %p_ZL16post_eligibility_7" [src/snn_top_hls.cpp:538]   --->   Operation 347 'call' 'call_ln538' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 14 <SV = 13> <Delay = 3.25>
ST_14 : Operation 348 [1/2] (0.00ns)   --->   "%call_ln538 = call void @decay_eligibility_traces, i8 %p_ZL15pre_eligibility_0, i8 %p_ZL15pre_eligibility_1, i8 %p_ZL15pre_eligibility_2, i8 %p_ZL15pre_eligibility_3, i8 %p_ZL15pre_eligibility_4, i8 %p_ZL15pre_eligibility_5, i8 %p_ZL15pre_eligibility_6, i8 %p_ZL15pre_eligibility_7, i8 %p_ZL16post_eligibility_0, i8 %p_ZL16post_eligibility_1, i8 %p_ZL16post_eligibility_2, i8 %p_ZL16post_eligibility_3, i8 %p_ZL16post_eligibility_4, i8 %p_ZL16post_eligibility_5, i8 %p_ZL16post_eligibility_6, i8 %p_ZL16post_eligibility_7" [src/snn_top_hls.cpp:538]   --->   Operation 348 'call' 'call_ln538' <Predicate = (and_ln536)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_14 : Operation 349 [1/1] (0.00ns)   --->   "%br_ln539 = br void %if.end138" [src/snn_top_hls.cpp:539]   --->   Operation 349 'br' 'br_ln539' <Predicate = (and_ln536)> <Delay = 0.00>
ST_14 : Operation 350 [1/1] (0.00ns)   --->   "%br_ln544 = br i1 %weight_read_mode, void %if.end187, void %land.lhs.true139" [src/snn_top_hls.cpp:544]   --->   Operation 350 'br' 'br_ln544' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 351 [1/1] ( I:1.29ns O:1.29ns )   --->   "%tmp_9 = nbwritereq i1 @_ssdm_op_NbWriteReq.axis.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %m_axis_weights_V_data_V, i4 %m_axis_weights_V_keep_V, i4 %m_axis_weights_V_strb_V, i1 %m_axis_weights_V_user_V, i1 %m_axis_weights_V_last_V, i1 %m_axis_weights_V_id_V, i1 %m_axis_weights_V_dest_V, i32 1" [src/snn_top_hls.cpp:544]   --->   Operation 351 'nbwritereq' 'tmp_9' <Predicate = (weight_read_mode)> <Delay = 1.29> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 1.86> <Adapter> <Opcode : 'read' 'write'>
ST_14 : Operation 352 [1/1] (0.00ns)   --->   "%br_ln544 = br i1 %tmp_9, void %if.end187, void %init.end147" [src/snn_top_hls.cpp:544]   --->   Operation 352 'br' 'br_ln544' <Predicate = (weight_read_mode)> <Delay = 0.00>
ST_14 : Operation 353 [1/1] (0.00ns)   --->   "%read_row_load = load i6 %read_row" [src/snn_top_hls.cpp:550]   --->   Operation 353 'load' 'read_row_load' <Predicate = (weight_read_mode & tmp_9)> <Delay = 0.00>
ST_14 : Operation 354 [1/1] (0.00ns)   --->   "%read_col_load = load i6 %read_col" [src/snn_top_hls.cpp:551]   --->   Operation 354 'load' 'read_col_load' <Predicate = (weight_read_mode & tmp_9)> <Delay = 0.00>
ST_14 : Operation 355 [1/1] (0.00ns)   --->   "%trunc_ln552 = trunc i6 %read_row_load" [src/snn_top_hls.cpp:552]   --->   Operation 355 'trunc' 'trunc_ln552' <Predicate = (weight_read_mode & tmp_9)> <Delay = 0.00>
ST_14 : Operation 356 [1/1] (0.00ns)   --->   "%trunc_ln552_1 = trunc i6 %read_col_load" [src/snn_top_hls.cpp:552]   --->   Operation 356 'trunc' 'trunc_ln552_1' <Predicate = (weight_read_mode & tmp_9)> <Delay = 0.00>
ST_14 : Operation 357 [1/1] (0.00ns)   --->   "%lshr_ln552_1 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %read_col_load, i32 2, i32 5" [src/snn_top_hls.cpp:552]   --->   Operation 357 'partselect' 'lshr_ln552_1' <Predicate = (weight_read_mode & tmp_9)> <Delay = 0.00>
ST_14 : Operation 358 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %read_row_load, i32 1, i32 5" [src/snn_top_hls.cpp:552]   --->   Operation 358 'partselect' 'tmp_7' <Predicate = (weight_read_mode & tmp_9)> <Delay = 0.00>
ST_14 : Operation 359 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %tmp_7, i4 %lshr_ln552_1" [src/snn_top_hls.cpp:552]   --->   Operation 359 'bitconcatenate' 'tmp_2' <Predicate = (weight_read_mode & tmp_9)> <Delay = 0.00>
ST_14 : Operation 360 [1/1] (0.00ns)   --->   "%zext_ln552_2 = zext i9 %tmp_2" [src/snn_top_hls.cpp:552]   --->   Operation 360 'zext' 'zext_ln552_2' <Predicate = (weight_read_mode & tmp_9)> <Delay = 0.00>
ST_14 : Operation 361 [1/1] (0.00ns)   --->   "%p_ZL13weight_memory_0_0_addr_1 = getelementptr i8 %p_ZL13weight_memory_0_0, i64 0, i64 %zext_ln552_2" [src/snn_top_hls.cpp:552]   --->   Operation 361 'getelementptr' 'p_ZL13weight_memory_0_0_addr_1' <Predicate = (weight_read_mode & tmp_9)> <Delay = 0.00>
ST_14 : Operation 362 [1/1] (0.00ns)   --->   "%p_ZL13weight_memory_0_1_addr_1 = getelementptr i8 %p_ZL13weight_memory_0_1, i64 0, i64 %zext_ln552_2" [src/snn_top_hls.cpp:552]   --->   Operation 362 'getelementptr' 'p_ZL13weight_memory_0_1_addr_1' <Predicate = (weight_read_mode & tmp_9)> <Delay = 0.00>
ST_14 : Operation 363 [1/1] (0.00ns)   --->   "%p_ZL13weight_memory_1_0_addr_1 = getelementptr i8 %p_ZL13weight_memory_1_0, i64 0, i64 %zext_ln552_2" [src/snn_top_hls.cpp:552]   --->   Operation 363 'getelementptr' 'p_ZL13weight_memory_1_0_addr_1' <Predicate = (weight_read_mode & tmp_9)> <Delay = 0.00>
ST_14 : Operation 364 [1/1] (0.00ns)   --->   "%p_ZL13weight_memory_1_1_addr_1 = getelementptr i8 %p_ZL13weight_memory_1_1, i64 0, i64 %zext_ln552_2" [src/snn_top_hls.cpp:552]   --->   Operation 364 'getelementptr' 'p_ZL13weight_memory_1_1_addr_1' <Predicate = (weight_read_mode & tmp_9)> <Delay = 0.00>
ST_14 : Operation 365 [1/1] (0.00ns)   --->   "%p_ZL13weight_memory_2_0_addr_1 = getelementptr i8 %p_ZL13weight_memory_2_0, i64 0, i64 %zext_ln552_2" [src/snn_top_hls.cpp:552]   --->   Operation 365 'getelementptr' 'p_ZL13weight_memory_2_0_addr_1' <Predicate = (weight_read_mode & tmp_9)> <Delay = 0.00>
ST_14 : Operation 366 [1/1] (0.00ns)   --->   "%p_ZL13weight_memory_2_1_addr_1 = getelementptr i8 %p_ZL13weight_memory_2_1, i64 0, i64 %zext_ln552_2" [src/snn_top_hls.cpp:552]   --->   Operation 366 'getelementptr' 'p_ZL13weight_memory_2_1_addr_1' <Predicate = (weight_read_mode & tmp_9)> <Delay = 0.00>
ST_14 : Operation 367 [1/1] (0.00ns)   --->   "%p_ZL13weight_memory_3_0_addr_1 = getelementptr i8 %p_ZL13weight_memory_3_0, i64 0, i64 %zext_ln552_2" [src/snn_top_hls.cpp:552]   --->   Operation 367 'getelementptr' 'p_ZL13weight_memory_3_0_addr_1' <Predicate = (weight_read_mode & tmp_9)> <Delay = 0.00>
ST_14 : Operation 368 [1/1] (0.00ns)   --->   "%p_ZL13weight_memory_3_1_addr_1 = getelementptr i8 %p_ZL13weight_memory_3_1, i64 0, i64 %zext_ln552_2" [src/snn_top_hls.cpp:552]   --->   Operation 368 'getelementptr' 'p_ZL13weight_memory_3_1_addr_1' <Predicate = (weight_read_mode & tmp_9)> <Delay = 0.00>
ST_14 : Operation 369 [2/2] (3.25ns)   --->   "%p_ZL13weight_memory_0_0_load = load i9 %p_ZL13weight_memory_0_0_addr_1" [src/snn_top_hls.cpp:552]   --->   Operation 369 'load' 'p_ZL13weight_memory_0_0_load' <Predicate = (weight_read_mode & tmp_9)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_14 : Operation 370 [2/2] (3.25ns)   --->   "%p_ZL13weight_memory_0_1_load = load i9 %p_ZL13weight_memory_0_1_addr_1" [src/snn_top_hls.cpp:552]   --->   Operation 370 'load' 'p_ZL13weight_memory_0_1_load' <Predicate = (weight_read_mode & tmp_9)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_14 : Operation 371 [2/2] (3.25ns)   --->   "%p_ZL13weight_memory_1_0_load = load i9 %p_ZL13weight_memory_1_0_addr_1" [src/snn_top_hls.cpp:552]   --->   Operation 371 'load' 'p_ZL13weight_memory_1_0_load' <Predicate = (weight_read_mode & tmp_9)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_14 : Operation 372 [2/2] (3.25ns)   --->   "%p_ZL13weight_memory_1_1_load = load i9 %p_ZL13weight_memory_1_1_addr_1" [src/snn_top_hls.cpp:552]   --->   Operation 372 'load' 'p_ZL13weight_memory_1_1_load' <Predicate = (weight_read_mode & tmp_9)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_14 : Operation 373 [2/2] (3.25ns)   --->   "%p_ZL13weight_memory_2_0_load = load i9 %p_ZL13weight_memory_2_0_addr_1" [src/snn_top_hls.cpp:552]   --->   Operation 373 'load' 'p_ZL13weight_memory_2_0_load' <Predicate = (weight_read_mode & tmp_9)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_14 : Operation 374 [2/2] (3.25ns)   --->   "%p_ZL13weight_memory_2_1_load = load i9 %p_ZL13weight_memory_2_1_addr_1" [src/snn_top_hls.cpp:552]   --->   Operation 374 'load' 'p_ZL13weight_memory_2_1_load' <Predicate = (weight_read_mode & tmp_9)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_14 : Operation 375 [2/2] (3.25ns)   --->   "%p_ZL13weight_memory_3_0_load = load i9 %p_ZL13weight_memory_3_0_addr_1" [src/snn_top_hls.cpp:552]   --->   Operation 375 'load' 'p_ZL13weight_memory_3_0_load' <Predicate = (weight_read_mode & tmp_9)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_14 : Operation 376 [2/2] (3.25ns)   --->   "%p_ZL13weight_memory_3_1_load = load i9 %p_ZL13weight_memory_3_1_addr_1" [src/snn_top_hls.cpp:552]   --->   Operation 376 'load' 'p_ZL13weight_memory_3_1_load' <Predicate = (weight_read_mode & tmp_9)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>

State 15 <SV = 14> <Delay = 6.32>
ST_15 : Operation 377 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL13weight_memory_0_0_load = load i9 %p_ZL13weight_memory_0_0_addr_1" [src/snn_top_hls.cpp:552]   --->   Operation 377 'load' 'p_ZL13weight_memory_0_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_15 : Operation 378 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL13weight_memory_0_1_load = load i9 %p_ZL13weight_memory_0_1_addr_1" [src/snn_top_hls.cpp:552]   --->   Operation 378 'load' 'p_ZL13weight_memory_0_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_15 : Operation 379 [1/1] (1.24ns)   --->   "%select_ln552 = select i1 %trunc_ln552, i8 %p_ZL13weight_memory_0_1_load, i8 %p_ZL13weight_memory_0_0_load" [src/snn_top_hls.cpp:552]   --->   Operation 379 'select' 'select_ln552' <Predicate = (trunc_ln552_1 == 0)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 380 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL13weight_memory_1_0_load = load i9 %p_ZL13weight_memory_1_0_addr_1" [src/snn_top_hls.cpp:552]   --->   Operation 380 'load' 'p_ZL13weight_memory_1_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_15 : Operation 381 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL13weight_memory_1_1_load = load i9 %p_ZL13weight_memory_1_1_addr_1" [src/snn_top_hls.cpp:552]   --->   Operation 381 'load' 'p_ZL13weight_memory_1_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_15 : Operation 382 [1/1] (1.24ns)   --->   "%select_ln552_1 = select i1 %trunc_ln552, i8 %p_ZL13weight_memory_1_1_load, i8 %p_ZL13weight_memory_1_0_load" [src/snn_top_hls.cpp:552]   --->   Operation 382 'select' 'select_ln552_1' <Predicate = (trunc_ln552_1 == 1)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 383 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL13weight_memory_2_0_load = load i9 %p_ZL13weight_memory_2_0_addr_1" [src/snn_top_hls.cpp:552]   --->   Operation 383 'load' 'p_ZL13weight_memory_2_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_15 : Operation 384 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL13weight_memory_2_1_load = load i9 %p_ZL13weight_memory_2_1_addr_1" [src/snn_top_hls.cpp:552]   --->   Operation 384 'load' 'p_ZL13weight_memory_2_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_15 : Operation 385 [1/1] (1.24ns)   --->   "%select_ln552_2 = select i1 %trunc_ln552, i8 %p_ZL13weight_memory_2_1_load, i8 %p_ZL13weight_memory_2_0_load" [src/snn_top_hls.cpp:552]   --->   Operation 385 'select' 'select_ln552_2' <Predicate = (trunc_ln552_1 == 2)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 386 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL13weight_memory_3_0_load = load i9 %p_ZL13weight_memory_3_0_addr_1" [src/snn_top_hls.cpp:552]   --->   Operation 386 'load' 'p_ZL13weight_memory_3_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_15 : Operation 387 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL13weight_memory_3_1_load = load i9 %p_ZL13weight_memory_3_1_addr_1" [src/snn_top_hls.cpp:552]   --->   Operation 387 'load' 'p_ZL13weight_memory_3_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_15 : Operation 388 [1/1] (1.24ns)   --->   "%select_ln552_3 = select i1 %trunc_ln552, i8 %p_ZL13weight_memory_3_1_load, i8 %p_ZL13weight_memory_3_0_load" [src/snn_top_hls.cpp:552]   --->   Operation 388 'select' 'select_ln552_3' <Predicate = (trunc_ln552_1 == 3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 389 [1/1] (1.82ns)   --->   "%tmp_s = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %select_ln552, i2 1, i8 %select_ln552_1, i2 2, i8 %select_ln552_2, i2 3, i8 %select_ln552_3, i8 0, i2 %trunc_ln552_1" [src/snn_top_hls.cpp:552]   --->   Operation 389 'sparsemux' 'tmp_s' <Predicate = true> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.09>
ST_16 : Operation 390 [1/1] (0.00ns)   --->   "%zext_ln551 = zext i6 %read_row_load" [src/snn_top_hls.cpp:551]   --->   Operation 390 'zext' 'zext_ln551' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 391 [1/1] (0.00ns)   --->   "%zext_ln552 = zext i6 %read_col_load" [src/snn_top_hls.cpp:552]   --->   Operation 391 'zext' 'zext_ln552' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 392 [1/1] (0.00ns)   --->   "%w_pkt_data = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %tmp_s, i8 %zext_ln552, i8 %zext_ln551" [src/snn_top_hls.cpp:552]   --->   Operation 392 'bitconcatenate' 'w_pkt_data' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 393 [1/1] (0.00ns)   --->   "%zext_ln552_3 = zext i24 %w_pkt_data" [src/snn_top_hls.cpp:552]   --->   Operation 393 'zext' 'zext_ln552_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 394 [1/1] (1.82ns)   --->   "%icmp_ln555 = icmp_eq  i6 %read_row_load, i6 63" [src/snn_top_hls.cpp:555]   --->   Operation 394 'icmp' 'icmp_ln555' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 395 [1/1] (1.82ns)   --->   "%icmp_ln555_1 = icmp_eq  i6 %read_col_load, i6 63" [src/snn_top_hls.cpp:555]   --->   Operation 395 'icmp' 'icmp_ln555_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 396 [1/1] (0.97ns)   --->   "%w_pkt_last = and i1 %icmp_ln555, i1 %icmp_ln555_1" [src/snn_top_hls.cpp:555]   --->   Operation 396 'and' 'w_pkt_last' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 397 [2/2] (1.29ns)   --->   "%write_ln559 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %m_axis_weights_V_data_V, i4 %m_axis_weights_V_keep_V, i4 %m_axis_weights_V_strb_V, i1 %m_axis_weights_V_user_V, i1 %m_axis_weights_V_last_V, i1 %m_axis_weights_V_id_V, i1 %m_axis_weights_V_dest_V, i32 %zext_ln552_3, i4 15, i4 15, i1 0, i1 %w_pkt_last, i1 0, i1 0" [src/snn_top_hls.cpp:559]   --->   Operation 397 'write' 'write_ln559' <Predicate = true> <Delay = 1.29> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 1.86> <Adapter> <Opcode : 'read' 'write'>

State 17 <SV = 16> <Delay = 3.41>
ST_17 : Operation 398 [1/1] (0.00ns)   --->   "%zext_ln551_1 = zext i6 %read_row_load" [src/snn_top_hls.cpp:551]   --->   Operation 398 'zext' 'zext_ln551_1' <Predicate = (weight_read_mode & tmp_9)> <Delay = 0.00>
ST_17 : Operation 399 [1/1] (0.00ns)   --->   "%zext_ln552_1 = zext i6 %read_col_load" [src/snn_top_hls.cpp:552]   --->   Operation 399 'zext' 'zext_ln552_1' <Predicate = (weight_read_mode & tmp_9)> <Delay = 0.00>
ST_17 : Operation 400 [1/2] ( I:1.29ns O:1.29ns )   --->   "%write_ln559 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %m_axis_weights_V_data_V, i4 %m_axis_weights_V_keep_V, i4 %m_axis_weights_V_strb_V, i1 %m_axis_weights_V_user_V, i1 %m_axis_weights_V_last_V, i1 %m_axis_weights_V_id_V, i1 %m_axis_weights_V_dest_V, i32 %zext_ln552_3, i4 15, i4 15, i1 0, i1 %w_pkt_last, i1 0, i1 0" [src/snn_top_hls.cpp:559]   --->   Operation 400 'write' 'write_ln559' <Predicate = (weight_read_mode & tmp_9)> <Delay = 1.29> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 1.86> <Adapter> <Opcode : 'read' 'write'>
ST_17 : Operation 401 [1/1] (1.82ns)   --->   "%add_ln561 = add i7 %zext_ln552_1, i7 1" [src/snn_top_hls.cpp:561]   --->   Operation 401 'add' 'add_ln561' <Predicate = (weight_read_mode & tmp_9)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 402 [1/1] (0.00ns)   --->   "%trunc_ln562 = trunc i7 %add_ln561" [src/snn_top_hls.cpp:562]   --->   Operation 402 'trunc' 'trunc_ln562' <Predicate = (weight_read_mode & tmp_9)> <Delay = 0.00>
ST_17 : Operation 403 [1/1] (0.00ns)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %add_ln561, i32 6" [src/snn_top_hls.cpp:562]   --->   Operation 403 'bitselect' 'tmp_16' <Predicate = (weight_read_mode & tmp_9)> <Delay = 0.00>
ST_17 : Operation 404 [1/1] (1.58ns)   --->   "%br_ln562 = br i1 %tmp_16, void %mergeST3, void %if.then179" [src/snn_top_hls.cpp:562]   --->   Operation 404 'br' 'br_ln562' <Predicate = (weight_read_mode & tmp_9)> <Delay = 1.58>
ST_17 : Operation 405 [1/1] (1.82ns)   --->   "%add_ln564 = add i7 %zext_ln551_1, i7 1" [src/snn_top_hls.cpp:564]   --->   Operation 405 'add' 'add_ln564' <Predicate = (weight_read_mode & tmp_9 & tmp_16)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 406 [1/1] (0.00ns)   --->   "%trunc_ln565 = trunc i7 %add_ln564" [src/snn_top_hls.cpp:565]   --->   Operation 406 'trunc' 'trunc_ln565' <Predicate = (weight_read_mode & tmp_9 & tmp_16)> <Delay = 0.00>
ST_17 : Operation 407 [1/1] (0.00ns)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %add_ln564, i32 6" [src/snn_top_hls.cpp:565]   --->   Operation 407 'bitselect' 'tmp_17' <Predicate = (weight_read_mode & tmp_9 & tmp_16)> <Delay = 0.00>
ST_17 : Operation 408 [1/1] (1.18ns)   --->   "%select_ln565 = select i1 %tmp_17, i6 0, i6 %trunc_ln565" [src/snn_top_hls.cpp:565]   --->   Operation 408 'select' 'select_ln565' <Predicate = (weight_read_mode & tmp_9 & tmp_16)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 409 [1/1] (0.00ns)   --->   "%store_ln565 = store i6 %select_ln565, i6 %read_row" [src/snn_top_hls.cpp:565]   --->   Operation 409 'store' 'store_ln565' <Predicate = (weight_read_mode & tmp_9 & tmp_16)> <Delay = 0.00>
ST_17 : Operation 410 [1/1] (1.58ns)   --->   "%br_ln568 = br void %mergeST3" [src/snn_top_hls.cpp:568]   --->   Operation 410 'br' 'br_ln568' <Predicate = (weight_read_mode & tmp_9 & tmp_16)> <Delay = 1.58>
ST_17 : Operation 411 [1/1] (0.00ns)   --->   "%read_col_new_0 = phi i6 0, void %if.then179, i6 %trunc_ln562, void %init.end147" [src/snn_top_hls.cpp:562]   --->   Operation 411 'phi' 'read_col_new_0' <Predicate = (weight_read_mode & tmp_9)> <Delay = 0.00>
ST_17 : Operation 412 [1/1] (0.00ns)   --->   "%store_ln561 = store i6 %read_col_new_0, i6 %read_col" [src/snn_top_hls.cpp:561]   --->   Operation 412 'store' 'store_ln561' <Predicate = (weight_read_mode & tmp_9)> <Delay = 0.00>
ST_17 : Operation 413 [1/1] (0.00ns)   --->   "%br_ln569 = br void %if.end187" [src/snn_top_hls.cpp:569]   --->   Operation 413 'br' 'br_ln569' <Predicate = (weight_read_mode & tmp_9)> <Delay = 0.00>
ST_17 : Operation 414 [1/1] (2.55ns)   --->   "%add_ln575 = add i32 %timestamp_loc_0, i32 1" [src/snn_top_hls.cpp:575]   --->   Operation 414 'add' 'add_ln575' <Predicate = (enable)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 415 [1/1] (0.97ns)   --->   "%or_ln574 = or i1 %enable, i1 %timestamp_flag_0" [src/snn_top_hls.cpp:574]   --->   Operation 415 'or' 'or_ln574' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 416 [1/1] (0.69ns)   --->   "%select_ln574 = select i1 %enable, i32 %add_ln575, i32 0" [src/snn_top_hls.cpp:574]   --->   Operation 416 'select' 'select_ln574' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 417 [1/1] (0.00ns)   --->   "%status = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i1.i1.i1.i1, i1 %learning_params_rstdp_enable, i1 0, i1 %learning_enable, i1 %snn_busy_read, i1 %snn_ready_read" [src/snn_top_hls.cpp:586]   --->   Operation 417 'bitconcatenate' 'status' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 418 [1/1] (0.00ns)   --->   "%zext_ln587 = zext i5 %status" [src/snn_top_hls.cpp:587]   --->   Operation 418 'zext' 'zext_ln587' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 419 [1/1] (1.00ns)   --->   "%write_ln589 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %status_reg, i32 %zext_ln587" [src/snn_top_hls.cpp:589]   --->   Operation 419 'write' 'write_ln589' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_17 : Operation 420 [1/1] (1.00ns)   --->   "%write_ln590 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %spike_count_reg, i32 %spike_counter_loc_2" [src/snn_top_hls.cpp:590]   --->   Operation 420 'write' 'write_ln590' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_17 : Operation 421 [1/1] (1.00ns)   --->   "%write_ln591 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %version_reg, i32 539300357" [src/snn_top_hls.cpp:591]   --->   Operation 421 'write' 'write_ln591' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_17 : Operation 422 [1/1] (0.00ns)   --->   "%br_ln574 = br i1 %or_ln574, void %if.end190.new, void %mergeST" [src/snn_top_hls.cpp:574]   --->   Operation 422 'br' 'br_ln574' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 423 [1/1] (0.00ns)   --->   "%store_ln431 = store i32 %select_ln574, i32 %timestamp" [src/snn_top_hls.cpp:431]   --->   Operation 423 'store' 'store_ln431' <Predicate = (or_ln574)> <Delay = 0.00>
ST_17 : Operation 424 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end190.new"   --->   Operation 424 'br' 'br_ln0' <Predicate = (or_ln574)> <Delay = 0.00>
ST_17 : Operation 425 [2/2] (0.00ns)   --->   "%call_ln0 = call void @snn_top_hls_Pipeline_WEIGHT_SUM, i14 %weight_sum_loc, i8 %p_ZL13weight_memory_0_0, i8 %p_ZL13weight_memory_0_1, i8 %p_ZL13weight_memory_1_0, i8 %p_ZL13weight_memory_1_1, i8 %p_ZL13weight_memory_2_0, i8 %p_ZL13weight_memory_2_1, i8 %p_ZL13weight_memory_3_0, i8 %p_ZL13weight_memory_3_1"   --->   Operation 425 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_17 : Operation 426 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %spike_in_valid, i1 %spike_in_valid_local_0"   --->   Operation 426 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 427 [1/1] (0.00ns)   --->   "%write_ln486 = write void @_ssdm_op_Write.ap_none.i8P0A, i8 %spike_in_neuron_id, i8 %spike_in_neuron_id_local_0" [src/snn_top_hls.cpp:486]   --->   Operation 427 'write' 'write_ln486' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 428 [1/1] (0.00ns)   --->   "%write_ln487 = write void @_ssdm_op_Write.ap_none.i8P0A, i8 %spike_in_weight, i8 %spike_in_weight_local_0" [src/snn_top_hls.cpp:487]   --->   Operation 428 'write' 'write_ln487' <Predicate = true> <Delay = 0.00>

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 429 [1/2] (0.00ns)   --->   "%call_ln0 = call void @snn_top_hls_Pipeline_WEIGHT_SUM, i14 %weight_sum_loc, i8 %p_ZL13weight_memory_0_0, i8 %p_ZL13weight_memory_0_1, i8 %p_ZL13weight_memory_1_0, i8 %p_ZL13weight_memory_1_1, i8 %p_ZL13weight_memory_2_0, i8 %p_ZL13weight_memory_2_1, i8 %p_ZL13weight_memory_3_0, i8 %p_ZL13weight_memory_3_1"   --->   Operation 429 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 19 <SV = 18> <Delay = 1.00>
ST_19 : Operation 430 [1/1] (0.00ns)   --->   "%weight_sum_loc_load = load i14 %weight_sum_loc"   --->   Operation 430 'load' 'weight_sum_loc_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 431 [1/1] (0.00ns)   --->   "%sext_ln595 = sext i14 %weight_sum_loc_load" [src/snn_top_hls.cpp:595]   --->   Operation 431 'sext' 'sext_ln595' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 432 [1/1] (1.00ns)   --->   "%write_ln601 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %weight_sum_reg, i32 %sext_ln595" [src/snn_top_hls.cpp:601]   --->   Operation 432 'write' 'write_ln601' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_19 : Operation 433 [1/1] (0.00ns)   --->   "%ret_ln602 = ret" [src/snn_top_hls.cpp:602]   --->   Operation 433 'ret' 'ret_ln602' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ctrl_reg]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ config_reg]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ learning_params]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ status_reg]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ spike_count_reg]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ weight_sum_reg]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ version_reg]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ s_axis_spikes_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_spikes_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_spikes_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_spikes_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_spikes_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_spikes_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_spikes_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_spikes_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_spikes_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_spikes_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_spikes_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_spikes_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_spikes_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_spikes_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_weights_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_weights_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_weights_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_weights_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_weights_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_weights_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_weights_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ reward_signal]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ spike_in_valid]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ spike_in_neuron_id]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ spike_in_weight]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ spike_in_ready]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ spike_out_valid]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ spike_out_neuron_id]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ spike_out_weight]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ spike_out_ready]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ snn_enable]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ snn_reset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ threshold_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ leak_rate_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ snn_ready]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ snn_busy]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ initialized]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ timestamp]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ spike_counter]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZL15pre_eligibility_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ p_ZL16post_eligibility_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ p_ZL15pre_eligibility_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ p_ZL16post_eligibility_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ p_ZL15pre_eligibility_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ p_ZL16post_eligibility_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ p_ZL15pre_eligibility_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ p_ZL16post_eligibility_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ p_ZL15pre_eligibility_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ p_ZL16post_eligibility_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ p_ZL15pre_eligibility_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ p_ZL16post_eligibility_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ p_ZL15pre_eligibility_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ p_ZL16post_eligibility_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ p_ZL15pre_eligibility_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ p_ZL16post_eligibility_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ pre_traces_trace_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ pre_traces_last_spike_time_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ post_traces_trace_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ post_traces_last_spike_time_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ pre_traces_trace_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ pre_traces_last_spike_time_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ post_traces_trace_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ post_traces_last_spike_time_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ pre_traces_trace_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ pre_traces_last_spike_time_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ post_traces_trace_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ post_traces_last_spike_time_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ pre_traces_trace_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ pre_traces_last_spike_time_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ post_traces_trace_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ post_traces_last_spike_time_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ pre_traces_trace_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ pre_traces_last_spike_time_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ post_traces_trace_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ post_traces_last_spike_time_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ pre_traces_trace_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ pre_traces_last_spike_time_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ post_traces_trace_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ post_traces_last_spike_time_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ pre_traces_trace_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ pre_traces_last_spike_time_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ post_traces_trace_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ post_traces_last_spike_time_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ pre_traces_trace_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ pre_traces_last_spike_time_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ post_traces_trace_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ post_traces_last_spike_time_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ p_ZL13weight_memory_0_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ p_ZL13weight_memory_0_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ p_ZL13weight_memory_1_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ p_ZL13weight_memory_1_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ p_ZL13weight_memory_2_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ p_ZL13weight_memory_2_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ p_ZL13weight_memory_3_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ p_ZL13weight_memory_3_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ EXP_DECAY_LUT]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ read_row]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ read_col]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
snn_busy_read                  (read               ) [ 00111111111111111100]
snn_ready_read                 (read               ) [ 00111111111111111100]
spike_out_weight_read          (read               ) [ 00111110000000000000]
spike_out_neuron_id_read       (read               ) [ 00111111100000000000]
spike_out_valid_read           (read               ) [ 00111111111000000000]
spike_in_ready_read            (read               ) [ 00110000000000000000]
reward_signal_read             (read               ) [ 00111111111110000000]
learning_params_read           (read               ) [ 00000000000000000000]
config_reg_read                (read               ) [ 00000000000000000000]
ctrl_reg_read                  (read               ) [ 00000000000000000000]
weight_sum_loc                 (alloca             ) [ 00111111111111111111]
spectopmodule_ln308            (spectopmodule      ) [ 00000000000000000000]
specbitsmap_ln0                (specbitsmap        ) [ 00000000000000000000]
specinterface_ln0              (specinterface      ) [ 00000000000000000000]
specinterface_ln0              (specinterface      ) [ 00000000000000000000]
specbitsmap_ln0                (specbitsmap        ) [ 00000000000000000000]
specinterface_ln0              (specinterface      ) [ 00000000000000000000]
specinterface_ln0              (specinterface      ) [ 00000000000000000000]
specbitsmap_ln0                (specbitsmap        ) [ 00000000000000000000]
specinterface_ln0              (specinterface      ) [ 00000000000000000000]
specinterface_ln0              (specinterface      ) [ 00000000000000000000]
specbitsmap_ln0                (specbitsmap        ) [ 00000000000000000000]
specinterface_ln0              (specinterface      ) [ 00000000000000000000]
specinterface_ln0              (specinterface      ) [ 00000000000000000000]
specbitsmap_ln0                (specbitsmap        ) [ 00000000000000000000]
specinterface_ln0              (specinterface      ) [ 00000000000000000000]
specinterface_ln0              (specinterface      ) [ 00000000000000000000]
specbitsmap_ln0                (specbitsmap        ) [ 00000000000000000000]
specinterface_ln0              (specinterface      ) [ 00000000000000000000]
specinterface_ln0              (specinterface      ) [ 00000000000000000000]
specbitsmap_ln0                (specbitsmap        ) [ 00000000000000000000]
specinterface_ln0              (specinterface      ) [ 00000000000000000000]
specinterface_ln0              (specinterface      ) [ 00000000000000000000]
specinterface_ln0              (specinterface      ) [ 00000000000000000000]
specbitsmap_ln0                (specbitsmap        ) [ 00000000000000000000]
specbitsmap_ln0                (specbitsmap        ) [ 00000000000000000000]
specbitsmap_ln0                (specbitsmap        ) [ 00000000000000000000]
specbitsmap_ln0                (specbitsmap        ) [ 00000000000000000000]
specbitsmap_ln0                (specbitsmap        ) [ 00000000000000000000]
specbitsmap_ln0                (specbitsmap        ) [ 00000000000000000000]
specbitsmap_ln0                (specbitsmap        ) [ 00000000000000000000]
specinterface_ln0              (specinterface      ) [ 00000000000000000000]
specbitsmap_ln0                (specbitsmap        ) [ 00000000000000000000]
specbitsmap_ln0                (specbitsmap        ) [ 00000000000000000000]
specbitsmap_ln0                (specbitsmap        ) [ 00000000000000000000]
specbitsmap_ln0                (specbitsmap        ) [ 00000000000000000000]
specbitsmap_ln0                (specbitsmap        ) [ 00000000000000000000]
specbitsmap_ln0                (specbitsmap        ) [ 00000000000000000000]
specbitsmap_ln0                (specbitsmap        ) [ 00000000000000000000]
specinterface_ln0              (specinterface      ) [ 00000000000000000000]
specbitsmap_ln0                (specbitsmap        ) [ 00000000000000000000]
specbitsmap_ln0                (specbitsmap        ) [ 00000000000000000000]
specbitsmap_ln0                (specbitsmap        ) [ 00000000000000000000]
specbitsmap_ln0                (specbitsmap        ) [ 00000000000000000000]
specbitsmap_ln0                (specbitsmap        ) [ 00000000000000000000]
specbitsmap_ln0                (specbitsmap        ) [ 00000000000000000000]
specbitsmap_ln0                (specbitsmap        ) [ 00000000000000000000]
specbitsmap_ln0                (specbitsmap        ) [ 00000000000000000000]
specinterface_ln0              (specinterface      ) [ 00000000000000000000]
specinterface_ln0              (specinterface      ) [ 00000000000000000000]
specbitsmap_ln0                (specbitsmap        ) [ 00000000000000000000]
specinterface_ln0              (specinterface      ) [ 00000000000000000000]
specbitsmap_ln0                (specbitsmap        ) [ 00000000000000000000]
specinterface_ln0              (specinterface      ) [ 00000000000000000000]
specbitsmap_ln0                (specbitsmap        ) [ 00000000000000000000]
specinterface_ln0              (specinterface      ) [ 00000000000000000000]
specbitsmap_ln0                (specbitsmap        ) [ 00000000000000000000]
specinterface_ln0              (specinterface      ) [ 00000000000000000000]
specbitsmap_ln0                (specbitsmap        ) [ 00000000000000000000]
specinterface_ln0              (specinterface      ) [ 00000000000000000000]
specbitsmap_ln0                (specbitsmap        ) [ 00000000000000000000]
specinterface_ln0              (specinterface      ) [ 00000000000000000000]
specbitsmap_ln0                (specbitsmap        ) [ 00000000000000000000]
specinterface_ln0              (specinterface      ) [ 00000000000000000000]
specbitsmap_ln0                (specbitsmap        ) [ 00000000000000000000]
specinterface_ln0              (specinterface      ) [ 00000000000000000000]
specbitsmap_ln0                (specbitsmap        ) [ 00000000000000000000]
specinterface_ln0              (specinterface      ) [ 00000000000000000000]
specbitsmap_ln0                (specbitsmap        ) [ 00000000000000000000]
specinterface_ln0              (specinterface      ) [ 00000000000000000000]
specbitsmap_ln0                (specbitsmap        ) [ 00000000000000000000]
specinterface_ln0              (specinterface      ) [ 00000000000000000000]
specbitsmap_ln0                (specbitsmap        ) [ 00000000000000000000]
specinterface_ln0              (specinterface      ) [ 00000000000000000000]
specbitsmap_ln0                (specbitsmap        ) [ 00000000000000000000]
specinterface_ln0              (specinterface      ) [ 00000000000000000000]
specbitsmap_ln0                (specbitsmap        ) [ 00000000000000000000]
specinterface_ln0              (specinterface      ) [ 00000000000000000000]
specinterface_ln0              (specinterface      ) [ 00000000000000000000]
learning_params_rstdp_enable   (bitselect          ) [ 00111111111111111100]
specmemcore_ln391              (specmemcore        ) [ 00000000000000000000]
specmemcore_ln391              (specmemcore        ) [ 00000000000000000000]
specmemcore_ln391              (specmemcore        ) [ 00000000000000000000]
specmemcore_ln391              (specmemcore        ) [ 00000000000000000000]
specmemcore_ln391              (specmemcore        ) [ 00000000000000000000]
specmemcore_ln391              (specmemcore        ) [ 00000000000000000000]
specmemcore_ln391              (specmemcore        ) [ 00000000000000000000]
specmemcore_ln391              (specmemcore        ) [ 00000000000000000000]
specmemcore_ln395              (specmemcore        ) [ 00000000000000000000]
specmemcore_ln395              (specmemcore        ) [ 00000000000000000000]
specmemcore_ln395              (specmemcore        ) [ 00000000000000000000]
specmemcore_ln395              (specmemcore        ) [ 00000000000000000000]
specmemcore_ln395              (specmemcore        ) [ 00000000000000000000]
specmemcore_ln395              (specmemcore        ) [ 00000000000000000000]
specmemcore_ln395              (specmemcore        ) [ 00000000000000000000]
specmemcore_ln395              (specmemcore        ) [ 00000000000000000000]
specmemcore_ln397              (specmemcore        ) [ 00000000000000000000]
specmemcore_ln397              (specmemcore        ) [ 00000000000000000000]
specmemcore_ln397              (specmemcore        ) [ 00000000000000000000]
specmemcore_ln397              (specmemcore        ) [ 00000000000000000000]
specmemcore_ln397              (specmemcore        ) [ 00000000000000000000]
specmemcore_ln397              (specmemcore        ) [ 00000000000000000000]
specmemcore_ln397              (specmemcore        ) [ 00000000000000000000]
specmemcore_ln397              (specmemcore        ) [ 00000000000000000000]
specmemcore_ln401              (specmemcore        ) [ 00000000000000000000]
specmemcore_ln401              (specmemcore        ) [ 00000000000000000000]
specmemcore_ln401              (specmemcore        ) [ 00000000000000000000]
specmemcore_ln401              (specmemcore        ) [ 00000000000000000000]
specmemcore_ln401              (specmemcore        ) [ 00000000000000000000]
specmemcore_ln401              (specmemcore        ) [ 00000000000000000000]
specmemcore_ln401              (specmemcore        ) [ 00000000000000000000]
specmemcore_ln401              (specmemcore        ) [ 00000000000000000000]
specmemcore_ln401              (specmemcore        ) [ 00000000000000000000]
specmemcore_ln401              (specmemcore        ) [ 00000000000000000000]
specmemcore_ln401              (specmemcore        ) [ 00000000000000000000]
specmemcore_ln401              (specmemcore        ) [ 00000000000000000000]
specmemcore_ln401              (specmemcore        ) [ 00000000000000000000]
specmemcore_ln401              (specmemcore        ) [ 00000000000000000000]
specmemcore_ln401              (specmemcore        ) [ 00000000000000000000]
specmemcore_ln401              (specmemcore        ) [ 00000000000000000000]
specmemcore_ln403              (specmemcore        ) [ 00000000000000000000]
specmemcore_ln403              (specmemcore        ) [ 00000000000000000000]
specmemcore_ln403              (specmemcore        ) [ 00000000000000000000]
specmemcore_ln403              (specmemcore        ) [ 00000000000000000000]
specmemcore_ln403              (specmemcore        ) [ 00000000000000000000]
specmemcore_ln403              (specmemcore        ) [ 00000000000000000000]
specmemcore_ln403              (specmemcore        ) [ 00000000000000000000]
specmemcore_ln403              (specmemcore        ) [ 00000000000000000000]
specmemcore_ln403              (specmemcore        ) [ 00000000000000000000]
specmemcore_ln403              (specmemcore        ) [ 00000000000000000000]
specmemcore_ln403              (specmemcore        ) [ 00000000000000000000]
specmemcore_ln403              (specmemcore        ) [ 00000000000000000000]
specmemcore_ln403              (specmemcore        ) [ 00000000000000000000]
specmemcore_ln403              (specmemcore        ) [ 00000000000000000000]
specmemcore_ln403              (specmemcore        ) [ 00000000000000000000]
specmemcore_ln403              (specmemcore        ) [ 00000000000000000000]
enable                         (trunc              ) [ 00111111111111111100]
reset                          (bitselect          ) [ 00110000000000000000]
clear_counters                 (bitselect          ) [ 00110000000000000000]
learning_enable                (bitselect          ) [ 00111111111111111100]
weight_read_mode               (bitselect          ) [ 00111111111111111100]
apply_reward                   (bitselect          ) [ 00111111111000000000]
threshold                      (trunc              ) [ 00110000000000000000]
leak_rate                      (partselect         ) [ 00110000000000000000]
specaxissidechannel_ln430      (specaxissidechannel) [ 00000000000000000000]
specaxissidechannel_ln430      (specaxissidechannel) [ 00000000000000000000]
specaxissidechannel_ln430      (specaxissidechannel) [ 00000000000000000000]
initialized_load               (load               ) [ 00110000000000000000]
timestamp_load                 (load               ) [ 01110000000000000000]
spike_counter_load             (load               ) [ 01110000000000000000]
xor_ln430                      (xor                ) [ 00000000000000000000]
or_ln430                       (or                 ) [ 01110000000000000000]
br_ln430                       (br                 ) [ 01110000000000000000]
call_ln0                       (call               ) [ 00000000000000000000]
call_ln0                       (call               ) [ 00000000000000000000]
br_ln452                       (br                 ) [ 00000000000000000000]
call_ln0                       (call               ) [ 00000000000000000000]
store_ln459                    (store              ) [ 00000000000000000000]
br_ln460                       (br                 ) [ 00000000000000000000]
br_ln461                       (br                 ) [ 00000000000000000000]
timestamp_flag_0               (phi                ) [ 00111111111111111100]
timestamp_loc_0                (phi                ) [ 00111111111111111100]
spike_counter_loc_0            (phi                ) [ 00010000000000000000]
or_ln463                       (or                 ) [ 00011110000000000000]
select_ln463                   (select             ) [ 00011110000000000000]
write_ln471                    (write              ) [ 00000000000000000000]
write_ln472                    (write              ) [ 00000000000000000000]
write_ln473                    (write              ) [ 00000000000000000000]
write_ln474                    (write              ) [ 00000000000000000000]
and_ln483                      (and                ) [ 00011110000000000000]
br_ln483                       (br                 ) [ 00011110000000000000]
tmp                            (nbreadreq          ) [ 00011110000000000000]
br_ln483                       (br                 ) [ 00011110000000000000]
empty                          (read               ) [ 00000000000000000000]
in_pkt_data                    (extractvalue       ) [ 00000000000000000000]
pre_id                         (trunc              ) [ 00011110000000000000]
trunc_ln486_1                  (trunc              ) [ 00001100000000000000]
weight                         (partselect         ) [ 00011110000000000000]
br_ln495                       (br                 ) [ 00000000000000000000]
trunc_ln294                    (trunc              ) [ 00001110000000000000]
lshr_ln3                       (partselect         ) [ 00000000000000000000]
zext_ln294                     (zext               ) [ 00000000000000000000]
p_ZL15pre_eligibility_0_addr   (getelementptr      ) [ 00001110000000000000]
p_ZL15pre_eligibility_1_addr   (getelementptr      ) [ 00001110000000000000]
p_ZL15pre_eligibility_2_addr   (getelementptr      ) [ 00001110000000000000]
p_ZL15pre_eligibility_3_addr   (getelementptr      ) [ 00001110000000000000]
p_ZL15pre_eligibility_4_addr   (getelementptr      ) [ 00001110000000000000]
p_ZL15pre_eligibility_5_addr   (getelementptr      ) [ 00001110000000000000]
p_ZL15pre_eligibility_6_addr   (getelementptr      ) [ 00001110000000000000]
p_ZL15pre_eligibility_7_addr   (getelementptr      ) [ 00001110000000000000]
trunc_ln496                    (trunc              ) [ 00000100000000000000]
p_ZL15pre_eligibility_0_load   (load               ) [ 00000000000000000000]
p_ZL15pre_eligibility_1_load   (load               ) [ 00000000000000000000]
p_ZL15pre_eligibility_2_load   (load               ) [ 00000000000000000000]
p_ZL15pre_eligibility_3_load   (load               ) [ 00000000000000000000]
p_ZL15pre_eligibility_4_load   (load               ) [ 00000000000000000000]
p_ZL15pre_eligibility_5_load   (load               ) [ 00000000000000000000]
p_ZL15pre_eligibility_6_load   (load               ) [ 00000000000000000000]
p_ZL15pre_eligibility_7_load   (load               ) [ 00000000000000000000]
tmp_3                          (sparsemux          ) [ 00000100000000000000]
call_ln496                     (call               ) [ 00000000000000000000]
sext_ln294                     (sext               ) [ 00000000000000000000]
new_elig                       (add                ) [ 00000000000000000000]
tmp_14                         (partselect         ) [ 00000000000000000000]
icmp_ln295                     (icmp               ) [ 00000000000000000000]
trunc_ln295                    (trunc              ) [ 00000000000000000000]
select_ln295                   (select             ) [ 00000010000000000000]
switch_ln295                   (switch             ) [ 00000000000000000000]
store_ln295                    (store              ) [ 00000000000000000000]
br_ln295                       (br                 ) [ 00000000000000000000]
store_ln295                    (store              ) [ 00000000000000000000]
br_ln295                       (br                 ) [ 00000000000000000000]
store_ln295                    (store              ) [ 00000000000000000000]
br_ln295                       (br                 ) [ 00000000000000000000]
store_ln295                    (store              ) [ 00000000000000000000]
br_ln295                       (br                 ) [ 00000000000000000000]
store_ln295                    (store              ) [ 00000000000000000000]
br_ln295                       (br                 ) [ 00000000000000000000]
store_ln295                    (store              ) [ 00000000000000000000]
br_ln295                       (br                 ) [ 00000000000000000000]
store_ln295                    (store              ) [ 00000000000000000000]
br_ln295                       (br                 ) [ 00000000000000000000]
store_ln295                    (store              ) [ 00000000000000000000]
br_ln295                       (br                 ) [ 00000000000000000000]
br_ln498                       (br                 ) [ 00000000000000000000]
add_ln500                      (add                ) [ 00000000000000000000]
br_ln501                       (br                 ) [ 00000000000000000000]
spike_in_valid_local_0         (phi                ) [ 00001111111111111100]
spike_in_neuron_id_local_0     (phi                ) [ 00001111111111111100]
spike_in_weight_local_0        (phi                ) [ 00001111111111111100]
spike_counter_flag_2           (phi                ) [ 00000010000000000000]
spike_counter_new_2            (phi                ) [ 00000010000000000000]
spike_counter_loc_2            (phi                ) [ 00001111111111111100]
tmp_4                          (nbwritereq         ) [ 00000000000000000000]
write_ln506                    (write              ) [ 00000000000000000000]
br_ln463                       (br                 ) [ 00000000000000000000]
store_ln432                    (store              ) [ 00000000000000000000]
br_ln0                         (br                 ) [ 00000000000000000000]
br_ln508                       (br                 ) [ 00000000000000000000]
tmp_5                          (nbwritereq         ) [ 00000011111000000000]
br_ln508                       (br                 ) [ 00000000000000000000]
trunc_ln517                    (trunc              ) [ 00000001100000000000]
out_pkt_data                   (bitconcatenate     ) [ 00000001000000000000]
write_ln524                    (write              ) [ 00000000000000000000]
br_ln527                       (br                 ) [ 00000000000000000000]
trunc_ln301                    (trunc              ) [ 00000000111000000000]
lshr_ln4                       (partselect         ) [ 00000000000000000000]
zext_ln301                     (zext               ) [ 00000000000000000000]
p_ZL16post_eligibility_0_addr  (getelementptr      ) [ 00000000111000000000]
p_ZL16post_eligibility_1_addr  (getelementptr      ) [ 00000000111000000000]
p_ZL16post_eligibility_2_addr  (getelementptr      ) [ 00000000111000000000]
p_ZL16post_eligibility_3_addr  (getelementptr      ) [ 00000000111000000000]
p_ZL16post_eligibility_4_addr  (getelementptr      ) [ 00000000111000000000]
p_ZL16post_eligibility_5_addr  (getelementptr      ) [ 00000000111000000000]
p_ZL16post_eligibility_6_addr  (getelementptr      ) [ 00000000111000000000]
p_ZL16post_eligibility_7_addr  (getelementptr      ) [ 00000000111000000000]
call_ln528                     (call               ) [ 00000000000000000000]
p_ZL16post_eligibility_0_load  (load               ) [ 00000000000000000000]
p_ZL16post_eligibility_1_load  (load               ) [ 00000000000000000000]
p_ZL16post_eligibility_2_load  (load               ) [ 00000000000000000000]
p_ZL16post_eligibility_3_load  (load               ) [ 00000000000000000000]
p_ZL16post_eligibility_4_load  (load               ) [ 00000000000000000000]
p_ZL16post_eligibility_5_load  (load               ) [ 00000000000000000000]
p_ZL16post_eligibility_6_load  (load               ) [ 00000000000000000000]
p_ZL16post_eligibility_7_load  (load               ) [ 00000000000000000000]
tmp_8                          (sparsemux          ) [ 00000000010000000000]
sext_ln301                     (sext               ) [ 00000000000000000000]
new_elig_1                     (add                ) [ 00000000000000000000]
tmp_15                         (partselect         ) [ 00000000000000000000]
icmp_ln302                     (icmp               ) [ 00000000000000000000]
trunc_ln302                    (trunc              ) [ 00000000000000000000]
select_ln302                   (select             ) [ 00000000001000000000]
switch_ln302                   (switch             ) [ 00000000000000000000]
store_ln302                    (store              ) [ 00000000000000000000]
br_ln302                       (br                 ) [ 00000000000000000000]
store_ln302                    (store              ) [ 00000000000000000000]
br_ln302                       (br                 ) [ 00000000000000000000]
store_ln302                    (store              ) [ 00000000000000000000]
br_ln302                       (br                 ) [ 00000000000000000000]
store_ln302                    (store              ) [ 00000000000000000000]
br_ln302                       (br                 ) [ 00000000000000000000]
store_ln302                    (store              ) [ 00000000000000000000]
br_ln302                       (br                 ) [ 00000000000000000000]
store_ln302                    (store              ) [ 00000000000000000000]
br_ln302                       (br                 ) [ 00000000000000000000]
store_ln302                    (store              ) [ 00000000000000000000]
br_ln302                       (br                 ) [ 00000000000000000000]
store_ln302                    (store              ) [ 00000000000000000000]
br_ln302                       (br                 ) [ 00000000000000000000]
br_ln530                       (br                 ) [ 00000000000000000000]
br_ln531                       (br                 ) [ 00000000000000000000]
and_ln536                      (and                ) [ 00000000001111100000]
br_ln536                       (br                 ) [ 00000000000000000000]
call_ln537                     (call               ) [ 00000000000000000000]
call_ln538                     (call               ) [ 00000000000000000000]
br_ln539                       (br                 ) [ 00000000000000000000]
br_ln544                       (br                 ) [ 00000000000000000000]
tmp_9                          (nbwritereq         ) [ 00000000000000111100]
br_ln544                       (br                 ) [ 00000000000000000000]
read_row_load                  (load               ) [ 00000000000000011100]
read_col_load                  (load               ) [ 00000000000000011100]
trunc_ln552                    (trunc              ) [ 00000000000000010000]
trunc_ln552_1                  (trunc              ) [ 00000000000000010000]
lshr_ln552_1                   (partselect         ) [ 00000000000000000000]
tmp_7                          (partselect         ) [ 00000000000000000000]
tmp_2                          (bitconcatenate     ) [ 00000000000000000000]
zext_ln552_2                   (zext               ) [ 00000000000000000000]
p_ZL13weight_memory_0_0_addr_1 (getelementptr      ) [ 00000000000000010000]
p_ZL13weight_memory_0_1_addr_1 (getelementptr      ) [ 00000000000000010000]
p_ZL13weight_memory_1_0_addr_1 (getelementptr      ) [ 00000000000000010000]
p_ZL13weight_memory_1_1_addr_1 (getelementptr      ) [ 00000000000000010000]
p_ZL13weight_memory_2_0_addr_1 (getelementptr      ) [ 00000000000000010000]
p_ZL13weight_memory_2_1_addr_1 (getelementptr      ) [ 00000000000000010000]
p_ZL13weight_memory_3_0_addr_1 (getelementptr      ) [ 00000000000000010000]
p_ZL13weight_memory_3_1_addr_1 (getelementptr      ) [ 00000000000000010000]
p_ZL13weight_memory_0_0_load   (load               ) [ 00000000000000000000]
p_ZL13weight_memory_0_1_load   (load               ) [ 00000000000000000000]
select_ln552                   (select             ) [ 00000000000000000000]
p_ZL13weight_memory_1_0_load   (load               ) [ 00000000000000000000]
p_ZL13weight_memory_1_1_load   (load               ) [ 00000000000000000000]
select_ln552_1                 (select             ) [ 00000000000000000000]
p_ZL13weight_memory_2_0_load   (load               ) [ 00000000000000000000]
p_ZL13weight_memory_2_1_load   (load               ) [ 00000000000000000000]
select_ln552_2                 (select             ) [ 00000000000000000000]
p_ZL13weight_memory_3_0_load   (load               ) [ 00000000000000000000]
p_ZL13weight_memory_3_1_load   (load               ) [ 00000000000000000000]
select_ln552_3                 (select             ) [ 00000000000000000000]
tmp_s                          (sparsemux          ) [ 00000000000000001000]
zext_ln551                     (zext               ) [ 00000000000000000000]
zext_ln552                     (zext               ) [ 00000000000000000000]
w_pkt_data                     (bitconcatenate     ) [ 00000000000000000000]
zext_ln552_3                   (zext               ) [ 00000000000000000100]
icmp_ln555                     (icmp               ) [ 00000000000000000000]
icmp_ln555_1                   (icmp               ) [ 00000000000000000000]
w_pkt_last                     (and                ) [ 00000000000000000100]
zext_ln551_1                   (zext               ) [ 00000000000000000000]
zext_ln552_1                   (zext               ) [ 00000000000000000000]
write_ln559                    (write              ) [ 00000000000000000000]
add_ln561                      (add                ) [ 00000000000000000000]
trunc_ln562                    (trunc              ) [ 00000000000000000000]
tmp_16                         (bitselect          ) [ 00000000000000000100]
br_ln562                       (br                 ) [ 00000000000000000000]
add_ln564                      (add                ) [ 00000000000000000000]
trunc_ln565                    (trunc              ) [ 00000000000000000000]
tmp_17                         (bitselect          ) [ 00000000000000000000]
select_ln565                   (select             ) [ 00000000000000000000]
store_ln565                    (store              ) [ 00000000000000000000]
br_ln568                       (br                 ) [ 00000000000000000000]
read_col_new_0                 (phi                ) [ 00000000000000000000]
store_ln561                    (store              ) [ 00000000000000000000]
br_ln569                       (br                 ) [ 00000000000000000000]
add_ln575                      (add                ) [ 00000000000000000000]
or_ln574                       (or                 ) [ 00000000000000000100]
select_ln574                   (select             ) [ 00000000000000000000]
status                         (bitconcatenate     ) [ 00000000000000000000]
zext_ln587                     (zext               ) [ 00000000000000000000]
write_ln589                    (write              ) [ 00000000000000000000]
write_ln590                    (write              ) [ 00000000000000000000]
write_ln591                    (write              ) [ 00000000000000000000]
br_ln574                       (br                 ) [ 00000000000000000000]
store_ln431                    (store              ) [ 00000000000000000000]
br_ln0                         (br                 ) [ 00000000000000000000]
write_ln0                      (write              ) [ 00000000000000000000]
write_ln486                    (write              ) [ 00000000000000000000]
write_ln487                    (write              ) [ 00000000000000000000]
call_ln0                       (call               ) [ 00000000000000000000]
weight_sum_loc_load            (load               ) [ 00000000000000000000]
sext_ln595                     (sext               ) [ 00000000000000000000]
write_ln601                    (write              ) [ 00000000000000000000]
ret_ln602                      (ret                ) [ 00000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ctrl_reg">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctrl_reg"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="config_reg">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="config_reg"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="learning_params">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="learning_params"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="status_reg">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="status_reg"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="spike_count_reg">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spike_count_reg"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="weight_sum_reg">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_sum_reg"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="version_reg">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="version_reg"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="s_axis_spikes_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_spikes_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="s_axis_spikes_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_spikes_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="s_axis_spikes_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_spikes_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="s_axis_spikes_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_spikes_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="s_axis_spikes_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_spikes_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="s_axis_spikes_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_spikes_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="s_axis_spikes_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_spikes_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="m_axis_spikes_V_data_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_spikes_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="m_axis_spikes_V_keep_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_spikes_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="m_axis_spikes_V_strb_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_spikes_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="m_axis_spikes_V_user_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_spikes_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="m_axis_spikes_V_last_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_spikes_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="m_axis_spikes_V_id_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_spikes_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="m_axis_spikes_V_dest_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_spikes_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="m_axis_weights_V_data_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_weights_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="m_axis_weights_V_keep_V">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_weights_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="m_axis_weights_V_strb_V">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_weights_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="m_axis_weights_V_user_V">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_weights_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="m_axis_weights_V_last_V">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_weights_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="m_axis_weights_V_id_V">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_weights_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="m_axis_weights_V_dest_V">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_weights_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="reward_signal">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reward_signal"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="spike_in_valid">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spike_in_valid"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="spike_in_neuron_id">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spike_in_neuron_id"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="spike_in_weight">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spike_in_weight"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="spike_in_ready">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spike_in_ready"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="spike_out_valid">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spike_out_valid"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="spike_out_neuron_id">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spike_out_neuron_id"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="spike_out_weight">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spike_out_weight"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="spike_out_ready">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spike_out_ready"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="snn_enable">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="snn_enable"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="snn_reset">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="snn_reset"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="threshold_out">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshold_out"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="leak_rate_out">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="leak_rate_out"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="snn_ready">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="snn_ready"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="snn_busy">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="snn_busy"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="initialized">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="initialized"/></StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="timestamp">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="timestamp"/></StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="spike_counter">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spike_counter"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="p_ZL15pre_eligibility_0">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL15pre_eligibility_0"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="p_ZL16post_eligibility_0">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL16post_eligibility_0"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="p_ZL15pre_eligibility_1">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL15pre_eligibility_1"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="p_ZL16post_eligibility_1">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL16post_eligibility_1"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="p_ZL15pre_eligibility_2">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL15pre_eligibility_2"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="p_ZL16post_eligibility_2">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL16post_eligibility_2"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="p_ZL15pre_eligibility_3">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL15pre_eligibility_3"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="p_ZL16post_eligibility_3">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL16post_eligibility_3"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="p_ZL15pre_eligibility_4">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL15pre_eligibility_4"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="p_ZL16post_eligibility_4">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL16post_eligibility_4"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="p_ZL15pre_eligibility_5">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL15pre_eligibility_5"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="p_ZL16post_eligibility_5">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL16post_eligibility_5"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="p_ZL15pre_eligibility_6">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL15pre_eligibility_6"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="p_ZL16post_eligibility_6">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL16post_eligibility_6"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="p_ZL15pre_eligibility_7">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL15pre_eligibility_7"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="p_ZL16post_eligibility_7">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL16post_eligibility_7"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="pre_traces_trace_0">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pre_traces_trace_0"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="pre_traces_last_spike_time_0">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pre_traces_last_spike_time_0"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="128" class="1000" name="post_traces_trace_0">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="post_traces_trace_0"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="130" class="1000" name="post_traces_last_spike_time_0">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="post_traces_last_spike_time_0"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="132" class="1000" name="pre_traces_trace_1">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pre_traces_trace_1"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="134" class="1000" name="pre_traces_last_spike_time_1">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pre_traces_last_spike_time_1"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="136" class="1000" name="post_traces_trace_1">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="post_traces_trace_1"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="138" class="1000" name="post_traces_last_spike_time_1">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="post_traces_last_spike_time_1"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="140" class="1000" name="pre_traces_trace_2">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pre_traces_trace_2"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="142" class="1000" name="pre_traces_last_spike_time_2">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pre_traces_last_spike_time_2"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="144" class="1000" name="post_traces_trace_2">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="post_traces_trace_2"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="146" class="1000" name="post_traces_last_spike_time_2">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="post_traces_last_spike_time_2"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="148" class="1000" name="pre_traces_trace_3">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pre_traces_trace_3"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="150" class="1000" name="pre_traces_last_spike_time_3">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pre_traces_last_spike_time_3"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="152" class="1000" name="post_traces_trace_3">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="post_traces_trace_3"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="154" class="1000" name="post_traces_last_spike_time_3">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="post_traces_last_spike_time_3"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="156" class="1000" name="pre_traces_trace_4">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pre_traces_trace_4"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="158" class="1000" name="pre_traces_last_spike_time_4">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pre_traces_last_spike_time_4"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="160" class="1000" name="post_traces_trace_4">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="post_traces_trace_4"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="162" class="1000" name="post_traces_last_spike_time_4">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="post_traces_last_spike_time_4"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="164" class="1000" name="pre_traces_trace_5">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pre_traces_trace_5"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="166" class="1000" name="pre_traces_last_spike_time_5">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pre_traces_last_spike_time_5"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="168" class="1000" name="post_traces_trace_5">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="post_traces_trace_5"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="170" class="1000" name="post_traces_last_spike_time_5">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="post_traces_last_spike_time_5"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="172" class="1000" name="pre_traces_trace_6">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pre_traces_trace_6"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="174" class="1000" name="pre_traces_last_spike_time_6">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pre_traces_last_spike_time_6"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="176" class="1000" name="post_traces_trace_6">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="post_traces_trace_6"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="178" class="1000" name="post_traces_last_spike_time_6">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="post_traces_last_spike_time_6"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="180" class="1000" name="pre_traces_trace_7">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pre_traces_trace_7"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="182" class="1000" name="pre_traces_last_spike_time_7">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pre_traces_last_spike_time_7"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="184" class="1000" name="post_traces_trace_7">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="post_traces_trace_7"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="186" class="1000" name="post_traces_last_spike_time_7">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="post_traces_last_spike_time_7"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="188" class="1000" name="p_ZL13weight_memory_0_0">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL13weight_memory_0_0"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="190" class="1000" name="p_ZL13weight_memory_0_1">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL13weight_memory_0_1"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="192" class="1000" name="p_ZL13weight_memory_1_0">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL13weight_memory_1_0"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="194" class="1000" name="p_ZL13weight_memory_1_1">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL13weight_memory_1_1"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="196" class="1000" name="p_ZL13weight_memory_2_0">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL13weight_memory_2_0"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="198" class="1000" name="p_ZL13weight_memory_2_1">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL13weight_memory_2_1"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="200" class="1000" name="p_ZL13weight_memory_3_0">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL13weight_memory_3_0"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="202" class="1000" name="p_ZL13weight_memory_3_1">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL13weight_memory_3_1"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="204" class="1000" name="EXP_DECAY_LUT">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="EXP_DECAY_LUT"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="206" class="1000" name="read_row">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_row"/></StgValue>
</bind>
</comp>

<comp id="208" class="1000" name="read_col">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_col"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i1"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i8"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i8"/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i144"/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="250" class="1001" name="const_250">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="252" class="1001" name="const_252">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="254" class="1001" name="const_254">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="256" class="1001" name="const_256">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="258" class="1001" name="const_258">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="260" class="1001" name="const_260">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="262" class="1001" name="const_262">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="264" class="1001" name="const_264">
<pin_list>
<pin id="265" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="266" class="1001" name="const_266">
<pin_list>
<pin id="267" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i144.i144"/></StgValue>
</bind>
</comp>

<comp id="268" class="1001" name="const_268">
<pin_list>
<pin id="269" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="270" class="1001" name="const_270">
<pin_list>
<pin id="271" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="272" class="1001" name="const_272">
<pin_list>
<pin id="273" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="274" class="1001" name="const_274">
<pin_list>
<pin id="275" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="276" class="1001" name="const_276">
<pin_list>
<pin id="277" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="278" class="1001" name="const_278">
<pin_list>
<pin id="279" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="280" class="1001" name="const_280">
<pin_list>
<pin id="281" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="282" class="1001" name="const_282">
<pin_list>
<pin id="283" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="284" class="1001" name="const_284">
<pin_list>
<pin id="285" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="286" class="1001" name="const_286">
<pin_list>
<pin id="287" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="288" class="1001" name="const_288">
<pin_list>
<pin id="289" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="290" class="1001" name="const_290">
<pin_list>
<pin id="291" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="292" class="1001" name="const_292">
<pin_list>
<pin id="293" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="294" class="1001" name="const_294">
<pin_list>
<pin id="295" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="296" class="1001" name="const_296">
<pin_list>
<pin id="297" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="298" class="1001" name="const_298">
<pin_list>
<pin id="299" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="300" class="1001" name="const_300">
<pin_list>
<pin id="301" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="302" class="1001" name="const_302">
<pin_list>
<pin id="303" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="304" class="1001" name="const_304">
<pin_list>
<pin id="305" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="snn_top_hls_Pipeline_RESET_ELIG"/></StgValue>
</bind>
</comp>

<comp id="306" class="1001" name="const_306">
<pin_list>
<pin id="307" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="snn_top_hls_Pipeline_RESET_TRACES"/></StgValue>
</bind>
</comp>

<comp id="308" class="1001" name="const_308">
<pin_list>
<pin id="309" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER"/></StgValue>
</bind>
</comp>

<comp id="310" class="1001" name="const_310">
<pin_list>
<pin id="311" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="312" class="1001" name="const_312">
<pin_list>
<pin id="313" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="314" class="1001" name="const_314">
<pin_list>
<pin id="315" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="316" class="1001" name="const_316">
<pin_list>
<pin id="317" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="318" class="1001" name="const_318">
<pin_list>
<pin id="319" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="320" class="1001" name="const_320">
<pin_list>
<pin id="321" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="322" class="1001" name="const_322">
<pin_list>
<pin id="323" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="324" class="1001" name="const_324">
<pin_list>
<pin id="325" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="326" class="1001" name="const_326">
<pin_list>
<pin id="327" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="process_pre_spike_aer"/></StgValue>
</bind>
</comp>

<comp id="328" class="1001" name="const_328">
<pin_list>
<pin id="329" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.8i8.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="330" class="1001" name="const_330">
<pin_list>
<pin id="331" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="332" class="1001" name="const_332">
<pin_list>
<pin id="333" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="334" class="1001" name="const_334">
<pin_list>
<pin id="335" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="336" class="1001" name="const_336">
<pin_list>
<pin id="337" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="338" class="1001" name="const_338">
<pin_list>
<pin id="339" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="340" class="1001" name="const_340">
<pin_list>
<pin id="341" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="342" class="1001" name="const_342">
<pin_list>
<pin id="343" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="344" class="1001" name="const_344">
<pin_list>
<pin id="345" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="346" class="1001" name="const_346">
<pin_list>
<pin id="347" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="348" class="1001" name="const_348">
<pin_list>
<pin id="349" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="350" class="1001" name="const_350">
<pin_list>
<pin id="351" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="352" class="1001" name="const_352">
<pin_list>
<pin id="353" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="354" class="1001" name="const_354">
<pin_list>
<pin id="355" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="356" class="1001" name="const_356">
<pin_list>
<pin id="357" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="358" class="1001" name="const_358">
<pin_list>
<pin id="359" dir="1" index="0" bw="1" slack="3"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="360" class="1001" name="const_360">
<pin_list>
<pin id="361" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbWriteReq.axis.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="362" class="1001" name="const_362">
<pin_list>
<pin id="363" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i16.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="364" class="1001" name="const_364">
<pin_list>
<pin id="365" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="366" class="1001" name="const_366">
<pin_list>
<pin id="367" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="368" class="1001" name="const_368">
<pin_list>
<pin id="369" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="process_post_spike_aer"/></StgValue>
</bind>
</comp>

<comp id="370" class="1001" name="const_370">
<pin_list>
<pin id="371" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="372" class="1001" name="const_372">
<pin_list>
<pin id="373" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="apply_rstdp_reward"/></StgValue>
</bind>
</comp>

<comp id="374" class="1001" name="const_374">
<pin_list>
<pin id="375" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decay_eligibility_traces"/></StgValue>
</bind>
</comp>

<comp id="376" class="1001" name="const_376">
<pin_list>
<pin id="377" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="378" class="1001" name="const_378">
<pin_list>
<pin id="379" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="380" class="1001" name="const_380">
<pin_list>
<pin id="381" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="382" class="1001" name="const_382">
<pin_list>
<pin id="383" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.4i8.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="384" class="1001" name="const_384">
<pin_list>
<pin id="385" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="386" class="1001" name="const_386">
<pin_list>
<pin id="387" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="388" class="1001" name="const_388">
<pin_list>
<pin id="389" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="390" class="1001" name="const_390">
<pin_list>
<pin id="391" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="392" class="1001" name="const_392">
<pin_list>
<pin id="393" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="394" class="1001" name="const_394">
<pin_list>
<pin id="395" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="396" class="1001" name="const_396">
<pin_list>
<pin id="397" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="398" class="1001" name="const_398">
<pin_list>
<pin id="399" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="400" class="1001" name="const_400">
<pin_list>
<pin id="401" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="402" class="1001" name="const_402">
<pin_list>
<pin id="403" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i1.i1.i1.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="404" class="1001" name="const_404">
<pin_list>
<pin id="405" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="406" class="1001" name="const_406">
<pin_list>
<pin id="407" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="408" class="1001" name="const_408">
<pin_list>
<pin id="409" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="snn_top_hls_Pipeline_WEIGHT_SUM"/></StgValue>
</bind>
</comp>

<comp id="410" class="1001" name="const_410">
<pin_list>
<pin id="411" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="412" class="1004" name="weight_sum_loc_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="0"/>
<pin id="414" dir="1" index="1" bw="14" slack="16"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_sum_loc/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="snn_busy_read_read_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="1" index="2" bw="1" slack="16"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="snn_busy_read/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="snn_ready_read_read_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="1" index="2" bw="1" slack="16"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="snn_ready_read/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="spike_out_weight_read_read_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="8" slack="0"/>
<pin id="430" dir="0" index="1" bw="8" slack="0"/>
<pin id="431" dir="1" index="2" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="spike_out_weight_read/1 "/>
</bind>
</comp>

<comp id="434" class="1004" name="spike_out_neuron_id_read_read_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="8" slack="0"/>
<pin id="436" dir="0" index="1" bw="8" slack="0"/>
<pin id="437" dir="1" index="2" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="spike_out_neuron_id_read/1 "/>
</bind>
</comp>

<comp id="440" class="1004" name="spike_out_valid_read_read_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="0"/>
<pin id="442" dir="0" index="1" bw="1" slack="0"/>
<pin id="443" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="spike_out_valid_read/1 "/>
</bind>
</comp>

<comp id="446" class="1004" name="spike_in_ready_read_read_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="0"/>
<pin id="448" dir="0" index="1" bw="1" slack="0"/>
<pin id="449" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="spike_in_ready_read/1 "/>
</bind>
</comp>

<comp id="452" class="1004" name="reward_signal_read_read_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="8" slack="0"/>
<pin id="454" dir="0" index="1" bw="8" slack="0"/>
<pin id="455" dir="1" index="2" bw="8" slack="10"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="reward_signal_read/1 "/>
</bind>
</comp>

<comp id="458" class="1004" name="learning_params_read_read_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="144" slack="0"/>
<pin id="460" dir="0" index="1" bw="144" slack="0"/>
<pin id="461" dir="1" index="2" bw="144" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="learning_params_read/1 "/>
</bind>
</comp>

<comp id="464" class="1004" name="config_reg_read_read_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="0"/>
<pin id="466" dir="0" index="1" bw="32" slack="0"/>
<pin id="467" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="config_reg_read/1 "/>
</bind>
</comp>

<comp id="470" class="1004" name="ctrl_reg_read_read_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="0"/>
<pin id="472" dir="0" index="1" bw="32" slack="0"/>
<pin id="473" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ctrl_reg_read/1 "/>
</bind>
</comp>

<comp id="476" class="1004" name="write_ln471_write_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="0" slack="0"/>
<pin id="478" dir="0" index="1" bw="1" slack="0"/>
<pin id="479" dir="0" index="2" bw="1" slack="2"/>
<pin id="480" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln471/3 "/>
</bind>
</comp>

<comp id="483" class="1004" name="write_ln472_write_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="0" slack="0"/>
<pin id="485" dir="0" index="1" bw="1" slack="0"/>
<pin id="486" dir="0" index="2" bw="1" slack="2"/>
<pin id="487" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln472/3 "/>
</bind>
</comp>

<comp id="490" class="1004" name="write_ln473_write_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="0" slack="0"/>
<pin id="492" dir="0" index="1" bw="16" slack="0"/>
<pin id="493" dir="0" index="2" bw="16" slack="2"/>
<pin id="494" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln473/3 "/>
</bind>
</comp>

<comp id="497" class="1004" name="write_ln474_write_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="0" slack="0"/>
<pin id="499" dir="0" index="1" bw="16" slack="0"/>
<pin id="500" dir="0" index="2" bw="16" slack="2"/>
<pin id="501" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln474/3 "/>
</bind>
</comp>

<comp id="504" class="1004" name="tmp_nbreadreq_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="0"/>
<pin id="506" dir="0" index="1" bw="32" slack="0"/>
<pin id="507" dir="0" index="2" bw="4" slack="0"/>
<pin id="508" dir="0" index="3" bw="4" slack="0"/>
<pin id="509" dir="0" index="4" bw="1" slack="0"/>
<pin id="510" dir="0" index="5" bw="1" slack="0"/>
<pin id="511" dir="0" index="6" bw="1" slack="0"/>
<pin id="512" dir="0" index="7" bw="1" slack="0"/>
<pin id="513" dir="0" index="8" bw="1" slack="0"/>
<pin id="514" dir="1" index="9" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="524" class="1004" name="empty_read_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="44" slack="0"/>
<pin id="526" dir="0" index="1" bw="32" slack="0"/>
<pin id="527" dir="0" index="2" bw="4" slack="0"/>
<pin id="528" dir="0" index="3" bw="4" slack="0"/>
<pin id="529" dir="0" index="4" bw="1" slack="0"/>
<pin id="530" dir="0" index="5" bw="1" slack="0"/>
<pin id="531" dir="0" index="6" bw="1" slack="0"/>
<pin id="532" dir="0" index="7" bw="1" slack="0"/>
<pin id="533" dir="1" index="8" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="542" class="1004" name="grp_nbwritereq_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="0"/>
<pin id="544" dir="0" index="1" bw="32" slack="0"/>
<pin id="545" dir="0" index="2" bw="4" slack="0"/>
<pin id="546" dir="0" index="3" bw="4" slack="0"/>
<pin id="547" dir="0" index="4" bw="1" slack="0"/>
<pin id="548" dir="0" index="5" bw="1" slack="0"/>
<pin id="549" dir="0" index="6" bw="1" slack="0"/>
<pin id="550" dir="0" index="7" bw="1" slack="0"/>
<pin id="551" dir="0" index="8" bw="1" slack="0"/>
<pin id="552" dir="1" index="9" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="nbwritereq(1157) " fcode="nbwritereq"/>
<opset="tmp_4/6 tmp_5/6 "/>
</bind>
</comp>

<comp id="562" class="1004" name="write_ln506_write_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="0" slack="0"/>
<pin id="564" dir="0" index="1" bw="1" slack="0"/>
<pin id="565" dir="0" index="2" bw="1" slack="0"/>
<pin id="566" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln506/6 "/>
</bind>
</comp>

<comp id="570" class="1004" name="grp_write_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="0" slack="0"/>
<pin id="572" dir="0" index="1" bw="32" slack="0"/>
<pin id="573" dir="0" index="2" bw="4" slack="0"/>
<pin id="574" dir="0" index="3" bw="4" slack="0"/>
<pin id="575" dir="0" index="4" bw="1" slack="0"/>
<pin id="576" dir="0" index="5" bw="1" slack="0"/>
<pin id="577" dir="0" index="6" bw="1" slack="0"/>
<pin id="578" dir="0" index="7" bw="1" slack="0"/>
<pin id="579" dir="0" index="8" bw="32" slack="0"/>
<pin id="580" dir="0" index="9" bw="1" slack="0"/>
<pin id="581" dir="0" index="10" bw="1" slack="0"/>
<pin id="582" dir="0" index="11" bw="1" slack="0"/>
<pin id="583" dir="0" index="12" bw="1" slack="0"/>
<pin id="584" dir="0" index="13" bw="1" slack="0"/>
<pin id="585" dir="0" index="14" bw="1" slack="0"/>
<pin id="586" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln524/6 "/>
</bind>
</comp>

<comp id="601" class="1004" name="tmp_9_nbwritereq_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="1" slack="0"/>
<pin id="603" dir="0" index="1" bw="32" slack="0"/>
<pin id="604" dir="0" index="2" bw="4" slack="0"/>
<pin id="605" dir="0" index="3" bw="4" slack="0"/>
<pin id="606" dir="0" index="4" bw="1" slack="0"/>
<pin id="607" dir="0" index="5" bw="1" slack="0"/>
<pin id="608" dir="0" index="6" bw="1" slack="0"/>
<pin id="609" dir="0" index="7" bw="1" slack="0"/>
<pin id="610" dir="0" index="8" bw="1" slack="0"/>
<pin id="611" dir="1" index="9" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="nbwritereq(1157) " fcode="nbwritereq"/>
<opset="tmp_9/14 "/>
</bind>
</comp>

<comp id="621" class="1004" name="grp_write_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="0" slack="0"/>
<pin id="623" dir="0" index="1" bw="32" slack="0"/>
<pin id="624" dir="0" index="2" bw="4" slack="0"/>
<pin id="625" dir="0" index="3" bw="4" slack="0"/>
<pin id="626" dir="0" index="4" bw="1" slack="0"/>
<pin id="627" dir="0" index="5" bw="1" slack="0"/>
<pin id="628" dir="0" index="6" bw="1" slack="0"/>
<pin id="629" dir="0" index="7" bw="1" slack="0"/>
<pin id="630" dir="0" index="8" bw="24" slack="0"/>
<pin id="631" dir="0" index="9" bw="1" slack="0"/>
<pin id="632" dir="0" index="10" bw="1" slack="0"/>
<pin id="633" dir="0" index="11" bw="1" slack="0"/>
<pin id="634" dir="0" index="12" bw="1" slack="0"/>
<pin id="635" dir="0" index="13" bw="1" slack="0"/>
<pin id="636" dir="0" index="14" bw="1" slack="0"/>
<pin id="637" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln559/16 "/>
</bind>
</comp>

<comp id="651" class="1004" name="write_ln589_write_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="0" slack="0"/>
<pin id="653" dir="0" index="1" bw="32" slack="0"/>
<pin id="654" dir="0" index="2" bw="5" slack="0"/>
<pin id="655" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln589/17 "/>
</bind>
</comp>

<comp id="658" class="1004" name="write_ln590_write_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="0" slack="0"/>
<pin id="660" dir="0" index="1" bw="32" slack="0"/>
<pin id="661" dir="0" index="2" bw="32" slack="11"/>
<pin id="662" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln590/17 "/>
</bind>
</comp>

<comp id="665" class="1004" name="write_ln591_write_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="0" slack="0"/>
<pin id="667" dir="0" index="1" bw="32" slack="0"/>
<pin id="668" dir="0" index="2" bw="31" slack="0"/>
<pin id="669" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln591/17 "/>
</bind>
</comp>

<comp id="673" class="1004" name="write_ln0_write_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="0" slack="0"/>
<pin id="675" dir="0" index="1" bw="1" slack="0"/>
<pin id="676" dir="0" index="2" bw="1" slack="11"/>
<pin id="677" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/17 "/>
</bind>
</comp>

<comp id="680" class="1004" name="write_ln486_write_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="0" slack="0"/>
<pin id="682" dir="0" index="1" bw="8" slack="0"/>
<pin id="683" dir="0" index="2" bw="8" slack="11"/>
<pin id="684" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln486/17 "/>
</bind>
</comp>

<comp id="687" class="1004" name="write_ln487_write_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="0" slack="0"/>
<pin id="689" dir="0" index="1" bw="8" slack="0"/>
<pin id="690" dir="0" index="2" bw="8" slack="11"/>
<pin id="691" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln487/17 "/>
</bind>
</comp>

<comp id="694" class="1004" name="write_ln601_write_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="0" slack="0"/>
<pin id="696" dir="0" index="1" bw="32" slack="0"/>
<pin id="697" dir="0" index="2" bw="14" slack="0"/>
<pin id="698" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln601/19 "/>
</bind>
</comp>

<comp id="701" class="1004" name="p_ZL15pre_eligibility_0_addr_gep_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="8" slack="0"/>
<pin id="703" dir="0" index="1" bw="1" slack="0"/>
<pin id="704" dir="0" index="2" bw="3" slack="0"/>
<pin id="705" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL15pre_eligibility_0_addr/3 "/>
</bind>
</comp>

<comp id="708" class="1004" name="p_ZL15pre_eligibility_1_addr_gep_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="8" slack="0"/>
<pin id="710" dir="0" index="1" bw="1" slack="0"/>
<pin id="711" dir="0" index="2" bw="3" slack="0"/>
<pin id="712" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL15pre_eligibility_1_addr/3 "/>
</bind>
</comp>

<comp id="715" class="1004" name="p_ZL15pre_eligibility_2_addr_gep_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="8" slack="0"/>
<pin id="717" dir="0" index="1" bw="1" slack="0"/>
<pin id="718" dir="0" index="2" bw="3" slack="0"/>
<pin id="719" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL15pre_eligibility_2_addr/3 "/>
</bind>
</comp>

<comp id="722" class="1004" name="p_ZL15pre_eligibility_3_addr_gep_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="8" slack="0"/>
<pin id="724" dir="0" index="1" bw="1" slack="0"/>
<pin id="725" dir="0" index="2" bw="3" slack="0"/>
<pin id="726" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL15pre_eligibility_3_addr/3 "/>
</bind>
</comp>

<comp id="729" class="1004" name="p_ZL15pre_eligibility_4_addr_gep_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="8" slack="0"/>
<pin id="731" dir="0" index="1" bw="1" slack="0"/>
<pin id="732" dir="0" index="2" bw="3" slack="0"/>
<pin id="733" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL15pre_eligibility_4_addr/3 "/>
</bind>
</comp>

<comp id="736" class="1004" name="p_ZL15pre_eligibility_5_addr_gep_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="8" slack="0"/>
<pin id="738" dir="0" index="1" bw="1" slack="0"/>
<pin id="739" dir="0" index="2" bw="3" slack="0"/>
<pin id="740" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL15pre_eligibility_5_addr/3 "/>
</bind>
</comp>

<comp id="743" class="1004" name="p_ZL15pre_eligibility_6_addr_gep_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="8" slack="0"/>
<pin id="745" dir="0" index="1" bw="1" slack="0"/>
<pin id="746" dir="0" index="2" bw="3" slack="0"/>
<pin id="747" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL15pre_eligibility_6_addr/3 "/>
</bind>
</comp>

<comp id="750" class="1004" name="p_ZL15pre_eligibility_7_addr_gep_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="8" slack="0"/>
<pin id="752" dir="0" index="1" bw="1" slack="0"/>
<pin id="753" dir="0" index="2" bw="3" slack="0"/>
<pin id="754" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL15pre_eligibility_7_addr/3 "/>
</bind>
</comp>

<comp id="757" class="1004" name="grp_access_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="3" slack="0"/>
<pin id="759" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="760" dir="0" index="2" bw="0" slack="3"/>
<pin id="829" dir="0" index="4" bw="3" slack="1"/>
<pin id="830" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="831" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="761" dir="1" index="3" bw="8" slack="0"/>
<pin id="832" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="p_ZL15pre_eligibility_0_load/3 store_ln295/6 "/>
</bind>
</comp>

<comp id="763" class="1004" name="grp_access_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="3" slack="0"/>
<pin id="765" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="766" dir="0" index="2" bw="0" slack="3"/>
<pin id="825" dir="0" index="4" bw="3" slack="1"/>
<pin id="826" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="827" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="767" dir="1" index="3" bw="8" slack="0"/>
<pin id="828" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="p_ZL15pre_eligibility_1_load/3 store_ln295/6 "/>
</bind>
</comp>

<comp id="769" class="1004" name="grp_access_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="3" slack="0"/>
<pin id="771" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="772" dir="0" index="2" bw="0" slack="3"/>
<pin id="821" dir="0" index="4" bw="3" slack="1"/>
<pin id="822" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="823" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="773" dir="1" index="3" bw="8" slack="0"/>
<pin id="824" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="p_ZL15pre_eligibility_2_load/3 store_ln295/6 "/>
</bind>
</comp>

<comp id="775" class="1004" name="grp_access_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="3" slack="0"/>
<pin id="777" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="778" dir="0" index="2" bw="0" slack="3"/>
<pin id="817" dir="0" index="4" bw="3" slack="1"/>
<pin id="818" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="819" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="779" dir="1" index="3" bw="8" slack="0"/>
<pin id="820" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="p_ZL15pre_eligibility_3_load/3 store_ln295/6 "/>
</bind>
</comp>

<comp id="781" class="1004" name="grp_access_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="3" slack="0"/>
<pin id="783" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="784" dir="0" index="2" bw="0" slack="3"/>
<pin id="813" dir="0" index="4" bw="3" slack="1"/>
<pin id="814" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="815" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="785" dir="1" index="3" bw="8" slack="0"/>
<pin id="816" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="p_ZL15pre_eligibility_4_load/3 store_ln295/6 "/>
</bind>
</comp>

<comp id="787" class="1004" name="grp_access_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="3" slack="0"/>
<pin id="789" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="790" dir="0" index="2" bw="0" slack="3"/>
<pin id="809" dir="0" index="4" bw="3" slack="1"/>
<pin id="810" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="811" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="791" dir="1" index="3" bw="8" slack="0"/>
<pin id="812" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="p_ZL15pre_eligibility_5_load/3 store_ln295/6 "/>
</bind>
</comp>

<comp id="793" class="1004" name="grp_access_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="3" slack="0"/>
<pin id="795" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="796" dir="0" index="2" bw="0" slack="3"/>
<pin id="805" dir="0" index="4" bw="3" slack="1"/>
<pin id="806" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="807" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="797" dir="1" index="3" bw="8" slack="0"/>
<pin id="808" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="p_ZL15pre_eligibility_6_load/3 store_ln295/6 "/>
</bind>
</comp>

<comp id="799" class="1004" name="grp_access_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="3" slack="0"/>
<pin id="801" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="802" dir="0" index="2" bw="0" slack="3"/>
<pin id="833" dir="0" index="4" bw="3" slack="1"/>
<pin id="834" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="835" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="803" dir="1" index="3" bw="8" slack="0"/>
<pin id="836" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="p_ZL15pre_eligibility_7_load/3 store_ln295/6 "/>
</bind>
</comp>

<comp id="837" class="1004" name="p_ZL16post_eligibility_0_addr_gep_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="8" slack="0"/>
<pin id="839" dir="0" index="1" bw="1" slack="0"/>
<pin id="840" dir="0" index="2" bw="3" slack="0"/>
<pin id="841" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL16post_eligibility_0_addr/7 "/>
</bind>
</comp>

<comp id="844" class="1004" name="p_ZL16post_eligibility_1_addr_gep_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="8" slack="0"/>
<pin id="846" dir="0" index="1" bw="1" slack="0"/>
<pin id="847" dir="0" index="2" bw="3" slack="0"/>
<pin id="848" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL16post_eligibility_1_addr/7 "/>
</bind>
</comp>

<comp id="851" class="1004" name="p_ZL16post_eligibility_2_addr_gep_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="8" slack="0"/>
<pin id="853" dir="0" index="1" bw="1" slack="0"/>
<pin id="854" dir="0" index="2" bw="3" slack="0"/>
<pin id="855" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL16post_eligibility_2_addr/7 "/>
</bind>
</comp>

<comp id="858" class="1004" name="p_ZL16post_eligibility_3_addr_gep_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="8" slack="0"/>
<pin id="860" dir="0" index="1" bw="1" slack="0"/>
<pin id="861" dir="0" index="2" bw="3" slack="0"/>
<pin id="862" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL16post_eligibility_3_addr/7 "/>
</bind>
</comp>

<comp id="865" class="1004" name="p_ZL16post_eligibility_4_addr_gep_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="8" slack="0"/>
<pin id="867" dir="0" index="1" bw="1" slack="0"/>
<pin id="868" dir="0" index="2" bw="3" slack="0"/>
<pin id="869" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL16post_eligibility_4_addr/7 "/>
</bind>
</comp>

<comp id="872" class="1004" name="p_ZL16post_eligibility_5_addr_gep_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="8" slack="0"/>
<pin id="874" dir="0" index="1" bw="1" slack="0"/>
<pin id="875" dir="0" index="2" bw="3" slack="0"/>
<pin id="876" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL16post_eligibility_5_addr/7 "/>
</bind>
</comp>

<comp id="879" class="1004" name="p_ZL16post_eligibility_6_addr_gep_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="8" slack="0"/>
<pin id="881" dir="0" index="1" bw="1" slack="0"/>
<pin id="882" dir="0" index="2" bw="3" slack="0"/>
<pin id="883" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL16post_eligibility_6_addr/7 "/>
</bind>
</comp>

<comp id="886" class="1004" name="p_ZL16post_eligibility_7_addr_gep_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="8" slack="0"/>
<pin id="888" dir="0" index="1" bw="1" slack="0"/>
<pin id="889" dir="0" index="2" bw="3" slack="0"/>
<pin id="890" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL16post_eligibility_7_addr/7 "/>
</bind>
</comp>

<comp id="893" class="1004" name="grp_access_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="3" slack="0"/>
<pin id="895" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="896" dir="0" index="2" bw="0" slack="3"/>
<pin id="965" dir="0" index="4" bw="3" slack="1"/>
<pin id="966" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="967" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="897" dir="1" index="3" bw="8" slack="0"/>
<pin id="968" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="p_ZL16post_eligibility_0_load/7 store_ln302/10 "/>
</bind>
</comp>

<comp id="899" class="1004" name="grp_access_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="3" slack="0"/>
<pin id="901" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="902" dir="0" index="2" bw="0" slack="3"/>
<pin id="961" dir="0" index="4" bw="3" slack="1"/>
<pin id="962" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="963" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="903" dir="1" index="3" bw="8" slack="0"/>
<pin id="964" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="p_ZL16post_eligibility_1_load/7 store_ln302/10 "/>
</bind>
</comp>

<comp id="905" class="1004" name="grp_access_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="3" slack="0"/>
<pin id="907" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="908" dir="0" index="2" bw="0" slack="3"/>
<pin id="957" dir="0" index="4" bw="3" slack="1"/>
<pin id="958" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="959" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="909" dir="1" index="3" bw="8" slack="0"/>
<pin id="960" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="p_ZL16post_eligibility_2_load/7 store_ln302/10 "/>
</bind>
</comp>

<comp id="911" class="1004" name="grp_access_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="3" slack="0"/>
<pin id="913" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="914" dir="0" index="2" bw="0" slack="3"/>
<pin id="953" dir="0" index="4" bw="3" slack="1"/>
<pin id="954" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="955" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="915" dir="1" index="3" bw="8" slack="0"/>
<pin id="956" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="p_ZL16post_eligibility_3_load/7 store_ln302/10 "/>
</bind>
</comp>

<comp id="917" class="1004" name="grp_access_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="3" slack="0"/>
<pin id="919" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="920" dir="0" index="2" bw="0" slack="3"/>
<pin id="949" dir="0" index="4" bw="3" slack="1"/>
<pin id="950" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="951" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="921" dir="1" index="3" bw="8" slack="0"/>
<pin id="952" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="p_ZL16post_eligibility_4_load/7 store_ln302/10 "/>
</bind>
</comp>

<comp id="923" class="1004" name="grp_access_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="3" slack="0"/>
<pin id="925" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="926" dir="0" index="2" bw="0" slack="3"/>
<pin id="945" dir="0" index="4" bw="3" slack="1"/>
<pin id="946" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="947" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="927" dir="1" index="3" bw="8" slack="0"/>
<pin id="948" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="p_ZL16post_eligibility_5_load/7 store_ln302/10 "/>
</bind>
</comp>

<comp id="929" class="1004" name="grp_access_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="3" slack="0"/>
<pin id="931" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="932" dir="0" index="2" bw="0" slack="3"/>
<pin id="941" dir="0" index="4" bw="3" slack="1"/>
<pin id="942" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="943" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="933" dir="1" index="3" bw="8" slack="0"/>
<pin id="944" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="p_ZL16post_eligibility_6_load/7 store_ln302/10 "/>
</bind>
</comp>

<comp id="935" class="1004" name="grp_access_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="3" slack="0"/>
<pin id="937" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="938" dir="0" index="2" bw="0" slack="3"/>
<pin id="969" dir="0" index="4" bw="3" slack="1"/>
<pin id="970" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="971" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="939" dir="1" index="3" bw="8" slack="0"/>
<pin id="972" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="p_ZL16post_eligibility_7_load/7 store_ln302/10 "/>
</bind>
</comp>

<comp id="973" class="1004" name="p_ZL13weight_memory_0_0_addr_1_gep_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="8" slack="0"/>
<pin id="975" dir="0" index="1" bw="1" slack="0"/>
<pin id="976" dir="0" index="2" bw="9" slack="0"/>
<pin id="977" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL13weight_memory_0_0_addr_1/14 "/>
</bind>
</comp>

<comp id="980" class="1004" name="p_ZL13weight_memory_0_1_addr_1_gep_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="8" slack="0"/>
<pin id="982" dir="0" index="1" bw="1" slack="0"/>
<pin id="983" dir="0" index="2" bw="9" slack="0"/>
<pin id="984" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL13weight_memory_0_1_addr_1/14 "/>
</bind>
</comp>

<comp id="987" class="1004" name="p_ZL13weight_memory_1_0_addr_1_gep_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="8" slack="0"/>
<pin id="989" dir="0" index="1" bw="1" slack="0"/>
<pin id="990" dir="0" index="2" bw="9" slack="0"/>
<pin id="991" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL13weight_memory_1_0_addr_1/14 "/>
</bind>
</comp>

<comp id="994" class="1004" name="p_ZL13weight_memory_1_1_addr_1_gep_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="8" slack="0"/>
<pin id="996" dir="0" index="1" bw="1" slack="0"/>
<pin id="997" dir="0" index="2" bw="9" slack="0"/>
<pin id="998" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL13weight_memory_1_1_addr_1/14 "/>
</bind>
</comp>

<comp id="1001" class="1004" name="p_ZL13weight_memory_2_0_addr_1_gep_fu_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="8" slack="0"/>
<pin id="1003" dir="0" index="1" bw="1" slack="0"/>
<pin id="1004" dir="0" index="2" bw="9" slack="0"/>
<pin id="1005" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL13weight_memory_2_0_addr_1/14 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="p_ZL13weight_memory_2_1_addr_1_gep_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="8" slack="0"/>
<pin id="1010" dir="0" index="1" bw="1" slack="0"/>
<pin id="1011" dir="0" index="2" bw="9" slack="0"/>
<pin id="1012" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL13weight_memory_2_1_addr_1/14 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="p_ZL13weight_memory_3_0_addr_1_gep_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="8" slack="0"/>
<pin id="1017" dir="0" index="1" bw="1" slack="0"/>
<pin id="1018" dir="0" index="2" bw="9" slack="0"/>
<pin id="1019" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL13weight_memory_3_0_addr_1/14 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="p_ZL13weight_memory_3_1_addr_1_gep_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="8" slack="0"/>
<pin id="1024" dir="0" index="1" bw="1" slack="0"/>
<pin id="1025" dir="0" index="2" bw="9" slack="0"/>
<pin id="1026" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL13weight_memory_3_1_addr_1/14 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="grp_access_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="9" slack="0"/>
<pin id="1031" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="1032" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="1033" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZL13weight_memory_0_0_load/14 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="grp_access_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="9" slack="0"/>
<pin id="1037" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="1038" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="1039" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZL13weight_memory_0_1_load/14 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="grp_access_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="9" slack="0"/>
<pin id="1043" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="1044" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="1045" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZL13weight_memory_1_0_load/14 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="grp_access_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="9" slack="0"/>
<pin id="1049" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="1050" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="1051" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZL13weight_memory_1_1_load/14 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="grp_access_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="9" slack="0"/>
<pin id="1055" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="1056" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="1057" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZL13weight_memory_2_0_load/14 "/>
</bind>
</comp>

<comp id="1059" class="1004" name="grp_access_fu_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="9" slack="0"/>
<pin id="1061" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="1062" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="1063" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZL13weight_memory_2_1_load/14 "/>
</bind>
</comp>

<comp id="1065" class="1004" name="grp_access_fu_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="9" slack="0"/>
<pin id="1067" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="1068" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="1069" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZL13weight_memory_3_0_load/14 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="grp_access_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="9" slack="0"/>
<pin id="1073" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="1074" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="1075" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZL13weight_memory_3_1_load/14 "/>
</bind>
</comp>

<comp id="1077" class="1005" name="timestamp_flag_0_reg_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="1" slack="2"/>
<pin id="1079" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="timestamp_flag_0 (phireg) "/>
</bind>
</comp>

<comp id="1081" class="1004" name="timestamp_flag_0_phi_fu_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="1" slack="0"/>
<pin id="1083" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1084" dir="0" index="2" bw="1" slack="2"/>
<pin id="1085" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1086" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="timestamp_flag_0/3 "/>
</bind>
</comp>

<comp id="1090" class="1005" name="timestamp_loc_0_reg_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="32" slack="1"/>
<pin id="1092" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="timestamp_loc_0 (phireg) "/>
</bind>
</comp>

<comp id="1093" class="1004" name="timestamp_loc_0_phi_fu_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="1" slack="0"/>
<pin id="1095" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1096" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="1097" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1098" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="timestamp_loc_0/3 "/>
</bind>
</comp>

<comp id="1101" class="1005" name="spike_counter_loc_0_reg_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1103" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="spike_counter_loc_0 (phireg) "/>
</bind>
</comp>

<comp id="1104" class="1004" name="spike_counter_loc_0_phi_fu_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="1" slack="0"/>
<pin id="1106" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1107" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="1108" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1109" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="spike_counter_loc_0/3 "/>
</bind>
</comp>

<comp id="1111" class="1005" name="spike_in_valid_local_0_reg_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="1" slack="3"/>
<pin id="1113" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="spike_in_valid_local_0 (phireg) "/>
</bind>
</comp>

<comp id="1116" class="1004" name="spike_in_valid_local_0_phi_fu_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="1" slack="0"/>
<pin id="1118" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1119" dir="0" index="2" bw="1" slack="3"/>
<pin id="1120" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1121" dir="0" index="4" bw="1" slack="3"/>
<pin id="1122" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="1123" dir="1" index="6" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="spike_in_valid_local_0/6 "/>
</bind>
</comp>

<comp id="1128" class="1005" name="spike_in_neuron_id_local_0_reg_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="8" slack="3"/>
<pin id="1130" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="spike_in_neuron_id_local_0 (phireg) "/>
</bind>
</comp>

<comp id="1133" class="1004" name="spike_in_neuron_id_local_0_phi_fu_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="8" slack="3"/>
<pin id="1135" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1136" dir="0" index="2" bw="1" slack="3"/>
<pin id="1137" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1138" dir="0" index="4" bw="1" slack="3"/>
<pin id="1139" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="1140" dir="1" index="6" bw="8" slack="11"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="spike_in_neuron_id_local_0/6 "/>
</bind>
</comp>

<comp id="1144" class="1005" name="spike_in_weight_local_0_reg_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="8" slack="3"/>
<pin id="1146" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="spike_in_weight_local_0 (phireg) "/>
</bind>
</comp>

<comp id="1149" class="1004" name="spike_in_weight_local_0_phi_fu_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="8" slack="3"/>
<pin id="1151" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1152" dir="0" index="2" bw="1" slack="3"/>
<pin id="1153" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1154" dir="0" index="4" bw="1" slack="3"/>
<pin id="1155" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="1156" dir="1" index="6" bw="8" slack="11"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="spike_in_weight_local_0/6 "/>
</bind>
</comp>

<comp id="1160" class="1005" name="spike_counter_flag_2_reg_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="1162" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="spike_counter_flag_2 (phireg) "/>
</bind>
</comp>

<comp id="1163" class="1004" name="spike_counter_flag_2_phi_fu_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="1" slack="0"/>
<pin id="1165" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1166" dir="0" index="2" bw="1" slack="3"/>
<pin id="1167" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1168" dir="0" index="4" bw="1" slack="3"/>
<pin id="1169" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="1170" dir="1" index="6" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="spike_counter_flag_2/6 "/>
</bind>
</comp>

<comp id="1172" class="1005" name="spike_counter_new_2_reg_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="32" slack="3"/>
<pin id="1174" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="spike_counter_new_2 (phireg) "/>
</bind>
</comp>

<comp id="1176" class="1004" name="spike_counter_new_2_phi_fu_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="32" slack="0"/>
<pin id="1178" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1179" dir="0" index="2" bw="1" slack="3"/>
<pin id="1180" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1181" dir="0" index="4" bw="1" slack="3"/>
<pin id="1182" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="1183" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="spike_counter_new_2/6 "/>
</bind>
</comp>

<comp id="1186" class="1005" name="spike_counter_loc_2_reg_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="32" slack="11"/>
<pin id="1188" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="spike_counter_loc_2 (phireg) "/>
</bind>
</comp>

<comp id="1190" class="1004" name="spike_counter_loc_2_phi_fu_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="32" slack="0"/>
<pin id="1192" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1193" dir="0" index="2" bw="32" slack="3"/>
<pin id="1194" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1195" dir="0" index="4" bw="32" slack="3"/>
<pin id="1196" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="1197" dir="1" index="6" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="spike_counter_loc_2/6 "/>
</bind>
</comp>

<comp id="1199" class="1005" name="read_col_new_0_reg_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="1201" dir="1" index="1" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opset="read_col_new_0 (phireg) "/>
</bind>
</comp>

<comp id="1202" class="1004" name="read_col_new_0_phi_fu_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="1" slack="0"/>
<pin id="1204" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1205" dir="0" index="2" bw="6" slack="0"/>
<pin id="1206" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1207" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="read_col_new_0/17 "/>
</bind>
</comp>

<comp id="1209" class="1004" name="grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="0" slack="0"/>
<pin id="1211" dir="0" index="1" bw="8" slack="0"/>
<pin id="1212" dir="0" index="2" bw="8" slack="0"/>
<pin id="1213" dir="0" index="3" bw="8" slack="0"/>
<pin id="1214" dir="0" index="4" bw="8" slack="0"/>
<pin id="1215" dir="0" index="5" bw="8" slack="0"/>
<pin id="1216" dir="0" index="6" bw="8" slack="0"/>
<pin id="1217" dir="0" index="7" bw="8" slack="0"/>
<pin id="1218" dir="0" index="8" bw="8" slack="0"/>
<pin id="1219" dir="0" index="9" bw="8" slack="0"/>
<pin id="1220" dir="0" index="10" bw="8" slack="0"/>
<pin id="1221" dir="0" index="11" bw="8" slack="0"/>
<pin id="1222" dir="0" index="12" bw="8" slack="0"/>
<pin id="1223" dir="0" index="13" bw="8" slack="0"/>
<pin id="1224" dir="0" index="14" bw="8" slack="0"/>
<pin id="1225" dir="0" index="15" bw="8" slack="0"/>
<pin id="1226" dir="0" index="16" bw="8" slack="0"/>
<pin id="1227" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="1245" class="1004" name="grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="0" slack="0"/>
<pin id="1247" dir="0" index="1" bw="8" slack="0"/>
<pin id="1248" dir="0" index="2" bw="16" slack="0"/>
<pin id="1249" dir="0" index="3" bw="8" slack="0"/>
<pin id="1250" dir="0" index="4" bw="16" slack="0"/>
<pin id="1251" dir="0" index="5" bw="8" slack="0"/>
<pin id="1252" dir="0" index="6" bw="16" slack="0"/>
<pin id="1253" dir="0" index="7" bw="8" slack="0"/>
<pin id="1254" dir="0" index="8" bw="16" slack="0"/>
<pin id="1255" dir="0" index="9" bw="8" slack="0"/>
<pin id="1256" dir="0" index="10" bw="16" slack="0"/>
<pin id="1257" dir="0" index="11" bw="8" slack="0"/>
<pin id="1258" dir="0" index="12" bw="16" slack="0"/>
<pin id="1259" dir="0" index="13" bw="8" slack="0"/>
<pin id="1260" dir="0" index="14" bw="16" slack="0"/>
<pin id="1261" dir="0" index="15" bw="8" slack="0"/>
<pin id="1262" dir="0" index="16" bw="16" slack="0"/>
<pin id="1263" dir="0" index="17" bw="8" slack="0"/>
<pin id="1264" dir="0" index="18" bw="16" slack="0"/>
<pin id="1265" dir="0" index="19" bw="8" slack="0"/>
<pin id="1266" dir="0" index="20" bw="16" slack="0"/>
<pin id="1267" dir="0" index="21" bw="8" slack="0"/>
<pin id="1268" dir="0" index="22" bw="16" slack="0"/>
<pin id="1269" dir="0" index="23" bw="8" slack="0"/>
<pin id="1270" dir="0" index="24" bw="16" slack="0"/>
<pin id="1271" dir="0" index="25" bw="8" slack="0"/>
<pin id="1272" dir="0" index="26" bw="16" slack="0"/>
<pin id="1273" dir="0" index="27" bw="8" slack="0"/>
<pin id="1274" dir="0" index="28" bw="16" slack="0"/>
<pin id="1275" dir="0" index="29" bw="8" slack="0"/>
<pin id="1276" dir="0" index="30" bw="16" slack="0"/>
<pin id="1277" dir="0" index="31" bw="8" slack="0"/>
<pin id="1278" dir="0" index="32" bw="16" slack="0"/>
<pin id="1279" dir="1" index="33" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="1313" class="1004" name="grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="0" slack="0"/>
<pin id="1315" dir="0" index="1" bw="8" slack="0"/>
<pin id="1316" dir="0" index="2" bw="8" slack="0"/>
<pin id="1317" dir="0" index="3" bw="8" slack="0"/>
<pin id="1318" dir="0" index="4" bw="8" slack="0"/>
<pin id="1319" dir="0" index="5" bw="8" slack="0"/>
<pin id="1320" dir="0" index="6" bw="8" slack="0"/>
<pin id="1321" dir="0" index="7" bw="8" slack="0"/>
<pin id="1322" dir="0" index="8" bw="8" slack="0"/>
<pin id="1323" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="1333" class="1004" name="grp_process_pre_spike_aer_fu_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="0" slack="0"/>
<pin id="1335" dir="0" index="1" bw="6" slack="1"/>
<pin id="1336" dir="0" index="2" bw="16" slack="0"/>
<pin id="1337" dir="0" index="3" bw="8" slack="0"/>
<pin id="1338" dir="0" index="4" bw="8" slack="0"/>
<pin id="1339" dir="0" index="5" bw="8" slack="0"/>
<pin id="1340" dir="0" index="6" bw="8" slack="0"/>
<pin id="1341" dir="0" index="7" bw="8" slack="0"/>
<pin id="1342" dir="0" index="8" bw="8" slack="0"/>
<pin id="1343" dir="0" index="9" bw="8" slack="0"/>
<pin id="1344" dir="0" index="10" bw="8" slack="0"/>
<pin id="1345" dir="0" index="11" bw="16" slack="0"/>
<pin id="1346" dir="0" index="12" bw="16" slack="0"/>
<pin id="1347" dir="0" index="13" bw="16" slack="0"/>
<pin id="1348" dir="0" index="14" bw="16" slack="0"/>
<pin id="1349" dir="0" index="15" bw="16" slack="0"/>
<pin id="1350" dir="0" index="16" bw="16" slack="0"/>
<pin id="1351" dir="0" index="17" bw="16" slack="0"/>
<pin id="1352" dir="0" index="18" bw="16" slack="0"/>
<pin id="1353" dir="0" index="19" bw="8" slack="0"/>
<pin id="1354" dir="0" index="20" bw="8" slack="0"/>
<pin id="1355" dir="0" index="21" bw="8" slack="0"/>
<pin id="1356" dir="0" index="22" bw="16" slack="0"/>
<pin id="1357" dir="0" index="23" bw="16" slack="0"/>
<pin id="1358" dir="0" index="24" bw="8" slack="0"/>
<pin id="1359" dir="0" index="25" bw="8" slack="0"/>
<pin id="1360" dir="0" index="26" bw="16" slack="0"/>
<pin id="1361" dir="0" index="27" bw="16" slack="0"/>
<pin id="1362" dir="0" index="28" bw="8" slack="0"/>
<pin id="1363" dir="0" index="29" bw="8" slack="0"/>
<pin id="1364" dir="0" index="30" bw="16" slack="0"/>
<pin id="1365" dir="0" index="31" bw="16" slack="0"/>
<pin id="1366" dir="0" index="32" bw="8" slack="0"/>
<pin id="1367" dir="0" index="33" bw="8" slack="0"/>
<pin id="1368" dir="0" index="34" bw="16" slack="0"/>
<pin id="1369" dir="0" index="35" bw="16" slack="0"/>
<pin id="1370" dir="0" index="36" bw="8" slack="0"/>
<pin id="1371" dir="0" index="37" bw="8" slack="0"/>
<pin id="1372" dir="0" index="38" bw="8" slack="0"/>
<pin id="1373" dir="0" index="39" bw="8" slack="0"/>
<pin id="1374" dir="0" index="40" bw="8" slack="0"/>
<pin id="1375" dir="0" index="41" bw="8" slack="0"/>
<pin id="1376" dir="0" index="42" bw="8" slack="0"/>
<pin id="1377" dir="0" index="43" bw="8" slack="0"/>
<pin id="1378" dir="1" index="44" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln496/4 "/>
</bind>
</comp>

<comp id="1421" class="1004" name="grp_process_post_spike_aer_fu_1421">
<pin_list>
<pin id="1422" dir="0" index="0" bw="0" slack="0"/>
<pin id="1423" dir="0" index="1" bw="8" slack="6"/>
<pin id="1424" dir="0" index="2" bw="16" slack="1"/>
<pin id="1425" dir="0" index="3" bw="8" slack="0"/>
<pin id="1426" dir="0" index="4" bw="8" slack="0"/>
<pin id="1427" dir="0" index="5" bw="8" slack="0"/>
<pin id="1428" dir="0" index="6" bw="8" slack="0"/>
<pin id="1429" dir="0" index="7" bw="8" slack="0"/>
<pin id="1430" dir="0" index="8" bw="8" slack="0"/>
<pin id="1431" dir="0" index="9" bw="8" slack="0"/>
<pin id="1432" dir="0" index="10" bw="8" slack="0"/>
<pin id="1433" dir="0" index="11" bw="16" slack="0"/>
<pin id="1434" dir="0" index="12" bw="16" slack="0"/>
<pin id="1435" dir="0" index="13" bw="16" slack="0"/>
<pin id="1436" dir="0" index="14" bw="16" slack="0"/>
<pin id="1437" dir="0" index="15" bw="16" slack="0"/>
<pin id="1438" dir="0" index="16" bw="16" slack="0"/>
<pin id="1439" dir="0" index="17" bw="16" slack="0"/>
<pin id="1440" dir="0" index="18" bw="16" slack="0"/>
<pin id="1441" dir="0" index="19" bw="8" slack="0"/>
<pin id="1442" dir="0" index="20" bw="8" slack="0"/>
<pin id="1443" dir="0" index="21" bw="8" slack="0"/>
<pin id="1444" dir="0" index="22" bw="16" slack="0"/>
<pin id="1445" dir="0" index="23" bw="16" slack="0"/>
<pin id="1446" dir="0" index="24" bw="8" slack="0"/>
<pin id="1447" dir="0" index="25" bw="8" slack="0"/>
<pin id="1448" dir="0" index="26" bw="16" slack="0"/>
<pin id="1449" dir="0" index="27" bw="16" slack="0"/>
<pin id="1450" dir="0" index="28" bw="8" slack="0"/>
<pin id="1451" dir="0" index="29" bw="8" slack="0"/>
<pin id="1452" dir="0" index="30" bw="16" slack="0"/>
<pin id="1453" dir="0" index="31" bw="16" slack="0"/>
<pin id="1454" dir="0" index="32" bw="8" slack="0"/>
<pin id="1455" dir="0" index="33" bw="8" slack="0"/>
<pin id="1456" dir="0" index="34" bw="16" slack="0"/>
<pin id="1457" dir="0" index="35" bw="16" slack="0"/>
<pin id="1458" dir="0" index="36" bw="8" slack="0"/>
<pin id="1459" dir="0" index="37" bw="8" slack="0"/>
<pin id="1460" dir="0" index="38" bw="8" slack="0"/>
<pin id="1461" dir="0" index="39" bw="8" slack="0"/>
<pin id="1462" dir="0" index="40" bw="8" slack="0"/>
<pin id="1463" dir="0" index="41" bw="8" slack="0"/>
<pin id="1464" dir="0" index="42" bw="8" slack="0"/>
<pin id="1465" dir="0" index="43" bw="8" slack="0"/>
<pin id="1466" dir="1" index="44" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln528/7 "/>
</bind>
</comp>

<comp id="1509" class="1004" name="grp_apply_rstdp_reward_fu_1509">
<pin_list>
<pin id="1510" dir="0" index="0" bw="0" slack="0"/>
<pin id="1511" dir="0" index="1" bw="8" slack="10"/>
<pin id="1512" dir="0" index="2" bw="8" slack="0"/>
<pin id="1513" dir="0" index="3" bw="8" slack="0"/>
<pin id="1514" dir="0" index="4" bw="8" slack="0"/>
<pin id="1515" dir="0" index="5" bw="8" slack="0"/>
<pin id="1516" dir="0" index="6" bw="8" slack="0"/>
<pin id="1517" dir="0" index="7" bw="8" slack="0"/>
<pin id="1518" dir="0" index="8" bw="8" slack="0"/>
<pin id="1519" dir="0" index="9" bw="8" slack="0"/>
<pin id="1520" dir="0" index="10" bw="8" slack="0"/>
<pin id="1521" dir="0" index="11" bw="8" slack="0"/>
<pin id="1522" dir="0" index="12" bw="8" slack="0"/>
<pin id="1523" dir="0" index="13" bw="8" slack="0"/>
<pin id="1524" dir="0" index="14" bw="8" slack="0"/>
<pin id="1525" dir="0" index="15" bw="8" slack="0"/>
<pin id="1526" dir="0" index="16" bw="8" slack="0"/>
<pin id="1527" dir="0" index="17" bw="8" slack="0"/>
<pin id="1528" dir="0" index="18" bw="8" slack="0"/>
<pin id="1529" dir="0" index="19" bw="8" slack="0"/>
<pin id="1530" dir="0" index="20" bw="8" slack="0"/>
<pin id="1531" dir="0" index="21" bw="8" slack="0"/>
<pin id="1532" dir="0" index="22" bw="8" slack="0"/>
<pin id="1533" dir="0" index="23" bw="8" slack="0"/>
<pin id="1534" dir="0" index="24" bw="8" slack="0"/>
<pin id="1535" dir="0" index="25" bw="8" slack="0"/>
<pin id="1536" dir="1" index="26" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln537/11 "/>
</bind>
</comp>

<comp id="1562" class="1004" name="grp_decay_eligibility_traces_fu_1562">
<pin_list>
<pin id="1563" dir="0" index="0" bw="0" slack="0"/>
<pin id="1564" dir="0" index="1" bw="8" slack="0"/>
<pin id="1565" dir="0" index="2" bw="8" slack="0"/>
<pin id="1566" dir="0" index="3" bw="8" slack="0"/>
<pin id="1567" dir="0" index="4" bw="8" slack="0"/>
<pin id="1568" dir="0" index="5" bw="8" slack="0"/>
<pin id="1569" dir="0" index="6" bw="8" slack="0"/>
<pin id="1570" dir="0" index="7" bw="8" slack="0"/>
<pin id="1571" dir="0" index="8" bw="8" slack="0"/>
<pin id="1572" dir="0" index="9" bw="8" slack="0"/>
<pin id="1573" dir="0" index="10" bw="8" slack="0"/>
<pin id="1574" dir="0" index="11" bw="8" slack="0"/>
<pin id="1575" dir="0" index="12" bw="8" slack="0"/>
<pin id="1576" dir="0" index="13" bw="8" slack="0"/>
<pin id="1577" dir="0" index="14" bw="8" slack="0"/>
<pin id="1578" dir="0" index="15" bw="8" slack="0"/>
<pin id="1579" dir="0" index="16" bw="8" slack="0"/>
<pin id="1580" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln538/13 "/>
</bind>
</comp>

<comp id="1598" class="1004" name="grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598">
<pin_list>
<pin id="1599" dir="0" index="0" bw="0" slack="0"/>
<pin id="1600" dir="0" index="1" bw="14" slack="16"/>
<pin id="1601" dir="0" index="2" bw="8" slack="0"/>
<pin id="1602" dir="0" index="3" bw="8" slack="0"/>
<pin id="1603" dir="0" index="4" bw="8" slack="0"/>
<pin id="1604" dir="0" index="5" bw="8" slack="0"/>
<pin id="1605" dir="0" index="6" bw="8" slack="0"/>
<pin id="1606" dir="0" index="7" bw="8" slack="0"/>
<pin id="1607" dir="0" index="8" bw="8" slack="0"/>
<pin id="1608" dir="0" index="9" bw="8" slack="0"/>
<pin id="1609" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/17 "/>
</bind>
</comp>

<comp id="1619" class="1004" name="learning_params_rstdp_enable_fu_1619">
<pin_list>
<pin id="1620" dir="0" index="0" bw="1" slack="0"/>
<pin id="1621" dir="0" index="1" bw="144" slack="0"/>
<pin id="1622" dir="0" index="2" bw="8" slack="0"/>
<pin id="1623" dir="1" index="3" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="learning_params_rstdp_enable/1 "/>
</bind>
</comp>

<comp id="1627" class="1004" name="enable_fu_1627">
<pin_list>
<pin id="1628" dir="0" index="0" bw="32" slack="0"/>
<pin id="1629" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="enable/1 "/>
</bind>
</comp>

<comp id="1631" class="1004" name="reset_fu_1631">
<pin_list>
<pin id="1632" dir="0" index="0" bw="1" slack="0"/>
<pin id="1633" dir="0" index="1" bw="32" slack="0"/>
<pin id="1634" dir="0" index="2" bw="1" slack="0"/>
<pin id="1635" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="reset/1 "/>
</bind>
</comp>

<comp id="1639" class="1004" name="clear_counters_fu_1639">
<pin_list>
<pin id="1640" dir="0" index="0" bw="1" slack="0"/>
<pin id="1641" dir="0" index="1" bw="32" slack="0"/>
<pin id="1642" dir="0" index="2" bw="3" slack="0"/>
<pin id="1643" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="clear_counters/1 "/>
</bind>
</comp>

<comp id="1647" class="1004" name="learning_enable_fu_1647">
<pin_list>
<pin id="1648" dir="0" index="0" bw="1" slack="0"/>
<pin id="1649" dir="0" index="1" bw="32" slack="0"/>
<pin id="1650" dir="0" index="2" bw="3" slack="0"/>
<pin id="1651" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="learning_enable/1 "/>
</bind>
</comp>

<comp id="1655" class="1004" name="weight_read_mode_fu_1655">
<pin_list>
<pin id="1656" dir="0" index="0" bw="1" slack="0"/>
<pin id="1657" dir="0" index="1" bw="32" slack="0"/>
<pin id="1658" dir="0" index="2" bw="4" slack="0"/>
<pin id="1659" dir="1" index="3" bw="1" slack="13"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="weight_read_mode/1 "/>
</bind>
</comp>

<comp id="1663" class="1004" name="apply_reward_fu_1663">
<pin_list>
<pin id="1664" dir="0" index="0" bw="1" slack="0"/>
<pin id="1665" dir="0" index="1" bw="32" slack="0"/>
<pin id="1666" dir="0" index="2" bw="4" slack="0"/>
<pin id="1667" dir="1" index="3" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="apply_reward/1 "/>
</bind>
</comp>

<comp id="1671" class="1004" name="threshold_fu_1671">
<pin_list>
<pin id="1672" dir="0" index="0" bw="32" slack="0"/>
<pin id="1673" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="threshold/1 "/>
</bind>
</comp>

<comp id="1675" class="1004" name="leak_rate_fu_1675">
<pin_list>
<pin id="1676" dir="0" index="0" bw="16" slack="0"/>
<pin id="1677" dir="0" index="1" bw="32" slack="0"/>
<pin id="1678" dir="0" index="2" bw="6" slack="0"/>
<pin id="1679" dir="1" index="3" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="leak_rate/1 "/>
</bind>
</comp>

<comp id="1683" class="1004" name="initialized_load_load_fu_1683">
<pin_list>
<pin id="1684" dir="0" index="0" bw="1" slack="0"/>
<pin id="1685" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="initialized_load/1 "/>
</bind>
</comp>

<comp id="1687" class="1004" name="timestamp_load_load_fu_1687">
<pin_list>
<pin id="1688" dir="0" index="0" bw="32" slack="0"/>
<pin id="1689" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="timestamp_load/1 "/>
</bind>
</comp>

<comp id="1691" class="1004" name="spike_counter_load_load_fu_1691">
<pin_list>
<pin id="1692" dir="0" index="0" bw="32" slack="0"/>
<pin id="1693" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="spike_counter_load/1 "/>
</bind>
</comp>

<comp id="1695" class="1004" name="xor_ln430_fu_1695">
<pin_list>
<pin id="1696" dir="0" index="0" bw="1" slack="0"/>
<pin id="1697" dir="0" index="1" bw="1" slack="0"/>
<pin id="1698" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln430/1 "/>
</bind>
</comp>

<comp id="1701" class="1004" name="or_ln430_fu_1701">
<pin_list>
<pin id="1702" dir="0" index="0" bw="1" slack="0"/>
<pin id="1703" dir="0" index="1" bw="1" slack="0"/>
<pin id="1704" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln430/1 "/>
</bind>
</comp>

<comp id="1707" class="1004" name="store_ln459_store_fu_1707">
<pin_list>
<pin id="1708" dir="0" index="0" bw="1" slack="0"/>
<pin id="1709" dir="0" index="1" bw="1" slack="0"/>
<pin id="1710" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln459/3 "/>
</bind>
</comp>

<comp id="1713" class="1004" name="or_ln463_fu_1713">
<pin_list>
<pin id="1714" dir="0" index="0" bw="1" slack="2"/>
<pin id="1715" dir="0" index="1" bw="1" slack="0"/>
<pin id="1716" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln463/3 "/>
</bind>
</comp>

<comp id="1718" class="1004" name="select_ln463_fu_1718">
<pin_list>
<pin id="1719" dir="0" index="0" bw="1" slack="2"/>
<pin id="1720" dir="0" index="1" bw="1" slack="0"/>
<pin id="1721" dir="0" index="2" bw="32" slack="0"/>
<pin id="1722" dir="1" index="3" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln463/3 "/>
</bind>
</comp>

<comp id="1725" class="1004" name="and_ln483_fu_1725">
<pin_list>
<pin id="1726" dir="0" index="0" bw="1" slack="2"/>
<pin id="1727" dir="0" index="1" bw="1" slack="2"/>
<pin id="1728" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln483/3 "/>
</bind>
</comp>

<comp id="1729" class="1004" name="in_pkt_data_fu_1729">
<pin_list>
<pin id="1730" dir="0" index="0" bw="44" slack="0"/>
<pin id="1731" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="in_pkt_data/3 "/>
</bind>
</comp>

<comp id="1733" class="1004" name="pre_id_fu_1733">
<pin_list>
<pin id="1734" dir="0" index="0" bw="32" slack="0"/>
<pin id="1735" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="pre_id/3 "/>
</bind>
</comp>

<comp id="1737" class="1004" name="trunc_ln486_1_fu_1737">
<pin_list>
<pin id="1738" dir="0" index="0" bw="32" slack="0"/>
<pin id="1739" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln486_1/3 "/>
</bind>
</comp>

<comp id="1741" class="1004" name="weight_fu_1741">
<pin_list>
<pin id="1742" dir="0" index="0" bw="8" slack="0"/>
<pin id="1743" dir="0" index="1" bw="32" slack="0"/>
<pin id="1744" dir="0" index="2" bw="5" slack="0"/>
<pin id="1745" dir="1" index="3" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="weight/3 "/>
</bind>
</comp>

<comp id="1749" class="1004" name="trunc_ln294_fu_1749">
<pin_list>
<pin id="1750" dir="0" index="0" bw="32" slack="0"/>
<pin id="1751" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln294/3 "/>
</bind>
</comp>

<comp id="1753" class="1004" name="lshr_ln3_fu_1753">
<pin_list>
<pin id="1754" dir="0" index="0" bw="3" slack="0"/>
<pin id="1755" dir="0" index="1" bw="32" slack="0"/>
<pin id="1756" dir="0" index="2" bw="3" slack="0"/>
<pin id="1757" dir="0" index="3" bw="4" slack="0"/>
<pin id="1758" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln3/3 "/>
</bind>
</comp>

<comp id="1763" class="1004" name="zext_ln294_fu_1763">
<pin_list>
<pin id="1764" dir="0" index="0" bw="3" slack="0"/>
<pin id="1765" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln294/3 "/>
</bind>
</comp>

<comp id="1775" class="1004" name="trunc_ln496_fu_1775">
<pin_list>
<pin id="1776" dir="0" index="0" bw="32" slack="1"/>
<pin id="1777" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln496/4 "/>
</bind>
</comp>

<comp id="1780" class="1004" name="tmp_3_fu_1780">
<pin_list>
<pin id="1781" dir="0" index="0" bw="8" slack="0"/>
<pin id="1782" dir="0" index="1" bw="3" slack="0"/>
<pin id="1783" dir="0" index="2" bw="8" slack="0"/>
<pin id="1784" dir="0" index="3" bw="3" slack="0"/>
<pin id="1785" dir="0" index="4" bw="8" slack="0"/>
<pin id="1786" dir="0" index="5" bw="3" slack="0"/>
<pin id="1787" dir="0" index="6" bw="8" slack="0"/>
<pin id="1788" dir="0" index="7" bw="3" slack="0"/>
<pin id="1789" dir="0" index="8" bw="8" slack="0"/>
<pin id="1790" dir="0" index="9" bw="3" slack="0"/>
<pin id="1791" dir="0" index="10" bw="8" slack="0"/>
<pin id="1792" dir="0" index="11" bw="3" slack="0"/>
<pin id="1793" dir="0" index="12" bw="8" slack="0"/>
<pin id="1794" dir="0" index="13" bw="3" slack="0"/>
<pin id="1795" dir="0" index="14" bw="8" slack="0"/>
<pin id="1796" dir="0" index="15" bw="3" slack="0"/>
<pin id="1797" dir="0" index="16" bw="8" slack="0"/>
<pin id="1798" dir="0" index="17" bw="8" slack="0"/>
<pin id="1799" dir="0" index="18" bw="3" slack="1"/>
<pin id="1800" dir="1" index="19" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="1819" class="1004" name="sext_ln294_fu_1819">
<pin_list>
<pin id="1820" dir="0" index="0" bw="8" slack="1"/>
<pin id="1821" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln294/5 "/>
</bind>
</comp>

<comp id="1822" class="1004" name="new_elig_fu_1822">
<pin_list>
<pin id="1823" dir="0" index="0" bw="8" slack="0"/>
<pin id="1824" dir="0" index="1" bw="7" slack="0"/>
<pin id="1825" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="new_elig/5 "/>
</bind>
</comp>

<comp id="1828" class="1004" name="tmp_14_fu_1828">
<pin_list>
<pin id="1829" dir="0" index="0" bw="2" slack="0"/>
<pin id="1830" dir="0" index="1" bw="9" slack="0"/>
<pin id="1831" dir="0" index="2" bw="4" slack="0"/>
<pin id="1832" dir="0" index="3" bw="5" slack="0"/>
<pin id="1833" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/5 "/>
</bind>
</comp>

<comp id="1838" class="1004" name="icmp_ln295_fu_1838">
<pin_list>
<pin id="1839" dir="0" index="0" bw="2" slack="0"/>
<pin id="1840" dir="0" index="1" bw="1" slack="0"/>
<pin id="1841" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln295/5 "/>
</bind>
</comp>

<comp id="1844" class="1004" name="trunc_ln295_fu_1844">
<pin_list>
<pin id="1845" dir="0" index="0" bw="9" slack="0"/>
<pin id="1846" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln295/5 "/>
</bind>
</comp>

<comp id="1848" class="1004" name="select_ln295_fu_1848">
<pin_list>
<pin id="1849" dir="0" index="0" bw="1" slack="0"/>
<pin id="1850" dir="0" index="1" bw="8" slack="0"/>
<pin id="1851" dir="0" index="2" bw="8" slack="0"/>
<pin id="1852" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln295/5 "/>
</bind>
</comp>

<comp id="1856" class="1004" name="switch_ln295_fu_1856">
<pin_list>
<pin id="1857" dir="0" index="0" bw="3" slack="2"/>
<pin id="1858" dir="0" index="1" bw="1" slack="0"/>
<pin id="1859" dir="0" index="2" bw="1" slack="0"/>
<pin id="1860" dir="0" index="3" bw="3" slack="0"/>
<pin id="1861" dir="0" index="4" bw="3" slack="0"/>
<pin id="1862" dir="0" index="5" bw="3" slack="0"/>
<pin id="1863" dir="0" index="6" bw="3" slack="0"/>
<pin id="1864" dir="0" index="7" bw="2" slack="0"/>
<pin id="1865" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="switch(3) " fcode="switch"/>
<opset="switch_ln295/5 "/>
</bind>
</comp>

<comp id="1873" class="1004" name="add_ln500_fu_1873">
<pin_list>
<pin id="1874" dir="0" index="0" bw="32" slack="3"/>
<pin id="1875" dir="0" index="1" bw="1" slack="0"/>
<pin id="1876" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln500/6 "/>
</bind>
</comp>

<comp id="1880" class="1004" name="store_ln432_store_fu_1880">
<pin_list>
<pin id="1881" dir="0" index="0" bw="32" slack="0"/>
<pin id="1882" dir="0" index="1" bw="32" slack="0"/>
<pin id="1883" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln432/6 "/>
</bind>
</comp>

<comp id="1886" class="1004" name="trunc_ln517_fu_1886">
<pin_list>
<pin id="1887" dir="0" index="0" bw="32" slack="3"/>
<pin id="1888" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln517/6 "/>
</bind>
</comp>

<comp id="1890" class="1004" name="out_pkt_data_fu_1890">
<pin_list>
<pin id="1891" dir="0" index="0" bw="32" slack="0"/>
<pin id="1892" dir="0" index="1" bw="16" slack="0"/>
<pin id="1893" dir="0" index="2" bw="8" slack="5"/>
<pin id="1894" dir="0" index="3" bw="8" slack="5"/>
<pin id="1895" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="out_pkt_data/6 "/>
</bind>
</comp>

<comp id="1899" class="1004" name="trunc_ln301_fu_1899">
<pin_list>
<pin id="1900" dir="0" index="0" bw="8" slack="6"/>
<pin id="1901" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln301/7 "/>
</bind>
</comp>

<comp id="1902" class="1004" name="lshr_ln4_fu_1902">
<pin_list>
<pin id="1903" dir="0" index="0" bw="3" slack="0"/>
<pin id="1904" dir="0" index="1" bw="8" slack="6"/>
<pin id="1905" dir="0" index="2" bw="3" slack="0"/>
<pin id="1906" dir="0" index="3" bw="4" slack="0"/>
<pin id="1907" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln4/7 "/>
</bind>
</comp>

<comp id="1911" class="1004" name="zext_ln301_fu_1911">
<pin_list>
<pin id="1912" dir="0" index="0" bw="3" slack="0"/>
<pin id="1913" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln301/7 "/>
</bind>
</comp>

<comp id="1923" class="1004" name="tmp_8_fu_1923">
<pin_list>
<pin id="1924" dir="0" index="0" bw="8" slack="0"/>
<pin id="1925" dir="0" index="1" bw="3" slack="0"/>
<pin id="1926" dir="0" index="2" bw="8" slack="0"/>
<pin id="1927" dir="0" index="3" bw="3" slack="0"/>
<pin id="1928" dir="0" index="4" bw="8" slack="0"/>
<pin id="1929" dir="0" index="5" bw="3" slack="0"/>
<pin id="1930" dir="0" index="6" bw="8" slack="0"/>
<pin id="1931" dir="0" index="7" bw="3" slack="0"/>
<pin id="1932" dir="0" index="8" bw="8" slack="0"/>
<pin id="1933" dir="0" index="9" bw="3" slack="0"/>
<pin id="1934" dir="0" index="10" bw="8" slack="0"/>
<pin id="1935" dir="0" index="11" bw="3" slack="0"/>
<pin id="1936" dir="0" index="12" bw="8" slack="0"/>
<pin id="1937" dir="0" index="13" bw="3" slack="0"/>
<pin id="1938" dir="0" index="14" bw="8" slack="0"/>
<pin id="1939" dir="0" index="15" bw="3" slack="0"/>
<pin id="1940" dir="0" index="16" bw="8" slack="0"/>
<pin id="1941" dir="0" index="17" bw="8" slack="0"/>
<pin id="1942" dir="0" index="18" bw="3" slack="1"/>
<pin id="1943" dir="1" index="19" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_8/8 "/>
</bind>
</comp>

<comp id="1962" class="1004" name="sext_ln301_fu_1962">
<pin_list>
<pin id="1963" dir="0" index="0" bw="8" slack="1"/>
<pin id="1964" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln301/9 "/>
</bind>
</comp>

<comp id="1965" class="1004" name="new_elig_1_fu_1965">
<pin_list>
<pin id="1966" dir="0" index="0" bw="8" slack="0"/>
<pin id="1967" dir="0" index="1" bw="7" slack="0"/>
<pin id="1968" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="new_elig_1/9 "/>
</bind>
</comp>

<comp id="1971" class="1004" name="tmp_15_fu_1971">
<pin_list>
<pin id="1972" dir="0" index="0" bw="2" slack="0"/>
<pin id="1973" dir="0" index="1" bw="9" slack="0"/>
<pin id="1974" dir="0" index="2" bw="4" slack="0"/>
<pin id="1975" dir="0" index="3" bw="5" slack="0"/>
<pin id="1976" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/9 "/>
</bind>
</comp>

<comp id="1981" class="1004" name="icmp_ln302_fu_1981">
<pin_list>
<pin id="1982" dir="0" index="0" bw="2" slack="0"/>
<pin id="1983" dir="0" index="1" bw="1" slack="0"/>
<pin id="1984" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln302/9 "/>
</bind>
</comp>

<comp id="1987" class="1004" name="trunc_ln302_fu_1987">
<pin_list>
<pin id="1988" dir="0" index="0" bw="9" slack="0"/>
<pin id="1989" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln302/9 "/>
</bind>
</comp>

<comp id="1991" class="1004" name="select_ln302_fu_1991">
<pin_list>
<pin id="1992" dir="0" index="0" bw="1" slack="0"/>
<pin id="1993" dir="0" index="1" bw="8" slack="0"/>
<pin id="1994" dir="0" index="2" bw="8" slack="0"/>
<pin id="1995" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln302/9 "/>
</bind>
</comp>

<comp id="1999" class="1004" name="switch_ln302_fu_1999">
<pin_list>
<pin id="2000" dir="0" index="0" bw="3" slack="2"/>
<pin id="2001" dir="0" index="1" bw="1" slack="0"/>
<pin id="2002" dir="0" index="2" bw="1" slack="0"/>
<pin id="2003" dir="0" index="3" bw="3" slack="0"/>
<pin id="2004" dir="0" index="4" bw="3" slack="0"/>
<pin id="2005" dir="0" index="5" bw="3" slack="0"/>
<pin id="2006" dir="0" index="6" bw="3" slack="0"/>
<pin id="2007" dir="0" index="7" bw="2" slack="0"/>
<pin id="2008" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="switch(3) " fcode="switch"/>
<opset="switch_ln302/9 "/>
</bind>
</comp>

<comp id="2016" class="1004" name="and_ln536_fu_2016">
<pin_list>
<pin id="2017" dir="0" index="0" bw="1" slack="9"/>
<pin id="2018" dir="0" index="1" bw="1" slack="9"/>
<pin id="2019" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln536/10 "/>
</bind>
</comp>

<comp id="2020" class="1004" name="read_row_load_load_fu_2020">
<pin_list>
<pin id="2021" dir="0" index="0" bw="6" slack="0"/>
<pin id="2022" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="read_row_load/14 "/>
</bind>
</comp>

<comp id="2024" class="1004" name="read_col_load_load_fu_2024">
<pin_list>
<pin id="2025" dir="0" index="0" bw="6" slack="0"/>
<pin id="2026" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="read_col_load/14 "/>
</bind>
</comp>

<comp id="2028" class="1004" name="trunc_ln552_fu_2028">
<pin_list>
<pin id="2029" dir="0" index="0" bw="6" slack="0"/>
<pin id="2030" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln552/14 "/>
</bind>
</comp>

<comp id="2032" class="1004" name="trunc_ln552_1_fu_2032">
<pin_list>
<pin id="2033" dir="0" index="0" bw="6" slack="0"/>
<pin id="2034" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln552_1/14 "/>
</bind>
</comp>

<comp id="2036" class="1004" name="lshr_ln552_1_fu_2036">
<pin_list>
<pin id="2037" dir="0" index="0" bw="4" slack="0"/>
<pin id="2038" dir="0" index="1" bw="6" slack="0"/>
<pin id="2039" dir="0" index="2" bw="3" slack="0"/>
<pin id="2040" dir="0" index="3" bw="4" slack="0"/>
<pin id="2041" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln552_1/14 "/>
</bind>
</comp>

<comp id="2046" class="1004" name="tmp_7_fu_2046">
<pin_list>
<pin id="2047" dir="0" index="0" bw="5" slack="0"/>
<pin id="2048" dir="0" index="1" bw="6" slack="0"/>
<pin id="2049" dir="0" index="2" bw="1" slack="0"/>
<pin id="2050" dir="0" index="3" bw="4" slack="0"/>
<pin id="2051" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/14 "/>
</bind>
</comp>

<comp id="2056" class="1004" name="tmp_2_fu_2056">
<pin_list>
<pin id="2057" dir="0" index="0" bw="9" slack="0"/>
<pin id="2058" dir="0" index="1" bw="5" slack="0"/>
<pin id="2059" dir="0" index="2" bw="4" slack="0"/>
<pin id="2060" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/14 "/>
</bind>
</comp>

<comp id="2064" class="1004" name="zext_ln552_2_fu_2064">
<pin_list>
<pin id="2065" dir="0" index="0" bw="9" slack="0"/>
<pin id="2066" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln552_2/14 "/>
</bind>
</comp>

<comp id="2076" class="1004" name="select_ln552_fu_2076">
<pin_list>
<pin id="2077" dir="0" index="0" bw="1" slack="1"/>
<pin id="2078" dir="0" index="1" bw="8" slack="0"/>
<pin id="2079" dir="0" index="2" bw="8" slack="0"/>
<pin id="2080" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln552/15 "/>
</bind>
</comp>

<comp id="2083" class="1004" name="select_ln552_1_fu_2083">
<pin_list>
<pin id="2084" dir="0" index="0" bw="1" slack="1"/>
<pin id="2085" dir="0" index="1" bw="8" slack="0"/>
<pin id="2086" dir="0" index="2" bw="8" slack="0"/>
<pin id="2087" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln552_1/15 "/>
</bind>
</comp>

<comp id="2090" class="1004" name="select_ln552_2_fu_2090">
<pin_list>
<pin id="2091" dir="0" index="0" bw="1" slack="1"/>
<pin id="2092" dir="0" index="1" bw="8" slack="0"/>
<pin id="2093" dir="0" index="2" bw="8" slack="0"/>
<pin id="2094" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln552_2/15 "/>
</bind>
</comp>

<comp id="2097" class="1004" name="select_ln552_3_fu_2097">
<pin_list>
<pin id="2098" dir="0" index="0" bw="1" slack="1"/>
<pin id="2099" dir="0" index="1" bw="8" slack="0"/>
<pin id="2100" dir="0" index="2" bw="8" slack="0"/>
<pin id="2101" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln552_3/15 "/>
</bind>
</comp>

<comp id="2104" class="1004" name="tmp_s_fu_2104">
<pin_list>
<pin id="2105" dir="0" index="0" bw="8" slack="0"/>
<pin id="2106" dir="0" index="1" bw="2" slack="0"/>
<pin id="2107" dir="0" index="2" bw="8" slack="0"/>
<pin id="2108" dir="0" index="3" bw="2" slack="0"/>
<pin id="2109" dir="0" index="4" bw="8" slack="0"/>
<pin id="2110" dir="0" index="5" bw="2" slack="0"/>
<pin id="2111" dir="0" index="6" bw="8" slack="0"/>
<pin id="2112" dir="0" index="7" bw="2" slack="0"/>
<pin id="2113" dir="0" index="8" bw="8" slack="0"/>
<pin id="2114" dir="0" index="9" bw="8" slack="0"/>
<pin id="2115" dir="0" index="10" bw="2" slack="1"/>
<pin id="2116" dir="1" index="11" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_s/15 "/>
</bind>
</comp>

<comp id="2127" class="1004" name="zext_ln551_fu_2127">
<pin_list>
<pin id="2128" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="2129" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln551/16 "/>
</bind>
</comp>

<comp id="2130" class="1004" name="zext_ln552_fu_2130">
<pin_list>
<pin id="2131" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="2132" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln552/16 "/>
</bind>
</comp>

<comp id="2133" class="1004" name="w_pkt_data_fu_2133">
<pin_list>
<pin id="2134" dir="0" index="0" bw="24" slack="0"/>
<pin id="2135" dir="0" index="1" bw="8" slack="1"/>
<pin id="2136" dir="0" index="2" bw="6" slack="0"/>
<pin id="2137" dir="0" index="3" bw="6" slack="0"/>
<pin id="2138" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="w_pkt_data/16 "/>
</bind>
</comp>

<comp id="2142" class="1004" name="zext_ln552_3_fu_2142">
<pin_list>
<pin id="2143" dir="0" index="0" bw="24" slack="0"/>
<pin id="2144" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln552_3/16 "/>
</bind>
</comp>

<comp id="2147" class="1004" name="icmp_ln555_fu_2147">
<pin_list>
<pin id="2148" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="2149" dir="0" index="1" bw="1" slack="0"/>
<pin id="2150" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln555/16 "/>
</bind>
</comp>

<comp id="2152" class="1004" name="icmp_ln555_1_fu_2152">
<pin_list>
<pin id="2153" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="2154" dir="0" index="1" bw="1" slack="0"/>
<pin id="2155" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln555_1/16 "/>
</bind>
</comp>

<comp id="2157" class="1004" name="w_pkt_last_fu_2157">
<pin_list>
<pin id="2158" dir="0" index="0" bw="1" slack="0"/>
<pin id="2159" dir="0" index="1" bw="1" slack="0"/>
<pin id="2160" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="w_pkt_last/16 "/>
</bind>
</comp>

<comp id="2164" class="1004" name="zext_ln551_1_fu_2164">
<pin_list>
<pin id="2165" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="2166" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln551_1/17 "/>
</bind>
</comp>

<comp id="2167" class="1004" name="zext_ln552_1_fu_2167">
<pin_list>
<pin id="2168" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="2169" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln552_1/17 "/>
</bind>
</comp>

<comp id="2170" class="1004" name="add_ln561_fu_2170">
<pin_list>
<pin id="2171" dir="0" index="0" bw="6" slack="0"/>
<pin id="2172" dir="0" index="1" bw="1" slack="0"/>
<pin id="2173" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln561/17 "/>
</bind>
</comp>

<comp id="2176" class="1004" name="trunc_ln562_fu_2176">
<pin_list>
<pin id="2177" dir="0" index="0" bw="7" slack="0"/>
<pin id="2178" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln562/17 "/>
</bind>
</comp>

<comp id="2181" class="1004" name="tmp_16_fu_2181">
<pin_list>
<pin id="2182" dir="0" index="0" bw="1" slack="0"/>
<pin id="2183" dir="0" index="1" bw="7" slack="0"/>
<pin id="2184" dir="0" index="2" bw="4" slack="0"/>
<pin id="2185" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_16/17 "/>
</bind>
</comp>

<comp id="2189" class="1004" name="add_ln564_fu_2189">
<pin_list>
<pin id="2190" dir="0" index="0" bw="6" slack="0"/>
<pin id="2191" dir="0" index="1" bw="1" slack="0"/>
<pin id="2192" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln564/17 "/>
</bind>
</comp>

<comp id="2195" class="1004" name="trunc_ln565_fu_2195">
<pin_list>
<pin id="2196" dir="0" index="0" bw="7" slack="0"/>
<pin id="2197" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln565/17 "/>
</bind>
</comp>

<comp id="2199" class="1004" name="tmp_17_fu_2199">
<pin_list>
<pin id="2200" dir="0" index="0" bw="1" slack="0"/>
<pin id="2201" dir="0" index="1" bw="7" slack="0"/>
<pin id="2202" dir="0" index="2" bw="4" slack="0"/>
<pin id="2203" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_17/17 "/>
</bind>
</comp>

<comp id="2207" class="1004" name="select_ln565_fu_2207">
<pin_list>
<pin id="2208" dir="0" index="0" bw="1" slack="0"/>
<pin id="2209" dir="0" index="1" bw="1" slack="0"/>
<pin id="2210" dir="0" index="2" bw="6" slack="0"/>
<pin id="2211" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln565/17 "/>
</bind>
</comp>

<comp id="2215" class="1004" name="store_ln565_store_fu_2215">
<pin_list>
<pin id="2216" dir="0" index="0" bw="6" slack="0"/>
<pin id="2217" dir="0" index="1" bw="6" slack="0"/>
<pin id="2218" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln565/17 "/>
</bind>
</comp>

<comp id="2221" class="1004" name="store_ln561_store_fu_2221">
<pin_list>
<pin id="2222" dir="0" index="0" bw="6" slack="0"/>
<pin id="2223" dir="0" index="1" bw="6" slack="0"/>
<pin id="2224" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln561/17 "/>
</bind>
</comp>

<comp id="2227" class="1004" name="add_ln575_fu_2227">
<pin_list>
<pin id="2228" dir="0" index="0" bw="32" slack="14"/>
<pin id="2229" dir="0" index="1" bw="1" slack="0"/>
<pin id="2230" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln575/17 "/>
</bind>
</comp>

<comp id="2233" class="1004" name="or_ln574_fu_2233">
<pin_list>
<pin id="2234" dir="0" index="0" bw="1" slack="16"/>
<pin id="2235" dir="0" index="1" bw="1" slack="14"/>
<pin id="2236" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln574/17 "/>
</bind>
</comp>

<comp id="2238" class="1004" name="select_ln574_fu_2238">
<pin_list>
<pin id="2239" dir="0" index="0" bw="1" slack="16"/>
<pin id="2240" dir="0" index="1" bw="32" slack="0"/>
<pin id="2241" dir="0" index="2" bw="1" slack="0"/>
<pin id="2242" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln574/17 "/>
</bind>
</comp>

<comp id="2245" class="1004" name="status_fu_2245">
<pin_list>
<pin id="2246" dir="0" index="0" bw="5" slack="0"/>
<pin id="2247" dir="0" index="1" bw="1" slack="16"/>
<pin id="2248" dir="0" index="2" bw="1" slack="0"/>
<pin id="2249" dir="0" index="3" bw="1" slack="16"/>
<pin id="2250" dir="0" index="4" bw="1" slack="16"/>
<pin id="2251" dir="0" index="5" bw="1" slack="16"/>
<pin id="2252" dir="1" index="6" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="status/17 "/>
</bind>
</comp>

<comp id="2255" class="1004" name="zext_ln587_fu_2255">
<pin_list>
<pin id="2256" dir="0" index="0" bw="5" slack="0"/>
<pin id="2257" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln587/17 "/>
</bind>
</comp>

<comp id="2260" class="1004" name="store_ln431_store_fu_2260">
<pin_list>
<pin id="2261" dir="0" index="0" bw="32" slack="0"/>
<pin id="2262" dir="0" index="1" bw="32" slack="0"/>
<pin id="2263" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln431/17 "/>
</bind>
</comp>

<comp id="2266" class="1004" name="weight_sum_loc_load_load_fu_2266">
<pin_list>
<pin id="2267" dir="0" index="0" bw="14" slack="18"/>
<pin id="2268" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_sum_loc_load/19 "/>
</bind>
</comp>

<comp id="2269" class="1004" name="sext_ln595_fu_2269">
<pin_list>
<pin id="2270" dir="0" index="0" bw="14" slack="0"/>
<pin id="2271" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln595/19 "/>
</bind>
</comp>

<comp id="2274" class="1005" name="snn_busy_read_reg_2274">
<pin_list>
<pin id="2275" dir="0" index="0" bw="1" slack="16"/>
<pin id="2276" dir="1" index="1" bw="1" slack="16"/>
</pin_list>
<bind>
<opset="snn_busy_read "/>
</bind>
</comp>

<comp id="2279" class="1005" name="snn_ready_read_reg_2279">
<pin_list>
<pin id="2280" dir="0" index="0" bw="1" slack="16"/>
<pin id="2281" dir="1" index="1" bw="1" slack="16"/>
</pin_list>
<bind>
<opset="snn_ready_read "/>
</bind>
</comp>

<comp id="2284" class="1005" name="spike_out_weight_read_reg_2284">
<pin_list>
<pin id="2285" dir="0" index="0" bw="8" slack="5"/>
<pin id="2286" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="spike_out_weight_read "/>
</bind>
</comp>

<comp id="2289" class="1005" name="spike_out_neuron_id_read_reg_2289">
<pin_list>
<pin id="2290" dir="0" index="0" bw="8" slack="5"/>
<pin id="2291" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="spike_out_neuron_id_read "/>
</bind>
</comp>

<comp id="2297" class="1005" name="spike_out_valid_read_reg_2297">
<pin_list>
<pin id="2298" dir="0" index="0" bw="1" slack="5"/>
<pin id="2299" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="spike_out_valid_read "/>
</bind>
</comp>

<comp id="2301" class="1005" name="spike_in_ready_read_reg_2301">
<pin_list>
<pin id="2302" dir="0" index="0" bw="1" slack="2"/>
<pin id="2303" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="spike_in_ready_read "/>
</bind>
</comp>

<comp id="2306" class="1005" name="reward_signal_read_reg_2306">
<pin_list>
<pin id="2307" dir="0" index="0" bw="8" slack="10"/>
<pin id="2308" dir="1" index="1" bw="8" slack="10"/>
</pin_list>
<bind>
<opset="reward_signal_read "/>
</bind>
</comp>

<comp id="2311" class="1005" name="weight_sum_loc_reg_2311">
<pin_list>
<pin id="2312" dir="0" index="0" bw="14" slack="16"/>
<pin id="2313" dir="1" index="1" bw="14" slack="16"/>
</pin_list>
<bind>
<opset="weight_sum_loc "/>
</bind>
</comp>

<comp id="2317" class="1005" name="learning_params_rstdp_enable_reg_2317">
<pin_list>
<pin id="2318" dir="0" index="0" bw="1" slack="9"/>
<pin id="2319" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="learning_params_rstdp_enable "/>
</bind>
</comp>

<comp id="2323" class="1005" name="enable_reg_2323">
<pin_list>
<pin id="2324" dir="0" index="0" bw="1" slack="2"/>
<pin id="2325" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="enable "/>
</bind>
</comp>

<comp id="2331" class="1005" name="reset_reg_2331">
<pin_list>
<pin id="2332" dir="0" index="0" bw="1" slack="2"/>
<pin id="2333" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="reset "/>
</bind>
</comp>

<comp id="2336" class="1005" name="clear_counters_reg_2336">
<pin_list>
<pin id="2337" dir="0" index="0" bw="1" slack="2"/>
<pin id="2338" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="clear_counters "/>
</bind>
</comp>

<comp id="2342" class="1005" name="learning_enable_reg_2342">
<pin_list>
<pin id="2343" dir="0" index="0" bw="1" slack="2"/>
<pin id="2344" dir="1" index="1" bw="1" slack="16"/>
</pin_list>
<bind>
<opset="learning_enable "/>
</bind>
</comp>

<comp id="2347" class="1005" name="weight_read_mode_reg_2347">
<pin_list>
<pin id="2348" dir="0" index="0" bw="1" slack="13"/>
<pin id="2349" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="weight_read_mode "/>
</bind>
</comp>

<comp id="2351" class="1005" name="apply_reward_reg_2351">
<pin_list>
<pin id="2352" dir="0" index="0" bw="1" slack="9"/>
<pin id="2353" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="apply_reward "/>
</bind>
</comp>

<comp id="2356" class="1005" name="threshold_reg_2356">
<pin_list>
<pin id="2357" dir="0" index="0" bw="16" slack="2"/>
<pin id="2358" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="threshold "/>
</bind>
</comp>

<comp id="2361" class="1005" name="leak_rate_reg_2361">
<pin_list>
<pin id="2362" dir="0" index="0" bw="16" slack="2"/>
<pin id="2363" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="leak_rate "/>
</bind>
</comp>

<comp id="2366" class="1005" name="initialized_load_reg_2366">
<pin_list>
<pin id="2367" dir="0" index="0" bw="1" slack="1"/>
<pin id="2368" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="initialized_load "/>
</bind>
</comp>

<comp id="2376" class="1005" name="or_ln430_reg_2376">
<pin_list>
<pin id="2377" dir="0" index="0" bw="1" slack="2"/>
<pin id="2378" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln430 "/>
</bind>
</comp>

<comp id="2380" class="1005" name="or_ln463_reg_2380">
<pin_list>
<pin id="2381" dir="0" index="0" bw="1" slack="3"/>
<pin id="2382" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="or_ln463 "/>
</bind>
</comp>

<comp id="2386" class="1005" name="select_ln463_reg_2386">
<pin_list>
<pin id="2387" dir="0" index="0" bw="32" slack="3"/>
<pin id="2388" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="select_ln463 "/>
</bind>
</comp>

<comp id="2393" class="1005" name="and_ln483_reg_2393">
<pin_list>
<pin id="2394" dir="0" index="0" bw="1" slack="3"/>
<pin id="2395" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln483 "/>
</bind>
</comp>

<comp id="2397" class="1005" name="tmp_reg_2397">
<pin_list>
<pin id="2398" dir="0" index="0" bw="1" slack="3"/>
<pin id="2399" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="2401" class="1005" name="pre_id_reg_2401">
<pin_list>
<pin id="2402" dir="0" index="0" bw="8" slack="3"/>
<pin id="2403" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="pre_id "/>
</bind>
</comp>

<comp id="2406" class="1005" name="trunc_ln486_1_reg_2406">
<pin_list>
<pin id="2407" dir="0" index="0" bw="6" slack="1"/>
<pin id="2408" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln486_1 "/>
</bind>
</comp>

<comp id="2411" class="1005" name="weight_reg_2411">
<pin_list>
<pin id="2412" dir="0" index="0" bw="8" slack="3"/>
<pin id="2413" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="weight "/>
</bind>
</comp>

<comp id="2416" class="1005" name="trunc_ln294_reg_2416">
<pin_list>
<pin id="2417" dir="0" index="0" bw="3" slack="1"/>
<pin id="2418" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln294 "/>
</bind>
</comp>

<comp id="2422" class="1005" name="p_ZL15pre_eligibility_0_addr_reg_2422">
<pin_list>
<pin id="2423" dir="0" index="0" bw="3" slack="1"/>
<pin id="2424" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL15pre_eligibility_0_addr "/>
</bind>
</comp>

<comp id="2428" class="1005" name="p_ZL15pre_eligibility_1_addr_reg_2428">
<pin_list>
<pin id="2429" dir="0" index="0" bw="3" slack="1"/>
<pin id="2430" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL15pre_eligibility_1_addr "/>
</bind>
</comp>

<comp id="2434" class="1005" name="p_ZL15pre_eligibility_2_addr_reg_2434">
<pin_list>
<pin id="2435" dir="0" index="0" bw="3" slack="1"/>
<pin id="2436" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL15pre_eligibility_2_addr "/>
</bind>
</comp>

<comp id="2440" class="1005" name="p_ZL15pre_eligibility_3_addr_reg_2440">
<pin_list>
<pin id="2441" dir="0" index="0" bw="3" slack="1"/>
<pin id="2442" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL15pre_eligibility_3_addr "/>
</bind>
</comp>

<comp id="2446" class="1005" name="p_ZL15pre_eligibility_4_addr_reg_2446">
<pin_list>
<pin id="2447" dir="0" index="0" bw="3" slack="1"/>
<pin id="2448" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL15pre_eligibility_4_addr "/>
</bind>
</comp>

<comp id="2452" class="1005" name="p_ZL15pre_eligibility_5_addr_reg_2452">
<pin_list>
<pin id="2453" dir="0" index="0" bw="3" slack="1"/>
<pin id="2454" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL15pre_eligibility_5_addr "/>
</bind>
</comp>

<comp id="2458" class="1005" name="p_ZL15pre_eligibility_6_addr_reg_2458">
<pin_list>
<pin id="2459" dir="0" index="0" bw="3" slack="1"/>
<pin id="2460" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL15pre_eligibility_6_addr "/>
</bind>
</comp>

<comp id="2464" class="1005" name="p_ZL15pre_eligibility_7_addr_reg_2464">
<pin_list>
<pin id="2465" dir="0" index="0" bw="3" slack="1"/>
<pin id="2466" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL15pre_eligibility_7_addr "/>
</bind>
</comp>

<comp id="2470" class="1005" name="trunc_ln496_reg_2470">
<pin_list>
<pin id="2471" dir="0" index="0" bw="16" slack="1"/>
<pin id="2472" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln496 "/>
</bind>
</comp>

<comp id="2475" class="1005" name="tmp_3_reg_2475">
<pin_list>
<pin id="2476" dir="0" index="0" bw="8" slack="1"/>
<pin id="2477" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="2480" class="1005" name="select_ln295_reg_2480">
<pin_list>
<pin id="2481" dir="0" index="0" bw="8" slack="1"/>
<pin id="2482" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln295 "/>
</bind>
</comp>

<comp id="2492" class="1005" name="tmp_5_reg_2492">
<pin_list>
<pin id="2493" dir="0" index="0" bw="1" slack="4"/>
<pin id="2494" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="2496" class="1005" name="trunc_ln517_reg_2496">
<pin_list>
<pin id="2497" dir="0" index="0" bw="16" slack="1"/>
<pin id="2498" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln517 "/>
</bind>
</comp>

<comp id="2501" class="1005" name="out_pkt_data_reg_2501">
<pin_list>
<pin id="2502" dir="0" index="0" bw="32" slack="1"/>
<pin id="2503" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="out_pkt_data "/>
</bind>
</comp>

<comp id="2506" class="1005" name="trunc_ln301_reg_2506">
<pin_list>
<pin id="2507" dir="0" index="0" bw="3" slack="1"/>
<pin id="2508" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln301 "/>
</bind>
</comp>

<comp id="2512" class="1005" name="p_ZL16post_eligibility_0_addr_reg_2512">
<pin_list>
<pin id="2513" dir="0" index="0" bw="3" slack="1"/>
<pin id="2514" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL16post_eligibility_0_addr "/>
</bind>
</comp>

<comp id="2518" class="1005" name="p_ZL16post_eligibility_1_addr_reg_2518">
<pin_list>
<pin id="2519" dir="0" index="0" bw="3" slack="1"/>
<pin id="2520" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL16post_eligibility_1_addr "/>
</bind>
</comp>

<comp id="2524" class="1005" name="p_ZL16post_eligibility_2_addr_reg_2524">
<pin_list>
<pin id="2525" dir="0" index="0" bw="3" slack="1"/>
<pin id="2526" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL16post_eligibility_2_addr "/>
</bind>
</comp>

<comp id="2530" class="1005" name="p_ZL16post_eligibility_3_addr_reg_2530">
<pin_list>
<pin id="2531" dir="0" index="0" bw="3" slack="1"/>
<pin id="2532" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL16post_eligibility_3_addr "/>
</bind>
</comp>

<comp id="2536" class="1005" name="p_ZL16post_eligibility_4_addr_reg_2536">
<pin_list>
<pin id="2537" dir="0" index="0" bw="3" slack="1"/>
<pin id="2538" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL16post_eligibility_4_addr "/>
</bind>
</comp>

<comp id="2542" class="1005" name="p_ZL16post_eligibility_5_addr_reg_2542">
<pin_list>
<pin id="2543" dir="0" index="0" bw="3" slack="1"/>
<pin id="2544" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL16post_eligibility_5_addr "/>
</bind>
</comp>

<comp id="2548" class="1005" name="p_ZL16post_eligibility_6_addr_reg_2548">
<pin_list>
<pin id="2549" dir="0" index="0" bw="3" slack="1"/>
<pin id="2550" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL16post_eligibility_6_addr "/>
</bind>
</comp>

<comp id="2554" class="1005" name="p_ZL16post_eligibility_7_addr_reg_2554">
<pin_list>
<pin id="2555" dir="0" index="0" bw="3" slack="1"/>
<pin id="2556" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL16post_eligibility_7_addr "/>
</bind>
</comp>

<comp id="2560" class="1005" name="tmp_8_reg_2560">
<pin_list>
<pin id="2561" dir="0" index="0" bw="8" slack="1"/>
<pin id="2562" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="2565" class="1005" name="select_ln302_reg_2565">
<pin_list>
<pin id="2566" dir="0" index="0" bw="8" slack="1"/>
<pin id="2567" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln302 "/>
</bind>
</comp>

<comp id="2577" class="1005" name="and_ln536_reg_2577">
<pin_list>
<pin id="2578" dir="0" index="0" bw="1" slack="4"/>
<pin id="2579" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln536 "/>
</bind>
</comp>

<comp id="2581" class="1005" name="tmp_9_reg_2581">
<pin_list>
<pin id="2582" dir="0" index="0" bw="1" slack="3"/>
<pin id="2583" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="2591" class="1005" name="trunc_ln552_reg_2591">
<pin_list>
<pin id="2592" dir="0" index="0" bw="1" slack="1"/>
<pin id="2593" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln552 "/>
</bind>
</comp>

<comp id="2599" class="1005" name="trunc_ln552_1_reg_2599">
<pin_list>
<pin id="2600" dir="0" index="0" bw="2" slack="1"/>
<pin id="2601" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln552_1 "/>
</bind>
</comp>

<comp id="2604" class="1005" name="p_ZL13weight_memory_0_0_addr_1_reg_2604">
<pin_list>
<pin id="2605" dir="0" index="0" bw="9" slack="1"/>
<pin id="2606" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL13weight_memory_0_0_addr_1 "/>
</bind>
</comp>

<comp id="2609" class="1005" name="p_ZL13weight_memory_0_1_addr_1_reg_2609">
<pin_list>
<pin id="2610" dir="0" index="0" bw="9" slack="1"/>
<pin id="2611" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL13weight_memory_0_1_addr_1 "/>
</bind>
</comp>

<comp id="2614" class="1005" name="p_ZL13weight_memory_1_0_addr_1_reg_2614">
<pin_list>
<pin id="2615" dir="0" index="0" bw="9" slack="1"/>
<pin id="2616" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL13weight_memory_1_0_addr_1 "/>
</bind>
</comp>

<comp id="2619" class="1005" name="p_ZL13weight_memory_1_1_addr_1_reg_2619">
<pin_list>
<pin id="2620" dir="0" index="0" bw="9" slack="1"/>
<pin id="2621" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL13weight_memory_1_1_addr_1 "/>
</bind>
</comp>

<comp id="2624" class="1005" name="p_ZL13weight_memory_2_0_addr_1_reg_2624">
<pin_list>
<pin id="2625" dir="0" index="0" bw="9" slack="1"/>
<pin id="2626" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL13weight_memory_2_0_addr_1 "/>
</bind>
</comp>

<comp id="2629" class="1005" name="p_ZL13weight_memory_2_1_addr_1_reg_2629">
<pin_list>
<pin id="2630" dir="0" index="0" bw="9" slack="1"/>
<pin id="2631" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL13weight_memory_2_1_addr_1 "/>
</bind>
</comp>

<comp id="2634" class="1005" name="p_ZL13weight_memory_3_0_addr_1_reg_2634">
<pin_list>
<pin id="2635" dir="0" index="0" bw="9" slack="1"/>
<pin id="2636" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL13weight_memory_3_0_addr_1 "/>
</bind>
</comp>

<comp id="2639" class="1005" name="p_ZL13weight_memory_3_1_addr_1_reg_2639">
<pin_list>
<pin id="2640" dir="0" index="0" bw="9" slack="1"/>
<pin id="2641" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL13weight_memory_3_1_addr_1 "/>
</bind>
</comp>

<comp id="2644" class="1005" name="tmp_s_reg_2644">
<pin_list>
<pin id="2645" dir="0" index="0" bw="8" slack="1"/>
<pin id="2646" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="2649" class="1005" name="zext_ln552_3_reg_2649">
<pin_list>
<pin id="2650" dir="0" index="0" bw="32" slack="1"/>
<pin id="2651" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln552_3 "/>
</bind>
</comp>

<comp id="2654" class="1005" name="w_pkt_last_reg_2654">
<pin_list>
<pin id="2655" dir="0" index="0" bw="1" slack="1"/>
<pin id="2656" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="w_pkt_last "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="415"><net_src comp="220" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="420"><net_src comp="210" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="84" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="426"><net_src comp="210" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="82" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="432"><net_src comp="212" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="70" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="438"><net_src comp="212" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="68" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="210" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="66" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="450"><net_src comp="210" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="64" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="456"><net_src comp="214" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="56" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="462"><net_src comp="216" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="4" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="468"><net_src comp="218" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="2" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="474"><net_src comp="218" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="0" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="481"><net_src comp="310" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="482"><net_src comp="74" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="488"><net_src comp="310" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="489"><net_src comp="76" pin="0"/><net_sink comp="483" pin=1"/></net>

<net id="495"><net_src comp="312" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="496"><net_src comp="78" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="502"><net_src comp="312" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="503"><net_src comp="80" pin="0"/><net_sink comp="497" pin=1"/></net>

<net id="515"><net_src comp="314" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="516"><net_src comp="14" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="517"><net_src comp="16" pin="0"/><net_sink comp="504" pin=2"/></net>

<net id="518"><net_src comp="18" pin="0"/><net_sink comp="504" pin=3"/></net>

<net id="519"><net_src comp="20" pin="0"/><net_sink comp="504" pin=4"/></net>

<net id="520"><net_src comp="22" pin="0"/><net_sink comp="504" pin=5"/></net>

<net id="521"><net_src comp="24" pin="0"/><net_sink comp="504" pin=6"/></net>

<net id="522"><net_src comp="26" pin="0"/><net_sink comp="504" pin=7"/></net>

<net id="523"><net_src comp="258" pin="0"/><net_sink comp="504" pin=8"/></net>

<net id="534"><net_src comp="316" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="535"><net_src comp="14" pin="0"/><net_sink comp="524" pin=1"/></net>

<net id="536"><net_src comp="16" pin="0"/><net_sink comp="524" pin=2"/></net>

<net id="537"><net_src comp="18" pin="0"/><net_sink comp="524" pin=3"/></net>

<net id="538"><net_src comp="20" pin="0"/><net_sink comp="524" pin=4"/></net>

<net id="539"><net_src comp="22" pin="0"/><net_sink comp="524" pin=5"/></net>

<net id="540"><net_src comp="24" pin="0"/><net_sink comp="524" pin=6"/></net>

<net id="541"><net_src comp="26" pin="0"/><net_sink comp="524" pin=7"/></net>

<net id="553"><net_src comp="360" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="554"><net_src comp="28" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="555"><net_src comp="30" pin="0"/><net_sink comp="542" pin=2"/></net>

<net id="556"><net_src comp="32" pin="0"/><net_sink comp="542" pin=3"/></net>

<net id="557"><net_src comp="34" pin="0"/><net_sink comp="542" pin=4"/></net>

<net id="558"><net_src comp="36" pin="0"/><net_sink comp="542" pin=5"/></net>

<net id="559"><net_src comp="38" pin="0"/><net_sink comp="542" pin=6"/></net>

<net id="560"><net_src comp="40" pin="0"/><net_sink comp="542" pin=7"/></net>

<net id="561"><net_src comp="258" pin="0"/><net_sink comp="542" pin=8"/></net>

<net id="567"><net_src comp="310" pin="0"/><net_sink comp="562" pin=0"/></net>

<net id="568"><net_src comp="72" pin="0"/><net_sink comp="562" pin=1"/></net>

<net id="569"><net_src comp="542" pin="9"/><net_sink comp="562" pin=2"/></net>

<net id="587"><net_src comp="364" pin="0"/><net_sink comp="570" pin=0"/></net>

<net id="588"><net_src comp="28" pin="0"/><net_sink comp="570" pin=1"/></net>

<net id="589"><net_src comp="30" pin="0"/><net_sink comp="570" pin=2"/></net>

<net id="590"><net_src comp="32" pin="0"/><net_sink comp="570" pin=3"/></net>

<net id="591"><net_src comp="34" pin="0"/><net_sink comp="570" pin=4"/></net>

<net id="592"><net_src comp="36" pin="0"/><net_sink comp="570" pin=5"/></net>

<net id="593"><net_src comp="38" pin="0"/><net_sink comp="570" pin=6"/></net>

<net id="594"><net_src comp="40" pin="0"/><net_sink comp="570" pin=7"/></net>

<net id="595"><net_src comp="366" pin="0"/><net_sink comp="570" pin=9"/></net>

<net id="596"><net_src comp="366" pin="0"/><net_sink comp="570" pin=10"/></net>

<net id="597"><net_src comp="278" pin="0"/><net_sink comp="570" pin=11"/></net>

<net id="598"><net_src comp="302" pin="0"/><net_sink comp="570" pin=12"/></net>

<net id="599"><net_src comp="278" pin="0"/><net_sink comp="570" pin=13"/></net>

<net id="600"><net_src comp="278" pin="0"/><net_sink comp="570" pin=14"/></net>

<net id="612"><net_src comp="360" pin="0"/><net_sink comp="601" pin=0"/></net>

<net id="613"><net_src comp="42" pin="0"/><net_sink comp="601" pin=1"/></net>

<net id="614"><net_src comp="44" pin="0"/><net_sink comp="601" pin=2"/></net>

<net id="615"><net_src comp="46" pin="0"/><net_sink comp="601" pin=3"/></net>

<net id="616"><net_src comp="48" pin="0"/><net_sink comp="601" pin=4"/></net>

<net id="617"><net_src comp="50" pin="0"/><net_sink comp="601" pin=5"/></net>

<net id="618"><net_src comp="52" pin="0"/><net_sink comp="601" pin=6"/></net>

<net id="619"><net_src comp="54" pin="0"/><net_sink comp="601" pin=7"/></net>

<net id="620"><net_src comp="258" pin="0"/><net_sink comp="601" pin=8"/></net>

<net id="638"><net_src comp="364" pin="0"/><net_sink comp="621" pin=0"/></net>

<net id="639"><net_src comp="42" pin="0"/><net_sink comp="621" pin=1"/></net>

<net id="640"><net_src comp="44" pin="0"/><net_sink comp="621" pin=2"/></net>

<net id="641"><net_src comp="46" pin="0"/><net_sink comp="621" pin=3"/></net>

<net id="642"><net_src comp="48" pin="0"/><net_sink comp="621" pin=4"/></net>

<net id="643"><net_src comp="50" pin="0"/><net_sink comp="621" pin=5"/></net>

<net id="644"><net_src comp="52" pin="0"/><net_sink comp="621" pin=6"/></net>

<net id="645"><net_src comp="54" pin="0"/><net_sink comp="621" pin=7"/></net>

<net id="646"><net_src comp="366" pin="0"/><net_sink comp="621" pin=9"/></net>

<net id="647"><net_src comp="366" pin="0"/><net_sink comp="621" pin=10"/></net>

<net id="648"><net_src comp="278" pin="0"/><net_sink comp="621" pin=11"/></net>

<net id="649"><net_src comp="278" pin="0"/><net_sink comp="621" pin=13"/></net>

<net id="650"><net_src comp="278" pin="0"/><net_sink comp="621" pin=14"/></net>

<net id="656"><net_src comp="404" pin="0"/><net_sink comp="651" pin=0"/></net>

<net id="657"><net_src comp="6" pin="0"/><net_sink comp="651" pin=1"/></net>

<net id="663"><net_src comp="404" pin="0"/><net_sink comp="658" pin=0"/></net>

<net id="664"><net_src comp="8" pin="0"/><net_sink comp="658" pin=1"/></net>

<net id="670"><net_src comp="404" pin="0"/><net_sink comp="665" pin=0"/></net>

<net id="671"><net_src comp="12" pin="0"/><net_sink comp="665" pin=1"/></net>

<net id="672"><net_src comp="406" pin="0"/><net_sink comp="665" pin=2"/></net>

<net id="678"><net_src comp="310" pin="0"/><net_sink comp="673" pin=0"/></net>

<net id="679"><net_src comp="58" pin="0"/><net_sink comp="673" pin=1"/></net>

<net id="685"><net_src comp="410" pin="0"/><net_sink comp="680" pin=0"/></net>

<net id="686"><net_src comp="60" pin="0"/><net_sink comp="680" pin=1"/></net>

<net id="692"><net_src comp="410" pin="0"/><net_sink comp="687" pin=0"/></net>

<net id="693"><net_src comp="62" pin="0"/><net_sink comp="687" pin=1"/></net>

<net id="699"><net_src comp="404" pin="0"/><net_sink comp="694" pin=0"/></net>

<net id="700"><net_src comp="10" pin="0"/><net_sink comp="694" pin=1"/></net>

<net id="706"><net_src comp="92" pin="0"/><net_sink comp="701" pin=0"/></net>

<net id="707"><net_src comp="324" pin="0"/><net_sink comp="701" pin=1"/></net>

<net id="713"><net_src comp="96" pin="0"/><net_sink comp="708" pin=0"/></net>

<net id="714"><net_src comp="324" pin="0"/><net_sink comp="708" pin=1"/></net>

<net id="720"><net_src comp="100" pin="0"/><net_sink comp="715" pin=0"/></net>

<net id="721"><net_src comp="324" pin="0"/><net_sink comp="715" pin=1"/></net>

<net id="727"><net_src comp="104" pin="0"/><net_sink comp="722" pin=0"/></net>

<net id="728"><net_src comp="324" pin="0"/><net_sink comp="722" pin=1"/></net>

<net id="734"><net_src comp="108" pin="0"/><net_sink comp="729" pin=0"/></net>

<net id="735"><net_src comp="324" pin="0"/><net_sink comp="729" pin=1"/></net>

<net id="741"><net_src comp="112" pin="0"/><net_sink comp="736" pin=0"/></net>

<net id="742"><net_src comp="324" pin="0"/><net_sink comp="736" pin=1"/></net>

<net id="748"><net_src comp="116" pin="0"/><net_sink comp="743" pin=0"/></net>

<net id="749"><net_src comp="324" pin="0"/><net_sink comp="743" pin=1"/></net>

<net id="755"><net_src comp="120" pin="0"/><net_sink comp="750" pin=0"/></net>

<net id="756"><net_src comp="324" pin="0"/><net_sink comp="750" pin=1"/></net>

<net id="762"><net_src comp="701" pin="3"/><net_sink comp="757" pin=0"/></net>

<net id="768"><net_src comp="708" pin="3"/><net_sink comp="763" pin=0"/></net>

<net id="774"><net_src comp="715" pin="3"/><net_sink comp="769" pin=0"/></net>

<net id="780"><net_src comp="722" pin="3"/><net_sink comp="775" pin=0"/></net>

<net id="786"><net_src comp="729" pin="3"/><net_sink comp="781" pin=0"/></net>

<net id="792"><net_src comp="736" pin="3"/><net_sink comp="787" pin=0"/></net>

<net id="798"><net_src comp="743" pin="3"/><net_sink comp="793" pin=0"/></net>

<net id="804"><net_src comp="750" pin="3"/><net_sink comp="799" pin=0"/></net>

<net id="842"><net_src comp="94" pin="0"/><net_sink comp="837" pin=0"/></net>

<net id="843"><net_src comp="324" pin="0"/><net_sink comp="837" pin=1"/></net>

<net id="849"><net_src comp="98" pin="0"/><net_sink comp="844" pin=0"/></net>

<net id="850"><net_src comp="324" pin="0"/><net_sink comp="844" pin=1"/></net>

<net id="856"><net_src comp="102" pin="0"/><net_sink comp="851" pin=0"/></net>

<net id="857"><net_src comp="324" pin="0"/><net_sink comp="851" pin=1"/></net>

<net id="863"><net_src comp="106" pin="0"/><net_sink comp="858" pin=0"/></net>

<net id="864"><net_src comp="324" pin="0"/><net_sink comp="858" pin=1"/></net>

<net id="870"><net_src comp="110" pin="0"/><net_sink comp="865" pin=0"/></net>

<net id="871"><net_src comp="324" pin="0"/><net_sink comp="865" pin=1"/></net>

<net id="877"><net_src comp="114" pin="0"/><net_sink comp="872" pin=0"/></net>

<net id="878"><net_src comp="324" pin="0"/><net_sink comp="872" pin=1"/></net>

<net id="884"><net_src comp="118" pin="0"/><net_sink comp="879" pin=0"/></net>

<net id="885"><net_src comp="324" pin="0"/><net_sink comp="879" pin=1"/></net>

<net id="891"><net_src comp="122" pin="0"/><net_sink comp="886" pin=0"/></net>

<net id="892"><net_src comp="324" pin="0"/><net_sink comp="886" pin=1"/></net>

<net id="898"><net_src comp="837" pin="3"/><net_sink comp="893" pin=0"/></net>

<net id="904"><net_src comp="844" pin="3"/><net_sink comp="899" pin=0"/></net>

<net id="910"><net_src comp="851" pin="3"/><net_sink comp="905" pin=0"/></net>

<net id="916"><net_src comp="858" pin="3"/><net_sink comp="911" pin=0"/></net>

<net id="922"><net_src comp="865" pin="3"/><net_sink comp="917" pin=0"/></net>

<net id="928"><net_src comp="872" pin="3"/><net_sink comp="923" pin=0"/></net>

<net id="934"><net_src comp="879" pin="3"/><net_sink comp="929" pin=0"/></net>

<net id="940"><net_src comp="886" pin="3"/><net_sink comp="935" pin=0"/></net>

<net id="978"><net_src comp="188" pin="0"/><net_sink comp="973" pin=0"/></net>

<net id="979"><net_src comp="324" pin="0"/><net_sink comp="973" pin=1"/></net>

<net id="985"><net_src comp="190" pin="0"/><net_sink comp="980" pin=0"/></net>

<net id="986"><net_src comp="324" pin="0"/><net_sink comp="980" pin=1"/></net>

<net id="992"><net_src comp="192" pin="0"/><net_sink comp="987" pin=0"/></net>

<net id="993"><net_src comp="324" pin="0"/><net_sink comp="987" pin=1"/></net>

<net id="999"><net_src comp="194" pin="0"/><net_sink comp="994" pin=0"/></net>

<net id="1000"><net_src comp="324" pin="0"/><net_sink comp="994" pin=1"/></net>

<net id="1006"><net_src comp="196" pin="0"/><net_sink comp="1001" pin=0"/></net>

<net id="1007"><net_src comp="324" pin="0"/><net_sink comp="1001" pin=1"/></net>

<net id="1013"><net_src comp="198" pin="0"/><net_sink comp="1008" pin=0"/></net>

<net id="1014"><net_src comp="324" pin="0"/><net_sink comp="1008" pin=1"/></net>

<net id="1020"><net_src comp="200" pin="0"/><net_sink comp="1015" pin=0"/></net>

<net id="1021"><net_src comp="324" pin="0"/><net_sink comp="1015" pin=1"/></net>

<net id="1027"><net_src comp="202" pin="0"/><net_sink comp="1022" pin=0"/></net>

<net id="1028"><net_src comp="324" pin="0"/><net_sink comp="1022" pin=1"/></net>

<net id="1034"><net_src comp="973" pin="3"/><net_sink comp="1029" pin=0"/></net>

<net id="1040"><net_src comp="980" pin="3"/><net_sink comp="1035" pin=0"/></net>

<net id="1046"><net_src comp="987" pin="3"/><net_sink comp="1041" pin=0"/></net>

<net id="1052"><net_src comp="994" pin="3"/><net_sink comp="1047" pin=0"/></net>

<net id="1058"><net_src comp="1001" pin="3"/><net_sink comp="1053" pin=0"/></net>

<net id="1064"><net_src comp="1008" pin="3"/><net_sink comp="1059" pin=0"/></net>

<net id="1070"><net_src comp="1015" pin="3"/><net_sink comp="1065" pin=0"/></net>

<net id="1076"><net_src comp="1022" pin="3"/><net_sink comp="1071" pin=0"/></net>

<net id="1080"><net_src comp="278" pin="0"/><net_sink comp="1077" pin=0"/></net>

<net id="1087"><net_src comp="302" pin="0"/><net_sink comp="1081" pin=0"/></net>

<net id="1088"><net_src comp="1077" pin="1"/><net_sink comp="1081" pin=2"/></net>

<net id="1089"><net_src comp="1081" pin="4"/><net_sink comp="1077" pin=0"/></net>

<net id="1099"><net_src comp="236" pin="0"/><net_sink comp="1093" pin=0"/></net>

<net id="1100"><net_src comp="1093" pin="4"/><net_sink comp="1090" pin=0"/></net>

<net id="1110"><net_src comp="236" pin="0"/><net_sink comp="1104" pin=0"/></net>

<net id="1114"><net_src comp="278" pin="0"/><net_sink comp="1111" pin=0"/></net>

<net id="1115"><net_src comp="1111" pin="1"/><net_sink comp="673" pin=2"/></net>

<net id="1124"><net_src comp="302" pin="0"/><net_sink comp="1116" pin=0"/></net>

<net id="1125"><net_src comp="1111" pin="1"/><net_sink comp="1116" pin=2"/></net>

<net id="1126"><net_src comp="1111" pin="1"/><net_sink comp="1116" pin=4"/></net>

<net id="1127"><net_src comp="1116" pin="6"/><net_sink comp="1111" pin=0"/></net>

<net id="1131"><net_src comp="358" pin="0"/><net_sink comp="1128" pin=0"/></net>

<net id="1132"><net_src comp="1128" pin="1"/><net_sink comp="680" pin=2"/></net>

<net id="1141"><net_src comp="1128" pin="1"/><net_sink comp="1133" pin=2"/></net>

<net id="1142"><net_src comp="1128" pin="1"/><net_sink comp="1133" pin=4"/></net>

<net id="1143"><net_src comp="1133" pin="6"/><net_sink comp="1128" pin=0"/></net>

<net id="1147"><net_src comp="358" pin="0"/><net_sink comp="1144" pin=0"/></net>

<net id="1148"><net_src comp="1144" pin="1"/><net_sink comp="687" pin=2"/></net>

<net id="1157"><net_src comp="1144" pin="1"/><net_sink comp="1149" pin=2"/></net>

<net id="1158"><net_src comp="1144" pin="1"/><net_sink comp="1149" pin=4"/></net>

<net id="1159"><net_src comp="1149" pin="6"/><net_sink comp="1144" pin=0"/></net>

<net id="1171"><net_src comp="302" pin="0"/><net_sink comp="1163" pin=0"/></net>

<net id="1175"><net_src comp="236" pin="0"/><net_sink comp="1172" pin=0"/></net>

<net id="1184"><net_src comp="1172" pin="1"/><net_sink comp="1176" pin=2"/></net>

<net id="1185"><net_src comp="1172" pin="1"/><net_sink comp="1176" pin=4"/></net>

<net id="1189"><net_src comp="1186" pin="1"/><net_sink comp="658" pin=2"/></net>

<net id="1198"><net_src comp="1190" pin="6"/><net_sink comp="1186" pin=0"/></net>

<net id="1208"><net_src comp="400" pin="0"/><net_sink comp="1202" pin=0"/></net>

<net id="1228"><net_src comp="304" pin="0"/><net_sink comp="1209" pin=0"/></net>

<net id="1229"><net_src comp="92" pin="0"/><net_sink comp="1209" pin=1"/></net>

<net id="1230"><net_src comp="94" pin="0"/><net_sink comp="1209" pin=2"/></net>

<net id="1231"><net_src comp="96" pin="0"/><net_sink comp="1209" pin=3"/></net>

<net id="1232"><net_src comp="98" pin="0"/><net_sink comp="1209" pin=4"/></net>

<net id="1233"><net_src comp="100" pin="0"/><net_sink comp="1209" pin=5"/></net>

<net id="1234"><net_src comp="102" pin="0"/><net_sink comp="1209" pin=6"/></net>

<net id="1235"><net_src comp="104" pin="0"/><net_sink comp="1209" pin=7"/></net>

<net id="1236"><net_src comp="106" pin="0"/><net_sink comp="1209" pin=8"/></net>

<net id="1237"><net_src comp="108" pin="0"/><net_sink comp="1209" pin=9"/></net>

<net id="1238"><net_src comp="110" pin="0"/><net_sink comp="1209" pin=10"/></net>

<net id="1239"><net_src comp="112" pin="0"/><net_sink comp="1209" pin=11"/></net>

<net id="1240"><net_src comp="114" pin="0"/><net_sink comp="1209" pin=12"/></net>

<net id="1241"><net_src comp="116" pin="0"/><net_sink comp="1209" pin=13"/></net>

<net id="1242"><net_src comp="118" pin="0"/><net_sink comp="1209" pin=14"/></net>

<net id="1243"><net_src comp="120" pin="0"/><net_sink comp="1209" pin=15"/></net>

<net id="1244"><net_src comp="122" pin="0"/><net_sink comp="1209" pin=16"/></net>

<net id="1280"><net_src comp="306" pin="0"/><net_sink comp="1245" pin=0"/></net>

<net id="1281"><net_src comp="124" pin="0"/><net_sink comp="1245" pin=1"/></net>

<net id="1282"><net_src comp="126" pin="0"/><net_sink comp="1245" pin=2"/></net>

<net id="1283"><net_src comp="128" pin="0"/><net_sink comp="1245" pin=3"/></net>

<net id="1284"><net_src comp="130" pin="0"/><net_sink comp="1245" pin=4"/></net>

<net id="1285"><net_src comp="132" pin="0"/><net_sink comp="1245" pin=5"/></net>

<net id="1286"><net_src comp="134" pin="0"/><net_sink comp="1245" pin=6"/></net>

<net id="1287"><net_src comp="136" pin="0"/><net_sink comp="1245" pin=7"/></net>

<net id="1288"><net_src comp="138" pin="0"/><net_sink comp="1245" pin=8"/></net>

<net id="1289"><net_src comp="140" pin="0"/><net_sink comp="1245" pin=9"/></net>

<net id="1290"><net_src comp="142" pin="0"/><net_sink comp="1245" pin=10"/></net>

<net id="1291"><net_src comp="144" pin="0"/><net_sink comp="1245" pin=11"/></net>

<net id="1292"><net_src comp="146" pin="0"/><net_sink comp="1245" pin=12"/></net>

<net id="1293"><net_src comp="148" pin="0"/><net_sink comp="1245" pin=13"/></net>

<net id="1294"><net_src comp="150" pin="0"/><net_sink comp="1245" pin=14"/></net>

<net id="1295"><net_src comp="152" pin="0"/><net_sink comp="1245" pin=15"/></net>

<net id="1296"><net_src comp="154" pin="0"/><net_sink comp="1245" pin=16"/></net>

<net id="1297"><net_src comp="156" pin="0"/><net_sink comp="1245" pin=17"/></net>

<net id="1298"><net_src comp="158" pin="0"/><net_sink comp="1245" pin=18"/></net>

<net id="1299"><net_src comp="160" pin="0"/><net_sink comp="1245" pin=19"/></net>

<net id="1300"><net_src comp="162" pin="0"/><net_sink comp="1245" pin=20"/></net>

<net id="1301"><net_src comp="164" pin="0"/><net_sink comp="1245" pin=21"/></net>

<net id="1302"><net_src comp="166" pin="0"/><net_sink comp="1245" pin=22"/></net>

<net id="1303"><net_src comp="168" pin="0"/><net_sink comp="1245" pin=23"/></net>

<net id="1304"><net_src comp="170" pin="0"/><net_sink comp="1245" pin=24"/></net>

<net id="1305"><net_src comp="172" pin="0"/><net_sink comp="1245" pin=25"/></net>

<net id="1306"><net_src comp="174" pin="0"/><net_sink comp="1245" pin=26"/></net>

<net id="1307"><net_src comp="176" pin="0"/><net_sink comp="1245" pin=27"/></net>

<net id="1308"><net_src comp="178" pin="0"/><net_sink comp="1245" pin=28"/></net>

<net id="1309"><net_src comp="180" pin="0"/><net_sink comp="1245" pin=29"/></net>

<net id="1310"><net_src comp="182" pin="0"/><net_sink comp="1245" pin=30"/></net>

<net id="1311"><net_src comp="184" pin="0"/><net_sink comp="1245" pin=31"/></net>

<net id="1312"><net_src comp="186" pin="0"/><net_sink comp="1245" pin=32"/></net>

<net id="1324"><net_src comp="308" pin="0"/><net_sink comp="1313" pin=0"/></net>

<net id="1325"><net_src comp="188" pin="0"/><net_sink comp="1313" pin=1"/></net>

<net id="1326"><net_src comp="190" pin="0"/><net_sink comp="1313" pin=2"/></net>

<net id="1327"><net_src comp="192" pin="0"/><net_sink comp="1313" pin=3"/></net>

<net id="1328"><net_src comp="194" pin="0"/><net_sink comp="1313" pin=4"/></net>

<net id="1329"><net_src comp="196" pin="0"/><net_sink comp="1313" pin=5"/></net>

<net id="1330"><net_src comp="198" pin="0"/><net_sink comp="1313" pin=6"/></net>

<net id="1331"><net_src comp="200" pin="0"/><net_sink comp="1313" pin=7"/></net>

<net id="1332"><net_src comp="202" pin="0"/><net_sink comp="1313" pin=8"/></net>

<net id="1379"><net_src comp="326" pin="0"/><net_sink comp="1333" pin=0"/></net>

<net id="1380"><net_src comp="124" pin="0"/><net_sink comp="1333" pin=3"/></net>

<net id="1381"><net_src comp="132" pin="0"/><net_sink comp="1333" pin=4"/></net>

<net id="1382"><net_src comp="140" pin="0"/><net_sink comp="1333" pin=5"/></net>

<net id="1383"><net_src comp="148" pin="0"/><net_sink comp="1333" pin=6"/></net>

<net id="1384"><net_src comp="156" pin="0"/><net_sink comp="1333" pin=7"/></net>

<net id="1385"><net_src comp="164" pin="0"/><net_sink comp="1333" pin=8"/></net>

<net id="1386"><net_src comp="172" pin="0"/><net_sink comp="1333" pin=9"/></net>

<net id="1387"><net_src comp="180" pin="0"/><net_sink comp="1333" pin=10"/></net>

<net id="1388"><net_src comp="126" pin="0"/><net_sink comp="1333" pin=11"/></net>

<net id="1389"><net_src comp="134" pin="0"/><net_sink comp="1333" pin=12"/></net>

<net id="1390"><net_src comp="142" pin="0"/><net_sink comp="1333" pin=13"/></net>

<net id="1391"><net_src comp="150" pin="0"/><net_sink comp="1333" pin=14"/></net>

<net id="1392"><net_src comp="158" pin="0"/><net_sink comp="1333" pin=15"/></net>

<net id="1393"><net_src comp="166" pin="0"/><net_sink comp="1333" pin=16"/></net>

<net id="1394"><net_src comp="174" pin="0"/><net_sink comp="1333" pin=17"/></net>

<net id="1395"><net_src comp="182" pin="0"/><net_sink comp="1333" pin=18"/></net>

<net id="1396"><net_src comp="204" pin="0"/><net_sink comp="1333" pin=19"/></net>

<net id="1397"><net_src comp="152" pin="0"/><net_sink comp="1333" pin=20"/></net>

<net id="1398"><net_src comp="184" pin="0"/><net_sink comp="1333" pin=21"/></net>

<net id="1399"><net_src comp="154" pin="0"/><net_sink comp="1333" pin=22"/></net>

<net id="1400"><net_src comp="186" pin="0"/><net_sink comp="1333" pin=23"/></net>

<net id="1401"><net_src comp="144" pin="0"/><net_sink comp="1333" pin=24"/></net>

<net id="1402"><net_src comp="176" pin="0"/><net_sink comp="1333" pin=25"/></net>

<net id="1403"><net_src comp="146" pin="0"/><net_sink comp="1333" pin=26"/></net>

<net id="1404"><net_src comp="178" pin="0"/><net_sink comp="1333" pin=27"/></net>

<net id="1405"><net_src comp="136" pin="0"/><net_sink comp="1333" pin=28"/></net>

<net id="1406"><net_src comp="168" pin="0"/><net_sink comp="1333" pin=29"/></net>

<net id="1407"><net_src comp="138" pin="0"/><net_sink comp="1333" pin=30"/></net>

<net id="1408"><net_src comp="170" pin="0"/><net_sink comp="1333" pin=31"/></net>

<net id="1409"><net_src comp="128" pin="0"/><net_sink comp="1333" pin=32"/></net>

<net id="1410"><net_src comp="160" pin="0"/><net_sink comp="1333" pin=33"/></net>

<net id="1411"><net_src comp="130" pin="0"/><net_sink comp="1333" pin=34"/></net>

<net id="1412"><net_src comp="162" pin="0"/><net_sink comp="1333" pin=35"/></net>

<net id="1413"><net_src comp="188" pin="0"/><net_sink comp="1333" pin=36"/></net>

<net id="1414"><net_src comp="190" pin="0"/><net_sink comp="1333" pin=37"/></net>

<net id="1415"><net_src comp="192" pin="0"/><net_sink comp="1333" pin=38"/></net>

<net id="1416"><net_src comp="194" pin="0"/><net_sink comp="1333" pin=39"/></net>

<net id="1417"><net_src comp="196" pin="0"/><net_sink comp="1333" pin=40"/></net>

<net id="1418"><net_src comp="198" pin="0"/><net_sink comp="1333" pin=41"/></net>

<net id="1419"><net_src comp="200" pin="0"/><net_sink comp="1333" pin=42"/></net>

<net id="1420"><net_src comp="202" pin="0"/><net_sink comp="1333" pin=43"/></net>

<net id="1467"><net_src comp="368" pin="0"/><net_sink comp="1421" pin=0"/></net>

<net id="1468"><net_src comp="128" pin="0"/><net_sink comp="1421" pin=3"/></net>

<net id="1469"><net_src comp="136" pin="0"/><net_sink comp="1421" pin=4"/></net>

<net id="1470"><net_src comp="144" pin="0"/><net_sink comp="1421" pin=5"/></net>

<net id="1471"><net_src comp="152" pin="0"/><net_sink comp="1421" pin=6"/></net>

<net id="1472"><net_src comp="160" pin="0"/><net_sink comp="1421" pin=7"/></net>

<net id="1473"><net_src comp="168" pin="0"/><net_sink comp="1421" pin=8"/></net>

<net id="1474"><net_src comp="176" pin="0"/><net_sink comp="1421" pin=9"/></net>

<net id="1475"><net_src comp="184" pin="0"/><net_sink comp="1421" pin=10"/></net>

<net id="1476"><net_src comp="130" pin="0"/><net_sink comp="1421" pin=11"/></net>

<net id="1477"><net_src comp="138" pin="0"/><net_sink comp="1421" pin=12"/></net>

<net id="1478"><net_src comp="146" pin="0"/><net_sink comp="1421" pin=13"/></net>

<net id="1479"><net_src comp="154" pin="0"/><net_sink comp="1421" pin=14"/></net>

<net id="1480"><net_src comp="162" pin="0"/><net_sink comp="1421" pin=15"/></net>

<net id="1481"><net_src comp="170" pin="0"/><net_sink comp="1421" pin=16"/></net>

<net id="1482"><net_src comp="178" pin="0"/><net_sink comp="1421" pin=17"/></net>

<net id="1483"><net_src comp="186" pin="0"/><net_sink comp="1421" pin=18"/></net>

<net id="1484"><net_src comp="204" pin="0"/><net_sink comp="1421" pin=19"/></net>

<net id="1485"><net_src comp="148" pin="0"/><net_sink comp="1421" pin=20"/></net>

<net id="1486"><net_src comp="180" pin="0"/><net_sink comp="1421" pin=21"/></net>

<net id="1487"><net_src comp="150" pin="0"/><net_sink comp="1421" pin=22"/></net>

<net id="1488"><net_src comp="182" pin="0"/><net_sink comp="1421" pin=23"/></net>

<net id="1489"><net_src comp="140" pin="0"/><net_sink comp="1421" pin=24"/></net>

<net id="1490"><net_src comp="172" pin="0"/><net_sink comp="1421" pin=25"/></net>

<net id="1491"><net_src comp="142" pin="0"/><net_sink comp="1421" pin=26"/></net>

<net id="1492"><net_src comp="174" pin="0"/><net_sink comp="1421" pin=27"/></net>

<net id="1493"><net_src comp="132" pin="0"/><net_sink comp="1421" pin=28"/></net>

<net id="1494"><net_src comp="164" pin="0"/><net_sink comp="1421" pin=29"/></net>

<net id="1495"><net_src comp="134" pin="0"/><net_sink comp="1421" pin=30"/></net>

<net id="1496"><net_src comp="166" pin="0"/><net_sink comp="1421" pin=31"/></net>

<net id="1497"><net_src comp="124" pin="0"/><net_sink comp="1421" pin=32"/></net>

<net id="1498"><net_src comp="156" pin="0"/><net_sink comp="1421" pin=33"/></net>

<net id="1499"><net_src comp="126" pin="0"/><net_sink comp="1421" pin=34"/></net>

<net id="1500"><net_src comp="158" pin="0"/><net_sink comp="1421" pin=35"/></net>

<net id="1501"><net_src comp="188" pin="0"/><net_sink comp="1421" pin=36"/></net>

<net id="1502"><net_src comp="192" pin="0"/><net_sink comp="1421" pin=37"/></net>

<net id="1503"><net_src comp="196" pin="0"/><net_sink comp="1421" pin=38"/></net>

<net id="1504"><net_src comp="200" pin="0"/><net_sink comp="1421" pin=39"/></net>

<net id="1505"><net_src comp="190" pin="0"/><net_sink comp="1421" pin=40"/></net>

<net id="1506"><net_src comp="194" pin="0"/><net_sink comp="1421" pin=41"/></net>

<net id="1507"><net_src comp="198" pin="0"/><net_sink comp="1421" pin=42"/></net>

<net id="1508"><net_src comp="202" pin="0"/><net_sink comp="1421" pin=43"/></net>

<net id="1537"><net_src comp="372" pin="0"/><net_sink comp="1509" pin=0"/></net>

<net id="1538"><net_src comp="92" pin="0"/><net_sink comp="1509" pin=2"/></net>

<net id="1539"><net_src comp="96" pin="0"/><net_sink comp="1509" pin=3"/></net>

<net id="1540"><net_src comp="100" pin="0"/><net_sink comp="1509" pin=4"/></net>

<net id="1541"><net_src comp="104" pin="0"/><net_sink comp="1509" pin=5"/></net>

<net id="1542"><net_src comp="108" pin="0"/><net_sink comp="1509" pin=6"/></net>

<net id="1543"><net_src comp="112" pin="0"/><net_sink comp="1509" pin=7"/></net>

<net id="1544"><net_src comp="116" pin="0"/><net_sink comp="1509" pin=8"/></net>

<net id="1545"><net_src comp="120" pin="0"/><net_sink comp="1509" pin=9"/></net>

<net id="1546"><net_src comp="106" pin="0"/><net_sink comp="1509" pin=10"/></net>

<net id="1547"><net_src comp="122" pin="0"/><net_sink comp="1509" pin=11"/></net>

<net id="1548"><net_src comp="102" pin="0"/><net_sink comp="1509" pin=12"/></net>

<net id="1549"><net_src comp="118" pin="0"/><net_sink comp="1509" pin=13"/></net>

<net id="1550"><net_src comp="98" pin="0"/><net_sink comp="1509" pin=14"/></net>

<net id="1551"><net_src comp="114" pin="0"/><net_sink comp="1509" pin=15"/></net>

<net id="1552"><net_src comp="94" pin="0"/><net_sink comp="1509" pin=16"/></net>

<net id="1553"><net_src comp="110" pin="0"/><net_sink comp="1509" pin=17"/></net>

<net id="1554"><net_src comp="188" pin="0"/><net_sink comp="1509" pin=18"/></net>

<net id="1555"><net_src comp="190" pin="0"/><net_sink comp="1509" pin=19"/></net>

<net id="1556"><net_src comp="192" pin="0"/><net_sink comp="1509" pin=20"/></net>

<net id="1557"><net_src comp="194" pin="0"/><net_sink comp="1509" pin=21"/></net>

<net id="1558"><net_src comp="196" pin="0"/><net_sink comp="1509" pin=22"/></net>

<net id="1559"><net_src comp="198" pin="0"/><net_sink comp="1509" pin=23"/></net>

<net id="1560"><net_src comp="200" pin="0"/><net_sink comp="1509" pin=24"/></net>

<net id="1561"><net_src comp="202" pin="0"/><net_sink comp="1509" pin=25"/></net>

<net id="1581"><net_src comp="374" pin="0"/><net_sink comp="1562" pin=0"/></net>

<net id="1582"><net_src comp="92" pin="0"/><net_sink comp="1562" pin=1"/></net>

<net id="1583"><net_src comp="96" pin="0"/><net_sink comp="1562" pin=2"/></net>

<net id="1584"><net_src comp="100" pin="0"/><net_sink comp="1562" pin=3"/></net>

<net id="1585"><net_src comp="104" pin="0"/><net_sink comp="1562" pin=4"/></net>

<net id="1586"><net_src comp="108" pin="0"/><net_sink comp="1562" pin=5"/></net>

<net id="1587"><net_src comp="112" pin="0"/><net_sink comp="1562" pin=6"/></net>

<net id="1588"><net_src comp="116" pin="0"/><net_sink comp="1562" pin=7"/></net>

<net id="1589"><net_src comp="120" pin="0"/><net_sink comp="1562" pin=8"/></net>

<net id="1590"><net_src comp="94" pin="0"/><net_sink comp="1562" pin=9"/></net>

<net id="1591"><net_src comp="98" pin="0"/><net_sink comp="1562" pin=10"/></net>

<net id="1592"><net_src comp="102" pin="0"/><net_sink comp="1562" pin=11"/></net>

<net id="1593"><net_src comp="106" pin="0"/><net_sink comp="1562" pin=12"/></net>

<net id="1594"><net_src comp="110" pin="0"/><net_sink comp="1562" pin=13"/></net>

<net id="1595"><net_src comp="114" pin="0"/><net_sink comp="1562" pin=14"/></net>

<net id="1596"><net_src comp="118" pin="0"/><net_sink comp="1562" pin=15"/></net>

<net id="1597"><net_src comp="122" pin="0"/><net_sink comp="1562" pin=16"/></net>

<net id="1610"><net_src comp="408" pin="0"/><net_sink comp="1598" pin=0"/></net>

<net id="1611"><net_src comp="188" pin="0"/><net_sink comp="1598" pin=2"/></net>

<net id="1612"><net_src comp="190" pin="0"/><net_sink comp="1598" pin=3"/></net>

<net id="1613"><net_src comp="192" pin="0"/><net_sink comp="1598" pin=4"/></net>

<net id="1614"><net_src comp="194" pin="0"/><net_sink comp="1598" pin=5"/></net>

<net id="1615"><net_src comp="196" pin="0"/><net_sink comp="1598" pin=6"/></net>

<net id="1616"><net_src comp="198" pin="0"/><net_sink comp="1598" pin=7"/></net>

<net id="1617"><net_src comp="200" pin="0"/><net_sink comp="1598" pin=8"/></net>

<net id="1618"><net_src comp="202" pin="0"/><net_sink comp="1598" pin=9"/></net>

<net id="1624"><net_src comp="266" pin="0"/><net_sink comp="1619" pin=0"/></net>

<net id="1625"><net_src comp="458" pin="2"/><net_sink comp="1619" pin=1"/></net>

<net id="1626"><net_src comp="268" pin="0"/><net_sink comp="1619" pin=2"/></net>

<net id="1630"><net_src comp="470" pin="2"/><net_sink comp="1627" pin=0"/></net>

<net id="1636"><net_src comp="280" pin="0"/><net_sink comp="1631" pin=0"/></net>

<net id="1637"><net_src comp="470" pin="2"/><net_sink comp="1631" pin=1"/></net>

<net id="1638"><net_src comp="258" pin="0"/><net_sink comp="1631" pin=2"/></net>

<net id="1644"><net_src comp="280" pin="0"/><net_sink comp="1639" pin=0"/></net>

<net id="1645"><net_src comp="470" pin="2"/><net_sink comp="1639" pin=1"/></net>

<net id="1646"><net_src comp="282" pin="0"/><net_sink comp="1639" pin=2"/></net>

<net id="1652"><net_src comp="280" pin="0"/><net_sink comp="1647" pin=0"/></net>

<net id="1653"><net_src comp="470" pin="2"/><net_sink comp="1647" pin=1"/></net>

<net id="1654"><net_src comp="284" pin="0"/><net_sink comp="1647" pin=2"/></net>

<net id="1660"><net_src comp="280" pin="0"/><net_sink comp="1655" pin=0"/></net>

<net id="1661"><net_src comp="470" pin="2"/><net_sink comp="1655" pin=1"/></net>

<net id="1662"><net_src comp="286" pin="0"/><net_sink comp="1655" pin=2"/></net>

<net id="1668"><net_src comp="280" pin="0"/><net_sink comp="1663" pin=0"/></net>

<net id="1669"><net_src comp="470" pin="2"/><net_sink comp="1663" pin=1"/></net>

<net id="1670"><net_src comp="288" pin="0"/><net_sink comp="1663" pin=2"/></net>

<net id="1674"><net_src comp="464" pin="2"/><net_sink comp="1671" pin=0"/></net>

<net id="1680"><net_src comp="290" pin="0"/><net_sink comp="1675" pin=0"/></net>

<net id="1681"><net_src comp="464" pin="2"/><net_sink comp="1675" pin=1"/></net>

<net id="1682"><net_src comp="292" pin="0"/><net_sink comp="1675" pin=2"/></net>

<net id="1686"><net_src comp="86" pin="0"/><net_sink comp="1683" pin=0"/></net>

<net id="1690"><net_src comp="88" pin="0"/><net_sink comp="1687" pin=0"/></net>

<net id="1694"><net_src comp="90" pin="0"/><net_sink comp="1691" pin=0"/></net>

<net id="1699"><net_src comp="1683" pin="1"/><net_sink comp="1695" pin=0"/></net>

<net id="1700"><net_src comp="302" pin="0"/><net_sink comp="1695" pin=1"/></net>

<net id="1705"><net_src comp="1631" pin="3"/><net_sink comp="1701" pin=0"/></net>

<net id="1706"><net_src comp="1695" pin="2"/><net_sink comp="1701" pin=1"/></net>

<net id="1711"><net_src comp="302" pin="0"/><net_sink comp="1707" pin=0"/></net>

<net id="1712"><net_src comp="86" pin="0"/><net_sink comp="1707" pin=1"/></net>

<net id="1717"><net_src comp="1081" pin="4"/><net_sink comp="1713" pin=1"/></net>

<net id="1723"><net_src comp="236" pin="0"/><net_sink comp="1718" pin=1"/></net>

<net id="1724"><net_src comp="1104" pin="4"/><net_sink comp="1718" pin=2"/></net>

<net id="1732"><net_src comp="524" pin="8"/><net_sink comp="1729" pin=0"/></net>

<net id="1736"><net_src comp="1729" pin="1"/><net_sink comp="1733" pin=0"/></net>

<net id="1740"><net_src comp="1729" pin="1"/><net_sink comp="1737" pin=0"/></net>

<net id="1746"><net_src comp="318" pin="0"/><net_sink comp="1741" pin=0"/></net>

<net id="1747"><net_src comp="1729" pin="1"/><net_sink comp="1741" pin=1"/></net>

<net id="1748"><net_src comp="320" pin="0"/><net_sink comp="1741" pin=2"/></net>

<net id="1752"><net_src comp="1729" pin="1"/><net_sink comp="1749" pin=0"/></net>

<net id="1759"><net_src comp="322" pin="0"/><net_sink comp="1753" pin=0"/></net>

<net id="1760"><net_src comp="1729" pin="1"/><net_sink comp="1753" pin=1"/></net>

<net id="1761"><net_src comp="284" pin="0"/><net_sink comp="1753" pin=2"/></net>

<net id="1762"><net_src comp="288" pin="0"/><net_sink comp="1753" pin=3"/></net>

<net id="1766"><net_src comp="1753" pin="4"/><net_sink comp="1763" pin=0"/></net>

<net id="1767"><net_src comp="1763" pin="1"/><net_sink comp="701" pin=2"/></net>

<net id="1768"><net_src comp="1763" pin="1"/><net_sink comp="708" pin=2"/></net>

<net id="1769"><net_src comp="1763" pin="1"/><net_sink comp="715" pin=2"/></net>

<net id="1770"><net_src comp="1763" pin="1"/><net_sink comp="722" pin=2"/></net>

<net id="1771"><net_src comp="1763" pin="1"/><net_sink comp="729" pin=2"/></net>

<net id="1772"><net_src comp="1763" pin="1"/><net_sink comp="736" pin=2"/></net>

<net id="1773"><net_src comp="1763" pin="1"/><net_sink comp="743" pin=2"/></net>

<net id="1774"><net_src comp="1763" pin="1"/><net_sink comp="750" pin=2"/></net>

<net id="1778"><net_src comp="1090" pin="1"/><net_sink comp="1775" pin=0"/></net>

<net id="1779"><net_src comp="1775" pin="1"/><net_sink comp="1333" pin=2"/></net>

<net id="1801"><net_src comp="328" pin="0"/><net_sink comp="1780" pin=0"/></net>

<net id="1802"><net_src comp="330" pin="0"/><net_sink comp="1780" pin=1"/></net>

<net id="1803"><net_src comp="757" pin="3"/><net_sink comp="1780" pin=2"/></net>

<net id="1804"><net_src comp="332" pin="0"/><net_sink comp="1780" pin=3"/></net>

<net id="1805"><net_src comp="763" pin="3"/><net_sink comp="1780" pin=4"/></net>

<net id="1806"><net_src comp="334" pin="0"/><net_sink comp="1780" pin=5"/></net>

<net id="1807"><net_src comp="769" pin="3"/><net_sink comp="1780" pin=6"/></net>

<net id="1808"><net_src comp="336" pin="0"/><net_sink comp="1780" pin=7"/></net>

<net id="1809"><net_src comp="775" pin="3"/><net_sink comp="1780" pin=8"/></net>

<net id="1810"><net_src comp="338" pin="0"/><net_sink comp="1780" pin=9"/></net>

<net id="1811"><net_src comp="781" pin="3"/><net_sink comp="1780" pin=10"/></net>

<net id="1812"><net_src comp="340" pin="0"/><net_sink comp="1780" pin=11"/></net>

<net id="1813"><net_src comp="787" pin="3"/><net_sink comp="1780" pin=12"/></net>

<net id="1814"><net_src comp="342" pin="0"/><net_sink comp="1780" pin=13"/></net>

<net id="1815"><net_src comp="793" pin="3"/><net_sink comp="1780" pin=14"/></net>

<net id="1816"><net_src comp="344" pin="0"/><net_sink comp="1780" pin=15"/></net>

<net id="1817"><net_src comp="799" pin="3"/><net_sink comp="1780" pin=16"/></net>

<net id="1818"><net_src comp="346" pin="0"/><net_sink comp="1780" pin=17"/></net>

<net id="1826"><net_src comp="1819" pin="1"/><net_sink comp="1822" pin=0"/></net>

<net id="1827"><net_src comp="348" pin="0"/><net_sink comp="1822" pin=1"/></net>

<net id="1834"><net_src comp="350" pin="0"/><net_sink comp="1828" pin=0"/></net>

<net id="1835"><net_src comp="1822" pin="2"/><net_sink comp="1828" pin=1"/></net>

<net id="1836"><net_src comp="352" pin="0"/><net_sink comp="1828" pin=2"/></net>

<net id="1837"><net_src comp="320" pin="0"/><net_sink comp="1828" pin=3"/></net>

<net id="1842"><net_src comp="1828" pin="4"/><net_sink comp="1838" pin=0"/></net>

<net id="1843"><net_src comp="354" pin="0"/><net_sink comp="1838" pin=1"/></net>

<net id="1847"><net_src comp="1822" pin="2"/><net_sink comp="1844" pin=0"/></net>

<net id="1853"><net_src comp="1838" pin="2"/><net_sink comp="1848" pin=0"/></net>

<net id="1854"><net_src comp="356" pin="0"/><net_sink comp="1848" pin=1"/></net>

<net id="1855"><net_src comp="1844" pin="1"/><net_sink comp="1848" pin=2"/></net>

<net id="1866"><net_src comp="330" pin="0"/><net_sink comp="1856" pin=1"/></net>

<net id="1867"><net_src comp="332" pin="0"/><net_sink comp="1856" pin=2"/></net>

<net id="1868"><net_src comp="334" pin="0"/><net_sink comp="1856" pin=3"/></net>

<net id="1869"><net_src comp="336" pin="0"/><net_sink comp="1856" pin=4"/></net>

<net id="1870"><net_src comp="338" pin="0"/><net_sink comp="1856" pin=5"/></net>

<net id="1871"><net_src comp="340" pin="0"/><net_sink comp="1856" pin=6"/></net>

<net id="1872"><net_src comp="342" pin="0"/><net_sink comp="1856" pin=7"/></net>

<net id="1877"><net_src comp="258" pin="0"/><net_sink comp="1873" pin=1"/></net>

<net id="1878"><net_src comp="1873" pin="2"/><net_sink comp="1176" pin=0"/></net>

<net id="1879"><net_src comp="1873" pin="2"/><net_sink comp="1190" pin=0"/></net>

<net id="1884"><net_src comp="1176" pin="6"/><net_sink comp="1880" pin=0"/></net>

<net id="1885"><net_src comp="90" pin="0"/><net_sink comp="1880" pin=1"/></net>

<net id="1889"><net_src comp="1090" pin="1"/><net_sink comp="1886" pin=0"/></net>

<net id="1896"><net_src comp="362" pin="0"/><net_sink comp="1890" pin=0"/></net>

<net id="1897"><net_src comp="1886" pin="1"/><net_sink comp="1890" pin=1"/></net>

<net id="1898"><net_src comp="1890" pin="4"/><net_sink comp="570" pin=8"/></net>

<net id="1908"><net_src comp="370" pin="0"/><net_sink comp="1902" pin=0"/></net>

<net id="1909"><net_src comp="284" pin="0"/><net_sink comp="1902" pin=2"/></net>

<net id="1910"><net_src comp="288" pin="0"/><net_sink comp="1902" pin=3"/></net>

<net id="1914"><net_src comp="1902" pin="4"/><net_sink comp="1911" pin=0"/></net>

<net id="1915"><net_src comp="1911" pin="1"/><net_sink comp="837" pin=2"/></net>

<net id="1916"><net_src comp="1911" pin="1"/><net_sink comp="844" pin=2"/></net>

<net id="1917"><net_src comp="1911" pin="1"/><net_sink comp="851" pin=2"/></net>

<net id="1918"><net_src comp="1911" pin="1"/><net_sink comp="858" pin=2"/></net>

<net id="1919"><net_src comp="1911" pin="1"/><net_sink comp="865" pin=2"/></net>

<net id="1920"><net_src comp="1911" pin="1"/><net_sink comp="872" pin=2"/></net>

<net id="1921"><net_src comp="1911" pin="1"/><net_sink comp="879" pin=2"/></net>

<net id="1922"><net_src comp="1911" pin="1"/><net_sink comp="886" pin=2"/></net>

<net id="1944"><net_src comp="328" pin="0"/><net_sink comp="1923" pin=0"/></net>

<net id="1945"><net_src comp="330" pin="0"/><net_sink comp="1923" pin=1"/></net>

<net id="1946"><net_src comp="893" pin="3"/><net_sink comp="1923" pin=2"/></net>

<net id="1947"><net_src comp="332" pin="0"/><net_sink comp="1923" pin=3"/></net>

<net id="1948"><net_src comp="899" pin="3"/><net_sink comp="1923" pin=4"/></net>

<net id="1949"><net_src comp="334" pin="0"/><net_sink comp="1923" pin=5"/></net>

<net id="1950"><net_src comp="905" pin="3"/><net_sink comp="1923" pin=6"/></net>

<net id="1951"><net_src comp="336" pin="0"/><net_sink comp="1923" pin=7"/></net>

<net id="1952"><net_src comp="911" pin="3"/><net_sink comp="1923" pin=8"/></net>

<net id="1953"><net_src comp="338" pin="0"/><net_sink comp="1923" pin=9"/></net>

<net id="1954"><net_src comp="917" pin="3"/><net_sink comp="1923" pin=10"/></net>

<net id="1955"><net_src comp="340" pin="0"/><net_sink comp="1923" pin=11"/></net>

<net id="1956"><net_src comp="923" pin="3"/><net_sink comp="1923" pin=12"/></net>

<net id="1957"><net_src comp="342" pin="0"/><net_sink comp="1923" pin=13"/></net>

<net id="1958"><net_src comp="929" pin="3"/><net_sink comp="1923" pin=14"/></net>

<net id="1959"><net_src comp="344" pin="0"/><net_sink comp="1923" pin=15"/></net>

<net id="1960"><net_src comp="935" pin="3"/><net_sink comp="1923" pin=16"/></net>

<net id="1961"><net_src comp="346" pin="0"/><net_sink comp="1923" pin=17"/></net>

<net id="1969"><net_src comp="1962" pin="1"/><net_sink comp="1965" pin=0"/></net>

<net id="1970"><net_src comp="348" pin="0"/><net_sink comp="1965" pin=1"/></net>

<net id="1977"><net_src comp="350" pin="0"/><net_sink comp="1971" pin=0"/></net>

<net id="1978"><net_src comp="1965" pin="2"/><net_sink comp="1971" pin=1"/></net>

<net id="1979"><net_src comp="352" pin="0"/><net_sink comp="1971" pin=2"/></net>

<net id="1980"><net_src comp="320" pin="0"/><net_sink comp="1971" pin=3"/></net>

<net id="1985"><net_src comp="1971" pin="4"/><net_sink comp="1981" pin=0"/></net>

<net id="1986"><net_src comp="354" pin="0"/><net_sink comp="1981" pin=1"/></net>

<net id="1990"><net_src comp="1965" pin="2"/><net_sink comp="1987" pin=0"/></net>

<net id="1996"><net_src comp="1981" pin="2"/><net_sink comp="1991" pin=0"/></net>

<net id="1997"><net_src comp="356" pin="0"/><net_sink comp="1991" pin=1"/></net>

<net id="1998"><net_src comp="1987" pin="1"/><net_sink comp="1991" pin=2"/></net>

<net id="2009"><net_src comp="330" pin="0"/><net_sink comp="1999" pin=1"/></net>

<net id="2010"><net_src comp="332" pin="0"/><net_sink comp="1999" pin=2"/></net>

<net id="2011"><net_src comp="334" pin="0"/><net_sink comp="1999" pin=3"/></net>

<net id="2012"><net_src comp="336" pin="0"/><net_sink comp="1999" pin=4"/></net>

<net id="2013"><net_src comp="338" pin="0"/><net_sink comp="1999" pin=5"/></net>

<net id="2014"><net_src comp="340" pin="0"/><net_sink comp="1999" pin=6"/></net>

<net id="2015"><net_src comp="342" pin="0"/><net_sink comp="1999" pin=7"/></net>

<net id="2023"><net_src comp="206" pin="0"/><net_sink comp="2020" pin=0"/></net>

<net id="2027"><net_src comp="208" pin="0"/><net_sink comp="2024" pin=0"/></net>

<net id="2031"><net_src comp="2020" pin="1"/><net_sink comp="2028" pin=0"/></net>

<net id="2035"><net_src comp="2024" pin="1"/><net_sink comp="2032" pin=0"/></net>

<net id="2042"><net_src comp="376" pin="0"/><net_sink comp="2036" pin=0"/></net>

<net id="2043"><net_src comp="2024" pin="1"/><net_sink comp="2036" pin=1"/></net>

<net id="2044"><net_src comp="282" pin="0"/><net_sink comp="2036" pin=2"/></net>

<net id="2045"><net_src comp="288" pin="0"/><net_sink comp="2036" pin=3"/></net>

<net id="2052"><net_src comp="378" pin="0"/><net_sink comp="2046" pin=0"/></net>

<net id="2053"><net_src comp="2020" pin="1"/><net_sink comp="2046" pin=1"/></net>

<net id="2054"><net_src comp="258" pin="0"/><net_sink comp="2046" pin=2"/></net>

<net id="2055"><net_src comp="288" pin="0"/><net_sink comp="2046" pin=3"/></net>

<net id="2061"><net_src comp="380" pin="0"/><net_sink comp="2056" pin=0"/></net>

<net id="2062"><net_src comp="2046" pin="4"/><net_sink comp="2056" pin=1"/></net>

<net id="2063"><net_src comp="2036" pin="4"/><net_sink comp="2056" pin=2"/></net>

<net id="2067"><net_src comp="2056" pin="3"/><net_sink comp="2064" pin=0"/></net>

<net id="2068"><net_src comp="2064" pin="1"/><net_sink comp="973" pin=2"/></net>

<net id="2069"><net_src comp="2064" pin="1"/><net_sink comp="980" pin=2"/></net>

<net id="2070"><net_src comp="2064" pin="1"/><net_sink comp="987" pin=2"/></net>

<net id="2071"><net_src comp="2064" pin="1"/><net_sink comp="994" pin=2"/></net>

<net id="2072"><net_src comp="2064" pin="1"/><net_sink comp="1001" pin=2"/></net>

<net id="2073"><net_src comp="2064" pin="1"/><net_sink comp="1008" pin=2"/></net>

<net id="2074"><net_src comp="2064" pin="1"/><net_sink comp="1015" pin=2"/></net>

<net id="2075"><net_src comp="2064" pin="1"/><net_sink comp="1022" pin=2"/></net>

<net id="2081"><net_src comp="1035" pin="3"/><net_sink comp="2076" pin=1"/></net>

<net id="2082"><net_src comp="1029" pin="3"/><net_sink comp="2076" pin=2"/></net>

<net id="2088"><net_src comp="1047" pin="3"/><net_sink comp="2083" pin=1"/></net>

<net id="2089"><net_src comp="1041" pin="3"/><net_sink comp="2083" pin=2"/></net>

<net id="2095"><net_src comp="1059" pin="3"/><net_sink comp="2090" pin=1"/></net>

<net id="2096"><net_src comp="1053" pin="3"/><net_sink comp="2090" pin=2"/></net>

<net id="2102"><net_src comp="1071" pin="3"/><net_sink comp="2097" pin=1"/></net>

<net id="2103"><net_src comp="1065" pin="3"/><net_sink comp="2097" pin=2"/></net>

<net id="2117"><net_src comp="382" pin="0"/><net_sink comp="2104" pin=0"/></net>

<net id="2118"><net_src comp="384" pin="0"/><net_sink comp="2104" pin=1"/></net>

<net id="2119"><net_src comp="2076" pin="3"/><net_sink comp="2104" pin=2"/></net>

<net id="2120"><net_src comp="354" pin="0"/><net_sink comp="2104" pin=3"/></net>

<net id="2121"><net_src comp="2083" pin="3"/><net_sink comp="2104" pin=4"/></net>

<net id="2122"><net_src comp="386" pin="0"/><net_sink comp="2104" pin=5"/></net>

<net id="2123"><net_src comp="2090" pin="3"/><net_sink comp="2104" pin=6"/></net>

<net id="2124"><net_src comp="388" pin="0"/><net_sink comp="2104" pin=7"/></net>

<net id="2125"><net_src comp="2097" pin="3"/><net_sink comp="2104" pin=8"/></net>

<net id="2126"><net_src comp="346" pin="0"/><net_sink comp="2104" pin=9"/></net>

<net id="2139"><net_src comp="390" pin="0"/><net_sink comp="2133" pin=0"/></net>

<net id="2140"><net_src comp="2130" pin="1"/><net_sink comp="2133" pin=2"/></net>

<net id="2141"><net_src comp="2127" pin="1"/><net_sink comp="2133" pin=3"/></net>

<net id="2145"><net_src comp="2133" pin="4"/><net_sink comp="2142" pin=0"/></net>

<net id="2146"><net_src comp="2142" pin="1"/><net_sink comp="621" pin=8"/></net>

<net id="2151"><net_src comp="392" pin="0"/><net_sink comp="2147" pin=1"/></net>

<net id="2156"><net_src comp="392" pin="0"/><net_sink comp="2152" pin=1"/></net>

<net id="2161"><net_src comp="2147" pin="2"/><net_sink comp="2157" pin=0"/></net>

<net id="2162"><net_src comp="2152" pin="2"/><net_sink comp="2157" pin=1"/></net>

<net id="2163"><net_src comp="2157" pin="2"/><net_sink comp="621" pin=12"/></net>

<net id="2174"><net_src comp="2167" pin="1"/><net_sink comp="2170" pin=0"/></net>

<net id="2175"><net_src comp="394" pin="0"/><net_sink comp="2170" pin=1"/></net>

<net id="2179"><net_src comp="2170" pin="2"/><net_sink comp="2176" pin=0"/></net>

<net id="2180"><net_src comp="2176" pin="1"/><net_sink comp="1202" pin=2"/></net>

<net id="2186"><net_src comp="396" pin="0"/><net_sink comp="2181" pin=0"/></net>

<net id="2187"><net_src comp="2170" pin="2"/><net_sink comp="2181" pin=1"/></net>

<net id="2188"><net_src comp="398" pin="0"/><net_sink comp="2181" pin=2"/></net>

<net id="2193"><net_src comp="2164" pin="1"/><net_sink comp="2189" pin=0"/></net>

<net id="2194"><net_src comp="394" pin="0"/><net_sink comp="2189" pin=1"/></net>

<net id="2198"><net_src comp="2189" pin="2"/><net_sink comp="2195" pin=0"/></net>

<net id="2204"><net_src comp="396" pin="0"/><net_sink comp="2199" pin=0"/></net>

<net id="2205"><net_src comp="2189" pin="2"/><net_sink comp="2199" pin=1"/></net>

<net id="2206"><net_src comp="398" pin="0"/><net_sink comp="2199" pin=2"/></net>

<net id="2212"><net_src comp="2199" pin="3"/><net_sink comp="2207" pin=0"/></net>

<net id="2213"><net_src comp="400" pin="0"/><net_sink comp="2207" pin=1"/></net>

<net id="2214"><net_src comp="2195" pin="1"/><net_sink comp="2207" pin=2"/></net>

<net id="2219"><net_src comp="2207" pin="3"/><net_sink comp="2215" pin=0"/></net>

<net id="2220"><net_src comp="206" pin="0"/><net_sink comp="2215" pin=1"/></net>

<net id="2225"><net_src comp="1202" pin="4"/><net_sink comp="2221" pin=0"/></net>

<net id="2226"><net_src comp="208" pin="0"/><net_sink comp="2221" pin=1"/></net>

<net id="2231"><net_src comp="1090" pin="1"/><net_sink comp="2227" pin=0"/></net>

<net id="2232"><net_src comp="258" pin="0"/><net_sink comp="2227" pin=1"/></net>

<net id="2237"><net_src comp="1077" pin="1"/><net_sink comp="2233" pin=1"/></net>

<net id="2243"><net_src comp="2227" pin="2"/><net_sink comp="2238" pin=1"/></net>

<net id="2244"><net_src comp="236" pin="0"/><net_sink comp="2238" pin=2"/></net>

<net id="2253"><net_src comp="402" pin="0"/><net_sink comp="2245" pin=0"/></net>

<net id="2254"><net_src comp="278" pin="0"/><net_sink comp="2245" pin=2"/></net>

<net id="2258"><net_src comp="2245" pin="6"/><net_sink comp="2255" pin=0"/></net>

<net id="2259"><net_src comp="2255" pin="1"/><net_sink comp="651" pin=2"/></net>

<net id="2264"><net_src comp="2238" pin="3"/><net_sink comp="2260" pin=0"/></net>

<net id="2265"><net_src comp="88" pin="0"/><net_sink comp="2260" pin=1"/></net>

<net id="2272"><net_src comp="2266" pin="1"/><net_sink comp="2269" pin=0"/></net>

<net id="2273"><net_src comp="2269" pin="1"/><net_sink comp="694" pin=2"/></net>

<net id="2277"><net_src comp="416" pin="2"/><net_sink comp="2274" pin=0"/></net>

<net id="2278"><net_src comp="2274" pin="1"/><net_sink comp="2245" pin=4"/></net>

<net id="2282"><net_src comp="422" pin="2"/><net_sink comp="2279" pin=0"/></net>

<net id="2283"><net_src comp="2279" pin="1"/><net_sink comp="2245" pin=5"/></net>

<net id="2287"><net_src comp="428" pin="2"/><net_sink comp="2284" pin=0"/></net>

<net id="2288"><net_src comp="2284" pin="1"/><net_sink comp="1890" pin=2"/></net>

<net id="2292"><net_src comp="434" pin="2"/><net_sink comp="2289" pin=0"/></net>

<net id="2293"><net_src comp="2289" pin="1"/><net_sink comp="1890" pin=3"/></net>

<net id="2294"><net_src comp="2289" pin="1"/><net_sink comp="1421" pin=1"/></net>

<net id="2295"><net_src comp="2289" pin="1"/><net_sink comp="1899" pin=0"/></net>

<net id="2296"><net_src comp="2289" pin="1"/><net_sink comp="1902" pin=1"/></net>

<net id="2300"><net_src comp="440" pin="2"/><net_sink comp="2297" pin=0"/></net>

<net id="2304"><net_src comp="446" pin="2"/><net_sink comp="2301" pin=0"/></net>

<net id="2305"><net_src comp="2301" pin="1"/><net_sink comp="1725" pin=1"/></net>

<net id="2309"><net_src comp="452" pin="2"/><net_sink comp="2306" pin=0"/></net>

<net id="2310"><net_src comp="2306" pin="1"/><net_sink comp="1509" pin=1"/></net>

<net id="2314"><net_src comp="412" pin="1"/><net_sink comp="2311" pin=0"/></net>

<net id="2315"><net_src comp="2311" pin="1"/><net_sink comp="1598" pin=1"/></net>

<net id="2316"><net_src comp="2311" pin="1"/><net_sink comp="2266" pin=0"/></net>

<net id="2320"><net_src comp="1619" pin="3"/><net_sink comp="2317" pin=0"/></net>

<net id="2321"><net_src comp="2317" pin="1"/><net_sink comp="2016" pin=1"/></net>

<net id="2322"><net_src comp="2317" pin="1"/><net_sink comp="2245" pin=1"/></net>

<net id="2326"><net_src comp="1627" pin="1"/><net_sink comp="2323" pin=0"/></net>

<net id="2327"><net_src comp="2323" pin="1"/><net_sink comp="476" pin=2"/></net>

<net id="2328"><net_src comp="2323" pin="1"/><net_sink comp="1725" pin=0"/></net>

<net id="2329"><net_src comp="2323" pin="1"/><net_sink comp="2233" pin=0"/></net>

<net id="2330"><net_src comp="2323" pin="1"/><net_sink comp="2238" pin=0"/></net>

<net id="2334"><net_src comp="1631" pin="3"/><net_sink comp="2331" pin=0"/></net>

<net id="2335"><net_src comp="2331" pin="1"/><net_sink comp="483" pin=2"/></net>

<net id="2339"><net_src comp="1639" pin="3"/><net_sink comp="2336" pin=0"/></net>

<net id="2340"><net_src comp="2336" pin="1"/><net_sink comp="1713" pin=0"/></net>

<net id="2341"><net_src comp="2336" pin="1"/><net_sink comp="1718" pin=0"/></net>

<net id="2345"><net_src comp="1647" pin="3"/><net_sink comp="2342" pin=0"/></net>

<net id="2346"><net_src comp="2342" pin="1"/><net_sink comp="2245" pin=3"/></net>

<net id="2350"><net_src comp="1655" pin="3"/><net_sink comp="2347" pin=0"/></net>

<net id="2354"><net_src comp="1663" pin="3"/><net_sink comp="2351" pin=0"/></net>

<net id="2355"><net_src comp="2351" pin="1"/><net_sink comp="2016" pin=0"/></net>

<net id="2359"><net_src comp="1671" pin="1"/><net_sink comp="2356" pin=0"/></net>

<net id="2360"><net_src comp="2356" pin="1"/><net_sink comp="490" pin=2"/></net>

<net id="2364"><net_src comp="1675" pin="3"/><net_sink comp="2361" pin=0"/></net>

<net id="2365"><net_src comp="2361" pin="1"/><net_sink comp="497" pin=2"/></net>

<net id="2369"><net_src comp="1683" pin="1"/><net_sink comp="2366" pin=0"/></net>

<net id="2379"><net_src comp="1701" pin="2"/><net_sink comp="2376" pin=0"/></net>

<net id="2383"><net_src comp="1713" pin="2"/><net_sink comp="2380" pin=0"/></net>

<net id="2384"><net_src comp="2380" pin="1"/><net_sink comp="1163" pin=2"/></net>

<net id="2385"><net_src comp="2380" pin="1"/><net_sink comp="1163" pin=4"/></net>

<net id="2389"><net_src comp="1718" pin="3"/><net_sink comp="2386" pin=0"/></net>

<net id="2390"><net_src comp="2386" pin="1"/><net_sink comp="1873" pin=0"/></net>

<net id="2391"><net_src comp="2386" pin="1"/><net_sink comp="1190" pin=2"/></net>

<net id="2392"><net_src comp="2386" pin="1"/><net_sink comp="1190" pin=4"/></net>

<net id="2396"><net_src comp="1725" pin="2"/><net_sink comp="2393" pin=0"/></net>

<net id="2400"><net_src comp="504" pin="9"/><net_sink comp="2397" pin=0"/></net>

<net id="2404"><net_src comp="1733" pin="1"/><net_sink comp="2401" pin=0"/></net>

<net id="2405"><net_src comp="2401" pin="1"/><net_sink comp="1133" pin=0"/></net>

<net id="2409"><net_src comp="1737" pin="1"/><net_sink comp="2406" pin=0"/></net>

<net id="2410"><net_src comp="2406" pin="1"/><net_sink comp="1333" pin=1"/></net>

<net id="2414"><net_src comp="1741" pin="3"/><net_sink comp="2411" pin=0"/></net>

<net id="2415"><net_src comp="2411" pin="1"/><net_sink comp="1149" pin=0"/></net>

<net id="2419"><net_src comp="1749" pin="1"/><net_sink comp="2416" pin=0"/></net>

<net id="2420"><net_src comp="2416" pin="1"/><net_sink comp="1780" pin=18"/></net>

<net id="2421"><net_src comp="2416" pin="1"/><net_sink comp="1856" pin=0"/></net>

<net id="2425"><net_src comp="701" pin="3"/><net_sink comp="2422" pin=0"/></net>

<net id="2426"><net_src comp="2422" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="2427"><net_src comp="2422" pin="1"/><net_sink comp="757" pin=2"/></net>

<net id="2431"><net_src comp="708" pin="3"/><net_sink comp="2428" pin=0"/></net>

<net id="2432"><net_src comp="2428" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="2433"><net_src comp="2428" pin="1"/><net_sink comp="763" pin=2"/></net>

<net id="2437"><net_src comp="715" pin="3"/><net_sink comp="2434" pin=0"/></net>

<net id="2438"><net_src comp="2434" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="2439"><net_src comp="2434" pin="1"/><net_sink comp="769" pin=2"/></net>

<net id="2443"><net_src comp="722" pin="3"/><net_sink comp="2440" pin=0"/></net>

<net id="2444"><net_src comp="2440" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="2445"><net_src comp="2440" pin="1"/><net_sink comp="775" pin=2"/></net>

<net id="2449"><net_src comp="729" pin="3"/><net_sink comp="2446" pin=0"/></net>

<net id="2450"><net_src comp="2446" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="2451"><net_src comp="2446" pin="1"/><net_sink comp="781" pin=2"/></net>

<net id="2455"><net_src comp="736" pin="3"/><net_sink comp="2452" pin=0"/></net>

<net id="2456"><net_src comp="2452" pin="1"/><net_sink comp="787" pin=0"/></net>

<net id="2457"><net_src comp="2452" pin="1"/><net_sink comp="787" pin=2"/></net>

<net id="2461"><net_src comp="743" pin="3"/><net_sink comp="2458" pin=0"/></net>

<net id="2462"><net_src comp="2458" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="2463"><net_src comp="2458" pin="1"/><net_sink comp="793" pin=2"/></net>

<net id="2467"><net_src comp="750" pin="3"/><net_sink comp="2464" pin=0"/></net>

<net id="2468"><net_src comp="2464" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="2469"><net_src comp="2464" pin="1"/><net_sink comp="799" pin=2"/></net>

<net id="2473"><net_src comp="1775" pin="1"/><net_sink comp="2470" pin=0"/></net>

<net id="2474"><net_src comp="2470" pin="1"/><net_sink comp="1333" pin=2"/></net>

<net id="2478"><net_src comp="1780" pin="19"/><net_sink comp="2475" pin=0"/></net>

<net id="2479"><net_src comp="2475" pin="1"/><net_sink comp="1819" pin=0"/></net>

<net id="2483"><net_src comp="1848" pin="3"/><net_sink comp="2480" pin=0"/></net>

<net id="2484"><net_src comp="2480" pin="1"/><net_sink comp="793" pin=4"/></net>

<net id="2485"><net_src comp="2480" pin="1"/><net_sink comp="787" pin=4"/></net>

<net id="2486"><net_src comp="2480" pin="1"/><net_sink comp="781" pin=4"/></net>

<net id="2487"><net_src comp="2480" pin="1"/><net_sink comp="775" pin=4"/></net>

<net id="2488"><net_src comp="2480" pin="1"/><net_sink comp="769" pin=4"/></net>

<net id="2489"><net_src comp="2480" pin="1"/><net_sink comp="763" pin=4"/></net>

<net id="2490"><net_src comp="2480" pin="1"/><net_sink comp="757" pin=4"/></net>

<net id="2491"><net_src comp="2480" pin="1"/><net_sink comp="799" pin=4"/></net>

<net id="2495"><net_src comp="542" pin="9"/><net_sink comp="2492" pin=0"/></net>

<net id="2499"><net_src comp="1886" pin="1"/><net_sink comp="2496" pin=0"/></net>

<net id="2500"><net_src comp="2496" pin="1"/><net_sink comp="1421" pin=2"/></net>

<net id="2504"><net_src comp="1890" pin="4"/><net_sink comp="2501" pin=0"/></net>

<net id="2505"><net_src comp="2501" pin="1"/><net_sink comp="570" pin=8"/></net>

<net id="2509"><net_src comp="1899" pin="1"/><net_sink comp="2506" pin=0"/></net>

<net id="2510"><net_src comp="2506" pin="1"/><net_sink comp="1923" pin=18"/></net>

<net id="2511"><net_src comp="2506" pin="1"/><net_sink comp="1999" pin=0"/></net>

<net id="2515"><net_src comp="837" pin="3"/><net_sink comp="2512" pin=0"/></net>

<net id="2516"><net_src comp="2512" pin="1"/><net_sink comp="893" pin=0"/></net>

<net id="2517"><net_src comp="2512" pin="1"/><net_sink comp="893" pin=2"/></net>

<net id="2521"><net_src comp="844" pin="3"/><net_sink comp="2518" pin=0"/></net>

<net id="2522"><net_src comp="2518" pin="1"/><net_sink comp="899" pin=0"/></net>

<net id="2523"><net_src comp="2518" pin="1"/><net_sink comp="899" pin=2"/></net>

<net id="2527"><net_src comp="851" pin="3"/><net_sink comp="2524" pin=0"/></net>

<net id="2528"><net_src comp="2524" pin="1"/><net_sink comp="905" pin=0"/></net>

<net id="2529"><net_src comp="2524" pin="1"/><net_sink comp="905" pin=2"/></net>

<net id="2533"><net_src comp="858" pin="3"/><net_sink comp="2530" pin=0"/></net>

<net id="2534"><net_src comp="2530" pin="1"/><net_sink comp="911" pin=0"/></net>

<net id="2535"><net_src comp="2530" pin="1"/><net_sink comp="911" pin=2"/></net>

<net id="2539"><net_src comp="865" pin="3"/><net_sink comp="2536" pin=0"/></net>

<net id="2540"><net_src comp="2536" pin="1"/><net_sink comp="917" pin=0"/></net>

<net id="2541"><net_src comp="2536" pin="1"/><net_sink comp="917" pin=2"/></net>

<net id="2545"><net_src comp="872" pin="3"/><net_sink comp="2542" pin=0"/></net>

<net id="2546"><net_src comp="2542" pin="1"/><net_sink comp="923" pin=0"/></net>

<net id="2547"><net_src comp="2542" pin="1"/><net_sink comp="923" pin=2"/></net>

<net id="2551"><net_src comp="879" pin="3"/><net_sink comp="2548" pin=0"/></net>

<net id="2552"><net_src comp="2548" pin="1"/><net_sink comp="929" pin=0"/></net>

<net id="2553"><net_src comp="2548" pin="1"/><net_sink comp="929" pin=2"/></net>

<net id="2557"><net_src comp="886" pin="3"/><net_sink comp="2554" pin=0"/></net>

<net id="2558"><net_src comp="2554" pin="1"/><net_sink comp="935" pin=0"/></net>

<net id="2559"><net_src comp="2554" pin="1"/><net_sink comp="935" pin=2"/></net>

<net id="2563"><net_src comp="1923" pin="19"/><net_sink comp="2560" pin=0"/></net>

<net id="2564"><net_src comp="2560" pin="1"/><net_sink comp="1962" pin=0"/></net>

<net id="2568"><net_src comp="1991" pin="3"/><net_sink comp="2565" pin=0"/></net>

<net id="2569"><net_src comp="2565" pin="1"/><net_sink comp="929" pin=4"/></net>

<net id="2570"><net_src comp="2565" pin="1"/><net_sink comp="923" pin=4"/></net>

<net id="2571"><net_src comp="2565" pin="1"/><net_sink comp="917" pin=4"/></net>

<net id="2572"><net_src comp="2565" pin="1"/><net_sink comp="911" pin=4"/></net>

<net id="2573"><net_src comp="2565" pin="1"/><net_sink comp="905" pin=4"/></net>

<net id="2574"><net_src comp="2565" pin="1"/><net_sink comp="899" pin=4"/></net>

<net id="2575"><net_src comp="2565" pin="1"/><net_sink comp="893" pin=4"/></net>

<net id="2576"><net_src comp="2565" pin="1"/><net_sink comp="935" pin=4"/></net>

<net id="2580"><net_src comp="2016" pin="2"/><net_sink comp="2577" pin=0"/></net>

<net id="2584"><net_src comp="601" pin="9"/><net_sink comp="2581" pin=0"/></net>

<net id="2594"><net_src comp="2028" pin="1"/><net_sink comp="2591" pin=0"/></net>

<net id="2595"><net_src comp="2591" pin="1"/><net_sink comp="2076" pin=0"/></net>

<net id="2596"><net_src comp="2591" pin="1"/><net_sink comp="2083" pin=0"/></net>

<net id="2597"><net_src comp="2591" pin="1"/><net_sink comp="2090" pin=0"/></net>

<net id="2598"><net_src comp="2591" pin="1"/><net_sink comp="2097" pin=0"/></net>

<net id="2602"><net_src comp="2032" pin="1"/><net_sink comp="2599" pin=0"/></net>

<net id="2603"><net_src comp="2599" pin="1"/><net_sink comp="2104" pin=10"/></net>

<net id="2607"><net_src comp="973" pin="3"/><net_sink comp="2604" pin=0"/></net>

<net id="2608"><net_src comp="2604" pin="1"/><net_sink comp="1029" pin=0"/></net>

<net id="2612"><net_src comp="980" pin="3"/><net_sink comp="2609" pin=0"/></net>

<net id="2613"><net_src comp="2609" pin="1"/><net_sink comp="1035" pin=0"/></net>

<net id="2617"><net_src comp="987" pin="3"/><net_sink comp="2614" pin=0"/></net>

<net id="2618"><net_src comp="2614" pin="1"/><net_sink comp="1041" pin=0"/></net>

<net id="2622"><net_src comp="994" pin="3"/><net_sink comp="2619" pin=0"/></net>

<net id="2623"><net_src comp="2619" pin="1"/><net_sink comp="1047" pin=0"/></net>

<net id="2627"><net_src comp="1001" pin="3"/><net_sink comp="2624" pin=0"/></net>

<net id="2628"><net_src comp="2624" pin="1"/><net_sink comp="1053" pin=0"/></net>

<net id="2632"><net_src comp="1008" pin="3"/><net_sink comp="2629" pin=0"/></net>

<net id="2633"><net_src comp="2629" pin="1"/><net_sink comp="1059" pin=0"/></net>

<net id="2637"><net_src comp="1015" pin="3"/><net_sink comp="2634" pin=0"/></net>

<net id="2638"><net_src comp="2634" pin="1"/><net_sink comp="1065" pin=0"/></net>

<net id="2642"><net_src comp="1022" pin="3"/><net_sink comp="2639" pin=0"/></net>

<net id="2643"><net_src comp="2639" pin="1"/><net_sink comp="1071" pin=0"/></net>

<net id="2647"><net_src comp="2104" pin="11"/><net_sink comp="2644" pin=0"/></net>

<net id="2648"><net_src comp="2644" pin="1"/><net_sink comp="2133" pin=1"/></net>

<net id="2652"><net_src comp="2142" pin="1"/><net_sink comp="2649" pin=0"/></net>

<net id="2653"><net_src comp="2649" pin="1"/><net_sink comp="621" pin=8"/></net>

<net id="2657"><net_src comp="2157" pin="2"/><net_sink comp="2654" pin=0"/></net>

<net id="2658"><net_src comp="2654" pin="1"/><net_sink comp="621" pin=12"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: status_reg | {17 }
	Port: spike_count_reg | {17 }
	Port: weight_sum_reg | {19 }
	Port: version_reg | {17 }
	Port: m_axis_spikes_V_data_V | {6 7 }
	Port: m_axis_spikes_V_keep_V | {6 7 }
	Port: m_axis_spikes_V_strb_V | {6 7 }
	Port: m_axis_spikes_V_user_V | {6 7 }
	Port: m_axis_spikes_V_last_V | {6 7 }
	Port: m_axis_spikes_V_id_V | {6 7 }
	Port: m_axis_spikes_V_dest_V | {6 7 }
	Port: m_axis_weights_V_data_V | {14 17 }
	Port: m_axis_weights_V_keep_V | {14 17 }
	Port: m_axis_weights_V_strb_V | {14 17 }
	Port: m_axis_weights_V_user_V | {14 17 }
	Port: m_axis_weights_V_last_V | {14 17 }
	Port: m_axis_weights_V_id_V | {14 17 }
	Port: m_axis_weights_V_dest_V | {14 17 }
	Port: spike_in_valid | {17 }
	Port: spike_in_neuron_id | {17 }
	Port: spike_in_weight | {17 }
	Port: spike_out_ready | {6 }
	Port: snn_enable | {3 }
	Port: snn_reset | {3 }
	Port: threshold_out | {3 }
	Port: leak_rate_out | {3 }
	Port: initialized | {3 }
	Port: timestamp | {17 }
	Port: spike_counter | {6 }
	Port: p_ZL15pre_eligibility_0 | {1 2 6 13 14 }
	Port: p_ZL16post_eligibility_0 | {1 2 10 13 14 }
	Port: p_ZL15pre_eligibility_1 | {1 2 6 13 14 }
	Port: p_ZL16post_eligibility_1 | {1 2 10 13 14 }
	Port: p_ZL15pre_eligibility_2 | {1 2 6 13 14 }
	Port: p_ZL16post_eligibility_2 | {1 2 10 13 14 }
	Port: p_ZL15pre_eligibility_3 | {1 2 6 13 14 }
	Port: p_ZL16post_eligibility_3 | {1 2 10 13 14 }
	Port: p_ZL15pre_eligibility_4 | {1 2 6 13 14 }
	Port: p_ZL16post_eligibility_4 | {1 2 10 13 14 }
	Port: p_ZL15pre_eligibility_5 | {1 2 6 13 14 }
	Port: p_ZL16post_eligibility_5 | {1 2 10 13 14 }
	Port: p_ZL15pre_eligibility_6 | {1 2 6 13 14 }
	Port: p_ZL16post_eligibility_6 | {1 2 10 13 14 }
	Port: p_ZL15pre_eligibility_7 | {1 2 6 13 14 }
	Port: p_ZL16post_eligibility_7 | {1 2 10 13 14 }
	Port: pre_traces_trace_0 | {1 2 4 5 }
	Port: pre_traces_last_spike_time_0 | {1 2 4 5 }
	Port: post_traces_trace_0 | {1 2 7 8 }
	Port: post_traces_last_spike_time_0 | {1 2 7 8 }
	Port: pre_traces_trace_1 | {1 2 4 5 }
	Port: pre_traces_last_spike_time_1 | {1 2 4 5 }
	Port: post_traces_trace_1 | {1 2 7 8 }
	Port: post_traces_last_spike_time_1 | {1 2 7 8 }
	Port: pre_traces_trace_2 | {1 2 4 5 }
	Port: pre_traces_last_spike_time_2 | {1 2 4 5 }
	Port: post_traces_trace_2 | {1 2 7 8 }
	Port: post_traces_last_spike_time_2 | {1 2 7 8 }
	Port: pre_traces_trace_3 | {1 2 4 5 }
	Port: pre_traces_last_spike_time_3 | {1 2 4 5 }
	Port: post_traces_trace_3 | {1 2 7 8 }
	Port: post_traces_last_spike_time_3 | {1 2 7 8 }
	Port: pre_traces_trace_4 | {1 2 4 5 }
	Port: pre_traces_last_spike_time_4 | {1 2 4 5 }
	Port: post_traces_trace_4 | {1 2 7 8 }
	Port: post_traces_last_spike_time_4 | {1 2 7 8 }
	Port: pre_traces_trace_5 | {1 2 4 5 }
	Port: pre_traces_last_spike_time_5 | {1 2 4 5 }
	Port: post_traces_trace_5 | {1 2 7 8 }
	Port: post_traces_last_spike_time_5 | {1 2 7 8 }
	Port: pre_traces_trace_6 | {1 2 4 5 }
	Port: pre_traces_last_spike_time_6 | {1 2 4 5 }
	Port: post_traces_trace_6 | {1 2 7 8 }
	Port: post_traces_last_spike_time_6 | {1 2 7 8 }
	Port: pre_traces_trace_7 | {1 2 4 5 }
	Port: pre_traces_last_spike_time_7 | {1 2 4 5 }
	Port: post_traces_trace_7 | {1 2 7 8 }
	Port: post_traces_last_spike_time_7 | {1 2 7 8 }
	Port: p_ZL13weight_memory_0_0 | {2 3 4 5 7 8 11 12 }
	Port: p_ZL13weight_memory_0_1 | {2 3 4 5 7 8 11 12 }
	Port: p_ZL13weight_memory_1_0 | {2 3 4 5 7 8 11 12 }
	Port: p_ZL13weight_memory_1_1 | {2 3 4 5 7 8 11 12 }
	Port: p_ZL13weight_memory_2_0 | {2 3 4 5 7 8 11 12 }
	Port: p_ZL13weight_memory_2_1 | {2 3 4 5 7 8 11 12 }
	Port: p_ZL13weight_memory_3_0 | {2 3 4 5 7 8 11 12 }
	Port: p_ZL13weight_memory_3_1 | {2 3 4 5 7 8 11 12 }
	Port: read_row | {17 }
	Port: read_col | {17 }
 - Input state : 
	Port: snn_top_hls : ctrl_reg | {1 }
	Port: snn_top_hls : config_reg | {1 }
	Port: snn_top_hls : learning_params | {1 }
	Port: snn_top_hls : s_axis_spikes_V_data_V | {3 }
	Port: snn_top_hls : s_axis_spikes_V_keep_V | {3 }
	Port: snn_top_hls : s_axis_spikes_V_strb_V | {3 }
	Port: snn_top_hls : s_axis_spikes_V_user_V | {3 }
	Port: snn_top_hls : s_axis_spikes_V_last_V | {3 }
	Port: snn_top_hls : s_axis_spikes_V_id_V | {3 }
	Port: snn_top_hls : s_axis_spikes_V_dest_V | {3 }
	Port: snn_top_hls : reward_signal | {1 }
	Port: snn_top_hls : spike_in_ready | {1 }
	Port: snn_top_hls : spike_out_valid | {1 }
	Port: snn_top_hls : spike_out_neuron_id | {1 }
	Port: snn_top_hls : spike_out_weight | {1 }
	Port: snn_top_hls : snn_ready | {1 }
	Port: snn_top_hls : snn_busy | {1 }
	Port: snn_top_hls : initialized | {1 }
	Port: snn_top_hls : timestamp | {1 }
	Port: snn_top_hls : spike_counter | {1 }
	Port: snn_top_hls : p_ZL15pre_eligibility_0 | {3 4 11 12 13 14 }
	Port: snn_top_hls : p_ZL16post_eligibility_0 | {7 8 11 12 13 14 }
	Port: snn_top_hls : p_ZL15pre_eligibility_1 | {3 4 11 12 13 14 }
	Port: snn_top_hls : p_ZL16post_eligibility_1 | {7 8 11 12 13 14 }
	Port: snn_top_hls : p_ZL15pre_eligibility_2 | {3 4 11 12 13 14 }
	Port: snn_top_hls : p_ZL16post_eligibility_2 | {7 8 11 12 13 14 }
	Port: snn_top_hls : p_ZL15pre_eligibility_3 | {3 4 11 12 13 14 }
	Port: snn_top_hls : p_ZL16post_eligibility_3 | {7 8 11 12 13 14 }
	Port: snn_top_hls : p_ZL15pre_eligibility_4 | {3 4 11 12 13 14 }
	Port: snn_top_hls : p_ZL16post_eligibility_4 | {7 8 11 12 13 14 }
	Port: snn_top_hls : p_ZL15pre_eligibility_5 | {3 4 11 12 13 14 }
	Port: snn_top_hls : p_ZL16post_eligibility_5 | {7 8 11 12 13 14 }
	Port: snn_top_hls : p_ZL15pre_eligibility_6 | {3 4 11 12 13 14 }
	Port: snn_top_hls : p_ZL16post_eligibility_6 | {7 8 11 12 13 14 }
	Port: snn_top_hls : p_ZL15pre_eligibility_7 | {3 4 11 12 13 14 }
	Port: snn_top_hls : p_ZL16post_eligibility_7 | {7 8 11 12 13 14 }
	Port: snn_top_hls : pre_traces_trace_0 | {4 5 7 8 }
	Port: snn_top_hls : pre_traces_last_spike_time_0 | {4 5 7 8 }
	Port: snn_top_hls : post_traces_trace_0 | {4 5 7 8 }
	Port: snn_top_hls : post_traces_last_spike_time_0 | {4 5 7 8 }
	Port: snn_top_hls : pre_traces_trace_1 | {4 5 7 8 }
	Port: snn_top_hls : pre_traces_last_spike_time_1 | {4 5 7 8 }
	Port: snn_top_hls : post_traces_trace_1 | {4 5 7 8 }
	Port: snn_top_hls : post_traces_last_spike_time_1 | {4 5 7 8 }
	Port: snn_top_hls : pre_traces_trace_2 | {4 5 7 8 }
	Port: snn_top_hls : pre_traces_last_spike_time_2 | {4 5 7 8 }
	Port: snn_top_hls : post_traces_trace_2 | {4 5 7 8 }
	Port: snn_top_hls : post_traces_last_spike_time_2 | {4 5 7 8 }
	Port: snn_top_hls : pre_traces_trace_3 | {4 5 7 8 }
	Port: snn_top_hls : pre_traces_last_spike_time_3 | {4 5 7 8 }
	Port: snn_top_hls : post_traces_trace_3 | {4 5 7 8 }
	Port: snn_top_hls : post_traces_last_spike_time_3 | {4 5 7 8 }
	Port: snn_top_hls : pre_traces_trace_4 | {4 5 7 8 }
	Port: snn_top_hls : pre_traces_last_spike_time_4 | {4 5 7 8 }
	Port: snn_top_hls : post_traces_trace_4 | {4 5 7 8 }
	Port: snn_top_hls : post_traces_last_spike_time_4 | {4 5 7 8 }
	Port: snn_top_hls : pre_traces_trace_5 | {4 5 7 8 }
	Port: snn_top_hls : pre_traces_last_spike_time_5 | {4 5 7 8 }
	Port: snn_top_hls : post_traces_trace_5 | {4 5 7 8 }
	Port: snn_top_hls : post_traces_last_spike_time_5 | {4 5 7 8 }
	Port: snn_top_hls : pre_traces_trace_6 | {4 5 7 8 }
	Port: snn_top_hls : pre_traces_last_spike_time_6 | {4 5 7 8 }
	Port: snn_top_hls : post_traces_trace_6 | {4 5 7 8 }
	Port: snn_top_hls : post_traces_last_spike_time_6 | {4 5 7 8 }
	Port: snn_top_hls : pre_traces_trace_7 | {4 5 7 8 }
	Port: snn_top_hls : pre_traces_last_spike_time_7 | {4 5 7 8 }
	Port: snn_top_hls : post_traces_trace_7 | {4 5 7 8 }
	Port: snn_top_hls : post_traces_last_spike_time_7 | {4 5 7 8 }
	Port: snn_top_hls : p_ZL13weight_memory_0_0 | {4 5 7 8 11 12 14 15 17 18 }
	Port: snn_top_hls : p_ZL13weight_memory_0_1 | {4 5 7 8 11 12 14 15 17 18 }
	Port: snn_top_hls : p_ZL13weight_memory_1_0 | {4 5 7 8 11 12 14 15 17 18 }
	Port: snn_top_hls : p_ZL13weight_memory_1_1 | {4 5 7 8 11 12 14 15 17 18 }
	Port: snn_top_hls : p_ZL13weight_memory_2_0 | {4 5 7 8 11 12 14 15 17 18 }
	Port: snn_top_hls : p_ZL13weight_memory_2_1 | {4 5 7 8 11 12 14 15 17 18 }
	Port: snn_top_hls : p_ZL13weight_memory_3_0 | {4 5 7 8 11 12 14 15 17 18 }
	Port: snn_top_hls : p_ZL13weight_memory_3_1 | {4 5 7 8 11 12 14 15 17 18 }
	Port: snn_top_hls : EXP_DECAY_LUT | {4 5 7 8 }
	Port: snn_top_hls : read_row | {14 }
	Port: snn_top_hls : read_col | {14 }
  - Chain level:
	State 1
		xor_ln430 : 1
		or_ln430 : 1
		br_ln430 : 1
	State 2
	State 3
		timestamp_flag_0 : 1
		timestamp_loc_0 : 1
		spike_counter_loc_0 : 1
		or_ln463 : 2
		select_ln463 : 2
		pre_id : 1
		trunc_ln486_1 : 1
		weight : 1
		trunc_ln294 : 1
		lshr_ln3 : 1
		zext_ln294 : 2
		p_ZL15pre_eligibility_0_addr : 3
		p_ZL15pre_eligibility_1_addr : 3
		p_ZL15pre_eligibility_2_addr : 3
		p_ZL15pre_eligibility_3_addr : 3
		p_ZL15pre_eligibility_4_addr : 3
		p_ZL15pre_eligibility_5_addr : 3
		p_ZL15pre_eligibility_6_addr : 3
		p_ZL15pre_eligibility_7_addr : 3
		p_ZL15pre_eligibility_0_load : 4
		p_ZL15pre_eligibility_1_load : 4
		p_ZL15pre_eligibility_2_load : 4
		p_ZL15pre_eligibility_3_load : 4
		p_ZL15pre_eligibility_4_load : 4
		p_ZL15pre_eligibility_5_load : 4
		p_ZL15pre_eligibility_6_load : 4
		p_ZL15pre_eligibility_7_load : 4
	State 4
		call_ln496 : 1
		tmp_3 : 1
	State 5
		new_elig : 1
		tmp_14 : 2
		icmp_ln295 : 3
		trunc_ln295 : 2
		select_ln295 : 4
	State 6
		spike_in_valid_local_0 : 1
		spike_in_neuron_id_local_0 : 1
		spike_in_weight_local_0 : 1
		spike_counter_flag_2 : 1
		spike_counter_new_2 : 1
		spike_counter_loc_2 : 1
		br_ln463 : 2
		store_ln432 : 2
		out_pkt_data : 1
		write_ln524 : 2
	State 7
		zext_ln301 : 1
		p_ZL16post_eligibility_0_addr : 2
		p_ZL16post_eligibility_1_addr : 2
		p_ZL16post_eligibility_2_addr : 2
		p_ZL16post_eligibility_3_addr : 2
		p_ZL16post_eligibility_4_addr : 2
		p_ZL16post_eligibility_5_addr : 2
		p_ZL16post_eligibility_6_addr : 2
		p_ZL16post_eligibility_7_addr : 2
		p_ZL16post_eligibility_0_load : 3
		p_ZL16post_eligibility_1_load : 3
		p_ZL16post_eligibility_2_load : 3
		p_ZL16post_eligibility_3_load : 3
		p_ZL16post_eligibility_4_load : 3
		p_ZL16post_eligibility_5_load : 3
		p_ZL16post_eligibility_6_load : 3
		p_ZL16post_eligibility_7_load : 3
	State 8
		tmp_8 : 1
	State 9
		new_elig_1 : 1
		tmp_15 : 2
		icmp_ln302 : 3
		trunc_ln302 : 2
		select_ln302 : 4
	State 10
	State 11
	State 12
	State 13
	State 14
		trunc_ln552 : 1
		trunc_ln552_1 : 1
		lshr_ln552_1 : 1
		tmp_7 : 1
		tmp_2 : 2
		zext_ln552_2 : 3
		p_ZL13weight_memory_0_0_addr_1 : 4
		p_ZL13weight_memory_0_1_addr_1 : 4
		p_ZL13weight_memory_1_0_addr_1 : 4
		p_ZL13weight_memory_1_1_addr_1 : 4
		p_ZL13weight_memory_2_0_addr_1 : 4
		p_ZL13weight_memory_2_1_addr_1 : 4
		p_ZL13weight_memory_3_0_addr_1 : 4
		p_ZL13weight_memory_3_1_addr_1 : 4
		p_ZL13weight_memory_0_0_load : 5
		p_ZL13weight_memory_0_1_load : 5
		p_ZL13weight_memory_1_0_load : 5
		p_ZL13weight_memory_1_1_load : 5
		p_ZL13weight_memory_2_0_load : 5
		p_ZL13weight_memory_2_1_load : 5
		p_ZL13weight_memory_3_0_load : 5
		p_ZL13weight_memory_3_1_load : 5
	State 15
		select_ln552 : 1
		select_ln552_1 : 1
		select_ln552_2 : 1
		select_ln552_3 : 1
		tmp_s : 2
	State 16
		w_pkt_data : 1
		zext_ln552_3 : 2
		w_pkt_last : 1
		write_ln559 : 3
	State 17
		add_ln561 : 1
		trunc_ln562 : 2
		tmp_16 : 2
		br_ln562 : 3
		add_ln564 : 1
		trunc_ln565 : 2
		tmp_17 : 2
		select_ln565 : 3
		store_ln565 : 4
		read_col_new_0 : 4
		store_ln561 : 5
		select_ln574 : 1
		zext_ln587 : 1
		write_ln589 : 2
		store_ln431 : 2
	State 18
	State 19
		sext_ln595 : 1
		write_ln601 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                            Functional Unit                           |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|          |              grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209             |    0    |    0    |    7    |    28   |
|          |             grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245            |    0    |    0    |    7    |    28   |
|          | grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313 |    0    |    0    |    35   |    84   |
|   call   |                   grp_process_pre_spike_aer_fu_1333                  |    0    | 49.7052 |   635   |   1273  |
|          |                  grp_process_post_spike_aer_fu_1421                  |    0    |  83.374 |   695   |   1661  |
|          |                    grp_apply_rstdp_reward_fu_1509                    |    0    |  34.936 |   335   |   1145  |
|          |                 grp_decay_eligibility_traces_fu_1562                 |    0    |  25.408 |   192   |   412   |
|          |              grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598             |    0    |  25.408 |   200   |   352   |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|          |                           new_elig_fu_1822                           |    0    |    0    |    0    |    15   |
|          |                           add_ln500_fu_1873                          |    0    |    0    |    0    |    39   |
|    add   |                          new_elig_1_fu_1965                          |    0    |    0    |    0    |    15   |
|          |                           add_ln561_fu_2170                          |    0    |    0    |    0    |    14   |
|          |                           add_ln564_fu_2189                          |    0    |    0    |    0    |    14   |
|          |                           add_ln575_fu_2227                          |    0    |    0    |    0    |    39   |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|          |                         select_ln463_fu_1718                         |    0    |    0    |    0    |    32   |
|          |                         select_ln295_fu_1848                         |    0    |    0    |    0    |    8    |
|          |                         select_ln302_fu_1991                         |    0    |    0    |    0    |    8    |
|          |                         select_ln552_fu_2076                         |    0    |    0    |    0    |    8    |
|  select  |                        select_ln552_1_fu_2083                        |    0    |    0    |    0    |    8    |
|          |                        select_ln552_2_fu_2090                        |    0    |    0    |    0    |    8    |
|          |                        select_ln552_3_fu_2097                        |    0    |    0    |    0    |    8    |
|          |                         select_ln565_fu_2207                         |    0    |    0    |    0    |    6    |
|          |                         select_ln574_fu_2238                         |    0    |    0    |    0    |    32   |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|          |                             tmp_3_fu_1780                            |    0    |    0    |    0    |    42   |
| sparsemux|                             tmp_8_fu_1923                            |    0    |    0    |    0    |    42   |
|          |                             tmp_s_fu_2104                            |    0    |    0    |    0    |    20   |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|          |                          icmp_ln295_fu_1838                          |    0    |    0    |    0    |    10   |
|   icmp   |                          icmp_ln302_fu_1981                          |    0    |    0    |    0    |    10   |
|          |                          icmp_ln555_fu_2147                          |    0    |    0    |    0    |    14   |
|          |                         icmp_ln555_1_fu_2152                         |    0    |    0    |    0    |    14   |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|          |                           or_ln430_fu_1701                           |    0    |    0    |    0    |    2    |
|    or    |                           or_ln463_fu_1713                           |    0    |    0    |    0    |    2    |
|          |                           or_ln574_fu_2233                           |    0    |    0    |    0    |    2    |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|          |                           and_ln483_fu_1725                          |    0    |    0    |    0    |    2    |
|    and   |                           and_ln536_fu_2016                          |    0    |    0    |    0    |    2    |
|          |                          w_pkt_last_fu_2157                          |    0    |    0    |    0    |    2    |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|    xor   |                           xor_ln430_fu_1695                          |    0    |    0    |    0    |    2    |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|          |                       snn_busy_read_read_fu_416                      |    0    |    0    |    0    |    0    |
|          |                      snn_ready_read_read_fu_422                      |    0    |    0    |    0    |    0    |
|          |                   spike_out_weight_read_read_fu_428                  |    0    |    0    |    0    |    0    |
|          |                 spike_out_neuron_id_read_read_fu_434                 |    0    |    0    |    0    |    0    |
|          |                   spike_out_valid_read_read_fu_440                   |    0    |    0    |    0    |    0    |
|   read   |                    spike_in_ready_read_read_fu_446                   |    0    |    0    |    0    |    0    |
|          |                    reward_signal_read_read_fu_452                    |    0    |    0    |    0    |    0    |
|          |                   learning_params_read_read_fu_458                   |    0    |    0    |    0    |    0    |
|          |                      config_reg_read_read_fu_464                     |    0    |    0    |    0    |    0    |
|          |                       ctrl_reg_read_read_fu_470                      |    0    |    0    |    0    |    0    |
|          |                           empty_read_fu_524                          |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|          |                       write_ln471_write_fu_476                       |    0    |    0    |    0    |    0    |
|          |                       write_ln472_write_fu_483                       |    0    |    0    |    0    |    0    |
|          |                       write_ln473_write_fu_490                       |    0    |    0    |    0    |    0    |
|          |                       write_ln474_write_fu_497                       |    0    |    0    |    0    |    0    |
|          |                       write_ln506_write_fu_562                       |    0    |    0    |    0    |    0    |
|          |                           grp_write_fu_570                           |    0    |    0    |    0    |    0    |
|   write  |                           grp_write_fu_621                           |    0    |    0    |    0    |    0    |
|          |                       write_ln589_write_fu_651                       |    0    |    0    |    0    |    0    |
|          |                       write_ln590_write_fu_658                       |    0    |    0    |    0    |    0    |
|          |                       write_ln591_write_fu_665                       |    0    |    0    |    0    |    0    |
|          |                        write_ln0_write_fu_673                        |    0    |    0    |    0    |    0    |
|          |                       write_ln486_write_fu_680                       |    0    |    0    |    0    |    0    |
|          |                       write_ln487_write_fu_687                       |    0    |    0    |    0    |    0    |
|          |                       write_ln601_write_fu_694                       |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
| nbreadreq|                         tmp_nbreadreq_fu_504                         |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|nbwritereq|                         grp_nbwritereq_fu_542                        |    0    |    0    |    0    |    0    |
|          |                        tmp_9_nbwritereq_fu_601                       |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|          |                 learning_params_rstdp_enable_fu_1619                 |    0    |    0    |    0    |    0    |
|          |                             reset_fu_1631                            |    0    |    0    |    0    |    0    |
|          |                        clear_counters_fu_1639                        |    0    |    0    |    0    |    0    |
| bitselect|                        learning_enable_fu_1647                       |    0    |    0    |    0    |    0    |
|          |                       weight_read_mode_fu_1655                       |    0    |    0    |    0    |    0    |
|          |                         apply_reward_fu_1663                         |    0    |    0    |    0    |    0    |
|          |                            tmp_16_fu_2181                            |    0    |    0    |    0    |    0    |
|          |                            tmp_17_fu_2199                            |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|          |                            enable_fu_1627                            |    0    |    0    |    0    |    0    |
|          |                           threshold_fu_1671                          |    0    |    0    |    0    |    0    |
|          |                            pre_id_fu_1733                            |    0    |    0    |    0    |    0    |
|          |                         trunc_ln486_1_fu_1737                        |    0    |    0    |    0    |    0    |
|          |                          trunc_ln294_fu_1749                         |    0    |    0    |    0    |    0    |
|          |                          trunc_ln496_fu_1775                         |    0    |    0    |    0    |    0    |
|   trunc  |                          trunc_ln295_fu_1844                         |    0    |    0    |    0    |    0    |
|          |                          trunc_ln517_fu_1886                         |    0    |    0    |    0    |    0    |
|          |                          trunc_ln301_fu_1899                         |    0    |    0    |    0    |    0    |
|          |                          trunc_ln302_fu_1987                         |    0    |    0    |    0    |    0    |
|          |                          trunc_ln552_fu_2028                         |    0    |    0    |    0    |    0    |
|          |                         trunc_ln552_1_fu_2032                        |    0    |    0    |    0    |    0    |
|          |                          trunc_ln562_fu_2176                         |    0    |    0    |    0    |    0    |
|          |                          trunc_ln565_fu_2195                         |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|          |                           leak_rate_fu_1675                          |    0    |    0    |    0    |    0    |
|          |                            weight_fu_1741                            |    0    |    0    |    0    |    0    |
|          |                           lshr_ln3_fu_1753                           |    0    |    0    |    0    |    0    |
|partselect|                            tmp_14_fu_1828                            |    0    |    0    |    0    |    0    |
|          |                           lshr_ln4_fu_1902                           |    0    |    0    |    0    |    0    |
|          |                            tmp_15_fu_1971                            |    0    |    0    |    0    |    0    |
|          |                         lshr_ln552_1_fu_2036                         |    0    |    0    |    0    |    0    |
|          |                             tmp_7_fu_2046                            |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|extractvalue|                          in_pkt_data_fu_1729                         |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|          |                          zext_ln294_fu_1763                          |    0    |    0    |    0    |    0    |
|          |                          zext_ln301_fu_1911                          |    0    |    0    |    0    |    0    |
|          |                         zext_ln552_2_fu_2064                         |    0    |    0    |    0    |    0    |
|          |                          zext_ln551_fu_2127                          |    0    |    0    |    0    |    0    |
|   zext   |                          zext_ln552_fu_2130                          |    0    |    0    |    0    |    0    |
|          |                         zext_ln552_3_fu_2142                         |    0    |    0    |    0    |    0    |
|          |                         zext_ln551_1_fu_2164                         |    0    |    0    |    0    |    0    |
|          |                         zext_ln552_1_fu_2167                         |    0    |    0    |    0    |    0    |
|          |                          zext_ln587_fu_2255                          |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|          |                          sext_ln294_fu_1819                          |    0    |    0    |    0    |    0    |
|   sext   |                          sext_ln301_fu_1962                          |    0    |    0    |    0    |    0    |
|          |                          sext_ln595_fu_2269                          |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|  switch  |                         switch_ln295_fu_1856                         |    0    |    0    |    0    |    0    |
|          |                         switch_ln302_fu_1999                         |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|          |                         out_pkt_data_fu_1890                         |    0    |    0    |    0    |    0    |
|bitconcatenate|                             tmp_2_fu_2056                            |    0    |    0    |    0    |    0    |
|          |                          w_pkt_data_fu_2133                          |    0    |    0    |    0    |    0    |
|          |                            status_fu_2245                            |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                      |    0    | 218.831 |   2106  |   5403  |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+-----------------------------+--------+--------+--------+
|                             |  BRAM  |   FF   |   LUT  |
+-----------------------------+--------+--------+--------+
|        EXP_DECAY_LUT        |    0   |   16   |    2   |
|   p_ZL13weight_memory_0_0   |    1   |    0   |    0   |
|   p_ZL13weight_memory_0_1   |    1   |    0   |    0   |
|   p_ZL13weight_memory_1_0   |    1   |    0   |    0   |
|   p_ZL13weight_memory_1_1   |    1   |    0   |    0   |
|   p_ZL13weight_memory_2_0   |    1   |    0   |    0   |
|   p_ZL13weight_memory_2_1   |    1   |    0   |    0   |
|   p_ZL13weight_memory_3_0   |    1   |    0   |    0   |
|   p_ZL13weight_memory_3_1   |    1   |    0   |    0   |
|   p_ZL15pre_eligibility_0   |    1   |    0   |    0   |
|   p_ZL15pre_eligibility_1   |    1   |    0   |    0   |
|   p_ZL15pre_eligibility_2   |    1   |    0   |    0   |
|   p_ZL15pre_eligibility_3   |    1   |    0   |    0   |
|   p_ZL15pre_eligibility_4   |    1   |    0   |    0   |
|   p_ZL15pre_eligibility_5   |    1   |    0   |    0   |
|   p_ZL15pre_eligibility_6   |    1   |    0   |    0   |
|   p_ZL15pre_eligibility_7   |    1   |    0   |    0   |
|   p_ZL16post_eligibility_0  |    1   |    0   |    0   |
|   p_ZL16post_eligibility_1  |    1   |    0   |    0   |
|   p_ZL16post_eligibility_2  |    1   |    0   |    0   |
|   p_ZL16post_eligibility_3  |    1   |    0   |    0   |
|   p_ZL16post_eligibility_4  |    1   |    0   |    0   |
|   p_ZL16post_eligibility_5  |    1   |    0   |    0   |
|   p_ZL16post_eligibility_6  |    1   |    0   |    0   |
|   p_ZL16post_eligibility_7  |    1   |    0   |    0   |
|post_traces_last_spike_time_0|    1   |    0   |    0   |
|post_traces_last_spike_time_1|    1   |    0   |    0   |
|post_traces_last_spike_time_2|    1   |    0   |    0   |
|post_traces_last_spike_time_3|    1   |    0   |    0   |
|post_traces_last_spike_time_4|    1   |    0   |    0   |
|post_traces_last_spike_time_5|    1   |    0   |    0   |
|post_traces_last_spike_time_6|    1   |    0   |    0   |
|post_traces_last_spike_time_7|    1   |    0   |    0   |
|     post_traces_trace_0     |    1   |    0   |    0   |
|     post_traces_trace_1     |    1   |    0   |    0   |
|     post_traces_trace_2     |    1   |    0   |    0   |
|     post_traces_trace_3     |    1   |    0   |    0   |
|     post_traces_trace_4     |    1   |    0   |    0   |
|     post_traces_trace_5     |    1   |    0   |    0   |
|     post_traces_trace_6     |    1   |    0   |    0   |
|     post_traces_trace_7     |    1   |    0   |    0   |
| pre_traces_last_spike_time_0|    1   |    0   |    0   |
| pre_traces_last_spike_time_1|    1   |    0   |    0   |
| pre_traces_last_spike_time_2|    1   |    0   |    0   |
| pre_traces_last_spike_time_3|    1   |    0   |    0   |
| pre_traces_last_spike_time_4|    1   |    0   |    0   |
| pre_traces_last_spike_time_5|    1   |    0   |    0   |
| pre_traces_last_spike_time_6|    1   |    0   |    0   |
| pre_traces_last_spike_time_7|    1   |    0   |    0   |
|      pre_traces_trace_0     |    1   |    0   |    0   |
|      pre_traces_trace_1     |    1   |    0   |    0   |
|      pre_traces_trace_2     |    1   |    0   |    0   |
|      pre_traces_trace_3     |    1   |    0   |    0   |
|      pre_traces_trace_4     |    1   |    0   |    0   |
|      pre_traces_trace_5     |    1   |    0   |    0   |
|      pre_traces_trace_6     |    1   |    0   |    0   |
|      pre_traces_trace_7     |    1   |    0   |    0   |
+-----------------------------+--------+--------+--------+
|            Total            |   56   |   16   |    2   |
+-----------------------------+--------+--------+--------+

* Register list:
+---------------------------------------+--------+
|                                       |   FF   |
+---------------------------------------+--------+
|           and_ln483_reg_2393          |    1   |
|           and_ln536_reg_2577          |    1   |
|         apply_reward_reg_2351         |    1   |
|        clear_counters_reg_2336        |    1   |
|            enable_reg_2323            |    1   |
|       initialized_load_reg_2366       |    1   |
|           leak_rate_reg_2361          |   16   |
|        learning_enable_reg_2342       |    1   |
| learning_params_rstdp_enable_reg_2317 |    1   |
|           or_ln430_reg_2376           |    1   |
|           or_ln463_reg_2380           |    1   |
|         out_pkt_data_reg_2501         |   32   |
|p_ZL13weight_memory_0_0_addr_1_reg_2604|    9   |
|p_ZL13weight_memory_0_1_addr_1_reg_2609|    9   |
|p_ZL13weight_memory_1_0_addr_1_reg_2614|    9   |
|p_ZL13weight_memory_1_1_addr_1_reg_2619|    9   |
|p_ZL13weight_memory_2_0_addr_1_reg_2624|    9   |
|p_ZL13weight_memory_2_1_addr_1_reg_2629|    9   |
|p_ZL13weight_memory_3_0_addr_1_reg_2634|    9   |
|p_ZL13weight_memory_3_1_addr_1_reg_2639|    9   |
| p_ZL15pre_eligibility_0_addr_reg_2422 |    3   |
| p_ZL15pre_eligibility_1_addr_reg_2428 |    3   |
| p_ZL15pre_eligibility_2_addr_reg_2434 |    3   |
| p_ZL15pre_eligibility_3_addr_reg_2440 |    3   |
| p_ZL15pre_eligibility_4_addr_reg_2446 |    3   |
| p_ZL15pre_eligibility_5_addr_reg_2452 |    3   |
| p_ZL15pre_eligibility_6_addr_reg_2458 |    3   |
| p_ZL15pre_eligibility_7_addr_reg_2464 |    3   |
| p_ZL16post_eligibility_0_addr_reg_2512|    3   |
| p_ZL16post_eligibility_1_addr_reg_2518|    3   |
| p_ZL16post_eligibility_2_addr_reg_2524|    3   |
| p_ZL16post_eligibility_3_addr_reg_2530|    3   |
| p_ZL16post_eligibility_4_addr_reg_2536|    3   |
| p_ZL16post_eligibility_5_addr_reg_2542|    3   |
| p_ZL16post_eligibility_6_addr_reg_2548|    3   |
| p_ZL16post_eligibility_7_addr_reg_2554|    3   |
|            pre_id_reg_2401            |    8   |
|        read_col_new_0_reg_1199        |    6   |
|             reset_reg_2331            |    1   |
|      reward_signal_read_reg_2306      |    8   |
|         select_ln295_reg_2480         |    8   |
|         select_ln302_reg_2565         |    8   |
|         select_ln463_reg_2386         |   32   |
|         snn_busy_read_reg_2274        |    1   |
|        snn_ready_read_reg_2279        |    1   |
|     spike_counter_flag_2_reg_1160     |    1   |
|      spike_counter_loc_0_reg_1101     |   32   |
|      spike_counter_loc_2_reg_1186     |   32   |
|      spike_counter_new_2_reg_1172     |   32   |
|  spike_in_neuron_id_local_0_reg_1128  |    8   |
|      spike_in_ready_read_reg_2301     |    1   |
|    spike_in_valid_local_0_reg_1111    |    1   |
|    spike_in_weight_local_0_reg_1144   |    8   |
|   spike_out_neuron_id_read_reg_2289   |    8   |
|     spike_out_valid_read_reg_2297     |    1   |
|     spike_out_weight_read_reg_2284    |    8   |
|           threshold_reg_2356          |   16   |
|       timestamp_flag_0_reg_1077       |    1   |
|        timestamp_loc_0_reg_1090       |   32   |
|             tmp_3_reg_2475            |    8   |
|             tmp_5_reg_2492            |    1   |
|             tmp_8_reg_2560            |    8   |
|             tmp_9_reg_2581            |    1   |
|              tmp_reg_2397             |    1   |
|             tmp_s_reg_2644            |    8   |
|          trunc_ln294_reg_2416         |    3   |
|          trunc_ln301_reg_2506         |    3   |
|         trunc_ln486_1_reg_2406        |    6   |
|          trunc_ln496_reg_2470         |   16   |
|          trunc_ln517_reg_2496         |   16   |
|         trunc_ln552_1_reg_2599        |    2   |
|          trunc_ln552_reg_2591         |    1   |
|          w_pkt_last_reg_2654          |    1   |
|       weight_read_mode_reg_2347       |    1   |
|            weight_reg_2411            |    8   |
|        weight_sum_loc_reg_2311        |   14   |
|         zext_ln552_3_reg_2649         |   32   |
+---------------------------------------+--------+
|                 Total                 |   562  |
+---------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------|------|------|------|--------||---------||---------||---------|
|                 Comp                |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------------------------|------|------|------|--------||---------||---------||---------|
|           grp_write_fu_570          |  p8  |   2  |  32  |   64   ||    0    ||    9    |
|           grp_write_fu_621          |  p8  |   2  |  24  |   48   ||    0    ||    9    |
|           grp_write_fu_621          |  p12 |   2  |   1  |    2   ||    0    ||    9    |
|          grp_access_fu_757          |  p0  |   2  |   3  |    6   ||    0    ||    9    |
|          grp_access_fu_763          |  p0  |   2  |   3  |    6   ||    0    ||    9    |
|          grp_access_fu_769          |  p0  |   2  |   3  |    6   ||    0    ||    9    |
|          grp_access_fu_775          |  p0  |   2  |   3  |    6   ||    0    ||    9    |
|          grp_access_fu_781          |  p0  |   2  |   3  |    6   ||    0    ||    9    |
|          grp_access_fu_787          |  p0  |   2  |   3  |    6   ||    0    ||    9    |
|          grp_access_fu_793          |  p0  |   2  |   3  |    6   ||    0    ||    9    |
|          grp_access_fu_799          |  p0  |   2  |   3  |    6   ||    0    ||    9    |
|          grp_access_fu_893          |  p0  |   2  |   3  |    6   ||    0    ||    9    |
|          grp_access_fu_899          |  p0  |   2  |   3  |    6   ||    0    ||    9    |
|          grp_access_fu_905          |  p0  |   2  |   3  |    6   ||    0    ||    9    |
|          grp_access_fu_911          |  p0  |   2  |   3  |    6   ||    0    ||    9    |
|          grp_access_fu_917          |  p0  |   2  |   3  |    6   ||    0    ||    9    |
|          grp_access_fu_923          |  p0  |   2  |   3  |    6   ||    0    ||    9    |
|          grp_access_fu_929          |  p0  |   2  |   3  |    6   ||    0    ||    9    |
|          grp_access_fu_935          |  p0  |   2  |   3  |    6   ||    0    ||    9    |
|          grp_access_fu_1029         |  p0  |   2  |   9  |   18   ||    0    ||    9    |
|          grp_access_fu_1035         |  p0  |   2  |   9  |   18   ||    0    ||    9    |
|          grp_access_fu_1041         |  p0  |   2  |   9  |   18   ||    0    ||    9    |
|          grp_access_fu_1047         |  p0  |   2  |   9  |   18   ||    0    ||    9    |
|          grp_access_fu_1053         |  p0  |   2  |   9  |   18   ||    0    ||    9    |
|          grp_access_fu_1059         |  p0  |   2  |   9  |   18   ||    0    ||    9    |
|          grp_access_fu_1065         |  p0  |   2  |   9  |   18   ||    0    ||    9    |
|          grp_access_fu_1071         |  p0  |   2  |   9  |   18   ||    0    ||    9    |
|      timestamp_flag_0_reg_1077      |  p0  |   2  |   1  |    2   ||    0    ||    9    |
|   spike_in_valid_local_0_reg_1111   |  p0  |   2  |   1  |    2   ||    0    ||    9    |
| spike_in_neuron_id_local_0_reg_1128 |  p0  |   2  |   8  |   16   ||    0    ||    9    |
|   spike_in_weight_local_0_reg_1144  |  p0  |   2  |   8  |   16   ||    0    ||    9    |
|  grp_process_pre_spike_aer_fu_1333  |  p2  |   2  |  16  |   32   ||    0    ||    9    |
|-------------------------------------|------|------|------|--------||---------||---------||---------|
|                Total                |      |      |      |   422  ||  50.816 ||    0    ||   288   |
|-------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    0   |   218  |  2106  |  5403  |
|   Memory  |   56   |    -   |    -   |   16   |    2   |
|Multiplexer|    -   |    -   |   50   |    0   |   288  |
|  Register |    -   |    -   |    -   |   562  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   56   |    0   |   269  |  2684  |  5693  |
+-----------+--------+--------+--------+--------+--------+
