{
  "nodes":
  [
    {
      "name":"device"
      , "id":1092
      , "details":
      [
        {
          "type":"table"
          , "Interleaving":"Yes"
          , "Interleave Size":"4096 bytes"
          , "Channels":"4 channels"
          , "Maximum bandwidth the BSP can deliver":"76800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
          , "Channel device Width (bits)":"512, 512, 512, 512"
        }
      ]
      , "type":"memsys"
      , "children":
      [
        {
          "name":"device"
          , "id":1094
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"512"
              , "Address Width":"33"
              , "Latency":"1500"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x1000000000000"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"device"
          , "id":1095
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"512"
              , "Address Width":"33"
              , "Latency":"1500"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x1000200000000"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"device"
          , "id":1096
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"512"
              , "Address Width":"33"
              , "Latency":"1500"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x1000400000000"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"device"
          , "id":1097
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"512"
              , "Address Width":"33"
              , "Latency":"1500"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x1000600000000"
            }
          ]
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"Memory Controller"
      , "id":1093
      , "parent":"1092"
      , "bw":"76800.00"
      , "num_channels":"4"
      , "interleave":"1"
      , "details":
      [
        {
          "type":"table"
          , "Maximum bandwidth the BSP can deliver":"76800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
        }
      ]
      , "type":"bb"
    }
    , {
      "name":"Global Memory Interconnect"
      , "id":1098
      , "parent":"1092"
      , "type":"bb"
      , "children":
      [
        {
          "name":"SHARE"
          , "id":1099
          , "type":"arb"
        }
        , {
          "name":"Write Interconnect"
          , "id":1102
          , "details":
          [
            {
              "type":"table"
              , "Name":"device"
              , "Interconnect Style":"ring"
              , "Writes":"1"
              , "User specified force-single-store-ring flag":"False"
              , "Store Rings":"4"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect"
          , "id":1100
          , "details":
          [
            {
              "type":"table"
              , "Name":"device"
              , "Interconnect Style":"ring"
              , "Reads":"5"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect Router"
          , "id":1101
          , "details":
          [
            {
              "type":"table"
              , "User specified num-reorder flag":"Unset"
            }
          ]
          , "type":"memsys"
          , "children":
          [
            {
              "name":"Bus 0"
              , "id":1111
              , "type":"memsys"
            }
            , {
              "name":"Bus 1"
              , "id":1112
              , "type":"memsys"
            }
            , {
              "name":"Bus 2"
              , "id":1113
              , "type":"memsys"
            }
            , {
              "name":"Bus 3"
              , "id":1114
              , "type":"memsys"
            }
          ]
        }
      ]
    }
    , {
      "name":"Global Memory Loads"
      , "id":1103
      , "parent":"1092"
      , "type":"bb"
      , "children":
      [
        {
          "name":"LD"
          , "id":1104
          , "kwidth":"64"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"9"
              , "Latency":"790 cycles"
              , "Width":"64 bits"
              , "device Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"MinimizerKernel"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/opt/intel/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_lsu.hpp"
                , "line":56
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":1105
          , "kwidth":"8"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"10"
              , "Latency":"790 cycles"
              , "Width":"8 bits"
              , "device Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"MinimizerKernel"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/opt/intel/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_lsu.hpp"
                , "line":56
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":1106
          , "kwidth":"64"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"35"
              , "Latency":"838 cycles"
              , "Width":"64 bits"
              , "device Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"IbfKernel"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/bzbbaumt/Projects/min-ibf-fpga-oneapi/include/min_ibf_fpga/backend_sycl/kernel_ibf.cpp"
                , "line":50
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":1107
          , "kwidth":"64"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"30"
              , "Latency":"838 cycles"
              , "Width":"64 bits"
              , "device Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"IbfKernel"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/usr/lib/gcc/x86_64-linux-gnu/12/../../../../include/c++/12/bitset"
                , "line":433
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":1108
          , "kwidth":"64"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"30"
              , "Latency":"838 cycles"
              , "Width":"64 bits"
              , "device Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"IbfKernel"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/usr/lib/gcc/x86_64-linux-gnu/12/../../../../include/c++/12/bitset"
                , "line":433
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"Global Memory Stores"
      , "id":1109
      , "parent":"1092"
      , "type":"bb"
      , "children":
      [
        {
          "name":"ST"
          , "id":1110
          , "kwidth":"64"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"880"
              , "Latency":"2 cycles"
              , "Width":"64 bits"
              , "device Width":"512 bits"
              , "Uses Write Ack":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"IbfKernel"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/bzbbaumt/Projects/min-ibf-fpga-oneapi/include/min_ibf_fpga/backend_sycl/kernel_ibf.cpp"
                , "line":90
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"host"
      , "id":1115
      , "details":
      [
        {
          "type":"table"
          , "Interleaving":"No"
          , "Channels":"1 channel"
          , "Maximum bandwidth the BSP can deliver":"30000.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
          , "Channel host Width (bits)":"512"
        }
      ]
      , "type":"memsys"
      , "children":
      [
        {
          "name":"host"
          , "id":1117
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"512"
              , "Address Width":"48"
              , "Latency":"800"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x0"
            }
          ]
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"Memory Controller"
      , "id":1116
      , "parent":"1115"
      , "bw":"30000.00"
      , "num_channels":"1"
      , "interleave":"0"
      , "details":
      [
        {
          "type":"table"
          , "Maximum bandwidth the BSP can deliver":"30000.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
        }
      ]
      , "type":"bb"
    }
    , {
      "name":"Global Memory Interconnect"
      , "id":1118
      , "parent":"1115"
      , "type":"bb"
      , "children":
      [
        {
          "name":"SHARE"
          , "id":1119
          , "type":"arb"
        }
      ]
    }
  ]
  , "links":
  [
    {
      "from":1094
      , "to":1093
    }
    , {
      "from":1093
      , "to":1094
    }
    , {
      "from":1095
      , "to":1093
    }
    , {
      "from":1093
      , "to":1095
    }
    , {
      "from":1096
      , "to":1093
    }
    , {
      "from":1093
      , "to":1096
    }
    , {
      "from":1097
      , "to":1093
    }
    , {
      "from":1093
      , "to":1097
    }
    , {
      "from":1100
      , "to":1099
    }
    , {
      "from":1102
      , "to":1099
    }
    , {
      "from":1099
      , "to":1093
    }
    , {
      "from":1104
      , "to":1100
    }
    , {
      "from":1105
      , "to":1100
    }
    , {
      "from":1106
      , "to":1100
    }
    , {
      "from":1107
      , "to":1100
    }
    , {
      "from":1108
      , "to":1100
    }
    , {
      "from":1110
      , "to":1102
    }
    , {
      "from":1093
      , "to":1111
    }
    , {
      "from":1093
      , "to":1112
    }
    , {
      "from":1093
      , "to":1113
    }
    , {
      "from":1093
      , "to":1114
    }
    , {
      "from":1111
      , "to":1104
      , "reverse":1
    }
    , {
      "from":1112
      , "to":1105
      , "reverse":1
    }
    , {
      "from":1113
      , "to":1106
      , "reverse":1
    }
    , {
      "from":1114
      , "to":1107
      , "reverse":1
    }
    , {
      "from":1111
      , "to":1108
      , "reverse":1
    }
    , {
      "from":1117
      , "to":1116
    }
    , {
      "from":1116
      , "to":1117
    }
    , {
      "from":1119
      , "to":1116
    }
  ]
}
