-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.4b/841621 Production Release                     
-- Build Date:               Thu Oct 24 17:20:07 PDT 2019                        
                                                                                 
-- Generated by:             ctorng@caddy01                                      
-- Generated date:           Sun Sep 25 20:20:48 PDT 2022                        

Solution Settings: ProcessingElement<IDTYPE,WDTYPE,ODTYPE>.v1
  Current state: schedule
  Project: build
  
  Design Input Files Specified
    $PROJECT_HOME/src/Conv.cpp
      $PROJECT_HOME/src/conv.h
        $MGC_HOME/shared/include/ac_int.h
        $MGC_HOME/shared/include/ac_channel.h
      $MGC_HOME/shared/include/mc_scverify.h
      $PROJECT_HOME/src/Serializer.h
      $PROJECT_HOME/src/Deserializer.h
      $PROJECT_HOME/src/InputDoubleBuffer.h
      $PROJECT_HOME/src/WeightDoubleBuffer.h
      $PROJECT_HOME/src/SystolicArray.h
        $PROJECT_HOME/src/ProcessingElement.h
          $MGC_HOME/shared/include/mc_scverify.h
        $PROJECT_HOME/src/Fifo.h
          $MGC_HOME/shared/include/mc_scverify.h
        $PROJECT_HOME/src/SystolicArrayCore.h
          $PROJECT_HOME/src/boost/preprocessor/repetition/repeat.hpp
            $PROJECT_HOME/src/boost/preprocessor/cat.hpp
            $PROJECT_HOME/src/boost/preprocessor/debug/error.hpp
              $PROJECT_HOME/src/boost/preprocessor/cat.hpp
              $PROJECT_HOME/src/boost/preprocessor/config/config.hpp
            $PROJECT_HOME/src/boost/preprocessor/detail/auto_rec.hpp
              $PROJECT_HOME/src/boost/preprocessor/config/config.hpp
              $PROJECT_HOME/src/boost/preprocessor/control/iif.hpp
                $PROJECT_HOME/src/boost/preprocessor/config/config.hpp
            $PROJECT_HOME/src/boost/preprocessor/tuple/eat.hpp
              $PROJECT_HOME/src/boost/preprocessor/config/config.hpp
          $PROJECT_HOME/src/boost/preprocessor/punctuation/comma_if.hpp
            $PROJECT_HOME/src/boost/preprocessor/config/config.hpp
            $PROJECT_HOME/src/boost/preprocessor/control/if.hpp
            $PROJECT_HOME/src/boost/preprocessor/facilities/empty.hpp
              $PROJECT_HOME/src/boost/preprocessor/config/config.hpp
            $PROJECT_HOME/src/boost/preprocessor/punctuation/comma.hpp
          $PROJECT_HOME/src/boost/preprocessor/arithmetic/inc.hpp
            $PROJECT_HOME/src/boost/preprocessor/config/config.hpp
          $PROJECT_HOME/src/boost/preprocessor/comparison/not_equal.hpp
            $PROJECT_HOME/src/boost/preprocessor/cat.hpp
            $PROJECT_HOME/src/boost/preprocessor/config/config.hpp
            $PROJECT_HOME/src/boost/preprocessor/control/iif.hpp
          $PROJECT_HOME/src/boost/preprocessor/repetition/for.hpp
            $PROJECT_HOME/src/boost/preprocessor/cat.hpp
            $PROJECT_HOME/src/boost/preprocessor/debug/error.hpp
            $PROJECT_HOME/src/boost/preprocessor/facilities/empty.hpp
            $PROJECT_HOME/src/boost/preprocessor/logical/bool.hpp
            $PROJECT_HOME/src/boost/preprocessor/detail/auto_rec.hpp
              $PROJECT_HOME/src/boost/preprocessor/config/config.hpp
            $PROJECT_HOME/src/boost/preprocessor/repetition/detail/edg/for.hpp
              $PROJECT_HOME/src/boost/preprocessor/control/if.hpp
              $PROJECT_HOME/src/boost/preprocessor/tuple/eat.hpp
          $PROJECT_HOME/src/boost/preprocessor/tuple/elem.hpp
            $PROJECT_HOME/src/boost/preprocessor/cat.hpp
            $PROJECT_HOME/src/boost/preprocessor/config/config.hpp
            $PROJECT_HOME/src/boost/preprocessor/facilities/expand.hpp
              $PROJECT_HOME/src/boost/preprocessor/config/config.hpp
            $PROJECT_HOME/src/boost/preprocessor/facilities/overload.hpp
              $PROJECT_HOME/src/boost/preprocessor/cat.hpp
              $PROJECT_HOME/src/boost/preprocessor/variadic/size.hpp
                $PROJECT_HOME/src/boost/preprocessor/cat.hpp
                $PROJECT_HOME/src/boost/preprocessor/config/config.hpp
            $PROJECT_HOME/src/boost/preprocessor/tuple/rem.hpp
              $PROJECT_HOME/src/boost/preprocessor/cat.hpp
              $PROJECT_HOME/src/boost/preprocessor/config/config.hpp
              $PROJECT_HOME/src/boost/preprocessor/facilities/expand.hpp
              $PROJECT_HOME/src/boost/preprocessor/facilities/overload.hpp
              $PROJECT_HOME/src/boost/preprocessor/tuple/detail/is_single_return.hpp
            $PROJECT_HOME/src/boost/preprocessor/variadic/elem.hpp
              $PROJECT_HOME/src/boost/preprocessor/cat.hpp
              $PROJECT_HOME/src/boost/preprocessor/config/config.hpp
          $PROJECT_HOME/src/boost/preprocessor/tuple/size.hpp
            $PROJECT_HOME/src/boost/preprocessor/cat.hpp
            $PROJECT_HOME/src/boost/preprocessor/config/config.hpp
            $PROJECT_HOME/src/boost/preprocessor/variadic/size.hpp
          $PROJECT_HOME/src/boost/preprocessor/arithmetic/dec.hpp
            $PROJECT_HOME/src/boost/preprocessor/config/config.hpp
    $PROJECT_HOME/src/ConvTb.cpp
  
  Processes/Blocks in Design
    Process                                      Real Operation(s) count Latency Throughput Reset Length II Comments 
    -------------------------------------------- ----------------------- ------- ---------- ------------ -- --------
    /ProcessingElement<IDTYPE,WDTYPE,ODTYPE>/run                       8       1          1            0  0          
    Design Total:                                                      8       1          1            0  1          
    
  Clock Information
    Clock Signal Edge   Period Sharing Alloc (%) Uncertainty Used by Processes/Blocks                     
    ------------ ------ ------ ----------------- ----------- --------------------------------------------
    clk          rising  5.000              0.00    0.000000 /ProcessingElement<IDTYPE,WDTYPE,ODTYPE>/run 
    
  I/O Data Ranges
    Port                    Mode DeclType DeclWidth DeclRange ActType ActWidth ActRange 
    ----------------------- ---- -------- --------- --------- ------- -------- --------
    clk                     IN   Unsigned         1                                     
    arst_n                  IN   Unsigned         1                                     
    input_in:rsc.dat        IN   Unsigned         8                                     
    psum_in:rsc.dat         IN   Unsigned        16                                     
    weight:rsc.dat          IN   Unsigned         8                                     
    ccs_ccore_start:rsc.dat IN   Unsigned         1                                     
    ccs_ccore_en            IN   Unsigned         1                                     
    input_out:rsc.z         OUT  Unsigned         8                                     
    psum_out:rsc.z          OUT  Unsigned        16                                     
    
  Memory Resources
    Resource Name: /ProcessingElement<IDTYPE,WDTYPE,ODTYPE>/input_in:rsc
      Memory Component: ccs_in                       Size:         1 x 8
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                                          Indices Phys Memory Address     
      ------------------------------------------------- ------- -----------------------
      /ProcessingElement<IDTYPE,WDTYPE,ODTYPE>/input_in     0:7 00000000-00000000 (0-0) 
      
    Resource Name: /ProcessingElement<IDTYPE,WDTYPE,ODTYPE>/psum_in:rsc
      Memory Component: ccs_in                       Size:         1 x 16
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                                         Indices Phys Memory Address     
      ------------------------------------------------ ------- -----------------------
      /ProcessingElement<IDTYPE,WDTYPE,ODTYPE>/psum_in    0:15 00000000-00000000 (0-0) 
      
    Resource Name: /ProcessingElement<IDTYPE,WDTYPE,ODTYPE>/weight:rsc
      Memory Component: ccs_in                       Size:         1 x 8
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                                        Indices Phys Memory Address     
      ----------------------------------------------- ------- -----------------------
      /ProcessingElement<IDTYPE,WDTYPE,ODTYPE>/weight     0:7 00000000-00000000 (0-0) 
      
    Resource Name: /ProcessingElement<IDTYPE,WDTYPE,ODTYPE>/input_out:rsc
      Memory Component: mgc_out_dreg                 Size:         1 x 8
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                                           Indices Phys Memory Address     
      -------------------------------------------------- ------- -----------------------
      /ProcessingElement<IDTYPE,WDTYPE,ODTYPE>/input_out     0:7 00000000-00000000 (0-0) 
      
    Resource Name: /ProcessingElement<IDTYPE,WDTYPE,ODTYPE>/psum_out:rsc
      Memory Component: mgc_out_dreg                 Size:         1 x 16
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                                          Indices Phys Memory Address     
      ------------------------------------------------- ------- -----------------------
      /ProcessingElement<IDTYPE,WDTYPE,ODTYPE>/psum_out    0:15 00000000-00000000 (0-0) 
      
    Resource Name: /ProcessingElement<IDTYPE,WDTYPE,ODTYPE>/ccs_ccore_start:rsc
      Memory Component: ccs_in                       Size:         1 x 1
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                                                 Indices Phys Memory Address     
      -------------------------------------------------------- ------- -----------------------
      /ProcessingElement<IDTYPE,WDTYPE,ODTYPE>/ccs_ccore_start     0:0 00000000-00000000 (0-0) 
      
  C++ to Interface Mappings
    C++ Field Interface Range Range Expression Expression Limits 
    --------- --------------- ---------------- -----------------
    
  Multi-Cycle (Combinational) Component Usage
    Instance Component Name Delay 
    -------- -------------- -----
    
  Loops
    Process                                      Loop             Iterations C-Steps Total Cycles  Duration  Unroll Init Comments 
    -------------------------------------------- ---------------- ---------- ------- ------------- --------- ------ ---- --------
    /ProcessingElement<IDTYPE,WDTYPE,ODTYPE>/run run:rlp            Infinite       0            2  10.00 ns                       
    /ProcessingElement<IDTYPE,WDTYPE,ODTYPE>/run  main              Infinite       2            2  10.00 ns            1          
    
  Loop Execution Profile
    Process                                      Loop             Total Cycles % of Overall Design Cycles Throughput Cycles Comments 
    -------------------------------------------- ---------------- ------------ -------------------------- ----------------- --------
    /ProcessingElement<IDTYPE,WDTYPE,ODTYPE>/run run:rlp                    0                        0.00                1           
    /ProcessingElement<IDTYPE,WDTYPE,ODTYPE>/run  main                      2                      100.00                1           
    
  End of Report
