<?xml version="1.0" encoding="UTF-8"?>
<spirit:design xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>xci</spirit:library>
  <spirit:name>unknown</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:componentInstances>
    <spirit:componentInstance>
      <spirit:instanceName>design_1_versal_cips_0_0</spirit:instanceName>
      <spirit:componentRef spirit:vendor="xilinx.com" spirit:library="ip" spirit:name="versal_cips" spirit:version="3.1"/>
      <spirit:configurableElementValues>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.CLK.M_AXI_FPD_ACLK.ASSOCIATED_BUSIF">M_AXI_FPD</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.CLK.M_AXI_FPD_ACLK.ASSOCIATED_PORT"/>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.CLK.M_AXI_FPD_ACLK.ASSOCIATED_RESET"/>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.CLK.M_AXI_FPD_ACLK.CLK_DOMAIN">design_1_clk_wizard_0_0_clk_out1</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.CLK.M_AXI_FPD_ACLK.FREQ_HZ">299996999</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.CLK.M_AXI_FPD_ACLK.FREQ_TOLERANCE_HZ">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.CLK.M_AXI_FPD_ACLK.INSERT_VIP">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.CLK.M_AXI_FPD_ACLK.PHASE">0.0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.CLK.M_AXI_FPD_ACLK.PHYSICAL_CHANNEL"/>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.CLK.PL0_REF_CLK.ASSOCIATED_BUSIF"/>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.CLK.PL0_REF_CLK.ASSOCIATED_PORT"/>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.CLK.PL0_REF_CLK.ASSOCIATED_RESET"/>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.CLK.PL0_REF_CLK.CLK_DOMAIN">bd_70da_pspmc_0_0_pl0_ref_clk</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.CLK.PL0_REF_CLK.FREQ_HZ">99999001</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.CLK.PL0_REF_CLK.FREQ_TOLERANCE_HZ">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.CLK.PL0_REF_CLK.INSERT_VIP">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.CLK.PL0_REF_CLK.PHASE">0.0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.CLK.PL0_REF_CLK.PHYSICAL_CHANNEL"/>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.CLK.PMC_IRO_CLK.ASSOCIATED_BUSIF"/>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.CLK.PMC_IRO_CLK.ASSOCIATED_PORT"/>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.CLK.PMC_IRO_CLK.ASSOCIATED_RESET"/>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.CLK.PMC_IRO_CLK.CLK_DOMAIN">bd_70da_pspmc_0_0_pmc_iro_clk</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.CLK.PMC_IRO_CLK.FREQ_HZ">400000000</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.CLK.PMC_IRO_CLK.FREQ_TOLERANCE_HZ">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.CLK.PMC_IRO_CLK.INSERT_VIP">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.CLK.PMC_IRO_CLK.PHASE">0.0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.CLK.PMC_IRO_CLK.PHYSICAL_CHANNEL"/>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.M_AXI_FPD.ADDR_WIDTH">44</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.M_AXI_FPD.ARUSER_WIDTH">16</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.M_AXI_FPD.AWUSER_WIDTH">16</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.M_AXI_FPD.BUSER_WIDTH">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.M_AXI_FPD.CATEGORY">pl</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.M_AXI_FPD.CLK_DOMAIN">design_1_clk_wizard_0_0_clk_out1</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.M_AXI_FPD.DATA_WIDTH">128</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.M_AXI_FPD.FREQ_HZ">299996999</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.M_AXI_FPD.HAS_BRESP">1</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.M_AXI_FPD.HAS_BURST">1</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.M_AXI_FPD.HAS_CACHE">1</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.M_AXI_FPD.HAS_LOCK">1</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.M_AXI_FPD.HAS_PROT">1</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.M_AXI_FPD.HAS_QOS">1</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.M_AXI_FPD.HAS_REGION">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.M_AXI_FPD.HAS_RRESP">1</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.M_AXI_FPD.HAS_WSTRB">1</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.M_AXI_FPD.ID_WIDTH">16</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.M_AXI_FPD.INSERT_VIP">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.M_AXI_FPD.MAX_BURST_LENGTH">256</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.M_AXI_FPD.MY_CATEGORY">ps</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.M_AXI_FPD.NUM_READ_OUTSTANDING">2</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.M_AXI_FPD.NUM_READ_THREADS">1</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.M_AXI_FPD.NUM_WRITE_OUTSTANDING">2</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.M_AXI_FPD.NUM_WRITE_THREADS">1</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.M_AXI_FPD.PHASE">0.0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.M_AXI_FPD.PROTOCOL">AXI4</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.M_AXI_FPD.READ_WRITE_MODE">READ_WRITE</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.M_AXI_FPD.RUSER_BITS_PER_BYTE">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.M_AXI_FPD.RUSER_WIDTH">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.M_AXI_FPD.SUPPORTS_NARROW_BURST">1</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.M_AXI_FPD.WUSER_BITS_PER_BYTE">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.M_AXI_FPD.WUSER_WIDTH">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.RST.PL0_RESETN.INSERT_VIP">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.RST.PL0_RESETN.POLARITY">ACTIVE_LOW</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.BOOT_MODE">Custom</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.CLOCK_MODE">REF CLK 33.33 MHz</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.CPM_CONFIG">CPM_PCIE0_MODES None </spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.CPM_CONFIG_INTERNAL">PS_PCIE_ROOT_RESET1_IO None PS_PCIE_ROOT_RESET2_IO None PS_PCIE_RESET_ENABLE 0 PS_HSDP_REFCLK_LOC Auto PS_HSDP_MODE NONE PS_HSDP_INGRESS_TRAFFIC JTAG PS_HSDP_EGRESS_TRAFFIC JTAG AURORA_LINE_RATE_GPBS 10.0 GT_REFCLK_MHZ 156.25 PS_USE_PS_NOC_PCI_0 0 PS_USE_PS_NOC_PCI_1 0 PS_USE_NOC_PS_PCI_0 0 CPM_DESIGN_USE_MODE 0 CPM_USE_MODES None BOOT_SECONDARY_PCIE_ENABLE 0 CPM_DMA_CREDIT_INIT_DEMUX 1 CPM_CLRERR_LANE_MARGIN 0 CPM_SHARE_GTREFCLK 0 CPM_NUM_HNF_AGENTS 0 CPM_NUM_REQ_AGENTS 0 CPM_NUM_SLAVE_AGENTS 0
 CPM_NUM_HOME_OR_SLAVE_AGENTS 0 CPM_PERIPHERAL_EN 0 CPM_CDO_EN 0 CPM_PERIPHERAL_TEST_EN 0 CPM_REQ_AGENTS_0_L2_ENABLE 0 CPM_REQ_AGENTS_0_ENABLE 0 CPM_REQ_AGENTS_1_ENABLE 0 CPM_SELECT_GTOUTCLK TXOUTCLK CPM_TYPE1_MEMBASE_MEMLIMIT_ENABLE Disabled CPM_TYPE1_PREFETCHABLE_MEMBASE_MEMLIMIT Disabled CPM_DMA_IS_MM_ONLY 0 CPM_CCIX_IS_MM_ONLY 0 CPM_A0_REFCLK 0 CPM_A1_REFCLK 0 PS_HSDP0_REFCLK 0 PS_HSDP1_REFCLK 0 PS_CRL_CPM_TOPSW_REF_CTRL_FREQMHZ 100 PS_CRL_CPM_TOPSW_REF_CTRL_DIVISOR0 100 PS_CRL_CPM_TOPSW_REF
_CTRL_ACT_FREQMHZ 100 PS_CRL_CPM_TOPSW_REF_CTRL_SRCSEL PPLL CPM_CORE_REF_CTRL_FREQMHZ 900 CPM_AUX0_REF_CTRL_FREQMHZ 900 CPM_AUX1_REF_CTRL_FREQMHZ 900 CPM_DBG_REF_CTRL_FREQMHZ 300 CPM_LSBUS_REF_CTRL_FREQMHZ 150 CPM_CORE_REF_CTRL_DIVISOR0 2 CPM_AUX0_REF_CTRL_DIVISOR0 2 CPM_AUX1_REF_CTRL_DIVISOR0 2 CPM_DBG_REF_CTRL_DIVISOR0 6 CPM_LSBUS_REF_CTRL_DIVISOR0 12 CPM_CORE_REF_CTRL_ACT_FREQMHZ 899.991028 CPM_AUX0_REF_CTRL_ACT_FREQMHZ 899.991028 CPM_AUX1_REF_CTRL_ACT_FREQMHZ 899.991028 CPM_DBG_REF_CTRL_ACT_
FREQMHZ 299.997009 CPM_LSBUS_REF_CTRL_ACT_FREQMHZ 149.998505 CPM_CPLL_CTRL_FBDIV 108 CPM_CPLL_CTRL_SRCSEL REF_CLK CPM_AXI_SLV_XDMA_BASE_ADDRR_L 0x11000000 CPM_AXI_SLV_MULTQ_BASE_ADDRR_L 0x10000000 CPM_AXI_SLV_BRIDGE_BASE_ADDRR_L 0x00000000 CPM_AXI_SLV_XDMA_BASE_ADDRR_H 0x00000006 CPM_AXI_SLV_MULTQ_BASE_ADDRR_H 0x00000006 CPM_AXI_SLV_BRIDGE_BASE_ADDRR_H 0x00000006 CPM_CCIX_RP_EN 0 CPM_CCIX_SELECT_AGENT None CPM_CCIX_PORT_AGGREGATION_ENABLE 0 CPM_CCIX_PARTIAL_CACHELINE_SUPPORT 0 CPM_NUM_CCIX_CREDI
T_LINKS 0 CPM_PCIE0_CCIX_VENDOR_ID 0 CPM_PCIE1_CCIX_VENDOR_ID 0 CPM_PCIE0_CCIX_EN 0 CPM_PCIE1_CCIX_EN 0 CPM_PCIE0_CCIX_OPT_TLP_GEN_AND_RECEPT_EN_CONTROL_INTERNAL 0 CPM_PCIE1_CCIX_OPT_TLP_GEN_AND_RECEPT_EN_CONTROL_INTERNAL 0 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_0 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_1 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_2 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_3 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_4 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_5 0x000
00000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_6 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_7 0x00000000 CPM_CCIX_RSVRD_MEMORY_REGION_0 0 CPM_CCIX_RSVRD_MEMORY_REGION_1 0 CPM_CCIX_RSVRD_MEMORY_REGION_2 0 CPM_CCIX_RSVRD_MEMORY_REGION_3 0 CPM_CCIX_RSVRD_MEMORY_REGION_4 0 CPM_CCIX_RSVRD_MEMORY_REGION_5 0 CPM_CCIX_RSVRD_MEMORY_REGION_6 0 CPM_CCIX_RSVRD_MEMORY_REGION_7 0 CPM_CCIX_RSVRD_MEMORY_SIZE_0 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_1 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_2 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_3 4GB CPM_
CCIX_RSVRD_MEMORY_SIZE_4 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_5 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_6 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_7 4GB CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_0 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_1 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_2 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_3 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_4 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_5 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_6 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_7 HA0 CPM_CCIX_RSVRD_MEMORY_TYPE_0 Other_or_Non_Specified_Memory_T
ype CPM_CCIX_RSVRD_MEMORY_TYPE_1 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_2 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_3 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_4 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_5 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_6 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_7 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_ATTRIB_0 Normal_Non_Cachea
ble_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_1 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_2 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_3 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_4 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_5 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_6 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_7 Normal_Non_Cacheable_Memory CPM_XPIPE_0_MODE 0 CPM_XPIPE_1_MODE 0 CPM_XPIPE_2_MODE 0 CPM_XPIPE_3_MODE 0 
CPM_XPIPE_0_RSVD 0 CPM_XPIPE_1_RSVD 0 CPM_XPIPE_2_RSVD 0 CPM_XPIPE_3_RSVD 0 CPM_XPIPE_0_LOC QUAD0 CPM_XPIPE_1_LOC QUAD1 CPM_XPIPE_2_LOC QUAD2 CPM_XPIPE_3_LOC QUAD3 CPM_XPIPE_0_CLK_CFG 0 CPM_XPIPE_1_CLK_CFG 0 CPM_XPIPE_2_CLK_CFG 0 CPM_XPIPE_3_CLK_CFG 0 CPM_XPIPE_0_CLKDLY_CFG 0 CPM_XPIPE_1_CLKDLY_CFG 0 CPM_XPIPE_2_CLKDLY_CFG 0 CPM_XPIPE_3_CLKDLY_CFG 0 CPM_XPIPE_0_REG_CFG 0 CPM_XPIPE_1_REG_CFG 0 CPM_XPIPE_2_REG_CFG 0 CPM_XPIPE_3_REG_CFG 0 CPM_XPIPE_0_LINK0_CFG DISABLE CPM_XPIPE_1_LINK0_CFG DISABLE 
CPM_XPIPE_2_LINK0_CFG DISABLE CPM_XPIPE_3_LINK0_CFG DISABLE CPM_XPIPE_0_LINK1_CFG DISABLE CPM_XPIPE_1_LINK1_CFG DISABLE CPM_XPIPE_2_LINK1_CFG DISABLE CPM_XPIPE_3_LINK1_CFG DISABLE CPM_XPIPE_0_INSTANTIATED 0 CPM_XPIPE_1_INSTANTIATED 0 CPM_XPIPE_2_INSTANTIATED 0 CPM_XPIPE_3_INSTANTIATED 0 CPM_PCIE0_CFG_VEND_ID 10EE CPM_PCIE1_CFG_VEND_ID 10EE CPM_PCIE0_PL_USER_SPARE 0 CPM_PCIE1_PL_USER_SPARE 0 CPM_PCIE0_MODES None CPM_PCIE1_MODES None CPM_PCIE0_TANDEM None CPM_PCIE1_TANDEM None CPM_PCIE0_TL_PF_ENAB
LE_REG 1 CPM_PCIE1_TL_PF_ENABLE_REG 1 CPM_PCIE0_EN_PARITY 0 CPM_PCIE1_EN_PARITY 0 CPM_PCIE0_ASYNC_MODE SRNS CPM_PCIE1_ASYNC_MODE SRNS CPM_PCIE0_CFG_SPEC_4_0 0 CPM_PCIE1_CFG_SPEC_4_0 0 CPM_PCIE0_AXIBAR_NUM 1 CPM_PCIE1_AXIBAR_NUM 1 CPM_PCIE0_LINK_DEBUG_EN 0 CPM_PCIE1_LINK_DEBUG_EN 0 CPM_PCIE0_TL_POSTED_RAM_SIZE 0 CPM_PCIE1_TL_POSTED_RAM_SIZE 0 CPM_PCIE0_CONTROLLER_ENABLE 0 CPM_PCIE1_CONTROLLER_ENABLE 0 CPM_PCIE0_PL_UPSTREAM_FACING 1 CPM_PCIE1_PL_UPSTREAM_FACING 1 CPM_PCIE0_LANE_REVERSAL_EN 1 CPM_P
CIE1_LANE_REVERSAL_EN 1 CPM_PCIE0_TL_USER_SPARE 0 CPM_PCIE1_TL_USER_SPARE 0 CPM_PCIE0_EDR_LINK_SPEED None CPM_PCIE1_EDR_LINK_SPEED None CPM_PCIE0_TL_NP_FIFO_NUM_TLPS 0 CPM_PCIE1_TL_NP_FIFO_NUM_TLPS 0 CPM_PCIE0_MODE_SELECTION Basic CPM_PCIE1_MODE_SELECTION Basic CPM_PCIE0_LINK_DEBUG_AXIST_EN 0 CPM_PCIE1_LINK_DEBUG_AXIST_EN 0 CPM_PCIE0_FUNCTIONAL_MODE None CPM_PCIE1_FUNCTIONAL_MODE None CPM_PCIE0_TL2CFG_IF_PARITY_CHK 0 CPM_PCIE1_TL2CFG_IF_PARITY_CHK 0 CPM_PCIE0_LEGACY_EXT_PCIE_CFG_SPACE_ENABLED 0 
CPM_PCIE1_LEGACY_EXT_PCIE_CFG_SPACE_ENABLED 0 CPM_PCIE0_EXT_PCIE_CFG_SPACE_ENABLED None CPM_PCIE1_EXT_PCIE_CFG_SPACE_ENABLED None CPM_PCIE0_EXT_CFG_SPACE_MODE None CPM_PCIE0_MAILBOX_ENABLE 0 CPM_PCIE0_TYPE1_MEMBASE_MEMLIMIT_ENABLE Disabled CPM_PCIE1_TYPE1_MEMBASE_MEMLIMIT_ENABLE Disabled CPM_PCIE0_TYPE1_MEMBASE_MEMLIMIT_BRIDGE_ENABLE Disabled CPM_PCIE0_TYPE1_PREFETCHABLE_MEMBASE_MEMLIMIT Disabled CPM_PCIE1_TYPE1_PREFETCHABLE_MEMBASE_MEMLIMIT Disabled CPM_PCIE0_TYPE1_PREFETCHABLE_MEMBASE_BRIDGE_M
EMLIMIT Disabled CPM_PCIE0_PORT_TYPE PCI_Express_Endpoint_device CPM_PCIE1_PORT_TYPE PCI_Express_Endpoint_device CPM_PCIE0_CORE_CLK_FREQ 500 CPM_PCIE1_CORE_CLK_FREQ 500 CPM_PCIE0_CORE_EDR_CLK_FREQ 625 CPM_PCIE1_CORE_EDR_CLK_FREQ 625 CPM_PCIE0_REF_CLK_FREQ 100_MHz CPM_PCIE1_REF_CLK_FREQ 100_MHz CPM_PCIE0_USER_CLK_FREQ 125_MHz CPM_PCIE1_USER_CLK_FREQ 125_MHz CPM_PCIE0_USER_CLK2_FREQ 125_MHz CPM_PCIE1_USER_CLK2_FREQ 125_MHz CPM_PCIE0_USER_EDR_CLK_FREQ 312.5_MHz CPM_PCIE1_USER_EDR_CLK_FREQ 312.5_MHz
 CPM_PCIE0_USER_EDR_CLK2_FREQ 312.5_MHz CPM_PCIE1_USER_EDR_CLK2_FREQ 312.5_MHz CPM_PCIE_CHANNELS_FOR_POWER 0 CPM_PCIE0_MODE0_FOR_POWER NONE CPM_PCIE1_MODE1_FOR_POWER NONE CPM_PCIE0_LINK_WIDTH0_FOR_POWER 0 CPM_PCIE1_LINK_WIDTH1_FOR_POWER 0 CPM_PCIE0_LINK_SPEED0_FOR_POWER GEN1 CPM_PCIE1_LINK_SPEED1_FOR_POWER GEN1 CPM_PCIE0_PF0_LINK_CAP_ASPM_SUPPORT No_ASPM CPM_PCIE1_PF0_LINK_CAP_ASPM_SUPPORT No_ASPM CPM_PCIE0_PM_ASPML1_ENTRY_DELAY 0 CPM_PCIE1_PM_ASPML1_ENTRY_DELAY 0 CPM_PCIE0_PM_ENABLE_L23_ENTRY 0
 CPM_PCIE1_PM_ENABLE_L23_ENTRY 0 CPM_PCIE0_PM_ENABLE_SLOT_POWER_CAPTURE 1 CPM_PCIE1_PM_ENABLE_SLOT_POWER_CAPTURE 1 CPM_PCIE0_PM_L1_REENTRY_DELAY 0 CPM_PCIE1_PM_L1_REENTRY_DELAY 0 CPM_PCIE0_PM_PME_TURNOFF_ACK_DELAY 0 CPM_PCIE1_PM_PME_TURNOFF_ACK_DELAY 0 CPM_PCIE0_PM_ASPML0S_TIMEOUT 0 CPM_PCIE1_PM_ASPML0S_TIMEOUT 0 CPM_PCIE0_PF0_PM_CSR_NOSOFTRESET 1 CPM_PCIE1_PF0_PM_CSR_NOSOFTRESET 1 CPM_PCIE0_PF0_PM_CAP_PMESUPPORT_D0 1 CPM_PCIE1_PF0_PM_CAP_PMESUPPORT_D0 1 CPM_PCIE0_PF0_PM_CAP_PMESUPPORT_D1 1 CPM_
PCIE1_PF0_PM_CAP_PMESUPPORT_D1 1 CPM_PCIE0_PF0_PM_CAP_PMESUPPORT_D3COLD 1 CPM_PCIE1_PF0_PM_CAP_PMESUPPORT_D3COLD 1 CPM_PCIE0_PF0_PM_CAP_PMESUPPORT_D3HOT 1 CPM_PCIE1_PF0_PM_CAP_PMESUPPORT_D3HOT 1 CPM_PCIE0_PF0_PM_CAP_SUPP_D1_STATE 1 CPM_PCIE1_PF0_PM_CAP_SUPP_D1_STATE 1 CPM_PCIE0_PL_LINK_CAP_MAX_LINK_WIDTH NONE CPM_PCIE1_PL_LINK_CAP_MAX_LINK_WIDTH NONE CPM_PCIE0_PL_LINK_CAP_MAX_LINK_SPEED Gen3 CPM_PCIE1_PL_LINK_CAP_MAX_LINK_SPEED Gen3 CPM_PCIE0_MAX_LINK_SPEED 2.5_GT/s CPM_PCIE1_MAX_LINK_SPEED 2.5_
GT/s CPM_PCIE0_PF0_CLASS_CODE 58000 CPM_PCIE1_PF0_CLASS_CODE 58000 CPM_PCIE0_PF1_CLASS_CODE 0x000 CPM_PCIE1_PF1_CLASS_CODE 0x000 CPM_PCIE0_PF2_CLASS_CODE 0x000 CPM_PCIE1_PF2_CLASS_CODE 0x000 CPM_PCIE0_PF3_CLASS_CODE 0x000 CPM_PCIE1_PF3_CLASS_CODE 0x000 CPM_PCIE0_PF0_SUB_CLASS_VALUE 80 CPM_PCIE1_PF0_SUB_CLASS_VALUE 80 CPM_PCIE0_PF1_SUB_CLASS_VALUE 80 CPM_PCIE1_PF1_SUB_CLASS_VALUE 80 CPM_PCIE0_PF2_SUB_CLASS_VALUE 80 CPM_PCIE1_PF2_SUB_CLASS_VALUE 80 CPM_PCIE0_PF3_SUB_CLASS_VALUE 80 CPM_PCIE1_PF3_SU
B_CLASS_VALUE 80 CPM_PCIE0_PF0_BASE_CLASS_VALUE 05 CPM_PCIE1_PF0_BASE_CLASS_VALUE 05 CPM_PCIE0_PF1_BASE_CLASS_VALUE 05 CPM_PCIE1_PF1_BASE_CLASS_VALUE 05 CPM_PCIE0_PF2_BASE_CLASS_VALUE 05 CPM_PCIE1_PF2_BASE_CLASS_VALUE 05 CPM_PCIE0_PF3_BASE_CLASS_VALUE 05 CPM_PCIE1_PF3_BASE_CLASS_VALUE 05 CPM_PCIE0_PF0_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE1_PF0_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF1_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE1_PF1_SUB_CLASS_INTF_MENU Oth
er_memory_controller CPM_PCIE0_PF2_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE1_PF2_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF3_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE1_PF3_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF0_USE_CLASS_CODE_LOOKUP_ASSISTANT 0 CPM_PCIE1_PF0_USE_CLASS_CODE_LOOKUP_ASSISTANT 0 CPM_PCIE0_PF1_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE1_PF1_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE0_PF2_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCI
E1_PF2_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE0_PF3_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE1_PF3_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE0_PF0_BASE_CLASS_MENU Memory_controller CPM_PCIE1_PF0_BASE_CLASS_MENU Memory_controller CPM_PCIE0_PF1_BASE_CLASS_MENU Memory_controller CPM_PCIE1_PF1_BASE_CLASS_MENU Memory_controller CPM_PCIE0_PF2_BASE_CLASS_MENU Memory_controller CPM_PCIE1_PF2_BASE_CLASS_MENU Memory_controller CPM_PCIE0_PF3_BASE_CLASS_MENU Memory_controller CPM_PCIE1_PF3_BASE_CLASS_ME
NU Memory_controller CPM_PCIE0_PF0_DEV_CAP_ENDPOINT_L1S_LATENCY less_than_1us CPM_PCIE1_PF0_DEV_CAP_ENDPOINT_L1S_LATENCY less_than_1us CPM_PCIE0_PF0_DEV_CAP_ENDPOINT_L0S_LATENCY less_than_64ns CPM_PCIE1_PF0_DEV_CAP_ENDPOINT_L0S_LATENCY less_than_64ns CPM_PCIE0_PF0_DEV_CAP_EXT_TAG_EN 0 CPM_PCIE1_PF0_DEV_CAP_EXT_TAG_EN 0 CPM_PCIE0_PF0_DEV_CAP_10B_TAG_EN 0 CPM_PCIE1_PF0_DEV_CAP_10B_TAG_EN 0 CPM_PCIE0_PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE 0 CPM_PCIE1_PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE 0 CPM
_PCIE0_PF0_DEV_CAP_MAX_PAYLOAD 1024_bytes CPM_PCIE1_PF0_DEV_CAP_MAX_PAYLOAD 1024_bytes CPM_PCIE0_PF1_VEND_ID 10EE CPM_PCIE1_PF1_VEND_ID 10EE CPM_PCIE0_PF2_VEND_ID 10EE CPM_PCIE1_PF2_VEND_ID 10EE CPM_PCIE0_PF3_VEND_ID 10EE CPM_PCIE1_PF3_VEND_ID 10EE CPM_PCIE0_PF0_CFG_DEV_ID B03F CPM_PCIE1_PF0_CFG_DEV_ID B03F CPM_PCIE0_PF1_CFG_DEV_ID B13F CPM_PCIE1_PF1_CFG_DEV_ID B13F CPM_PCIE0_PF2_CFG_DEV_ID B23F CPM_PCIE1_PF2_CFG_DEV_ID B23F CPM_PCIE0_PF3_CFG_DEV_ID B33F CPM_PCIE1_PF3_CFG_DEV_ID B33F CPM_PCIE0_P
F0_CFG_REV_ID 0 CPM_PCIE1_PF0_CFG_REV_ID 0 CPM_PCIE0_PF1_CFG_REV_ID 0 CPM_PCIE1_PF1_CFG_REV_ID 0 CPM_PCIE0_PF2_CFG_REV_ID 0 CPM_PCIE1_PF2_CFG_REV_ID 0 CPM_PCIE0_PF3_CFG_REV_ID 0 CPM_PCIE1_PF3_CFG_REV_ID 0 CPM_PCIE0_PF0_CFG_SUBSYS_ID 7 CPM_PCIE1_PF0_CFG_SUBSYS_ID 7 CPM_PCIE0_PF1_CFG_SUBSYS_ID 7 CPM_PCIE1_PF1_CFG_SUBSYS_ID 7 CPM_PCIE0_PF2_CFG_SUBSYS_ID 7 CPM_PCIE1_PF2_CFG_SUBSYS_ID 7 CPM_PCIE0_PF3_CFG_SUBSYS_ID 7 CPM_PCIE1_PF3_CFG_SUBSYS_ID 7 CPM_PCIE0_PF0_CFG_SUBSYS_VEND_ID 10EE CPM_PCIE1_PF0_CFG
_SUBSYS_VEND_ID 10EE CPM_PCIE0_PF1_CFG_SUBSYS_VEND_ID 10EE CPM_PCIE1_PF1_CFG_SUBSYS_VEND_ID 10EE CPM_PCIE0_PF2_CFG_SUBSYS_VEND_ID 10EE CPM_PCIE1_PF2_CFG_SUBSYS_VEND_ID 10EE CPM_PCIE0_PF3_CFG_SUBSYS_VEND_ID 10EE CPM_PCIE1_PF3_CFG_SUBSYS_VEND_ID 10EE CPM_PCIE0_PF0_INTERFACE_VALUE 00 CPM_PCIE1_PF0_INTERFACE_VALUE 00 CPM_PCIE0_PF1_INTERFACE_VALUE 00 CPM_PCIE1_PF1_INTERFACE_VALUE 00 CPM_PCIE0_PF2_INTERFACE_VALUE 00 CPM_PCIE1_PF2_INTERFACE_VALUE 00 CPM_PCIE0_PF3_INTERFACE_VALUE 00 CPM_PCIE1_PF3_INTERF
ACE_VALUE 00 CPM_PCIE0_PF0_CAPABILITY_POINTER 80 CPM_PCIE1_PF0_CAPABILITY_POINTER 80 CPM_PCIE0_PF1_CAPABILITY_POINTER 80 CPM_PCIE1_PF1_CAPABILITY_POINTER 80 CPM_PCIE0_PF2_CAPABILITY_POINTER 80 CPM_PCIE1_PF2_CAPABILITY_POINTER 80 CPM_PCIE0_PF3_CAPABILITY_POINTER 80 CPM_PCIE1_PF3_CAPABILITY_POINTER 80 CPM_PCIE0_PF0_INTERRUPT_PIN NONE CPM_PCIE1_PF0_INTERRUPT_PIN NONE CPM_PCIE0_PF1_INTERRUPT_PIN NONE CPM_PCIE1_PF1_INTERRUPT_PIN NONE CPM_PCIE0_PF2_INTERRUPT_PIN NONE CPM_PCIE1_PF2_INTERRUPT_PIN NONE C
PM_PCIE0_PF3_INTERRUPT_PIN NONE CPM_PCIE1_PF3_INTERRUPT_PIN NONE CPM_PCIE0_PF0_LINK_STATUS_SLOT_CLOCK_CONFIG 1 CPM_PCIE1_PF0_LINK_STATUS_SLOT_CLOCK_CONFIG 1 CPM_PCIE0_VC0_CAPABILITY_POINTER 80 CPM_PCIE1_VC0_CAPABILITY_POINTER 80 CPM_PCIE0_PF0_VC_EXTENDED_COUNT 0 CPM_PCIE1_PF0_VC_EXTENDED_COUNT 0 CPM_PCIE0_VC1_BASE_DISABLE 0 CPM_PCIE1_VC1_BASE_DISABLE 0 CPM_PCIE0_PF0_VC_LOW_PRIORITY_EXTENDED_COUNT 0 CPM_PCIE1_PF0_VC_LOW_PRIORITY_EXTENDED_COUNT 0 CPM_PCIE0_PF0_VC_ARB_CAPABILITY 0 CPM_PCIE1_PF0_VC_
ARB_CAPABILITY 0 CPM_PCIE0_PF0_VC_ARB_TBL_OFFSET 0 CPM_PCIE1_PF0_VC_ARB_TBL_OFFSET 0 CPM_PCIE0_BRIDGE_AXI_SLAVE_IF 0 CPM_PCIE0_XDMA_AXILITE_SLAVE_IF 0 CPM_PCIE0_EDR_IF 0 CPM_PCIE1_EDR_IF 0 CPM_PCIE0_PASID_IF 0 CPM_PCIE1_PASID_IF 0 CPM_PCIE0_CFG_STS_IF 0 CPM_PCIE1_CFG_STS_IF 0 CPM_PCIE0_CFG_CTL_IF 0 CPM_PCIE1_CFG_CTL_IF 0 CPM_PCIE0_CFG_FC_IF 0 CPM_PCIE1_CFG_FC_IF 0 CPM_PCIE0_CFG_EXT_IF 0 CPM_PCIE1_CFG_EXT_IF 0 CPM_PCIE0_CFG_MGMT_IF 0 CPM_PCIE1_CFG_MGMT_IF 0 CPM_PCIE0_TX_FC_IF 0 CPM_PCIE1_TX_FC_IF
 0 CPM_PCIE0_MESG_RSVD_IF 0 CPM_PCIE1_MESG_RSVD_IF 0 CPM_PCIE0_MESG_TRANSMIT_IF 0 CPM_PCIE1_MESG_TRANSMIT_IF 0 CPM_PCIE0_COPY_XDMA_PF0_ENABLED 0 CPM_PCIE0_COPY_PF0_QDMA_ENABLED 1 CPM_PCIE0_COPY_PF0_SRIOV_QDMA_ENABLED 1 CPM_PCIE0_COPY_PF0_ENABLED 0 CPM_PCIE1_COPY_PF0_ENABLED 0 CPM_PCIE0_COPY_SRIOV_PF0_ENABLED 1 CPM_PCIE1_COPY_SRIOV_PF0_ENABLED 1 CPM_PCIE0_PF0_XDMA_ENABLED 0 CPM_PCIE0_PF1_XDMA_ENABLED 0 CPM_PCIE0_PF2_XDMA_ENABLED 0 CPM_PCIE0_PF3_XDMA_ENABLED 0 CPM_PCIE0_PF0_BAR0_BRIDGE_ENABLED 0 C
PM_PCIE0_PF0_BAR1_BRIDGE_ENABLED 0 CPM_PCIE0_PF0_BAR2_BRIDGE_ENABLED 0 CPM_PCIE0_PF0_BAR3_BRIDGE_ENABLED 0 CPM_PCIE0_PF0_BAR4_BRIDGE_ENABLED 0 CPM_PCIE0_PF0_BAR5_BRIDGE_ENABLED 0 CPM_PCIE0_PF0_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE0_PF1_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE0_PF2_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE0_PF3_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR0_XDMA_ENABLED 0 CPM_PCIE0_PF1_BAR0_XDMA_ENABLED 0 CPM_PCIE0_PF2_BAR0_XDMA_ENABLED 0 CPM_PCIE0_PF3_BAR0_XDMA_ENABLED 0 CPM_PCIE0_PF0
_BAR1_XDMA_ENABLED 0 CPM_PCIE0_PF1_BAR1_XDMA_ENABLED 0 CPM_PCIE0_PF2_BAR1_XDMA_ENABLED 0 CPM_PCIE0_PF3_BAR1_XDMA_ENABLED 0 CPM_PCIE0_PF0_BAR2_XDMA_ENABLED 0 CPM_PCIE0_PF1_BAR2_XDMA_ENABLED 0 CPM_PCIE0_PF2_BAR2_XDMA_ENABLED 0 CPM_PCIE0_PF3_BAR2_XDMA_ENABLED 0 CPM_PCIE0_PF0_BAR3_XDMA_ENABLED 0 CPM_PCIE0_PF1_BAR3_XDMA_ENABLED 0 CPM_PCIE0_PF2_BAR3_XDMA_ENABLED 0 CPM_PCIE0_PF3_BAR3_XDMA_ENABLED 0 CPM_PCIE0_PF0_BAR4_XDMA_ENABLED 0 CPM_PCIE0_PF1_BAR4_XDMA_ENABLED 0 CPM_PCIE0_PF2_BAR4_XDMA_ENABLED 0 CPM
_PCIE0_PF3_BAR4_XDMA_ENABLED 0 CPM_PCIE0_PF0_BAR5_XDMA_ENABLED 0 CPM_PCIE0_PF1_BAR5_XDMA_ENABLED 0 CPM_PCIE0_PF2_BAR5_XDMA_ENABLED 0 CPM_PCIE0_PF3_BAR5_XDMA_ENABLED 0 CPM_PCIE0_PF0_BAR0_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR0_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR0_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR0_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR2_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR2_QDMA_ENA
BLED 0 CPM_PCIE0_PF2_BAR2_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR2_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR
0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_ENABLED
 0 CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR0_ENABLED 1 CPM_PCIE1_PF0_BAR0_ENABLED 1
 CPM_PCIE0_PF1_BAR0_ENABLED 1 CPM_PCIE1_PF1_BAR0_ENABLED 1 CPM_PCIE0_PF2_BAR0_ENABLED 1 CPM_PCIE1_PF2_BAR0_ENABLED 1 CPM_PCIE0_PF3_BAR0_ENABLED 1 CPM_PCIE1_PF3_BAR0_ENABLED 1 CPM_PCIE0_PF0_SRIOV_BAR0_ENABLED 1 CPM_PCIE1_PF0_SRIOV_BAR0_ENABLED 1 CPM_PCIE0_PF1_SRIOV_BAR0_ENABLED 1 CPM_PCIE1_PF1_SRIOV_BAR0_ENABLED 1 CPM_PCIE0_PF2_SRIOV_BAR0_ENABLED 1 CPM_PCIE1_PF2_SRIOV_BAR0_ENABLED 1 CPM_PCIE0_PF3_SRIOV_BAR0_ENABLED 1 CPM_PCIE1_PF3_SRIOV_BAR0_ENABLED 1 CPM_PCIE0_PF0_BAR1_ENABLED 0 CPM_PCIE1_PF0_BA
R1_ENABLED 0 CPM_PCIE0_PF1_BAR1_ENABLED 0 CPM_PCIE1_PF1_BAR1_ENABLED 0 CPM_PCIE0_PF2_BAR1_ENABLED 0 CPM_PCIE1_PF2_BAR1_ENABLED 0 CPM_PCIE0_PF3_BAR1_ENABLED 0 CPM_PCIE1_PF3_BAR1_ENABLED 0 CPM_PCIE0_PF0_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF0_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF1_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF1_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF2_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF2_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF3_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF3_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF0_BAR2_ENABLED 0 CPM_
PCIE1_PF0_BAR2_ENABLED 0 CPM_PCIE0_PF1_BAR2_ENABLED 0 CPM_PCIE1_PF1_BAR2_ENABLED 0 CPM_PCIE0_PF2_BAR2_ENABLED 0 CPM_PCIE1_PF2_BAR2_ENABLED 0 CPM_PCIE0_PF3_BAR2_ENABLED 0 CPM_PCIE1_PF3_BAR2_ENABLED 0 CPM_PCIE0_PF0_SRIOV_BAR2_ENABLED 0 CPM_PCIE1_PF0_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF1_SRIOV_BAR2_ENABLED 0 CPM_PCIE1_PF1_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF2_SRIOV_BAR2_ENABLED 0 CPM_PCIE1_PF2_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF3_SRIOV_BAR2_ENABLED 0 CPM_PCIE1_PF3_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF0_BAR3_EN
ABLED 0 CPM_PCIE1_PF0_BAR3_ENABLED 0 CPM_PCIE0_PF1_BAR3_ENABLED 0 CPM_PCIE1_PF1_BAR3_ENABLED 0 CPM_PCIE0_PF2_BAR3_ENABLED 0 CPM_PCIE1_PF2_BAR3_ENABLED 0 CPM_PCIE0_PF3_BAR3_ENABLED 0 CPM_PCIE1_PF3_BAR3_ENABLED 0 CPM_PCIE0_PF0_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF0_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF1_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF1_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF2_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF2_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF3_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF3_SRIOV_BAR3_ENABLED 0 CPM_PCIE0
_PF0_BAR4_ENABLED 0 CPM_PCIE1_PF0_BAR4_ENABLED 0 CPM_PCIE0_PF1_BAR4_ENABLED 0 CPM_PCIE1_PF1_BAR4_ENABLED 0 CPM_PCIE0_PF2_BAR4_ENABLED 0 CPM_PCIE1_PF2_BAR4_ENABLED 0 CPM_PCIE0_PF3_BAR4_ENABLED 0 CPM_PCIE1_PF3_BAR4_ENABLED 0 CPM_PCIE0_PF0_SRIOV_BAR4_ENABLED 0 CPM_PCIE1_PF0_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF1_SRIOV_BAR4_ENABLED 0 CPM_PCIE1_PF1_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF2_SRIOV_BAR4_ENABLED 0 CPM_PCIE1_PF2_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF3_SRIOV_BAR4_ENABLED 0 CPM_PCIE1_PF3_SRIOV_BAR4_ENABLED
 0 CPM_PCIE0_PF0_BAR5_ENABLED 0 CPM_PCIE1_PF0_BAR5_ENABLED 0 CPM_PCIE0_PF1_BAR5_ENABLED 0 CPM_PCIE1_PF1_BAR5_ENABLED 0 CPM_PCIE0_PF2_BAR5_ENABLED 0 CPM_PCIE1_PF2_BAR5_ENABLED 0 CPM_PCIE0_PF3_BAR5_ENABLED 0 CPM_PCIE1_PF3_BAR5_ENABLED 0 CPM_PCIE0_PF0_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF0_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF1_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF1_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF2_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF2_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF3_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF3_SRIOV_
BAR5_ENABLED 0 CPM_PCIE0_PF0_EXPANSION_ROM_ENABLED 0 CPM_PCIE1_PF0_EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF1_EXPANSION_ROM_ENABLED 0 CPM_PCIE1_PF1_EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF2_EXPANSION_ROM_ENABLED 0 CPM_PCIE1_PF2_EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF3_EXPANSION_ROM_ENABLED 0 CPM_PCIE1_PF3_EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF0_AXIST_BYPASS_ENABLED 0 CPM_PCIE1_PF0_AXIST_BYPASS_ENABLED 0 CPM_PCIE0_PF1_AXIST_BYPASS_ENABLED 0 CPM_PCIE1_PF1_AXIST_BYPASS_ENABLED 0 CPM_PCIE0_PF2_AXIST_BYPASS_ENABLE
D 0 CPM_PCIE1_PF2_AXIST_BYPASS_ENABLED 0 CPM_PCIE0_PF3_AXIST_BYPASS_ENABLED 0 CPM_PCIE1_PF3_AXIST_BYPASS_ENABLED 0 CPM_PCIE0_PF0_AXILITE_MASTER_ENABLED 0 CPM_PCIE1_PF0_AXILITE_MASTER_ENABLED 0 CPM_PCIE0_PF1_AXILITE_MASTER_ENABLED 0 CPM_PCIE1_PF1_AXILITE_MASTER_ENABLED 0 CPM_PCIE0_PF2_AXILITE_MASTER_ENABLED 0 CPM_PCIE1_PF2_AXILITE_MASTER_ENABLED 0 CPM_PCIE0_PF3_AXILITE_MASTER_ENABLED 0 CPM_PCIE1_PF3_AXILITE_MASTER_ENABLED 0 CPM_PCIE0_PF0_BAR0_XDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR0_XDMA_AXCACHE 0 CPM_P
CIE0_PF2_BAR0_XDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR0_XDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR1_XDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR1_XDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR1_XDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR1_XDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR2_XDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR2_XDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR2_XDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR2_XDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR3_XDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR3_XDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR3_XDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR3_XDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR4_XDMA_AXCAC
HE 0 CPM_PCIE0_PF1_BAR4_XDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR4_XDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR4_XDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR5_XDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR5_XDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR5_XDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR5_XDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR0_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR0_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR0_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR0_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR1_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR1_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR1_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR1_
QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR2_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR2_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR2_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR2_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR3_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR3_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR3_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR3_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR4_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR4_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR4_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR4_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR5_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR5_QDMA_AXCACHE 0 CPM_PCIE0
_PF2_BAR5_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR5_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_AXCACHE 0 C
PM_PCIE0_PF3_BAR2_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR5_SR
IOV_QDMA_AXCACHE 0 CPM_PCIE0_PF0_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR0_BRIDGE_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR2_BRIDGE_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR4_BRIDGE_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR0_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR0_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR0_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR0_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR1_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR1_XDMA_PRE
FETCHABLE 0 CPM_PCIE0_PF2_BAR1_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR1_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR2_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR2_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR2_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR2_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR3_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR3_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR3_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR3_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR4_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR4_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR4_X
DMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR4_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR5_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR5_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR5_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR5_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3
_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR4_QDMA_PREFETCHABLE 0 CPM_PC
IE0_PF0_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_PREFE
TCHABLE 0 CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_PREFETCHAB
LE 0 CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR0_PREFETCHABLE 
0 CPM_PCIE0_PF0_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF0_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF1_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF1_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF2_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF2_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF3_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF3_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR1_PREFETCHABLE 0 CPM_PCIE
1_PF2_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF0_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF0_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF1_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF1_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF2_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF2_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF3_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF3_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR2
_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF0_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF0_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF1_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF1_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF2_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF2_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF3_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF3_SRIOV_BAR2_PREFETCHA
BLE 0 CPM_PCIE0_PF0_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF0_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF0_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF1_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF1_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF2_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF2_SRIOV_BA
R3_PREFETCHABLE 0 CPM_PCIE0_PF3_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF3_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF0_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF0_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF1_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_
PF1_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF2_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF2_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF3_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF3_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF0_SRIOV_BAR5_PREFETCHABLE 
0 CPM_PCIE1_PF0_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF1_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF1_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF2_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF2_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF3_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF3_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF0_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE1_PF0_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE0_PF1_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE1_PF1_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE0_PF2_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE
1_PF2_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE0_PF3_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE1_PF3_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE0_PF0_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE1_PF0_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE0_PF1_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE1_PF1_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE0_PF2_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE1_PF2_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE0_PF3_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE1_PF3_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE0_PF0_XDMA_SIZE 128 CP
M_PCIE0_PF1_XDMA_SIZE 128 CPM_PCIE0_PF2_XDMA_SIZE 128 CPM_PCIE0_PF3_XDMA_SIZE 128 CPM_PCIE0_PF0_BAR0_BRIDGE_SIZE 4 CPM_PCIE0_PF0_BAR1_BRIDGE_SIZE 4 CPM_PCIE0_PF0_BAR2_BRIDGE_SIZE 4 CPM_PCIE0_PF0_BAR3_BRIDGE_SIZE 4 CPM_PCIE0_PF0_BAR4_BRIDGE_SIZE 4 CPM_PCIE0_PF0_BAR5_BRIDGE_SIZE 4 CPM_PCIE0_PF0_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF1_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF2_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF3_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF0_BAR0_XDMA_SIZE 4 CPM_PCIE0_PF1_BAR0_XDMA_SIZE 
4 CPM_PCIE0_PF2_BAR0_XDMA_SIZE 4 CPM_PCIE0_PF3_BAR0_XDMA_SIZE 4 CPM_PCIE0_PF0_BAR1_XDMA_SIZE 4 CPM_PCIE0_PF1_BAR1_XDMA_SIZE 4 CPM_PCIE0_PF2_BAR1_XDMA_SIZE 4 CPM_PCIE0_PF3_BAR1_XDMA_SIZE 4 CPM_PCIE0_PF0_BAR2_XDMA_SIZE 4 CPM_PCIE0_PF1_BAR2_XDMA_SIZE 4 CPM_PCIE0_PF2_BAR2_XDMA_SIZE 4 CPM_PCIE0_PF3_BAR2_XDMA_SIZE 4 CPM_PCIE0_PF0_BAR3_XDMA_SIZE 4 CPM_PCIE0_PF1_BAR3_XDMA_SIZE 4 CPM_PCIE0_PF2_BAR3_XDMA_SIZE 4 CPM_PCIE0_PF3_BAR3_XDMA_SIZE 4 CPM_PCIE0_PF0_BAR4_XDMA_SIZE 4 CPM_PCIE0_PF1_BAR4_XDMA_SIZE 4 CP
M_PCIE0_PF2_BAR4_XDMA_SIZE 4 CPM_PCIE0_PF3_BAR4_XDMA_SIZE 4 CPM_PCIE0_PF0_BAR5_XDMA_SIZE 4 CPM_PCIE0_PF1_BAR5_XDMA_SIZE 4 CPM_PCIE0_PF2_BAR5_XDMA_SIZE 4 CPM_PCIE0_PF3_BAR5_XDMA_SIZE 4 CPM_PCIE0_PF0_BAR0_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR0_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR0_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR0_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR2_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR2_QDMA_SIZE 4 CPM_PC
IE0_PF2_BAR2_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR2_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_SIZE 
4 CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR
3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR0_SIZE 128 CPM_PCIE1_PF0_BAR0_SIZE 128 CPM_PCIE0_PF1_BAR0_SIZE 128 CPM_PCIE1_PF1_BAR0_SIZE 128 CPM_PCIE0_PF2_BAR0_SIZE 128 CPM_PCIE1_PF2_BAR0_SIZE 128 CPM_PCIE0_PF3_BA
R0_SIZE 128 CPM_PCIE1_PF3_BAR0_SIZE 128 CPM_PCIE0_PF0_SRIOV_BAR0_SIZE 2 CPM_PCIE1_PF0_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF1_SRIOV_BAR0_SIZE 2 CPM_PCIE1_PF1_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF2_SRIOV_BAR0_SIZE 2 CPM_PCIE1_PF2_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF3_SRIOV_BAR0_SIZE 2 CPM_PCIE1_PF3_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF0_BAR1_SIZE 4 CPM_PCIE1_PF0_BAR1_SIZE 4 CPM_PCIE0_PF1_BAR1_SIZE 4 CPM_PCIE1_PF1_BAR1_SIZE 4 CPM_PCIE0_PF2_BAR1_SIZE 4 CPM_PCIE1_PF2_BAR1_SIZE 4 CPM_PCIE0_PF3_BAR1_SIZE 4 CPM_PCIE1_PF3_BAR1_SIZ
E 4 CPM_PCIE0_PF0_SRIOV_BAR1_SIZE 4 CPM_PCIE1_PF0_SRIOV_BAR1_SIZE 4 CPM_PCIE0_PF1_SRIOV_BAR1_SIZE 4 CPM_PCIE1_PF1_SRIOV_BAR1_SIZE 4 CPM_PCIE0_PF2_SRIOV_BAR1_SIZE 4 CPM_PCIE1_PF2_SRIOV_BAR1_SIZE 4 CPM_PCIE0_PF3_SRIOV_BAR1_SIZE 4 CPM_PCIE1_PF3_SRIOV_BAR1_SIZE 4 CPM_PCIE0_PF0_BAR2_SIZE 4 CPM_PCIE1_PF0_BAR2_SIZE 4 CPM_PCIE0_PF1_BAR2_SIZE 4 CPM_PCIE1_PF1_BAR2_SIZE 4 CPM_PCIE0_PF2_BAR2_SIZE 4 CPM_PCIE1_PF2_BAR2_SIZE 4 CPM_PCIE0_PF3_BAR2_SIZE 4 CPM_PCIE1_PF3_BAR2_SIZE 4 CPM_PCIE0_PF0_SRIOV_BAR2_SIZE 4 
CPM_PCIE1_PF0_SRIOV_BAR2_SIZE 4 CPM_PCIE0_PF1_SRIOV_BAR2_SIZE 4 CPM_PCIE1_PF1_SRIOV_BAR2_SIZE 4 CPM_PCIE0_PF2_SRIOV_BAR2_SIZE 4 CPM_PCIE1_PF2_SRIOV_BAR2_SIZE 4 CPM_PCIE0_PF3_SRIOV_BAR2_SIZE 4 CPM_PCIE1_PF3_SRIOV_BAR2_SIZE 4 CPM_PCIE0_PF0_BAR3_SIZE 4 CPM_PCIE1_PF0_BAR3_SIZE 4 CPM_PCIE0_PF1_BAR3_SIZE 4 CPM_PCIE1_PF1_BAR3_SIZE 4 CPM_PCIE0_PF2_BAR3_SIZE 4 CPM_PCIE1_PF2_BAR3_SIZE 4 CPM_PCIE0_PF3_BAR3_SIZE 4 CPM_PCIE1_PF3_BAR3_SIZE 4 CPM_PCIE0_PF0_SRIOV_BAR3_SIZE 4 CPM_PCIE1_PF0_SRIOV_BAR3_SIZE 4 CPM_
PCIE0_PF1_SRIOV_BAR3_SIZE 4 CPM_PCIE1_PF1_SRIOV_BAR3_SIZE 4 CPM_PCIE0_PF2_SRIOV_BAR3_SIZE 4 CPM_PCIE1_PF2_SRIOV_BAR3_SIZE 4 CPM_PCIE0_PF3_SRIOV_BAR3_SIZE 4 CPM_PCIE1_PF3_SRIOV_BAR3_SIZE 4 CPM_PCIE0_PF0_BAR4_SIZE 4 CPM_PCIE1_PF0_BAR4_SIZE 4 CPM_PCIE0_PF1_BAR4_SIZE 4 CPM_PCIE1_PF1_BAR4_SIZE 4 CPM_PCIE0_PF2_BAR4_SIZE 4 CPM_PCIE1_PF2_BAR4_SIZE 4 CPM_PCIE0_PF3_BAR4_SIZE 4 CPM_PCIE1_PF3_BAR4_SIZE 4 CPM_PCIE0_PF0_SRIOV_BAR4_SIZE 4 CPM_PCIE1_PF0_SRIOV_BAR4_SIZE 4 CPM_PCIE0_PF1_SRIOV_BAR4_SIZE 4 CPM_PCIE
1_PF1_SRIOV_BAR4_SIZE 4 CPM_PCIE0_PF2_SRIOV_BAR4_SIZE 4 CPM_PCIE1_PF2_SRIOV_BAR4_SIZE 4 CPM_PCIE0_PF3_SRIOV_BAR4_SIZE 4 CPM_PCIE1_PF3_SRIOV_BAR4_SIZE 4 CPM_PCIE0_PF0_BAR5_SIZE 4 CPM_PCIE1_PF0_BAR5_SIZE 4 CPM_PCIE0_PF1_BAR5_SIZE 4 CPM_PCIE1_PF1_BAR5_SIZE 4 CPM_PCIE0_PF2_BAR5_SIZE 4 CPM_PCIE1_PF2_BAR5_SIZE 4 CPM_PCIE0_PF3_BAR5_SIZE 4 CPM_PCIE1_PF3_BAR5_SIZE 4 CPM_PCIE0_PF0_SRIOV_BAR5_SIZE 4 CPM_PCIE1_PF0_SRIOV_BAR5_SIZE 4 CPM_PCIE0_PF1_SRIOV_BAR5_SIZE 4 CPM_PCIE1_PF1_SRIOV_BAR5_SIZE 4 CPM_PCIE0_PF
2_SRIOV_BAR5_SIZE 4 CPM_PCIE1_PF2_SRIOV_BAR5_SIZE 4 CPM_PCIE0_PF3_SRIOV_BAR5_SIZE 4 CPM_PCIE1_PF3_SRIOV_BAR5_SIZE 4 CPM_PCIE0_PF0_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF0_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF1_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF1_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF2_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF2_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF3_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF3_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF0_AXIST_BYPASS_SIZE 128 CPM_PCIE1_PF0_AXIST_BYPASS_SIZE 128 CPM_PCIE0_PF1_AXIST_BYPASS_SIZE 
128 CPM_PCIE1_PF1_AXIST_BYPASS_SIZE 128 CPM_PCIE0_PF2_AXIST_BYPASS_SIZE 128 CPM_PCIE1_PF2_AXIST_BYPASS_SIZE 128 CPM_PCIE0_PF3_AXIST_BYPASS_SIZE 128 CPM_PCIE1_PF3_AXIST_BYPASS_SIZE 128 CPM_PCIE0_PF0_AXILITE_MASTER_SIZE 128 CPM_PCIE1_PF0_AXILITE_MASTER_SIZE 128 CPM_PCIE0_PF1_AXILITE_MASTER_SIZE 128 CPM_PCIE1_PF1_AXILITE_MASTER_SIZE 128 CPM_PCIE0_PF2_AXILITE_MASTER_SIZE 128 CPM_PCIE1_PF2_AXILITE_MASTER_SIZE 128 CPM_PCIE0_PF3_AXILITE_MASTER_SIZE 128 CPM_PCIE1_PF3_AXILITE_MASTER_SIZE 128 CPM_PCIE0_PF
0_BAR0_BRIDGE_TYPE Memory CPM_PCIE0_PF0_BAR1_BRIDGE_TYPE Memory CPM_PCIE0_PF0_BAR2_BRIDGE_TYPE Memory CPM_PCIE0_PF0_BAR3_BRIDGE_TYPE Memory CPM_PCIE0_PF0_BAR4_BRIDGE_TYPE Memory CPM_PCIE0_PF0_BAR5_BRIDGE_TYPE Memory CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR1_
SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_TYPE AXI_Bri
dge_Master CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF
0_BAR0_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR0_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR0_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR0_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR1_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR1_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR1_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR1_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR2_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR2_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR2_XDMA_TYPE AXI_Bridge_Ma
ster CPM_PCIE0_PF3_BAR2_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR3_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR3_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR3_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR3_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR4_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR4_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR4_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR4_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR5_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR5_XDMA_T
YPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR5_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR5_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE
0_PF0_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR4_QDMA_TYPE AXI_Bridg
e_Master CPM_PCIE0_PF3_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR0_TYPE Memory CPM_PCIE1_PF0_BAR0_TYPE Memory CPM_PCIE0_PF1_BAR0_TYPE Memory CPM_PCIE1_PF1_BAR0_TYPE Memory CPM_PCIE0_PF2_BAR0_TYPE Memory CPM_PCIE1_PF2_BAR0_TYPE Memory CPM_PCIE0_PF3_BAR0_TYPE Memory CPM_PCIE1_PF3_BAR0_TYPE Memory CPM_PCIE
0_PF0_SRIOV_BAR0_TYPE Memory CPM_PCIE1_PF0_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF1_SRIOV_BAR0_TYPE Memory CPM_PCIE1_PF1_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF2_SRIOV_BAR0_TYPE Memory CPM_PCIE1_PF2_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF3_SRIOV_BAR0_TYPE Memory CPM_PCIE1_PF3_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF0_BAR1_TYPE Memory CPM_PCIE1_PF0_BAR1_TYPE Memory CPM_PCIE0_PF1_BAR1_TYPE Memory CPM_PCIE1_PF1_BAR1_TYPE Memory CPM_PCIE0_PF2_BAR1_TYPE Memory CPM_PCIE1_PF2_BAR1_TYPE Memory CPM_PCIE0_PF3_BAR1_TYPE Me
mory CPM_PCIE1_PF3_BAR1_TYPE Memory CPM_PCIE0_PF0_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF0_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF1_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF1_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF2_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF2_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF3_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF3_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF0_BAR2_TYPE Memory CPM_PCIE1_PF0_BAR2_TYPE Memory CPM_PCIE0_PF1_BAR2_TYPE Memory CPM_PCIE1_PF1_BAR2_TYPE Memory CPM_PCIE0_PF2_BAR2_TYPE Memory CPM_PCIE1_PF2
_BAR2_TYPE Memory CPM_PCIE0_PF3_BAR2_TYPE Memory CPM_PCIE1_PF3_BAR2_TYPE Memory CPM_PCIE0_PF0_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF0_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF1_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF1_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF2_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF2_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF3_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF3_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF0_BAR3_TYPE Memory CPM_PCIE1_PF0_BAR3_TYPE Memory CPM_PCIE0_PF1_BAR3_TYPE Memory CPM_PCIE1_PF1_BAR3_TYPE Memory 
CPM_PCIE0_PF2_BAR3_TYPE Memory CPM_PCIE1_PF2_BAR3_TYPE Memory CPM_PCIE0_PF3_BAR3_TYPE Memory CPM_PCIE1_PF3_BAR3_TYPE Memory CPM_PCIE0_PF0_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF0_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF1_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF1_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF2_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF2_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF3_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF3_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF0_BAR4_TYPE Memory CPM_PCIE1_PF0_BAR4_TYPE Memory CPM_PCIE0_PF1_BAR4
_TYPE Memory CPM_PCIE1_PF1_BAR4_TYPE Memory CPM_PCIE0_PF2_BAR4_TYPE Memory CPM_PCIE1_PF2_BAR4_TYPE Memory CPM_PCIE0_PF3_BAR4_TYPE Memory CPM_PCIE1_PF3_BAR4_TYPE Memory CPM_PCIE0_PF0_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF0_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF1_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF1_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF2_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF2_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF3_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF3_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF0_BAR5_TYPE Memory CPM_P
CIE1_PF0_BAR5_TYPE Memory CPM_PCIE0_PF1_BAR5_TYPE Memory CPM_PCIE1_PF1_BAR5_TYPE Memory CPM_PCIE0_PF2_BAR5_TYPE Memory CPM_PCIE1_PF2_BAR5_TYPE Memory CPM_PCIE0_PF3_BAR5_TYPE Memory CPM_PCIE1_PF3_BAR5_TYPE Memory CPM_PCIE0_PF0_SRIOV_BAR5_TYPE Memory CPM_PCIE1_PF0_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF1_SRIOV_BAR5_TYPE Memory CPM_PCIE1_PF1_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF2_SRIOV_BAR5_TYPE Memory CPM_PCIE1_PF2_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF3_SRIOV_BAR5_TYPE Memory CPM_PCIE1_PF3_SRIOV_BAR5_TYPE
 Memory CPM_PCIE0_PF0_XDMA_64BIT 0 CPM_PCIE0_PF1_XDMA_64BIT 0 CPM_PCIE0_PF2_XDMA_64BIT 0 CPM_PCIE0_PF3_XDMA_64BIT 0 CPM_PCIE0_PF0_BAR0_BRIDGE_64BIT 0 CPM_PCIE0_PF0_BAR2_BRIDGE_64BIT 0 CPM_PCIE0_PF0_BAR4_BRIDGE_64BIT 0 CPM_PCIE0_PF0_BAR0_XDMA_64BIT 0 CPM_PCIE0_PF1_BAR0_XDMA_64BIT 0 CPM_PCIE0_PF2_BAR0_XDMA_64BIT 0 CPM_PCIE0_PF3_BAR0_XDMA_64BIT 0 CPM_PCIE0_PF0_BAR1_XDMA_64BIT 0 CPM_PCIE0_PF1_BAR1_XDMA_64BIT 0 CPM_PCIE0_PF2_BAR1_XDMA_64BIT 0 CPM_PCIE0_PF3_BAR1_XDMA_64BIT 0 CPM_PCIE0_PF0_BAR2_XDMA_64
BIT 0 CPM_PCIE0_PF1_BAR2_XDMA_64BIT 0 CPM_PCIE0_PF2_BAR2_XDMA_64BIT 0 CPM_PCIE0_PF3_BAR2_XDMA_64BIT 0 CPM_PCIE0_PF0_BAR3_XDMA_64BIT 0 CPM_PCIE0_PF1_BAR3_XDMA_64BIT 0 CPM_PCIE0_PF2_BAR3_XDMA_64BIT 0 CPM_PCIE0_PF3_BAR3_XDMA_64BIT 0 CPM_PCIE0_PF0_BAR4_XDMA_64BIT 0 CPM_PCIE0_PF1_BAR4_XDMA_64BIT 0 CPM_PCIE0_PF2_BAR4_XDMA_64BIT 0 CPM_PCIE0_PF3_BAR4_XDMA_64BIT 0 CPM_PCIE0_PF0_BAR5_XDMA_64BIT 0 CPM_PCIE0_PF1_BAR5_XDMA_64BIT 0 CPM_PCIE0_PF2_BAR5_XDMA_64BIT 0 CPM_PCIE0_PF3_BAR5_XDMA_64BIT 0 CPM_PCIE0_PF0_
BAR0_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR3_QDMA_64BIT 0 CP
M_PCIE0_PF0_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR1
_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR4_SRIOV
_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR0_64BIT 0 CPM_PCIE1_PF0_BAR0_64BIT 0 CPM_PCIE0_PF1_BAR0_64BIT 0 CPM_PCIE1_PF1_BAR0_64BIT 0 CPM_PCIE0_PF2_BAR0_64BIT 0 CPM_PCIE1_PF2_BAR0_64BIT 0 CPM_PCIE0_PF3_BAR0_64BIT 0 CPM_PCIE1_PF3_BAR0_64BIT 0 CPM_PCIE0_PF0_SRIOV_BAR0_64BIT 0 CPM_PCIE1_PF0_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF1_SRIOV_BAR0_64BIT 0 CPM_PCIE1_PF1_SRIOV
_BAR0_64BIT 0 CPM_PCIE0_PF2_SRIOV_BAR0_64BIT 0 CPM_PCIE1_PF2_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF3_SRIOV_BAR0_64BIT 0 CPM_PCIE1_PF3_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF0_BAR1_64BIT 0 CPM_PCIE1_PF0_BAR1_64BIT 0 CPM_PCIE0_PF1_BAR1_64BIT 0 CPM_PCIE1_PF1_BAR1_64BIT 0 CPM_PCIE0_PF2_BAR1_64BIT 0 CPM_PCIE1_PF2_BAR1_64BIT 0 CPM_PCIE0_PF3_BAR1_64BIT 0 CPM_PCIE1_PF3_BAR1_64BIT 0 CPM_PCIE0_PF0_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF0_SRIOV_BAR1_64BIT 0 CPM_PCIE0_PF1_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF1_SRIOV_BAR1_64BIT 0 CPM_PC
IE0_PF2_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF2_SRIOV_BAR1_64BIT 0 CPM_PCIE0_PF3_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF3_SRIOV_BAR1_64BIT 0 CPM_PCIE0_PF0_BAR2_64BIT 0 CPM_PCIE1_PF0_BAR2_64BIT 0 CPM_PCIE0_PF1_BAR2_64BIT 0 CPM_PCIE1_PF1_BAR2_64BIT 0 CPM_PCIE0_PF2_BAR2_64BIT 0 CPM_PCIE1_PF2_BAR2_64BIT 0 CPM_PCIE0_PF3_BAR2_64BIT 0 CPM_PCIE1_PF3_BAR2_64BIT 0 CPM_PCIE0_PF0_SRIOV_BAR2_64BIT 0 CPM_PCIE1_PF0_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF1_SRIOV_BAR2_64BIT 0 CPM_PCIE1_PF1_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF2_SRIOV_BAR2_6
4BIT 0 CPM_PCIE1_PF2_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF3_SRIOV_BAR2_64BIT 0 CPM_PCIE1_PF3_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF0_BAR3_64BIT 0 CPM_PCIE1_PF0_BAR3_64BIT 0 CPM_PCIE0_PF1_BAR3_64BIT 0 CPM_PCIE1_PF1_BAR3_64BIT 0 CPM_PCIE0_PF2_BAR3_64BIT 0 CPM_PCIE1_PF2_BAR3_64BIT 0 CPM_PCIE0_PF3_BAR3_64BIT 0 CPM_PCIE1_PF3_BAR3_64BIT 0 CPM_PCIE0_PF0_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF0_SRIOV_BAR3_64BIT 0 CPM_PCIE0_PF1_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF1_SRIOV_BAR3_64BIT 0 CPM_PCIE0_PF2_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF2
_SRIOV_BAR3_64BIT 0 CPM_PCIE0_PF3_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF3_SRIOV_BAR3_64BIT 0 CPM_PCIE0_PF0_BAR4_64BIT 0 CPM_PCIE1_PF0_BAR4_64BIT 0 CPM_PCIE0_PF1_BAR4_64BIT 0 CPM_PCIE1_PF1_BAR4_64BIT 0 CPM_PCIE0_PF2_BAR4_64BIT 0 CPM_PCIE1_PF2_BAR4_64BIT 0 CPM_PCIE0_PF3_BAR4_64BIT 0 CPM_PCIE1_PF3_BAR4_64BIT 0 CPM_PCIE0_PF0_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF0_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF1_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF1_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF2_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF2_SRIOV_BAR4_64BIT 0 
CPM_PCIE0_PF3_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF3_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF0_BAR5_64BIT 0 CPM_PCIE1_PF0_BAR5_64BIT 0 CPM_PCIE0_PF1_BAR5_64BIT 0 CPM_PCIE1_PF1_BAR5_64BIT 0 CPM_PCIE0_PF2_BAR5_64BIT 0 CPM_PCIE1_PF2_BAR5_64BIT 0 CPM_PCIE0_PF3_BAR5_64BIT 0 CPM_PCIE1_PF3_BAR5_64BIT 0 CPM_PCIE0_PF0_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF0_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF1_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF1_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF2_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF2_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF3_SRIOV_
BAR5_64BIT 0 CPM_PCIE1_PF3_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF0_AXIST_BYPASS_64BIT 0 CPM_PCIE1_PF0_AXIST_BYPASS_64BIT 0 CPM_PCIE0_PF1_AXIST_BYPASS_64BIT 0 CPM_PCIE1_PF1_AXIST_BYPASS_64BIT 0 CPM_PCIE0_PF2_AXIST_BYPASS_64BIT 0 CPM_PCIE1_PF2_AXIST_BYPASS_64BIT 0 CPM_PCIE0_PF3_AXIST_BYPASS_64BIT 0 CPM_PCIE1_PF3_AXIST_BYPASS_64BIT 0 CPM_PCIE0_PF0_AXILITE_MASTER_64BIT 0 CPM_PCIE1_PF0_AXILITE_MASTER_64BIT 0 CPM_PCIE0_PF1_AXILITE_MASTER_64BIT 0 CPM_PCIE1_PF1_AXILITE_MASTER_64BIT 0 CPM_PCIE0_PF2_AXILITE_MAST
ER_64BIT 0 CPM_PCIE1_PF2_AXILITE_MASTER_64BIT 0 CPM_PCIE0_PF3_AXILITE_MASTER_64BIT 0 CPM_PCIE1_PF3_AXILITE_MASTER_64BIT 0 CPM_PCIE0_PF0_XDMA_SCALE Kilobytes CPM_PCIE0_PF1_XDMA_SCALE Kilobytes CPM_PCIE0_PF2_XDMA_SCALE Kilobytes CPM_PCIE0_PF3_XDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR0_BRIDGE_SCALE Kilobytes CPM_PCIE0_PF0_BAR1_BRIDGE_SCALE Kilobytes CPM_PCIE0_PF0_BAR2_BRIDGE_SCALE Kilobytes CPM_PCIE0_PF0_BAR3_BRIDGE_SCALE Kilobytes CPM_PCIE0_PF0_BAR4_BRIDGE_SCALE Kilobytes CPM_PCIE0_PF0_BAR5_BRIDGE_SC
ALE Kilobytes CPM_PCIE0_PF0_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR1_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR1_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR1_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR1_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR2_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR2_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR2_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR2_QDMA_SCALE Kilobytes CPM_PC
IE0_PF0_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR5_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR5_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR5_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR5_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR0_XDMA_SC
ALE Kilobytes CPM_PCIE0_PF1_BAR0_XDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR0_XDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR0_XDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR1_XDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR1_XDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR1_XDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR1_XDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR2_XDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR2_XDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR2_XDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR2_XDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR3_XDMA_SCALE Kilobytes CPM_PC
IE0_PF1_BAR3_XDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR3_XDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR3_XDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR4_XDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR4_XDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR4_XDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR4_XDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR5_XDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR5_XDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR5_XDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR5_XDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR0_S
RIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_
BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE
0_PF3_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR0_SCALE Kilobytes CPM_PCIE1_PF0_BAR0_SCALE Kilobytes CPM_PCIE0_PF1_BAR0_SCALE Kilobytes CPM_PCIE1_PF1_BAR0_SCALE Kilobytes CPM_PCIE0_PF2_BAR0_SCALE Kilobytes CPM_PCIE1_PF2_BAR0_SCALE Kilobytes CPM_PCIE0_PF3_BAR0_SCALE Kilobytes CPM_PCIE1_PF3_BAR0_SCALE Kilobytes CPM_PCIE0_PF0_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE1_PF0_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF1_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE1_PF1_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF2_SRIO
V_BAR0_SCALE Kilobytes CPM_PCIE1_PF2_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF3_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE1_PF3_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF0_BAR1_SCALE Kilobytes CPM_PCIE1_PF0_BAR1_SCALE Kilobytes CPM_PCIE0_PF1_BAR1_SCALE Kilobytes CPM_PCIE1_PF1_BAR1_SCALE Kilobytes CPM_PCIE0_PF2_BAR1_SCALE Kilobytes CPM_PCIE1_PF2_BAR1_SCALE Kilobytes CPM_PCIE0_PF3_BAR1_SCALE Kilobytes CPM_PCIE1_PF3_BAR1_SCALE Kilobytes CPM_PCIE0_PF0_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF0_SRIOV_BAR1_SCALE Ki
lobytes CPM_PCIE0_PF1_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF1_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE0_PF2_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF2_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE0_PF3_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF3_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE0_PF0_BAR2_SCALE Kilobytes CPM_PCIE1_PF0_BAR2_SCALE Kilobytes CPM_PCIE0_PF1_BAR2_SCALE Kilobytes CPM_PCIE1_PF1_BAR2_SCALE Kilobytes CPM_PCIE0_PF2_BAR2_SCALE Kilobytes CPM_PCIE1_PF2_BAR2_SCALE Kilobytes CPM_PCIE0_PF3_BAR2_SCALE Kilobytes C
PM_PCIE1_PF3_BAR2_SCALE Kilobytes CPM_PCIE0_PF0_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE1_PF0_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE0_PF1_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE1_PF1_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE0_PF2_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE1_PF2_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE0_PF3_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE1_PF3_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE0_PF0_BAR3_SCALE Kilobytes CPM_PCIE1_PF0_BAR3_SCALE Kilobytes CPM_PCIE0_PF1_BAR3_SCALE Kilobytes CPM_PCIE1_PF1_BAR3_SCALE Kilobyte
s CPM_PCIE0_PF2_BAR3_SCALE Kilobytes CPM_PCIE1_PF2_BAR3_SCALE Kilobytes CPM_PCIE0_PF3_BAR3_SCALE Kilobytes CPM_PCIE1_PF3_BAR3_SCALE Kilobytes CPM_PCIE0_PF0_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF0_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE0_PF1_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF1_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE0_PF2_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF2_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE0_PF3_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF3_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE0_PF0_BAR4_SCALE Kilob
ytes CPM_PCIE1_PF0_BAR4_SCALE Kilobytes CPM_PCIE0_PF1_BAR4_SCALE Kilobytes CPM_PCIE1_PF1_BAR4_SCALE Kilobytes CPM_PCIE0_PF2_BAR4_SCALE Kilobytes CPM_PCIE1_PF2_BAR4_SCALE Kilobytes CPM_PCIE0_PF3_BAR4_SCALE Kilobytes CPM_PCIE1_PF3_BAR4_SCALE Kilobytes CPM_PCIE0_PF0_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF0_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE0_PF1_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF1_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE0_PF2_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF2_SRIOV_BAR4_SCALE Kilobytes CPM_
PCIE0_PF3_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF3_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE0_PF0_BAR5_SCALE Kilobytes CPM_PCIE1_PF0_BAR5_SCALE Kilobytes CPM_PCIE0_PF1_BAR5_SCALE Kilobytes CPM_PCIE1_PF1_BAR5_SCALE Kilobytes CPM_PCIE0_PF2_BAR5_SCALE Kilobytes CPM_PCIE1_PF2_BAR5_SCALE Kilobytes CPM_PCIE0_PF3_BAR5_SCALE Kilobytes CPM_PCIE1_PF3_BAR5_SCALE Kilobytes CPM_PCIE0_PF0_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE1_PF0_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE0_PF1_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE1_PF1_SRIOV
_BAR5_SCALE Kilobytes CPM_PCIE0_PF2_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE1_PF2_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE0_PF3_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE1_PF3_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE0_PF0_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE1_PF0_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE0_PF1_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE1_PF1_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE0_PF2_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE1_PF2_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE0_PF3_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE1_PF3
_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE0_PF0_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE1_PF0_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE0_PF1_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE1_PF1_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE0_PF2_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE1_PF2_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE0_PF3_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE1_PF3_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE0_PF0_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF
2_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE1_PF0_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE0_PF1_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE1_PF1_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE0_PF2_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE1_PF2_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE0_PF3_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE1_PF3_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_0 0x0000000000000000 CPM_P
CIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_1 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_2 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_3 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_4 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_5 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_0 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_0 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_0 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_1 0x000000000000000
0 CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_1 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_1 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_2 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_2 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_2 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_3 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_3 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_3 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_4 0x0000000000000000 
CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_4 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_4 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_5 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_5 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_5 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_
PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_0 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_0 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_0 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_0 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_1 0x00
00000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_1 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR
2AXIBAR_XDMA_1 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_1 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_1 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE0_PF2_
PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_2 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_2 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_2 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_2 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCI
E0_PF3_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_3 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_3 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_3 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_3 0x00000
00000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AX
IBAR_XDMA_4 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_4 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_4 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_4 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2A
XIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_5 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_5 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_5 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_5 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 
CPM_PCIE0_PF1_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE0_PF1_PCIE
BAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE0_SRIOV_FIRST_VF_OFFSET 4 CPM_PCIE1_SRIOV_FIRST_VF_OFFSET 4 CPM_PCIE0_PF0_SRIOV_VF_DEVICE_ID C03F CPM_PCIE1_PF0_SRIOV_VF_DEVICE_ID C03F CPM_PCIE
0_PF1_SRIOV_VF_DEVICE_ID C13F CPM_PCIE1_PF1_SRIOV_VF_DEVICE_ID C13F CPM_PCIE0_PF2_SRIOV_VF_DEVICE_ID C23F CPM_PCIE1_PF2_SRIOV_VF_DEVICE_ID C23F CPM_PCIE0_PF3_SRIOV_VF_DEVICE_ID C33F CPM_PCIE1_PF3_SRIOV_VF_DEVICE_ID C33F CPM_PCIE0_PF0_SRIOV_FIRST_VF_OFFSET 4 CPM_PCIE1_PF0_SRIOV_FIRST_VF_OFFSET 4 CPM_PCIE0_PF1_SRIOV_FIRST_VF_OFFSET 7 CPM_PCIE1_PF1_SRIOV_FIRST_VF_OFFSET 7 CPM_PCIE0_PF2_SRIOV_FIRST_VF_OFFSET 10 CPM_PCIE1_PF2_SRIOV_FIRST_VF_OFFSET 10 CPM_PCIE0_PF3_SRIOV_FIRST_VF_OFFSET 13 CPM_PCIE1_P
F3_SRIOV_FIRST_VF_OFFSET 13 CPM_PCIE0_PF0_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE1_PF0_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF1_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE1_PF1_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF2_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE1_PF2_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF3_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE1_PF3_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF0_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE1_PF0_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE0_PF1_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE1_PF1_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE
0_PF2_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE1_PF2_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE0_PF3_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE1_PF3_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE0_PF0_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE1_PF0_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF1_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE1_PF1_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF2_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE1_PF2_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF3_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM
_PCIE1_PF3_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF0_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF0_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE0_PF1_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF1_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE0_PF2_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF2_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE0_PF3_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF3_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE0_PF0_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE1_PF0_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_PF1_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE1_PF1_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_PF2_SRIOV_CAP_INIT
IAL_VF 4 CPM_PCIE1_PF2_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_PF3_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE1_PF3_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_MSIX_RP_ENABLED 1 CPM_PCIE1_MSIX_RP_ENABLED 1 CPM_PCIE0_PF0_MSIX_ENABLED 1 CPM_PCIE1_PF0_MSIX_ENABLED 1 CPM_PCIE0_VFG0_MSIX_ENABLED 1 CPM_PCIE1_VFG0_MSIX_ENABLED 1 CPM_PCIE0_PF1_MSIX_ENABLED 1 CPM_PCIE1_PF1_MSIX_ENABLED 1 CPM_PCIE0_VFG1_MSIX_ENABLED 1 CPM_PCIE1_VFG1_MSIX_ENABLED 1 CPM_PCIE0_PF2_MSIX_ENABLED 1 CPM_PCIE1_PF2_MSIX_ENABLED 1 CPM_PCIE0_VFG2_MSIX_ENABLED 1 
CPM_PCIE1_VFG2_MSIX_ENABLED 1 CPM_PCIE0_PF3_MSIX_ENABLED 1 CPM_PCIE1_PF3_MSIX_ENABLED 1 CPM_PCIE0_VFG3_MSIX_ENABLED 1 CPM_PCIE1_VFG3_MSIX_ENABLED 1 CPM_PCIE0_PF0_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_PF0_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_VFG0_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_VFG0_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_PF1_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_PF1_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_VFG1_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_VFG1_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_PF2_MSIX_CAP_TABLE_SIZE 007 CPM_PC
IE1_PF2_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_VFG2_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_VFG2_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_PF3_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_PF3_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_VFG3_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_VFG3_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_PF0_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_PF0_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG0_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_VFG0_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF1_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_PF1_MSIX_CAP_TABLE_OFFSET 40 
CPM_PCIE0_VFG1_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_VFG1_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF2_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_PF2_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG2_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_VFG2_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF3_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_PF3_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG3_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_VFG3_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF0_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_PF0_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG0_MSIX_CAP_PBA_OF
FSET 50 CPM_PCIE1_VFG0_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF1_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_PF1_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG1_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_VFG1_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF2_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_PF2_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG2_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_VFG2_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF3_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_PF3_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG3_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_VFG3_MSIX_CAP_PBA_OFFSET 50 CPM_
PCIE0_PF0_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_PF0_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG0_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_VFG0_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF1_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_PF1_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG1_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_VFG1_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF2_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_PF2_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG2_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_VFG2_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF3_MSIX_CAP_TABLE_B
IR BAR_0 CPM_PCIE1_PF3_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG3_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_VFG3_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF0_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_PF0_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_VFG0_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_VFG0_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_PF1_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_PF1_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_VFG1_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_VFG1_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_PF2_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_PF2_MSIX_CAP_PBA_BIR BAR_
0 CPM_PCIE0_VFG2_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_VFG2_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_PF3_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_PF3_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_VFG3_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_VFG3_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_MSI_X_OPTIONS None CPM_PCIE1_MSI_X_OPTIONS None CPM_PCIE0_PF0_MSI_ENABLED 1 CPM_PCIE1_PF0_MSI_ENABLED 1 CPM_PCIE0_PF1_MSI_ENABLED 1 CPM_PCIE1_PF1_MSI_ENABLED 1 CPM_PCIE0_PF2_MSI_ENABLED 1 CPM_PCIE1_PF2_MSI_ENABLED 1 CPM_PCIE0_PF3_MSI_ENABLED 1 CPM_PCIE1_PF3_MSI_
ENABLED 1 CPM_PCIE0_PF0_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF0_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF1_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF1_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF2_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF2_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF3_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF3_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF0_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE1_PF0_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF1_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE1_PF1_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF2_
MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE1_PF2_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF3_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE1_PF3_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF0_SRIOV_CAP_VER 1 CPM_PCIE1_PF0_SRIOV_CAP_VER 1 CPM_PCIE0_PF1_SRIOV_CAP_VER 1 CPM_PCIE1_PF1_SRIOV_CAP_VER 1 CPM_PCIE0_PF2_SRIOV_CAP_VER 1 CPM_PCIE1_PF2_SRIOV_CAP_VER 1 CPM_PCIE0_PF3_SRIOV_CAP_VER 1 CPM_PCIE1_PF3_SRIOV_CAP_VER 1 CPM_PCIE0_PF0_VC_CAP_VER 1 CPM_PCIE1_PF0_VC_CAP_VER 1 CPM_PCIE0_PF0_PM_CAP_VER_ID 3 CPM_PCIE1_PF0_PM_C
AP_VER_ID 3 CPM_PCIE0_PF0_MARGINING_CAP_VER 1 CPM_PCIE1_PF0_MARGINING_CAP_VER 1 CPM_PCIE0_PF0_DLL_FEATURE_CAP_VER 1 CPM_PCIE1_PF0_DLL_FEATURE_CAP_VER 1 CPM_PCIE0_PF0_ARI_CAP_VER 1 CPM_PCIE1_PF0_ARI_CAP_VER 1 CPM_PCIE0_PF0_TPHR_CAP_VER 1 CPM_PCIE1_PF0_TPHR_CAP_VER 1 CPM_PCIE0_PF0_PL16_CAP_VER 1 CPM_PCIE1_PF0_PL16_CAP_VER 1 CPM_PCIE0_PF0_PL16_CAP_ID 0 CPM_PCIE1_PF0_PL16_CAP_ID 0 CPM_PCIE0_PF0_MARGINING_CAP_ID 0 CPM_PCIE1_PF0_MARGINING_CAP_ID 0 CPM_PCIE0_PF0_DLL_FEATURE_CAP_ID 0 CPM_PCIE1_PF0_DLL_F
EATURE_CAP_ID 0 CPM_PCIE0_PF0_PM_CAP_ID 1 CPM_PCIE1_PF0_PM_CAP_ID 1 CPM_PCIE0_PF0_TPHR_CAP_ST_TABLE_SIZE 16 CPM_PCIE1_PF0_TPHR_CAP_ST_TABLE_SIZE 16 CPM_PCIE0_PF0_TPHR_ENABLE 0 CPM_PCIE1_PF0_TPHR_ENABLE 0 CPM_PCIE0_PF0_TPHR_CAP_INT_VEC_MODE 1 CPM_PCIE1_PF0_TPHR_CAP_INT_VEC_MODE 1 CPM_PCIE0_PF0_TPHR_CAP_DEV_SPECIFIC_MODE 1 CPM_PCIE1_PF0_TPHR_CAP_DEV_SPECIFIC_MODE 1 CPM_PCIE0_PF0_TPHR_CAP_ST_TABLE_LOC ST_Table_not_present CPM_PCIE1_PF0_TPHR_CAP_ST_TABLE_LOC ST_Table_not_present CPM_PCIE0_PF0_ARI_CA
P_NEXT_FUNC 0 CPM_PCIE1_PF0_ARI_CAP_NEXT_FUNC 0 CPM_PCIE0_PF1_ARI_CAP_NEXT_FUNC 0 CPM_PCIE1_PF1_ARI_CAP_NEXT_FUNC 0 CPM_PCIE0_PF2_ARI_CAP_NEXT_FUNC 0 CPM_PCIE1_PF2_ARI_CAP_NEXT_FUNC 0 CPM_PCIE0_PF3_ARI_CAP_NEXT_FUNC 0 CPM_PCIE1_PF3_ARI_CAP_NEXT_FUNC 0 CPM_PCIE0_PF0_PASID_CAP_MAX_PASID_WIDTH 20 CPM_PCIE1_PF0_PASID_CAP_MAX_PASID_WIDTH 20 CPM_PCIE0_PF2_PASID_CAP_MAX_PASID_WIDTH 20 CPM_PCIE1_PF2_PASID_CAP_MAX_PASID_WIDTH 20 CPM_PCIE0_PF0_AER_CAP_ECRC_GEN_AND_CHECK_CAPABLE 0 CPM_PCIE1_PF0_AER_CAP_ECR
C_GEN_AND_CHECK_CAPABLE 0 CPM_PCIE0_MCAP_ENABLE 0 CPM_PCIE1_MCAP_ENABLE 0 CPM_PCIE0_PF0_TPHR_CAP_ENABLE 0 CPM_PCIE1_PF0_TPHR_CAP_ENABLE 0 CPM_PCIE0_SRIOV_CAP_ENABLE 0 CPM_PCIE1_SRIOV_CAP_ENABLE 0 CPM_PCIE0_AER_CAP_ENABLED 1 CPM_PCIE1_AER_CAP_ENABLED 1 CPM_PCIE0_ARI_CAP_ENABLED 1 CPM_PCIE1_ARI_CAP_ENABLED 1 CPM_PCIE0_PF0_VC_CAP_ENABLED 0 CPM_PCIE1_PF0_VC_CAP_ENABLED 0 CPM_PCIE0_PF0_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF0_SRIOV_CAP_ENABLE 0 CPM_PCIE0_PF1_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF1_SRIOV_CAP_ENABLE 
0 CPM_PCIE0_PF2_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF2_SRIOV_CAP_ENABLE 0 CPM_PCIE0_PF3_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF3_SRIOV_CAP_ENABLE 0 CPM_PCIE0_PF0_DSN_CAP_ENABLE 0 CPM_PCIE1_PF0_DSN_CAP_ENABLE 0 CPM_PCIE0_PF1_DSN_CAP_ENABLE 0 CPM_PCIE1_PF1_DSN_CAP_ENABLE 0 CPM_PCIE0_PF2_DSN_CAP_ENABLE 0 CPM_PCIE1_PF2_DSN_CAP_ENABLE 0 CPM_PCIE0_PF3_DSN_CAP_ENABLE 0 CPM_PCIE1_PF3_DSN_CAP_ENABLE 0 CPM_PCIE0_ACS_CAP_ON 0 CPM_PCIE1_ACS_CAP_ON 0 CPM_PCIE0_PF0_PL16_CAP_ON 0 CPM_PCIE1_PF0_PL16_CAP_ON 0 CPM_PCIE0_ATS_PR
I_CAP_ON 0 CPM_PCIE1_ATS_PRI_CAP_ON 0 CPM_PCIE0_PF0_DLL_FEATURE_CAP_ON 0 CPM_PCIE1_PF0_DLL_FEATURE_CAP_ON 0 CPM_PCIE0_PF0_MARGINING_CAP_ON 0 CPM_PCIE1_PF0_MARGINING_CAP_ON 0 CPM_PCIE0_PF0_PASID_CAP_ON 0 CPM_PCIE1_PF0_PASID_CAP_ON 0 CPM_PCIE0_PF0_ATS_CAP_ON 0 CPM_PCIE1_PF0_ATS_CAP_ON 0 CPM_PCIE0_VFG0_ATS_CAP_ON 0 CPM_PCIE1_VFG0_ATS_CAP_ON 0 CPM_PCIE0_PF1_ATS_CAP_ON 0 CPM_PCIE1_PF1_ATS_CAP_ON 0 CPM_PCIE0_VFG1_ATS_CAP_ON 0 CPM_PCIE1_VFG1_ATS_CAP_ON 0 CPM_PCIE0_PF2_ATS_CAP_ON 0 CPM_PCIE1_PF2_ATS_CAP
_ON 0 CPM_PCIE0_VFG2_ATS_CAP_ON 0 CPM_PCIE1_VFG2_ATS_CAP_ON 0 CPM_PCIE0_PF3_ATS_CAP_ON 0 CPM_PCIE1_PF3_ATS_CAP_ON 0 CPM_PCIE0_VFG3_ATS_CAP_ON 0 CPM_PCIE1_VFG3_ATS_CAP_ON 0 CPM_PCIE0_PF0_PRI_CAP_ON 0 CPM_PCIE1_PF0_PRI_CAP_ON 0 CPM_PCIE0_VFG0_PRI_CAP_ON 0 CPM_PCIE1_VFG0_PRI_CAP_ON 0 CPM_PCIE0_PF1_PRI_CAP_ON 0 CPM_PCIE1_PF1_PRI_CAP_ON 0 CPM_PCIE0_VFG1_PRI_CAP_ON 0 CPM_PCIE1_VFG1_PRI_CAP_ON 0 CPM_PCIE0_PF2_PRI_CAP_ON 0 CPM_PCIE1_PF2_PRI_CAP_ON 0 CPM_PCIE0_VFG2_PRI_CAP_ON 0 CPM_PCIE1_VFG2_PRI_CAP_ON 
0 CPM_PCIE0_PF3_PRI_CAP_ON 0 CPM_PCIE1_PF3_PRI_CAP_ON 0 CPM_PCIE0_VFG3_PRI_CAP_ON 0 CPM_PCIE1_VFG3_PRI_CAP_ON 0 CPM_PCIE0_AXISTEN_USER_SPARE 0 CPM_PCIE1_AXISTEN_USER_SPARE 0 CPM_PCIE0_AXISTEN_IF_COMPL_TIMEOUT_REG0 BEBC20 CPM_PCIE1_AXISTEN_IF_COMPL_TIMEOUT_REG0 BEBC20 CPM_PCIE0_AXISTEN_IF_COMPL_TIMEOUT_REG1 2FAF080 CPM_PCIE1_AXISTEN_IF_COMPL_TIMEOUT_REG1 2FAF080 CPM_PCIE0_AXISTEN_IF_EXT_512 0 CPM_PCIE1_AXISTEN_IF_EXT_512 0 CPM_PCIE0_AXISTEN_IF_ENABLE_RX_MSG_INTFC 0 CPM_PCIE1_AXISTEN_IF_ENABLE_RX_
MSG_INTFC 0 CPM_PCIE0_AXISTEN_IF_ENABLE_INTERNAL_MSIX_TABLE 0 CPM_PCIE1_AXISTEN_IF_ENABLE_INTERNAL_MSIX_TABLE 0 CPM_PCIE0_AXISTEN_IF_ENABLE_CLIENT_TAG 0 CPM_PCIE1_AXISTEN_IF_ENABLE_CLIENT_TAG 0 CPM_PCIE0_AXISTEN_IF_ENABLE_MSG_ROUTE 0 CPM_PCIE1_AXISTEN_IF_ENABLE_MSG_ROUTE 0 CPM_PCIE0_AXISTEN_IF_ENABLE_256_TAGS 0 CPM_PCIE1_AXISTEN_IF_ENABLE_256_TAGS 0 CPM_PCIE0_AXISTEN_IF_RX_PARITY_EN 1 CPM_PCIE1_AXISTEN_IF_RX_PARITY_EN 1 CPM_PCIE0_AXISTEN_IF_TX_PARITY_EN 0 CPM_PCIE1_AXISTEN_IF_TX_PARITY_EN 0 CPM_
PCIE0_AXISTEN_IF_ENABLE_RX_TAG_SCALING 0 CPM_PCIE1_AXISTEN_IF_ENABLE_RX_TAG_SCALING 0 CPM_PCIE0_AXISTEN_IF_ENABLE_TX_TAG_SCALING 0 CPM_PCIE1_AXISTEN_IF_ENABLE_TX_TAG_SCALING 0 CPM_PCIE0_AXISTEN_IF_ENABLE_MESSAGE_RID_CHECK 0 CPM_PCIE1_AXISTEN_IF_ENABLE_MESSAGE_RID_CHECK 0 CPM_PCIE0_AXISTEN_IF_RQ_ALIGNMENT_MODE DWORD_Aligned CPM_PCIE1_AXISTEN_IF_RQ_ALIGNMENT_MODE DWORD_Aligned CPM_PCIE0_AXISTEN_IF_RC_ALIGNMENT_MODE DWORD_Aligned CPM_PCIE1_AXISTEN_IF_RC_ALIGNMENT_MODE DWORD_Aligned CPM_PCIE0_AXISTE
N_IF_CQ_ALIGNMENT_MODE DWORD_Aligned CPM_PCIE1_AXISTEN_IF_CQ_ALIGNMENT_MODE DWORD_Aligned CPM_PCIE0_AXISTEN_IF_CC_ALIGNMENT_MODE DWORD_Aligned CPM_PCIE1_AXISTEN_IF_CC_ALIGNMENT_MODE DWORD_Aligned CPM_PCIE0_AXISTEN_IF_WIDTH 64 CPM_PCIE1_AXISTEN_IF_WIDTH 64 CPM_PCIE0_AXISTEN_IF_RC_STRADDLE 0 CPM_PCIE1_AXISTEN_IF_RC_STRADDLE 0 CPM_PCIE0_AXISTEN_IF_EXT_512_RQ_STRADDLE 0 CPM_PCIE1_AXISTEN_IF_EXT_512_RQ_STRADDLE 0 CPM_PCIE0_AXISTEN_IF_EXT_512_RC_STRADDLE 0 CPM_PCIE1_AXISTEN_IF_EXT_512_RC_STRADDLE 0 CP
M_PCIE0_AXISTEN_IF_EXT_512_CQ_STRADDLE 0 CPM_PCIE1_AXISTEN_IF_EXT_512_CQ_STRADDLE 0 CPM_PCIE0_AXISTEN_IF_EXT_512_CC_STRADDLE 0 CPM_PCIE1_AXISTEN_IF_EXT_512_CC_STRADDLE 0 CPM_PCIE0_AXISTEN_IF_EXT_512_RC_4TLP_STRADDLE 1 CPM_PCIE1_AXISTEN_IF_EXT_512_RC_4TLP_STRADDLE 1 CPM_PCIE0_AXISTEN_MSIX_VECTORS_PER_FUNCTION 8 CPM_PCIE1_AXISTEN_MSIX_VECTORS_PER_FUNCTION 8 CPM_PCIE0_AXISTEN_IF_SIM_SHORT_CPL_TIMEOUT 0 CPM_PCIE1_AXISTEN_IF_SIM_SHORT_CPL_TIMEOUT 0 CPM_PCIE0_AXISTEN_IF_EXTEND_CPL_TIMEOUT 16ms_to_1s C
PM_PCIE1_AXISTEN_IF_EXTEND_CPL_TIMEOUT 16ms_to_1s CPM_PCIE0_DMA_ROOT_PORT 0 CPM_PCIE0_DMA_MSI_RX_PIN_ENABLED FALSE CPM_PCIE0_DMA_ENABLE_SECURE 0 CPM_PCIE0_DMA_DATA_WIDTH 256bits CPM_PCIE0_DMA_INTF AXI4 CPM_PCIE0_DMA_METERING_ENABLE 1 CPM_PCIE0_DMA_MASK 256bits CPM_PCIE0_DSC_BYPASS_RD 0 CPM_PCIE1_DSC_BYPASS_RD 0 CPM_PCIE0_DSC_BYPASS_WR 0 CPM_PCIE1_DSC_BYPASS_WR 0 CPM_PCIE0_QDMA_MULTQ_MAX 2048 CPM_PCIE0_QDMA_PARITY_SETTINGS None CPM_XDMA_TL_PF_VISIBLE 1 CPM_XDMA_2PF_INTERRUPT_ENABLE 0 CPM_PCIE0_XD
MA_DSC_BYPASS_RD 0000 CPM_PCIE0_XDMA_DSC_BYPASS_WR 0000 CPM_PCIE0_XDMA_STS_PORTS 0 CPM_PCIE0_XDMA_AXI_ID_WIDTH 2 CPM_PCIE0_XDMA_RNUM_CHNL 1 CPM_PCIE0_XDMA_WNUM_CHNL 1 CPM_PCIE0_XDMA_RNUM_RIDS 2 CPM_PCIE0_XDMA_WNUM_RIDS 2 CPM_PCIE0_XDMA_PARITY_SETTINGS None CPM_PCIE0_XDMA_IRQ 1 CPM_PCIE0_NUM_USR_IRQ 1 CPM_PCIE0_PFx_MSI_ENABLED 4 CPM_PCIE1_PFx_MSI_ENABLED 4 </spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.Component_Name">design_1_versal_cips_0_0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.DDR_MEMORY_MODE">Custom</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.DDR_MEMORY_MODE_1">Custom</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.DEBUG_MODE">Custom</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.DESIGN_MODE">1</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.DEVICE_INTEGRITY_MODE">Custom</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.IO_CONFIG_MODE">Custom</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.PS_BOARD_INTERFACE">Custom</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.PS_PL_CONNECTIVITY_MODE">Custom</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.PS_PMC_CONFIG">CLOCK_MODE {REF CLK 33.33 MHz} PMC_ALT_REF_CLK_FREQMHZ 33.333 PMC_CRP_EFUSE_REF_CTRL_SRCSEL IRO_CLK/4 PMC_CRP_HSM0_REF_CTRL_FREQMHZ 33.333 PMC_CRP_HSM1_REF_CTRL_FREQMHZ 133.333 PMC_CRP_LSBUS_REF_CTRL_FREQMHZ 100 PMC_CRP_NOC_REF_CTRL_FREQMHZ 960 PMC_CRP_PL0_REF_CTRL_FREQMHZ 100 PMC_CRP_PL5_REF_CTRL_FREQMHZ 400 PMC_PL_ALT_REF_CLK_FREQMHZ 33.333 PS_GEN_IPI_PMCNOBUF_ENABLE 0 PS_GEN_IPI_PMC_ENABLE 0 PS_GEN_IPI_PSM_ENABLE 0 PS_NUM_FABRIC_RESETS 1 PS_PL_CONNECTIVITY_MODE Custom PS_USE_M_AXI_FPD 1 PS_US
E_PMCPL_CLK0 1 PS_USE_PMCPL_IRO_CLK 1 SMON_ALARMS Set_Alarms_On SMON_ENABLE_TEMP_AVERAGING 0 SMON_TEMP_AVERAGING_SAMPLES 0 </spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.PS_PMC_CONFIG_APPLIED">1</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.PS_PMC_CONFIG_INTERNAL">SMON_OT {{THRESHOLD_LOWER 70} {THRESHOLD_UPPER 125}} SMON_PMBUS_ADDRESS 0x0 SMON_PMBUS_UNRESTRICTED 0 SMON_ENABLE_TEMP_AVERAGING 0 SMON_TEMP_AVERAGING_SAMPLES 0 SMON_USER_TEMP {{THRESHOLD_LOWER 70} {THRESHOLD_UPPER 125} {USER_ALARM_TYPE hysteresis}} SMON_ENABLE_INT_VOLTAGE_MONITORING 0 SMON_VOLTAGE_AVERAGING_SAMPLES None SMON_ALARMS Set_Alarms_On SMON_INTERFACE_TO_USE None SMON_REFERENCE_SOURCE Internal SMON_MEAS0 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} 
{MODE {2 V unipolar}} {NAME GTY_AVCCAUX_103} {SUPPLY_NUM 0}} SMON_MEAS1 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_104} {SUPPLY_NUM 0}} SMON_MEAS2 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_105} {SUPPLY_NUM 0}} SMON_MEAS3 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAU
X_106} {SUPPLY_NUM 0}} SMON_MEAS4 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_200} {SUPPLY_NUM 0}} SMON_MEAS5 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_201} {SUPPLY_NUM 0}} SMON_MEAS6 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_202} {SUPPLY_NUM 0}} SMON_MEAS7 {{AL
ARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_203} {SUPPLY_NUM 0}} SMON_MEAS8 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_204} {SUPPLY_NUM 0}} SMON_MEAS9 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_205} {SUPPLY_NUM 0}} SMON_MEAS10 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALA
RM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_206} {SUPPLY_NUM 0}} SMON_MEAS11 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_103} {SUPPLY_NUM 0}} SMON_MEAS12 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_104} {SUPPLY_NUM 0}} SMON_MEAS13 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} 
{MODE {2 V unipolar}} {NAME GTY_AVCC_105} {SUPPLY_NUM 0}} SMON_MEAS14 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_106} {SUPPLY_NUM 0}} SMON_MEAS15 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_200} {SUPPLY_NUM 0}} SMON_MEAS16 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_201} {S
UPPLY_NUM 0}} SMON_MEAS17 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_202} {SUPPLY_NUM 0}} SMON_MEAS18 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_203} {SUPPLY_NUM 0}} SMON_MEAS19 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_204} {SUPPLY_NUM 0}} SMON_MEAS20 {{ALARM_ENABLE 0} 
{ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_205} {SUPPLY_NUM 0}} SMON_MEAS21 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_206} {SUPPLY_NUM 0}} SMON_MEAS22 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_103} {SUPPLY_NUM 0}} SMON_MEAS23 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERA
GE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_104} {SUPPLY_NUM 0}} SMON_MEAS24 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_105} {SUPPLY_NUM 0}} SMON_MEAS25 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_106} {SUPPLY_NUM 0}} SMON_MEAS26 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {N
AME GTY_AVTT_200} {SUPPLY_NUM 0}} SMON_MEAS27 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_201} {SUPPLY_NUM 0}} SMON_MEAS28 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_202} {SUPPLY_NUM 0}} SMON_MEAS29 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_203} {SUPPLY_NUM 0}} SMON_MEAS3
0 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_204} {SUPPLY_NUM 0}} SMON_MEAS31 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_205} {SUPPLY_NUM 0}} SMON_MEAS32 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_206} {SUPPLY_NUM 0}} SMON_MEAS33 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALAR
M_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCAUX} {SUPPLY_NUM 0}} SMON_MEAS34 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCAUX_PMC} {SUPPLY_NUM 0}} SMON_MEAS35 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCAUX_SMON} {SUPPLY_NUM 0}} SMON_MEAS36 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V un
ipolar}} {NAME VCCINT} {SUPPLY_NUM 0}} SMON_MEAS37 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {4 V unipolar}} {NAME VCCO_306} {SUPPLY_NUM 0}} SMON_MEAS38 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {4 V unipolar}} {NAME VCCO_406} {SUPPLY_NUM 0}} SMON_MEAS39 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {4 V unipolar}} {NAME VCCO_500} {SUPPLY_NUM 0}} SMON_MEAS40 {{ALA
RM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {4 V unipolar}} {NAME VCCO_501} {SUPPLY_NUM 0}} SMON_MEAS41 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {4 V unipolar}} {NAME VCCO_502} {SUPPLY_NUM 0}} SMON_MEAS42 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {4 V unipolar}} {NAME VCCO_503} {SUPPLY_NUM 0}} SMON_MEAS43 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVER
AGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_700} {SUPPLY_NUM 0}} SMON_MEAS44 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_701} {SUPPLY_NUM 0}} SMON_MEAS45 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_702} {SUPPLY_NUM 0}} SMON_MEAS46 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_70
3} {SUPPLY_NUM 0}} SMON_MEAS47 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_704} {SUPPLY_NUM 0}} SMON_MEAS48 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_705} {SUPPLY_NUM 0}} SMON_MEAS49 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_706} {SUPPLY_NUM 0}} SMON_MEAS50 {{ALARM_ENABLE 0} {ALARM_
LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_707} {SUPPLY_NUM 0}} SMON_MEAS51 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_708} {SUPPLY_NUM 0}} SMON_MEAS52 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_709} {SUPPLY_NUM 0}} SMON_MEAS53 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0}
 {MODE {2 V unipolar}} {NAME VCCO_710} {SUPPLY_NUM 0}} SMON_MEAS54 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_711} {SUPPLY_NUM 0}} SMON_MEAS55 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_BATT} {SUPPLY_NUM 0}} SMON_MEAS56 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_PMC} {SUPPLY_NUM 0}} SM
ON_MEAS57 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_PSFP} {SUPPLY_NUM 0}} SMON_MEAS58 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_PSLP} {SUPPLY_NUM 0}} SMON_MEAS59 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_RAM} {SUPPLY_NUM 0}} SMON_MEAS60 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPP
ER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_SOC} {SUPPLY_NUM 0}} SMON_MEAS61 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VP_VN} {SUPPLY_NUM 0}} SMON_MEAS62 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS63 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_
PKG_103} {SUPPLY_NUM 0}} SMON_MEAS64 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS65 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS66 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS67 {{ALARM_ENABLE 0} {ALARM_
LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS68 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS69 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS70 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE
 None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS71 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS72 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS73 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS74 {{A
LARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS75 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS76 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS77 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_
EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS78 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS79 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS80 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_N
UM 0}} SMON_MEAS81 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS82 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS83 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS84 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM
_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS85 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS86 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS87 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AV
AUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS88 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS89 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS90 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS91 {{ALARM_ENABLE 0} {AL
ARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS92 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS93 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS94 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {
MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS95 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS96 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS97 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS98
 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS99 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS100 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS101 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AV
ERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS102 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS103 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS104 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} 
{SUPPLY_NUM 0}} SMON_MEAS105 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS106 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS107 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS108 {{ALARM_ENABLE 0} {ALARM_LOWER
 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS109 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS110 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS111 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE N
one} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS112 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS113 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS114 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS115 {
{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS116 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS117 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS118 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVE
RAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS119 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS120 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS121 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {
SUPPLY_NUM 0}} SMON_MEAS122 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS123 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS124 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS125 {{ALARM_ENABLE 0} {ALARM_LOWER 
0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS126 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS127 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS128 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE No
ne} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS129 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS130 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS131 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS132 {{
ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS133 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS134 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS135 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVER
AGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS136 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS137 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS138 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {S
UPPLY_NUM 0}} SMON_MEAS139 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS140 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS141 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS142 {{ALARM_ENABLE 0} {ALARM_LOWER 0
.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS143 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS144 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS145 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE Non
e} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS146 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS147 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS148 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS149 {{A
LARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS150 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS151 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS152 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERA
GE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS153 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS154 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS155 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SU
PPLY_NUM 0}} SMON_MEAS156 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS157 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS158 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS159 {{ALARM_ENABLE 0} {ALARM_LOWER 0.
00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS160 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS161 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS162 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMO
N_MEAS163 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS164 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS165 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS166 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} 
{NAME GT_AVAUX_PKG_103}} SMON_MEAS167 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS168 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS169 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS170 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_E
N 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS171 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS172 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS173 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS174 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {
ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS175 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_VAUX_CH0 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 0} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH0} {SUPPLY_NUM 0}} SMON_VAUX_CH1 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 0} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO
1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH1} {SUPPLY_NUM 0}} SMON_VAUX_CH2 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 0} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH2} {SUPPLY_NUM 0}} SMON_VAUX_CH3 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 0} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH3} {SUPPLY_NUM 0}} SMON_VAUX_CH4 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {AL
ARM_UPPER 0} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH4} {SUPPLY_NUM 0}} SMON_VAUX_CH5 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 0} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH5} {SUPPLY_NUM 0}} SMON_VAUX_CH6 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 0} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH6} {SUPPLY_NUM 0}}
 SMON_VAUX_CH7 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 0} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH7} {SUPPLY_NUM 0}} SMON_VAUX_CH8 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 0} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH8} {SUPPLY_NUM 0}} SMON_VAUX_CH9 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 0} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {
MODE {1 V unipolar}} {NAME VAUX_CH9} {SUPPLY_NUM 0}} SMON_VAUX_CH10 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 0} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH10} {SUPPLY_NUM 0}} SMON_VAUX_CH11 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 0} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH11} {SUPPLY_NUM 0}} SMON_VAUX_CH12 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 0} {AVERAGE_E
N 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH12} {SUPPLY_NUM 0}} SMON_VAUX_CH13 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 0} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH13} {SUPPLY_NUM 0}} SMON_VAUX_CH14 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 0} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH14} {SUPPLY_NUM 0}} SMON_VAUX_CH15 {{
ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 0} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH15} {SUPPLY_NUM 0}} SMON_MEASUREMENT_LIST BANK_VOLTAGE:GTY_AVTT-GTY_AVTT_103,GTY_AVTT_104,GTY_AVTT_105,GTY_AVTT_106,GTY_AVTT_200,GTY_AVTT_201,GTY_AVTT_202,GTY_AVTT_203,GTY_AVTT_204,GTY_AVTT_205,GTY_AVTT_206#VCC-GTY_AVCC_103,GTY_AVCC_104,GTY_AVCC_105,GTY_AVCC_106,GTY_AVCC_200,GTY_AVCC_201,GTY_AVCC_202,GTY_AVCC_203,GTY_AVCC_204,GTY_AVCC_205,GTY_AVCC_2
06#VCCAUX-GTY_AVCCAUX_103,GTY_AVCCAUX_104,GTY_AVCCAUX_105,GTY_AVCCAUX_106,GTY_AVCCAUX_200,GTY_AVCCAUX_201,GTY_AVCCAUX_202,GTY_AVCCAUX_203,GTY_AVCCAUX_204,GTY_AVCCAUX_205,GTY_AVCCAUX_206#VCCO-VCCO_306,VCCO_406,VCCO_500,VCCO_501,VCCO_502,VCCO_503,VCCO_700,VCCO_701,VCCO_702,VCCO_703,VCCO_704,VCCO_705,VCCO_706,VCCO_707,VCCO_708,VCCO_709,VCCO_710,VCCO_711|DEDICATED_PAD:VP-VP_VN|SUPPLY_VOLTAGE:VCC-VCC_BATT,VCC_PMC,VCC_PSFP,VCC_PSLP,VCC_RAM,VCC_SOC#VCCAUX-VCCAUX,VCCAUX_PMC,VCCAUX_SMON#VCCINT-VCCINT SMO
N_MEASUREMENT_COUNT 62 SMON_INT_MEASUREMENT_ENABLE 0 SMON_INT_MEASUREMENT_MODE 0 SMON_INT_MEASUREMENT_TH_LOW 0 SMON_INT_MEASUREMENT_TH_HIGH 0 SMON_INT_MEASUREMENT_ALARM_ENABLE 0 SMON_INT_MEASUREMENT_AVG_ENABLE 0 PS_I2CSYSMON_PERIPHERAL {{ENABLE 0} {IO {PS_MIO 23 .. 24}}} PMC_CRP_SYSMON_REF_CTRL_FREQMHZ 299.997009 PMC_CRP_SYSMON_REF_CTRL_ACT_FREQMHZ 299.997009 PMC_CRP_SYSMON_REF_CTRL_SRCSEL NPI_REF_CLK PS_SMON_PL_PORTS_ENABLE 0 SMON_TEMP_THRESHOLD 0 SMON_VAUX_IO_BANK MIO_BANK0 PMC_QSPI_PERIPHERAL
_ENABLE 0 PMC_QSPI_PERIPHERAL_MODE Single PMC_QSPI_PERIPHERAL_DATA_MODE x1 PMC_CRP_QSPI_REF_CTRL_FREQMHZ 300 PMC_CRP_QSPI_REF_CTRL_ACT_FREQMHZ 300 PMC_QSPI_FBCLK {{ENABLE 1} {IO {PMC_MIO 6}}} PMC_QSPI_COHERENCY 0 PMC_QSPI_ROUTE_THROUGH_FPD 0 PMC_CRP_QSPI_REF_CTRL_SRCSEL PPLL PMC_CRP_QSPI_REF_CTRL_DIVISOR0 4 PMC_REF_CLK_FREQMHZ 33.333 PMC_OSPI_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 0 .. 11}} {MODE Single}} PMC_CRP_OSPI_REF_CTRL_FREQMHZ 200 PMC_CRP_OSPI_REF_CTRL_ACT_FREQMHZ 200 PMC_OSPI_COHERENCY 0 P
MC_OSPI_ROUTE_THROUGH_FPD 0 PMC_CRP_OSPI_REF_CTRL_SRCSEL PPLL PMC_CRP_OSPI_REF_CTRL_DIVISOR0 4 PMC_SD0_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 13 .. 25}}} PMC_SD0_SLOT_TYPE {SD 2.0} PMC_SD0_COHERENCY 0 PMC_SD0_ROUTE_THROUGH_FPD 0 PMC_SD0_DATA_TRANSFER_MODE 4Bit PMC_SD0_SPEED_MODE {default speed} PMC_CRP_SDIO0_REF_CTRL_FREQMHZ 200 PMC_CRP_SDIO0_REF_CTRL_ACT_FREQMHZ 200 PMC_CRP_SDIO0_REF_CTRL_SRCSEL PPLL PMC_CRP_SDIO0_REF_CTRL_DIVISOR0 6 PMC_SD1_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 0 .. 11}}} PMC_SD1_S
LOT_TYPE {SD 2.0} PMC_SD1_COHERENCY 0 PMC_SD1_ROUTE_THROUGH_FPD 0 PMC_SD1_DATA_TRANSFER_MODE 4Bit PMC_SD1_SPEED_MODE {default speed} PMC_CRP_SDIO1_REF_CTRL_FREQMHZ 200 PMC_CRP_SDIO1_REF_CTRL_ACT_FREQMHZ 200 PMC_CRP_SDIO1_REF_CTRL_SRCSEL PPLL PMC_CRP_SDIO1_REF_CTRL_DIVISOR0 6 PMC_SMAP_PERIPHERAL {{ENABLE 0} {IO {32 Bit}}} BOOT_SECONDARY_PCIE_ENABLE 0 USE_UART0_IN_DEVICE_BOOT 0 PMC_MIO0 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USA
GE Unassigned}} PMC_MIO1 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO2 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO3 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO4 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA def
ault} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO5 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO6 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Unassigned}} PMC_MIO7 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO8 {{AUX_IO 0} {D
IRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO9 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO10 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO11 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW
 slow} {USAGE Unassigned}} PMC_MIO12 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO13 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO14 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO15 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {
OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO16 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO17 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO18 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO
19 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO20 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO21 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO22 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup}
 {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO23 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO24 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO25 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO26 {{AUX_IO 0} {DIRECTION in} {DRI
VE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO27 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO28 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO29 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Un
assigned}} PMC_MIO30 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO31 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO32 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO33 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA defa
ult} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO34 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO35 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO36 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO37 {{AUX_IO 0} {
DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO38 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO39 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO40 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SL
EW slow} {USAGE Unassigned}} PMC_MIO41 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO42 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO43 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO44 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA}
 {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO45 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO46 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO47 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_M
IO48 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO49 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO50 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO51 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullu
p} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO0 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO1 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO2 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO3 {{AUX_IO 0} {DIRECTION in} {DRIVE_STR
ENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO4 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO5 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO6 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} P
S_MIO7 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO8 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO9 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO10 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} 
{SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO11 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO12 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO13 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO14 {{AUX_IO 0} {DIRECTION in} {DRIVE_ST
RENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO15 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO16 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO17 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned
}} PS_MIO18 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO19 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO20 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO21 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL p
ullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO22 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO23 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO24 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO25 {{AUX_IO 0} {DIRECTION in} {D
RIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_SD0 {{CD_ENABLE 0} {CD_IO {PMC_MIO 24}} {POW_ENABLE 0} {POW_IO {PMC_MIO 17}} {RESET_ENABLE 0} {RESET_IO {PMC_MIO 17}} {WP_ENABLE 0} {WP_IO {PMC_MIO 25}}} PMC_SD1 {{CD_ENABLE 0} {CD_IO {PMC_MIO 2}} {POW_ENABLE 0} {POW_IO {PMC_MIO 12}} {RESET_ENABLE 0} {RESET_IO {PMC_MIO 12}} {WP_ENABLE 0} {WP_IO {PMC_MIO 1}}} PS_USB3_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 13 .. 25}}} PMC_I2CPMC_PERIPHERAL {{ENABLE 
0} {IO {PMC_MIO 2 .. 3}}} PS_SPI0 {{GRP_SS0_ENABLE 0} {GRP_SS0_IO {PMC_MIO 15}} {GRP_SS1_ENABLE 0} {GRP_SS1_IO {PMC_MIO 14}} {GRP_SS2_ENABLE 0} {GRP_SS2_IO {PMC_MIO 13}} {PERIPHERAL_ENABLE 0} {PERIPHERAL_IO {PMC_MIO 12 .. 17}}} PS_SPI1 {{GRP_SS0_ENABLE 0} {GRP_SS0_IO {PS_MIO 9}} {GRP_SS1_ENABLE 0} {GRP_SS1_IO {PS_MIO 8}} {GRP_SS2_ENABLE 0} {GRP_SS2_IO {PS_MIO 7}} {PERIPHERAL_ENABLE 0} {PERIPHERAL_IO {PS_MIO 6 .. 11}}} PMC_EXTERNAL_TAMPER {{ENABLE 0} {IO NONE}} PMC_TAMPER_EXTMIO_ENABLE 0 PMC_TAMP
ER_EXTMIO_ERASE_BBRAM 0 PMC_TAMPER_EXTMIO_RESPONSE {SYS INTERRUPT} PMC_TAMPER_GLITCHDETECT_ENABLE 0 PMC_TAMPER_GLITCHDETECT_ERASE_BBRAM 0 PMC_TAMPER_GLITCHDETECT_RESPONSE {SYS INTERRUPT} PMC_TAMPER_JTAGDETECT_ENABLE 0 PMC_TAMPER_JTAGDETECT_ERASE_BBRAM 0 PMC_TAMPER_JTAGDETECT_RESPONSE {SYS INTERRUPT} PMC_TAMPER_TEMPERATURE_ENABLE 0 PMC_TAMPER_TEMPERATURE_ERASE_BBRAM 0 PMC_TAMPER_TEMPERATURE_RESPONSE {SYS INTERRUPT} PMC_TAMPER_TRIGGER_REGISTER 0 PMC_TAMPER_TRIGGER_ERASE_BBRAM 0 PMC_TAMPER_TRIGGER_
RESPONSE {SYS INTERRUPT} PMC_EXTERNAL_TAMPER_1 {{ENABLE 0} {IO None}} PMC_TAMPER_GLITCHDETECT_ENABLE_1 0 PMC_TAMPER_GLITCHDETECT_ERASE_BBRAM_1 0 PMC_TAMPER_GLITCHDETECT_RESPONSE_1 {SYS INTERRUPT} PMC_TAMPER_JTAGDETECT_ENABLE_1 0 PMC_TAMPER_JTAGDETECT_ERASE_BBRAM_1 0 PMC_TAMPER_JTAGDETECT_RESPONSE_1 {SYS INTERRUPT} PMC_TAMPER_TEMPERATURE_ENABLE_1 0 PMC_TAMPER_TEMPERATURE_ERASE_BBRAM_1 0 PMC_TAMPER_TEMPERATURE_RESPONSE_1 {SYS INTERRUPT} PMC_TAMPER_TRIGGER_REGISTER_1 0 PMC_TAMPER_TRIGGER_ERASE_BBRA
M_1 0 PMC_TAMPER_TRIGGER_RESPONSE_1 {SYS INTERRUPT} PMC_EXTERNAL_TAMPER_2 {{ENABLE 0} {IO None}} PMC_TAMPER_GLITCHDETECT_ENABLE_2 0 PMC_TAMPER_GLITCHDETECT_ERASE_BBRAM_2 0 PMC_TAMPER_GLITCHDETECT_RESPONSE_2 {SYS INTERRUPT} PMC_TAMPER_JTAGDETECT_ENABLE_2 0 PMC_TAMPER_JTAGDETECT_ERASE_BBRAM_2 0 PMC_TAMPER_JTAGDETECT_RESPONSE_2 {SYS INTERRUPT} PMC_TAMPER_TEMPERATURE_ENABLE_2 0 PMC_TAMPER_TEMPERATURE_ERASE_BBRAM_2 0 PMC_TAMPER_TEMPERATURE_RESPONSE_2 {SYS INTERRUPT} PMC_TAMPER_TRIGGER_REGISTER_2 0 PM
C_TAMPER_TRIGGER_ERASE_BBRAM_2 0 PMC_TAMPER_TRIGGER_RESPONSE_2 {SYS INTERRUPT} PMC_EXTERNAL_TAMPER_3 {{ENABLE 0} {IO None}} PMC_TAMPER_GLITCHDETECT_ENABLE_3 0 PMC_TAMPER_GLITCHDETECT_ERASE_BBRAM_3 0 PMC_TAMPER_GLITCHDETECT_RESPONSE_3 {SYS INTERRUPT} PMC_TAMPER_JTAGDETECT_ENABLE_3 0 PMC_TAMPER_JTAGDETECT_ERASE_BBRAM_3 0 PMC_TAMPER_JTAGDETECT_RESPONSE_3 {SYS INTERRUPT} PMC_TAMPER_TEMPERATURE_ENABLE_3 0 PMC_TAMPER_TEMPERATURE_ERASE_BBRAM_3 0 PMC_TAMPER_TEMPERATURE_RESPONSE_3 {SYS INTERRUPT} PMC_TAM
PER_TRIGGER_REGISTER_3 0 PMC_TAMPER_TRIGGER_ERASE_BBRAM_3 0 PMC_TAMPER_TRIGGER_RESPONSE_3 {SYS INTERRUPT} PMC_TAMPER_SUP_0_31_ENABLE 0 PMC_TAMPER_SUP_0_31_ERASE_BBRAM 0 PMC_TAMPER_SUP_0_31_RESPONSE {SYS INTERRUPT} PMC_TAMPER_SUP_32_63_ENABLE 0 PMC_TAMPER_SUP_32_63_ERASE_BBRAM 0 PMC_TAMPER_SUP_32_63_RESPONSE {SYS INTERRUPT} PMC_TAMPER_SUP_64_95_ENABLE 0 PMC_TAMPER_SUP_64_95_ERASE_BBRAM 0 PMC_TAMPER_SUP_64_95_ERASE_RESPONSE {SYS INTERRUPT} PMC_TAMPER_SUP_64_95_RESPONSE {SYS INTERRUPT} PMC_TAMPER_S
UP_96_127_ENABLE 0 PMC_TAMPER_SUP_96_127_ERASE_BBRAM 0 PMC_TAMPER_SUP_96_127_RESPONSE {SYS INTERRUPT} PMC_TAMPER_SUP_128_151_ENABLE 0 PMC_TAMPER_SUP_128_151_ERASE_BBRAM 0 PMC_TAMPER_SUP_128_151_RESPONSE {SYS INTERRUPT} PS_LPD_DMA_CHANNEL_ENABLE {{CH0 0} {CH1 0} {CH2 0} {CH3 0} {CH4 0} {CH5 0} {CH6 0} {CH7 0}} PS_M_AXI_FPD_DATA_WIDTH 128 PS_M_AXI_LPD_DATA_WIDTH 128 PS_NUM_FABRIC_RESETS 1 PS_S_AXI_FPD_DATA_WIDTH 128 PS_S_AXI_GP2_DATA_WIDTH 128 PS_USE_ENET0_PTP 0 PS_USE_ENET1_PTP 0 PS_USE_FIFO_ENET
0 0 PS_USE_FIFO_ENET1 0 PS_USE_M_AXI_FPD 1 PS_USE_M_AXI_LPD 0 PS_USE_S_AXI_ACE 0 PS_USE_S_ACP_FPD 0 PS_USE_S_AXI_FPD 0 PS_USE_S_AXI_GP2 0 PS_USE_S_AXI_LPD 0 PS_GEN_IPI0_ENABLE 0 PS_GEN_IPI1_ENABLE 0 PS_GEN_IPI2_ENABLE 0 PS_GEN_IPI3_ENABLE 0 PS_GEN_IPI4_ENABLE 0 PS_GEN_IPI5_ENABLE 0 PS_GEN_IPI6_ENABLE 0 PS_GEN_IPI_PMCNOBUF_ENABLE 0 PS_GEN_IPI_PMC_ENABLE 0 PS_GEN_IPI_PSM_ENABLE 0 PS_GEN_IPI0_MASTER A72 PS_GEN_IPI1_MASTER A72 PS_GEN_IPI2_MASTER A72 PS_GEN_IPI3_MASTER A72 PS_GEN_IPI4_MASTER A72 PS_G
EN_IPI5_MASTER A72 PS_GEN_IPI6_MASTER A72 PS_GEN_IPI_PMCNOBUF_MASTER PMC PS_GEN_IPI_PMC_MASTER PMC PS_GEN_IPI_PSM_MASTER PSM PS_USE_APU_INTERRUPT 0 PS_USE_FTM_GPI 0 PS_IRQ_USAGE {{CH0 0} {CH1 0} {CH10 0} {CH11 0} {CH12 0} {CH13 0} {CH14 0} {CH15 0} {CH2 0} {CH3 0} {CH4 0} {CH5 0} {CH6 0} {CH7 0} {CH8 0} {CH9 0}} PS_USE_APU_EVENT_BUS 0 PS_USE_PSPL_IRQ_FPD 0 PS_USE_PSPL_IRQ_LPD 0 PS_USE_PSPL_IRQ_PMC 0 PS_USE_RPU_EVENT 0 PS_USE_RPU_INTERRUPT 0 PMC_USE_NOC_PMC_AXI0 0 PMC_USE_PMC_NOC_AXI0 0 PMC_USE_N
OC_PMC_AXI1 0 PMC_USE_PMC_NOC_AXI1 0 PMC_USE_NOC_PMC_AXI2 0 PMC_USE_PMC_NOC_AXI2 0 PMC_USE_NOC_PMC_AXI3 0 PMC_USE_PMC_NOC_AXI3 0 PS_USE_NOC_FPD_CCI0 0 PS_USE_NOC_FPD_CCI1 0 PS_USE_NOC_FPD_AXI0 0 PS_USE_NOC_FPD_AXI1 0 PS_USE_FPD_CCI_NOC 0 PS_USE_FPD_CCI_NOC0 0 PS_USE_FPD_CCI_NOC1 0 PS_USE_FPD_CCI_NOC2 0 PS_USE_FPD_CCI_NOC3 0 PS_USE_FPD_AXI_NOC0 0 PS_USE_FPD_AXI_NOC1 0 PS_USE_NOC_LPD_AXI0 0 AURORA_LINE_RATE_GPBS 12.5 DIS_AUTO_POL_CHECK 0 GT_REFCLK_MHZ 156.25 INIT_CLK_MHZ 125 INV_POLARITY 0 PS_FTM_
CTI_IN0 0 PS_FTM_CTI_IN1 0 PS_FTM_CTI_IN2 0 PS_FTM_CTI_IN3 0 PS_FTM_CTI_OUT0 0 PS_FTM_CTI_OUT1 0 PS_FTM_CTI_OUT2 0 PS_FTM_CTI_OUT3 0 PS_HSDP0_REFCLK 0 PS_HSDP1_REFCLK 0 PS_HSDP_EGRESS_TRAFFIC JTAG PS_HSDP_INGRESS_TRAFFIC JTAG PS_HSDP_MODE NONE PS_TRACE_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 30 .. 47}}} PS_TRACE_WIDTH 2Bit PS_USE_BSCAN_USER1 0 PS_USE_BSCAN_USER2 0 PS_USE_BSCAN_USER3 0 PS_USE_BSCAN_USER4 0 PS_USE_CAPTURE 0 PS_USE_STM 0 PS_USE_TRACE_ATB 0 PMC_CRP_CFU_REF_CTRL_ACT_FREQMHZ 399.996002 PM
C_CRP_CFU_REF_CTRL_DIVISOR0 3 PMC_CRP_CFU_REF_CTRL_FREQMHZ 400 PMC_CRP_CFU_REF_CTRL_SRCSEL PPLL PMC_CRP_DFT_OSC_REF_CTRL_ACT_FREQMHZ 400 PMC_CRP_DFT_OSC_REF_CTRL_DIVISOR0 3 PMC_CRP_DFT_OSC_REF_CTRL_FREQMHZ 400 PMC_CRP_DFT_OSC_REF_CTRL_SRCSEL PPLL PMC_CRP_EFUSE_REF_CTRL_ACT_FREQMHZ 100.000000 PMC_CRP_EFUSE_REF_CTRL_FREQMHZ 100.000000 PMC_CRP_EFUSE_REF_CTRL_SRCSEL IRO_CLK/4 PMC_CRP_HSM0_REF_CTRL_ACT_FREQMHZ 33.333000 PMC_CRP_HSM0_REF_CTRL_DIVISOR0 36 PMC_CRP_HSM0_REF_CTRL_FREQMHZ 33.333 PMC_CRP_HS
M0_REF_CTRL_SRCSEL PPLL PMC_CRP_HSM1_REF_CTRL_ACT_FREQMHZ 133.332001 PMC_CRP_HSM1_REF_CTRL_DIVISOR0 9 PMC_CRP_HSM1_REF_CTRL_FREQMHZ 133.333 PMC_CRP_HSM1_REF_CTRL_SRCSEL PPLL PMC_CRP_I2C_REF_CTRL_ACT_FREQMHZ 100 PMC_CRP_I2C_REF_CTRL_DIVISOR0 12 PMC_CRP_I2C_REF_CTRL_FREQMHZ 100 PMC_CRP_I2C_REF_CTRL_SRCSEL PPLL PMC_CRP_LSBUS_REF_CTRL_ACT_FREQMHZ 99.999001 PMC_CRP_LSBUS_REF_CTRL_DIVISOR0 12 PMC_CRP_LSBUS_REF_CTRL_FREQMHZ 100 PMC_CRP_LSBUS_REF_CTRL_SRCSEL PPLL PMC_CRP_NPI_REF_CTRL_ACT_FREQMHZ 299.997
009 PMC_CRP_NPI_REF_CTRL_DIVISOR0 4 PMC_CRP_NPI_REF_CTRL_FREQMHZ 300 PMC_CRP_NPI_REF_CTRL_SRCSEL PPLL PMC_CRP_NPLL_CTRL_CLKOUTDIV 4 PMC_CRP_NPLL_CTRL_FBDIV 115 PMC_CRP_NPLL_CTRL_SRCSEL REF_CLK PMC_CRP_NPLL_TO_XPD_CTRL_DIVISOR0 4 PMC_CRP_PL0_REF_CTRL_ACT_FREQMHZ 99.999001 PMC_CRP_PL0_REF_CTRL_DIVISOR0 12 PMC_CRP_PL0_REF_CTRL_FREQMHZ 100 PMC_CRP_PL0_REF_CTRL_SRCSEL PPLL PMC_CRP_PL1_REF_CTRL_ACT_FREQMHZ 100 PMC_CRP_PL1_REF_CTRL_DIVISOR0 3 PMC_CRP_PL1_REF_CTRL_FREQMHZ 334 PMC_CRP_PL1_REF_CTRL_SRCSEL
 NPLL PMC_CRP_PL2_REF_CTRL_ACT_FREQMHZ 100 PMC_CRP_PL2_REF_CTRL_DIVISOR0 3 PMC_CRP_PL2_REF_CTRL_FREQMHZ 334 PMC_CRP_PL2_REF_CTRL_SRCSEL NPLL PMC_CRP_PL3_REF_CTRL_ACT_FREQMHZ 100 PMC_CRP_PL3_REF_CTRL_DIVISOR0 3 PMC_CRP_PL3_REF_CTRL_FREQMHZ 334 PMC_CRP_PL3_REF_CTRL_SRCSEL NPLL PMC_CRP_PPLL_CTRL_CLKOUTDIV 2 PMC_CRP_PPLL_CTRL_FBDIV 72 PMC_CRP_PPLL_CTRL_SRCSEL REF_CLK PMC_CRP_PPLL_TO_XPD_CTRL_DIVISOR0 1 PMC_CRP_SD_DLL_REF_CTRL_ACT_FREQMHZ 1200 PMC_CRP_SD_DLL_REF_CTRL_DIVISOR0 1 PMC_CRP_SD_DLL_REF_CTR
L_FREQMHZ 1200 PMC_CRP_SD_DLL_REF_CTRL_SRCSEL PPLL PMC_CRP_SWITCH_TIMEOUT_CTRL_ACT_FREQMHZ 1.000000 PMC_CRP_SWITCH_TIMEOUT_CTRL_DIVISOR0 100 PMC_CRP_SWITCH_TIMEOUT_CTRL_FREQMHZ 1 PMC_CRP_SWITCH_TIMEOUT_CTRL_SRCSEL IRO_CLK/4 PMC_CRP_TEST_PATTERN_REF_CTRL_ACT_FREQMHZ 200 PMC_CRP_TEST_PATTERN_REF_CTRL_DIVISOR0 6 PMC_CRP_TEST_PATTERN_REF_CTRL_FREQMHZ 200 PMC_CRP_TEST_PATTERN_REF_CTRL_SRCSEL PPLL PMC_CRP_USB_SUSPEND_CTRL_ACT_FREQMHZ 0.200000 PMC_CRP_USB_SUSPEND_CTRL_DIVISOR0 500 PMC_CRP_USB_SUSPEND_C
TRL_FREQMHZ 0.2 PMC_CRP_USB_SUSPEND_CTRL_SRCSEL IRO_CLK/4 PSPMC_MANUAL_CLK_ENABLE 0 PS_CRF_ACPU_CTRL_ACT_FREQMHZ 1399.985962 PS_CRF_ACPU_CTRL_DIVISOR0 1 PS_CRF_ACPU_CTRL_FREQMHZ 1400 PS_CRF_ACPU_CTRL_SRCSEL APLL PS_CRF_APLL_CTRL_CLKOUTDIV 2 PS_CRF_APLL_CTRL_FBDIV 84 PS_CRF_APLL_CTRL_SRCSEL REF_CLK PS_CRF_APLL_TO_XPD_CTRL_DIVISOR0 4 PS_CRF_DBG_FPD_CTRL_ACT_FREQMHZ 399.996002 PS_CRF_DBG_FPD_CTRL_DIVISOR0 3 PS_CRF_DBG_FPD_CTRL_FREQMHZ 400 PS_CRF_DBG_FPD_CTRL_SRCSEL PPLL PS_CRF_DBG_TRACE_CTRL_ACT_FR
EQMHZ 300 PS_CRF_DBG_TRACE_CTRL_DIVISOR0 3 PS_CRF_DBG_TRACE_CTRL_FREQMHZ 300 PS_CRF_DBG_TRACE_CTRL_SRCSEL PPLL PS_CRF_FPD_LSBUS_CTRL_ACT_FREQMHZ 149.998505 PS_CRF_FPD_LSBUS_CTRL_DIVISOR0 8 PS_CRF_FPD_LSBUS_CTRL_FREQMHZ 150 PS_CRF_FPD_LSBUS_CTRL_SRCSEL PPLL PS_CRF_FPD_TOP_SWITCH_CTRL_ACT_FREQMHZ 824.991760 PS_CRF_FPD_TOP_SWITCH_CTRL_DIVISOR0 1 PS_CRF_FPD_TOP_SWITCH_CTRL_FREQMHZ 825 PS_CRF_FPD_TOP_SWITCH_CTRL_SRCSEL RPLL PS_CRL_CPM_TOPSW_REF_CTRL_ACT_FREQMHZ 824.991760 PS_CRL_CPM_TOPSW_REF_CTRL_DI
VISOR0 1 PS_CRL_CPM_TOPSW_REF_CTRL_FREQMHZ 825 PS_CRL_CPM_TOPSW_REF_CTRL_SRCSEL RPLL PS_CRL_CAN0_REF_CTRL_ACT_FREQMHZ 100 PS_CRL_CAN0_REF_CTRL_DIVISOR0 12 PS_CRL_CAN0_REF_CTRL_FREQMHZ 100 PS_CRL_CAN0_REF_CTRL_SRCSEL PPLL PS_CRL_CAN1_REF_CTRL_ACT_FREQMHZ 100 PS_CRL_CAN1_REF_CTRL_DIVISOR0 12 PS_CRL_CAN1_REF_CTRL_FREQMHZ 100 PS_CRL_CAN1_REF_CTRL_SRCSEL PPLL PS_CRL_CPU_R5_CTRL_ACT_FREQMHZ 599.994019 PS_CRL_CPU_R5_CTRL_DIVISOR0 2 PS_CRL_CPU_R5_CTRL_FREQMHZ 600 PS_CRL_CPU_R5_CTRL_SRCSEL PPLL PS_CRL_DB
G_LPD_CTRL_ACT_FREQMHZ 399.996002 PS_CRL_DBG_LPD_CTRL_DIVISOR0 3 PS_CRL_DBG_LPD_CTRL_FREQMHZ 400 PS_CRL_DBG_LPD_CTRL_SRCSEL PPLL PS_CRL_DBG_TSTMP_CTRL_ACT_FREQMHZ 399.996002 PS_CRL_DBG_TSTMP_CTRL_DIVISOR0 3 PS_CRL_DBG_TSTMP_CTRL_FREQMHZ 400 PS_CRL_DBG_TSTMP_CTRL_SRCSEL PPLL PS_CRL_GEM0_REF_CTRL_ACT_FREQMHZ 125 PS_CRL_GEM0_REF_CTRL_DIVISOR0 4 PS_CRL_GEM0_REF_CTRL_FREQMHZ 125 PS_CRL_GEM0_REF_CTRL_SRCSEL NPLL PS_CRL_GEM1_REF_CTRL_ACT_FREQMHZ 125 PS_CRL_GEM1_REF_CTRL_DIVISOR0 4 PS_CRL_GEM1_REF_CTRL_
FREQMHZ 125 PS_CRL_GEM1_REF_CTRL_SRCSEL NPLL PS_CRL_GEM_TSU_REF_CTRL_ACT_FREQMHZ 250 PS_CRL_GEM_TSU_REF_CTRL_DIVISOR0 2 PS_CRL_GEM_TSU_REF_CTRL_FREQMHZ 250 PS_CRL_GEM_TSU_REF_CTRL_SRCSEL NPLL PS_CRL_I2C0_REF_CTRL_ACT_FREQMHZ 100 PS_CRL_I2C0_REF_CTRL_DIVISOR0 12 PS_CRL_I2C0_REF_CTRL_FREQMHZ 100 PS_CRL_I2C0_REF_CTRL_SRCSEL PPLL PS_CRL_I2C1_REF_CTRL_ACT_FREQMHZ 100 PS_CRL_I2C1_REF_CTRL_DIVISOR0 12 PS_CRL_I2C1_REF_CTRL_FREQMHZ 100 PS_CRL_I2C1_REF_CTRL_SRCSEL PPLL PS_CRL_IOU_SWITCH_CTRL_ACT_FREQMHZ 2
39.997604 PS_CRL_IOU_SWITCH_CTRL_DIVISOR0 5 PS_CRL_IOU_SWITCH_CTRL_FREQMHZ 250 PS_CRL_IOU_SWITCH_CTRL_SRCSEL PPLL PS_CRL_LPD_LSBUS_CTRL_ACT_FREQMHZ 149.998505 PS_CRL_LPD_LSBUS_CTRL_DIVISOR0 8 PS_CRL_LPD_LSBUS_CTRL_FREQMHZ 150 PS_CRL_LPD_LSBUS_CTRL_SRCSEL PPLL PS_CRL_LPD_TOP_SWITCH_CTRL_ACT_FREQMHZ 599.994019 PS_CRL_LPD_TOP_SWITCH_CTRL_DIVISOR0 2 PS_CRL_LPD_TOP_SWITCH_CTRL_FREQMHZ 600 PS_CRL_LPD_TOP_SWITCH_CTRL_SRCSEL PPLL PS_CRL_PSM_REF_CTRL_ACT_FREQMHZ 399.996002 PS_CRL_PSM_REF_CTRL_DIVISOR0 3 
PS_CRL_PSM_REF_CTRL_FREQMHZ 400 PS_CRL_PSM_REF_CTRL_SRCSEL PPLL PS_CRL_RPLL_CTRL_CLKOUTDIV 4 PS_CRL_RPLL_CTRL_FBDIV 99 PS_CRL_RPLL_CTRL_SRCSEL REF_CLK PS_CRL_RPLL_TO_XPD_CTRL_DIVISOR0 1 PS_CRL_SPI0_REF_CTRL_ACT_FREQMHZ 200 PS_CRL_SPI0_REF_CTRL_DIVISOR0 6 PS_CRL_SPI0_REF_CTRL_FREQMHZ 200 PS_CRL_SPI0_REF_CTRL_SRCSEL PPLL PS_CRL_SPI1_REF_CTRL_ACT_FREQMHZ 200 PS_CRL_SPI1_REF_CTRL_DIVISOR0 6 PS_CRL_SPI1_REF_CTRL_FREQMHZ 200 PS_CRL_SPI1_REF_CTRL_SRCSEL PPLL PS_CRL_TIMESTAMP_REF_CTRL_ACT_FREQMHZ 99.999
001 PS_CRL_TIMESTAMP_REF_CTRL_DIVISOR0 12 PS_CRL_TIMESTAMP_REF_CTRL_FREQMHZ 100 PS_CRL_TIMESTAMP_REF_CTRL_SRCSEL PPLL PS_CRL_UART0_REF_CTRL_ACT_FREQMHZ 100 PS_CRL_UART0_REF_CTRL_DIVISOR0 12 PS_CRL_UART0_REF_CTRL_FREQMHZ 100 PS_CRL_UART0_REF_CTRL_SRCSEL PPLL PS_CRL_UART1_REF_CTRL_ACT_FREQMHZ 100 PS_CRL_UART1_REF_CTRL_DIVISOR0 12 PS_CRL_UART1_REF_CTRL_FREQMHZ 100 PS_CRL_UART1_REF_CTRL_SRCSEL PPLL PS_CRL_USB0_BUS_REF_CTRL_ACT_FREQMHZ 20 PS_CRL_USB0_BUS_REF_CTRL_DIVISOR0 60 PS_CRL_USB0_BUS_REF_CTRL_
FREQMHZ 20 PS_CRL_USB0_BUS_REF_CTRL_SRCSEL PPLL PS_CRL_USB3_DUAL_REF_CTRL_ACT_FREQMHZ 20 PS_CRL_USB3_DUAL_REF_CTRL_DIVISOR0 60 PS_CRL_USB3_DUAL_REF_CTRL_FREQMHZ 10 PS_CRL_USB3_DUAL_REF_CTRL_SRCSEL PPLL PS_TTC0_REF_CTRL_ACT_FREQMHZ 100 PS_TTC0_REF_CTRL_FREQMHZ 100 PS_TTC1_REF_CTRL_ACT_FREQMHZ 100 PS_TTC1_REF_CTRL_FREQMHZ 100 PS_TTC2_REF_CTRL_ACT_FREQMHZ 100 PS_TTC2_REF_CTRL_FREQMHZ 100 PS_TTC3_REF_CTRL_ACT_FREQMHZ 100 PS_TTC3_REF_CTRL_FREQMHZ 100 PS_TTC_APB_CLK_TTC0_SEL APB PS_TTC_APB_CLK_TTC1_SE
L APB PS_TTC_APB_CLK_TTC2_SEL APB PS_TTC_APB_CLK_TTC3_SEL APB PMC_ALT_REF_CLK_FREQMHZ 33.333 PMC_BANK_0_IO_STANDARD LVCMOS1.8 PMC_BANK_1_IO_STANDARD LVCMOS1.8 PMC_CIPS_MODE ADVANCE PMC_CRP_NOC_REF_CTRL_ACT_FREQMHZ 958.323730 PMC_CRP_NOC_REF_CTRL_FREQMHZ 960 PMC_CRP_NOC_REF_CTRL_SRCSEL NPLL PMC_CRP_PL5_REF_CTRL_FREQMHZ 400 PMC_GPIO0_MIO_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 0 .. 25}}} PMC_GPIO1_MIO_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 26 .. 51}}} PMC_GPIO_EMIO_PERIPHERAL_ENABLE 0 PMC_GPIO_EMIO_WIDTH
 64 PMC_GPIO_EMIO_WIDTH_HDL 64 PMC_HSM0_CLK_ENABLE 1 PMC_HSM1_CLK_ENABLE 1 PMC_MIO_EN_FOR_PL_PCIE 0 PMC_MIO_TREE_PERIPHERALS ############################################################################# PMC_MIO_TREE_SIGNALS ############################################################################# PMC_PL_ALT_REF_CLK_FREQMHZ 33.333 PMC_SHOW_CCI_SMMU_SETTINGS 0 PMC_USE_CFU_SEU 0 PMC_USE_PL_PMC_AUX_REF_CLK 0 PS_LPD_DMA_CH_TZ {{CH0 NonSecure} {CH1 NonSecure} {CH2 NonSecure} {CH3 NonSecure} {CH4 N
onSecure} {CH5 NonSecure} {CH6 NonSecure} {CH7 NonSecure}} PS_LPD_DMA_ENABLE 0 PS_BANK_2_IO_STANDARD LVCMOS1.8 PS_BANK_3_IO_STANDARD LVCMOS1.8 PS_CAN0_CLK {{ENABLE 0} {IO {PMC_MIO 0}}} PS_CAN0_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 8 .. 9}}} PS_CAN1_CLK {{ENABLE 0} {IO {PMC_MIO 0}}} PS_CAN1_PERIPHERAL {{ENABLE 0} {IO {PS_MIO 16 .. 17}}} PS_DDRC_ENABLE 1 PS_DDR_RAM_HIGHADDR_OFFSET 0x800000000 PS_DDR_RAM_LOWADDR_OFFSET 0x80000000 PS_ENET0_MDIO {{ENABLE 0} {IO {PMC_MIO 50 .. 51}}} PS_ENET0_PERIPHERAL 
{{ENABLE 0} {IO {PMC_MIO 26 .. 37}}} PS_ENET1_MDIO {{ENABLE 0} {IO {PMC_MIO 50 .. 51}}} PS_ENET1_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 38 .. 49}}} PS_EN_AXI_STATUS_PORTS 0 PS_EN_PORTS_CONTROLLER_BASED 0 PS_EXPAND_CORESIGHT 0 PS_EXPAND_FPD_SLAVES 0 PS_EXPAND_GIC 0 PS_EXPAND_LPD_SLAVES 0 PS_GEM0_COHERENCY 0 PS_GEM0_ROUTE_THROUGH_FPD 0 PS_GEM1_COHERENCY 0 PS_GEM1_ROUTE_THROUGH_FPD 0 PS_GEM_TSU_CLK_PORT_PAIR 0 PS_GEM_TSU {{ENABLE 0} {IO {PS_MIO 24}}} PS_GPIO2_MIO_PERIPHERAL {{ENABLE 0} {IO {PS_MIO 0 .
. 25}}} PMC_GPO_WIDTH 32 PMC_GPI_WIDTH 32 PMC_GPO_ENABLE 0 PMC_GPI_ENABLE 0 PS_GPIO_EMIO_PERIPHERAL_ENABLE 0 PS_GPIO_EMIO_WIDTH 32 PS_HSDP_SAME_EGRESS_AS_INGRESS_TRAFFIC 1 PS_I2C0_PERIPHERAL {{ENABLE 0} {IO {PS_MIO 2 .. 3}}} PS_I2C1_PERIPHERAL {{ENABLE 0} {IO {PS_MIO 0 .. 1}}} PS_LPDMA0_COHERENCY 0 PS_LPDMA0_ROUTE_THROUGH_FPD 0 PS_LPDMA1_COHERENCY 0 PS_LPDMA1_ROUTE_THROUGH_FPD 0 PS_LPDMA2_COHERENCY 0 PS_LPDMA2_ROUTE_THROUGH_FPD 0 PS_LPDMA3_COHERENCY 0 PS_LPDMA3_ROUTE_THROUGH_FPD 0 PS_LPDMA4_COHE
RENCY 0 PS_LPDMA4_ROUTE_THROUGH_FPD 0 PS_LPDMA5_COHERENCY 0 PS_LPDMA5_ROUTE_THROUGH_FPD 0 PS_LPDMA6_COHERENCY 0 PS_LPDMA6_ROUTE_THROUGH_FPD 0 PS_LPDMA7_COHERENCY 0 PS_LPDMA7_ROUTE_THROUGH_FPD 0 PS_M_AXI_GP4_DATA_WIDTH 128 PS_NOC_PS_CCI_DATA_WIDTH 128 PS_NOC_PS_NCI_DATA_WIDTH 128 PS_NOC_PS_PCI_DATA_WIDTH 128 PS_NOC_PS_PMC_DATA_WIDTH 128 PS_NUM_F2P0_INTR_INPUTS 1 PS_NUM_F2P1_INTR_INPUTS 1 PS_PCIE1_PERIPHERAL_ENABLE 0 PS_PCIE2_PERIPHERAL_ENABLE 0 PS_PCIE_EP_RESET1_IO None PS_PCIE_EP_RESET2_IO None 
PS_PCIE_PERIPHERAL_ENABLE 0 PS_PCIE_RESET {{ENABLE 0}} PS_PCIE_ROOT_RESET1_IO None PS_PCIE_ROOT_RESET1_IO_DIR output PS_PCIE_ROOT_RESET1_POLARITY {Active Low} PS_PCIE_ROOT_RESET2_IO None PS_PCIE_ROOT_RESET2_IO_DIR output PS_PCIE_ROOT_RESET2_POLARITY {Active Low} PS_PL_DONE 0 PS_PMCPL_CLK0_BUF 1 PS_PMCPL_CLK1_BUF 1 PS_PMCPL_CLK2_BUF 1 PS_PMCPL_CLK3_BUF 1 PS_PMCPL_IRO_CLK_BUF 1 PS_PMU_PERIPHERAL_ENABLE 0 PS_PS_ENABLE 0 PS_PS_NOC_CCI_DATA_WIDTH 128 PS_PS_NOC_NCI_DATA_WIDTH 128 PS_PS_NOC_PCI_DATA_WI
DTH 128 PS_PS_NOC_PMC_DATA_WIDTH 128 PS_PS_NOC_RPU_DATA_WIDTH 128 PS_RPU_COHERENCY 0 PS_SLR_TYPE master PS_S_AXI_ACE_DATA_WIDTH 128 PS_S_AXI_ACP_DATA_WIDTH 128 PS_S_AXI_LPD_DATA_WIDTH 128 PS_TRISTATE_INVERTED 1 PS_TTC0_CLK {{ENABLE 0} {IO {PS_MIO 6}}} PS_TTC0_PERIPHERAL_ENABLE 0 PS_TTC0_WAVEOUT {{ENABLE 0} {IO {PS_MIO 7}}} PS_TTC1_CLK {{ENABLE 0} {IO {PS_MIO 12}}} PS_TTC1_PERIPHERAL_ENABLE 0 PS_TTC1_WAVEOUT {{ENABLE 0} {IO {PS_MIO 13}}} PS_TTC2_CLK {{ENABLE 0} {IO {PS_MIO 2}}} PS_TTC2_PERIPHERAL
_ENABLE 0 PS_TTC2_WAVEOUT {{ENABLE 0} {IO {PS_MIO 3}}} PS_TTC3_CLK {{ENABLE 0} {IO {PS_MIO 16}}} PS_TTC3_PERIPHERAL_ENABLE 0 PS_TTC3_WAVEOUT {{ENABLE 0} {IO {PS_MIO 17}}} PS_UART0_BAUD_RATE 115200 PS_UART0_PERIPHERAL {{ENABLE 0} {IO {PS_MIO 0 .. 1}}} PS_UART0_RTS_CTS {{ENABLE 0} {IO {PS_MIO 2 .. 3}}} PS_UART1_BAUD_RATE 115200 PS_UART1_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 4 .. 5}}} PS_UART1_RTS_CTS {{ENABLE 0} {IO {PMC_MIO 6 .. 7}}} PS_USB_COHERENCY 0 PS_USB_ROUTE_THROUGH_FPD 0 PS_USE_ACE_LITE 0 P
S_USE_AXI4_EXT_USER_BITS 0 PS_USE_CLK 0 PS_USE_DEBUG_TEST 0 PS_USE_DIFF_RW_CLK_S_AXI_FPD 0 PS_USE_DIFF_RW_CLK_S_AXI_GP2 0 PS_USE_DIFF_RW_CLK_S_AXI_LPD 0 PS_USE_FTM_GPO 0 PS_USE_HSDP_PL 0 PS_USE_NOC_PS_PMC_0 0 PS_USE_NPI_CLK 0 PS_USE_NPI_RST 0 PS_USE_PL_FPD_AUX_REF_CLK 0 PS_USE_PL_LPD_AUX_REF_CLK 0 PS_USE_PMC 0 PS_USE_PMCPL_CLK0 1 PS_USE_PMCPL_CLK1 0 PS_USE_PMCPL_CLK2 0 PS_USE_PMCPL_CLK3 0 PS_USE_PMCPL_IRO_CLK 1 PS_USE_PS_NOC_PMC_0 0 PS_USE_PS_NOC_PMC_1 0 PS_USE_RTC 0 PS_USE_SMMU 0 PS_USE_STARTUP
 0 PS_WDT0_REF_CTRL_ACT_FREQMHZ 100 PS_WDT0_REF_CTRL_FREQMHZ 100 PS_WDT0_REF_CTRL_SEL NONE PS_WDT1_REF_CTRL_ACT_FREQMHZ 100 PS_WDT1_REF_CTRL_FREQMHZ 100 PS_WDT1_REF_CTRL_SEL NONE PS_WWDT0_CLK {{ENABLE 0} {IO {PMC_MIO 0}}} PS_WWDT0_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 0 .. 5}}} PS_WWDT1_CLK {{ENABLE 0} {IO {PMC_MIO 6}}} PS_WWDT1_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 6 .. 11}}} SEM_MEM_SCAN 0 SEM_NPI_SCAN 0 PL_SEM_GPIO_ENABLE 0 SEM_ERROR_HANDLE_OPTIONS {Detect &amp; Correct} SEM_EVENT_LOG_OPTIONS {Log &amp; 
Notify} SEM_MEM_BUILT_IN_SELF_TEST 0 SEM_MEM_ENABLE_ALL_TEST_FEATURE 0 SEM_MEM_ENABLE_SCAN_AFTER 0 SEM_MEM_GOLDEN_ECC 0 SEM_MEM_GOLDEN_ECC_SW 0 SEM_NPI_BUILT_IN_SELF_TEST 0 SEM_NPI_ENABLE_ALL_TEST_FEATURE 0 SEM_NPI_ENABLE_SCAN_AFTER 0 SEM_NPI_GOLDEN_CHECKSUM_SW 0 SEM_TIME_INTERVAL_BETWEEN_SCANS 0 SPP_PSPMC_FROM_CORE_WIDTH 12000 SPP_PSPMC_TO_CORE_WIDTH 12000 preset None SUBPRESET1 Custom PMC_PMC_NOC_ADDR_WIDTH 64 PMC_PMC_NOC_DATA_WIDTH 128 PMC_NOC_PMC_ADDR_WIDTH 64 PMC_NOC_PMC_DATA_WIDTH 128 PMC_
CORE_SUBSYSTEM_LOAD 10 PS_R5_LOAD 90 PS_LPD_INTERCONNECT_LOAD 90 PS_FPD_INTERCONNECT_LOAD 90 PS_A72_LOAD 90 PS_R5_ACTIVE_BLOCKS 2 PS_TCM_ACTIVE_BLOCKS 2 PS_OCM_ACTIVE_BLOCKS 1 PS_A72_ACTIVE_BLOCKS 2 PS_USE_PS_NOC_PCI_0 0 PS_USE_PS_NOC_PCI_1 0 PS_USE_NOC_PS_PCI_0 0 PS_USE_FIXED_IO 0 PS_BOARD_INTERFACE Custom DESIGN_MODE 1 BOOT_MODE Custom CLOCK_MODE {REF CLK 33.33 MHz} DDR_MEMORY_MODE Custom DEBUG_MODE Custom IO_CONFIG_MODE Custom PS_PL_CONNECTIVITY_MODE Custom DEVICE_INTEGRITY_MODE Custom PS_UNI
TS_MODE Custom COHERENCY_MODE Custom PERFORMANCE_MODE Custom POWER_REPORTING_MODE Custom PCIE_APERTURES_SINGLE_ENABLE 0 PCIE_APERTURES_DUAL_ENABLE 0 PMC_WDT_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 0}}} PMC_WDT_PERIOD 100 PS_PL_PASS_AXPROT_VALUE 0 CPM_PCIE0_TANDEM None PS_TIE_MJTAG_TCK_TO_GND 1 PS_USE_MJTAG_TCK_TIE_OFF 0 OT_EAM_RESP SRST JTAG_USERCODE 0x0 </spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.XRAM_CONFIG">XRAM_USE_S_AXI_XRAM0 0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.XRAM_CONFIG_INTERNAL">XRAM_USE_S_AXI_XRAM0 0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.preset">None</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PROJECT_PARAM.ARCHITECTURE">versal</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PROJECT_PARAM.BASE_BOARD_PART">xilinx.com:vmk180:part0:2.2</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PROJECT_PARAM.BOARD_CONNECTIONS"/>
        <spirit:configurableElementValue spirit:referenceId="PROJECT_PARAM.DEVICE">xcvm1802</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PROJECT_PARAM.PACKAGE">vsva2197</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PROJECT_PARAM.PREFHDL">VERILOG</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PROJECT_PARAM.SILICON_REVISION"/>
        <spirit:configurableElementValue spirit:referenceId="PROJECT_PARAM.SIMULATOR_LANGUAGE">MIXED</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PROJECT_PARAM.SPEEDGRADE">-2MP</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PROJECT_PARAM.STATIC_POWER">S</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PROJECT_PARAM.TEMPERATURE_GRADE">E</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PROJECT_PARAM.USE_RDI_CUSTOMIZATION">TRUE</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PROJECT_PARAM.USE_RDI_GENERATION">TRUE</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="RUNTIME_PARAM.IPCONTEXT">IP_Integrator</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="RUNTIME_PARAM.IPREVISION">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="RUNTIME_PARAM.MANAGED">TRUE</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="RUNTIME_PARAM.OUTPUTDIR">../../../../../../VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="RUNTIME_PARAM.SELECTEDSIMMODEL"/>
        <spirit:configurableElementValue spirit:referenceId="RUNTIME_PARAM.SHAREDDIR">../../ipshared</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="RUNTIME_PARAM.SWVERSION">2021.2</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="RUNTIME_PARAM.SYNTHESISFLOW">GLOBAL</spirit:configurableElementValue>
      </spirit:configurableElementValues>
      <spirit:vendorExtensions>
        <xilinx:componentInstanceExtensions>
          <xilinx:configElementInfos>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.M_AXI_FPD_ACLK.ASSOCIATED_BUSIF" xilinx:valuePermission="bd"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.M_AXI_FPD_ACLK.ASSOCIATED_PORT" xilinx:valuePermission="bd"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.M_AXI_FPD_ACLK.ASSOCIATED_RESET" xilinx:valuePermission="bd"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.M_AXI_FPD_ACLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.M_AXI_FPD_ACLK.FREQ_HZ" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.M_AXI_FPD_ACLK.FREQ_TOLERANCE_HZ" xilinx:valuePermission="bd"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.M_AXI_FPD_ACLK.INSERT_VIP" xilinx:valuePermission="bd"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.M_AXI_FPD_ACLK.PHASE" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.M_AXI_FPD_ACLK.PHYSICAL_CHANNEL" xilinx:valuePermission="bd"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.PL0_REF_CLK.ASSOCIATED_BUSIF" xilinx:valuePermission="bd"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.PL0_REF_CLK.ASSOCIATED_PORT" xilinx:valuePermission="bd"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.PL0_REF_CLK.ASSOCIATED_RESET" xilinx:valuePermission="bd"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.PL0_REF_CLK.CLK_DOMAIN" xilinx:valuePermission="bd"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.PL0_REF_CLK.FREQ_HZ" xilinx:valueSource="user" xilinx:valuePermission="bd"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.PL0_REF_CLK.FREQ_TOLERANCE_HZ" xilinx:valuePermission="bd"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.PL0_REF_CLK.INSERT_VIP" xilinx:valuePermission="bd"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.PL0_REF_CLK.PHASE" xilinx:valuePermission="bd"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.PL0_REF_CLK.PHYSICAL_CHANNEL" xilinx:valuePermission="bd"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.PMC_IRO_CLK.ASSOCIATED_BUSIF" xilinx:valuePermission="bd"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.PMC_IRO_CLK.ASSOCIATED_PORT" xilinx:valuePermission="bd"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.PMC_IRO_CLK.ASSOCIATED_RESET" xilinx:valuePermission="bd"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.PMC_IRO_CLK.CLK_DOMAIN" xilinx:valuePermission="bd"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.PMC_IRO_CLK.FREQ_HZ" xilinx:valueSource="user" xilinx:valuePermission="bd"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.PMC_IRO_CLK.FREQ_TOLERANCE_HZ" xilinx:valuePermission="bd"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.PMC_IRO_CLK.INSERT_VIP" xilinx:valuePermission="bd"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.PMC_IRO_CLK.PHASE" xilinx:valuePermission="bd"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.PMC_IRO_CLK.PHYSICAL_CHANNEL" xilinx:valuePermission="bd"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXI_FPD.ADDR_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXI_FPD.ARUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXI_FPD.AWUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXI_FPD.BUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXI_FPD.CATEGORY" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXI_FPD.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXI_FPD.DATA_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXI_FPD.FREQ_HZ" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXI_FPD.HAS_BRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXI_FPD.HAS_BURST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXI_FPD.HAS_CACHE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXI_FPD.HAS_LOCK" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXI_FPD.HAS_PROT" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXI_FPD.HAS_QOS" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXI_FPD.HAS_REGION" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXI_FPD.HAS_RRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXI_FPD.HAS_WSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXI_FPD.ID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXI_FPD.INSERT_VIP" xilinx:valuePermission="bd"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXI_FPD.MAX_BURST_LENGTH" xilinx:valuePermission="bd"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXI_FPD.MY_CATEGORY" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXI_FPD.NUM_READ_OUTSTANDING" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXI_FPD.NUM_READ_THREADS" xilinx:valuePermission="bd"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXI_FPD.NUM_WRITE_OUTSTANDING" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXI_FPD.NUM_WRITE_THREADS" xilinx:valuePermission="bd"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXI_FPD.PHASE" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXI_FPD.PROTOCOL" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXI_FPD.READ_WRITE_MODE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXI_FPD.RUSER_BITS_PER_BYTE" xilinx:valuePermission="bd"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXI_FPD.RUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXI_FPD.SUPPORTS_NARROW_BURST" xilinx:valuePermission="bd"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXI_FPD.WUSER_BITS_PER_BYTE" xilinx:valuePermission="bd"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXI_FPD.WUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RST.PL0_RESETN.INSERT_VIP" xilinx:valuePermission="bd"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RST.PL0_RESETN.POLARITY" xilinx:valuePermission="bd"/>
            <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CLOCK_MODE" xilinx:valueSource="user"/>
            <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.PS_PL_CONNECTIVITY_MODE" xilinx:valueSource="user"/>
            <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.PS_PMC_CONFIG" xilinx:valueSource="user"/>
            <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.PS_PMC_CONFIG_APPLIED" xilinx:valueSource="user"/>
          </xilinx:configElementInfos>
          <xilinx:boundaryDescriptionInfo>
            <xilinx:boundaryDescription xilinx:boundaryDescriptionJSON="{&quot;ip_boundary&quot;:{&quot;ports&quot;:{&quot;M_AXI_FPD_araddr&quot;:[{&quot;direction&quot;:&quot;out&quot;,&quot;physical_left&quot;:&quot;43&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;is_vector&quot;:&quot;true&quot;}],&quot;M_AXI_FPD_arburst&quot;:[{&quot;direction&quot;:&quot;out&quot;,&quot;physical_left&quot;:&quot;1&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;is_vector&quot;:&quot;true&quot;}],&quot;M_AXI_FPD_arcache&quot;:[{&quot;direction&quot;:&quot;out&quot;,&quot;physical_left&quot;:&quot;3&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;is_vector&quot;:&quot;true&quot;}],&quot;M_AXI_FPD_arid&quot;:[{&quot;direction&quot;:&quot;out&quot;,&quot;physical_left&quot;:&quot;15&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;is_vector&quot;:&quot;true&quot;}],&quot;M_AXI_FPD_arlen&quot;:[{&quot;direction&quot;:&quot;out&quot;,&quot;physical_left&quot;:&quot;7&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;is_vector&quot;:&quot;true&quot;}],&quot;M_AXI_FPD_arlock&quot;:[{&quot;direction&quot;:&quot;out&quot;,&quot;physical_left&quot;:&quot;0&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;is_vector&quot;:&quot;false&quot;}],&quot;M_AXI_FPD_arprot&quot;:[{&quot;direction&quot;:&quot;out&quot;,&quot;physical_left&quot;:&quot;2&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;is_vector&quot;:&quot;true&quot;}],&quot;M_AXI_FPD_arqos&quot;:[{&quot;direction&quot;:&quot;out&quot;,&quot;physical_left&quot;:&quot;3&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;is_vector&quot;:&quot;true&quot;}],&quot;M_AXI_FPD_arready&quot;:[{&quot;direction&quot;:&quot;in&quot;,&quot;physical_left&quot;:&quot;0&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;is_vector&quot;:&quot;false&quot;}],&quot;M_AXI_FPD_arsize&quot;:[{&quot;direction&quot;:&quot;out&quot;,&quot;physical_left&quot;:&quot;2&quot;,&quot;phy
sical_right&quot;:&quot;0&quot;,&quot;is_vector&quot;:&quot;true&quot;}],&quot;M_AXI_FPD_aruser&quot;:[{&quot;direction&quot;:&quot;out&quot;,&quot;physical_left&quot;:&quot;15&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;is_vector&quot;:&quot;true&quot;}],&quot;M_AXI_FPD_arvalid&quot;:[{&quot;direction&quot;:&quot;out&quot;,&quot;physical_left&quot;:&quot;0&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;is_vector&quot;:&quot;false&quot;}],&quot;M_AXI_FPD_awaddr&quot;:[{&quot;direction&quot;:&quot;out&quot;,&quot;physical_left&quot;:&quot;43&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;is_vector&quot;:&quot;true&quot;}],&quot;M_AXI_FPD_awburst&quot;:[{&quot;direction&quot;:&quot;out&quot;,&quot;physical_left&quot;:&quot;1&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;is_vector&quot;:&quot;true&quot;}],&quot;M_AXI_FPD_awcache&quot;:[{&quot;direction&quot;:&quot;out&quot;,&quot;physical_left&quot;:&quot;3&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;is_vector&quot;:&quot;true&quot;}],&quot;M_AXI_FPD_awid&quot;:[{&quot;direction&quot;:&quot;out&quot;,&quot;physical_left&quot;:&quot;15&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;is_vector&quot;:&quot;true&quot;}],&quot;M_AXI_FPD_awlen&quot;:[{&quot;direction&quot;:&quot;out&quot;,&quot;physical_left&quot;:&quot;7&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;is_vector&quot;:&quot;true&quot;}],&quot;M_AXI_FPD_awlock&quot;:[{&quot;direction&quot;:&quot;out&quot;,&quot;physical_left&quot;:&quot;0&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;is_vector&quot;:&quot;false&quot;}],&quot;M_AXI_FPD_awprot&quot;:[{&quot;direction&quot;:&quot;out&quot;,&quot;physical_left&quot;:&quot;2&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;is_vector&quot;:&quot;true&quot;}],&quot;M_AXI_FPD_awqos&quot;:[{&quot;direction&quot;:&quot;out&quot;,&quot;physical
_left&quot;:&quot;3&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;is_vector&quot;:&quot;true&quot;}],&quot;M_AXI_FPD_awready&quot;:[{&quot;direction&quot;:&quot;in&quot;,&quot;physical_left&quot;:&quot;0&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;is_vector&quot;:&quot;false&quot;}],&quot;M_AXI_FPD_awsize&quot;:[{&quot;direction&quot;:&quot;out&quot;,&quot;physical_left&quot;:&quot;2&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;is_vector&quot;:&quot;true&quot;}],&quot;M_AXI_FPD_awuser&quot;:[{&quot;direction&quot;:&quot;out&quot;,&quot;physical_left&quot;:&quot;15&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;is_vector&quot;:&quot;true&quot;}],&quot;M_AXI_FPD_awvalid&quot;:[{&quot;direction&quot;:&quot;out&quot;,&quot;physical_left&quot;:&quot;0&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;is_vector&quot;:&quot;false&quot;}],&quot;M_AXI_FPD_bid&quot;:[{&quot;direction&quot;:&quot;in&quot;,&quot;physical_left&quot;:&quot;15&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;is_vector&quot;:&quot;true&quot;}],&quot;M_AXI_FPD_bready&quot;:[{&quot;direction&quot;:&quot;out&quot;,&quot;physical_left&quot;:&quot;0&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;is_vector&quot;:&quot;false&quot;}],&quot;M_AXI_FPD_bresp&quot;:[{&quot;direction&quot;:&quot;in&quot;,&quot;physical_left&quot;:&quot;1&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;is_vector&quot;:&quot;true&quot;}],&quot;M_AXI_FPD_bvalid&quot;:[{&quot;direction&quot;:&quot;in&quot;,&quot;physical_left&quot;:&quot;0&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;is_vector&quot;:&quot;false&quot;}],&quot;M_AXI_FPD_rdata&quot;:[{&quot;direction&quot;:&quot;in&quot;,&quot;physical_left&quot;:&quot;127&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;is_vector&quot;:&quot;true&quot;}],&quot;M_AXI_FPD_rid&quot;:[{&quot;direction&quot;:&quot;in&quot;,&quot;p
hysical_left&quot;:&quot;15&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;is_vector&quot;:&quot;true&quot;}],&quot;M_AXI_FPD_rlast&quot;:[{&quot;direction&quot;:&quot;in&quot;,&quot;physical_left&quot;:&quot;0&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;is_vector&quot;:&quot;false&quot;}],&quot;M_AXI_FPD_rready&quot;:[{&quot;direction&quot;:&quot;out&quot;,&quot;physical_left&quot;:&quot;0&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;is_vector&quot;:&quot;false&quot;}],&quot;M_AXI_FPD_rresp&quot;:[{&quot;direction&quot;:&quot;in&quot;,&quot;physical_left&quot;:&quot;1&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;is_vector&quot;:&quot;true&quot;}],&quot;M_AXI_FPD_rvalid&quot;:[{&quot;direction&quot;:&quot;in&quot;,&quot;physical_left&quot;:&quot;0&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;is_vector&quot;:&quot;false&quot;}],&quot;M_AXI_FPD_wdata&quot;:[{&quot;direction&quot;:&quot;out&quot;,&quot;physical_left&quot;:&quot;127&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;is_vector&quot;:&quot;true&quot;}],&quot;M_AXI_FPD_wlast&quot;:[{&quot;direction&quot;:&quot;out&quot;,&quot;physical_left&quot;:&quot;0&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;is_vector&quot;:&quot;false&quot;}],&quot;M_AXI_FPD_wready&quot;:[{&quot;direction&quot;:&quot;in&quot;,&quot;physical_left&quot;:&quot;0&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;is_vector&quot;:&quot;false&quot;}],&quot;M_AXI_FPD_wstrb&quot;:[{&quot;direction&quot;:&quot;out&quot;,&quot;physical_left&quot;:&quot;15&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;is_vector&quot;:&quot;true&quot;}],&quot;M_AXI_FPD_wvalid&quot;:[{&quot;direction&quot;:&quot;out&quot;,&quot;physical_left&quot;:&quot;0&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;is_vector&quot;:&quot;false&quot;}],&quot;m_axi_fpd_aclk&quot;:[{&quot;direction
&quot;:&quot;in&quot;,&quot;physical_left&quot;:&quot;0&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;is_vector&quot;:&quot;false&quot;}],&quot;pl0_ref_clk&quot;:[{&quot;direction&quot;:&quot;out&quot;,&quot;physical_left&quot;:&quot;0&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;is_vector&quot;:&quot;false&quot;}],&quot;pl0_resetn&quot;:[{&quot;direction&quot;:&quot;out&quot;,&quot;physical_left&quot;:&quot;0&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;is_vector&quot;:&quot;false&quot;}],&quot;pmc_iro_clk&quot;:[{&quot;direction&quot;:&quot;out&quot;,&quot;physical_left&quot;:&quot;0&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;is_vector&quot;:&quot;false&quot;}]},&quot;interfaces&quot;:{&quot;CLK.m_axi_fpd_aclk&quot;:{&quot;vlnv&quot;:&quot;xilinx.com:signal:clock:1.0&quot;,&quot;abstraction_type&quot;:&quot;xilinx.com:signal:clock_rtl:1.0&quot;,&quot;mode&quot;:&quot;slave&quot;,&quot;parameters&quot;:{&quot;ASSOCIATED_BUSIF&quot;:[{&quot;value&quot;:&quot;M_AXI_FPD&quot;,&quot;value_src&quot;:&quot;default&quot;,&quot;value_permission&quot;:&quot;bd&quot;,&quot;resolve_type&quot;:&quot;generated&quot;,&quot;format&quot;:&quot;string&quot;,&quot;usage&quot;:&quot;none&quot;,&quot;is_ips_inferred&quot;:false,&quot;is_static_object&quot;:false}],&quot;ASSOCIATED_PORT&quot;:[{&quot;value&quot;:&quot;&quot;,&quot;value_src&quot;:&quot;default&quot;,&quot;value_permission&quot;:&quot;bd&quot;,&quot;resolve_type&quot;:&quot;generated&quot;,&quot;format&quot;:&quot;string&quot;,&quot;usage&quot;:&quot;none&quot;,&quot;is_ips_inferred&quot;:false,&quot;is_static_object&quot;:false}],&quot;ASSOCIATED_RESET&quot;:[{&quot;value&quot;:&quot;&quot;,&quot;value_src&quot;:&quot;default&quot;,&quot;value_permission&quot;:&quot;bd&quot;,&quot;resolve_type&quot;:&quot;gen
erated&quot;,&quot;format&quot;:&quot;string&quot;,&quot;usage&quot;:&quot;none&quot;,&quot;is_ips_inferred&quot;:false,&quot;is_static_object&quot;:false}],&quot;CLK_DOMAIN&quot;:[{&quot;value&quot;:&quot;design_1_clk_wizard_0_0_clk_out1&quot;,&quot;value_src&quot;:&quot;default_prop&quot;,&quot;value_permission&quot;:&quot;bd&quot;,&quot;resolve_type&quot;:&quot;generated&quot;,&quot;format&quot;:&quot;string&quot;,&quot;usage&quot;:&quot;none&quot;,&quot;is_ips_inferred&quot;:false,&quot;is_static_object&quot;:false}],&quot;FREQ_HZ&quot;:[{&quot;value&quot;:&quot;299996999&quot;,&quot;value_src&quot;:&quot;ip_propagated&quot;,&quot;value_permission&quot;:&quot;bd&quot;,&quot;resolve_type&quot;:&quot;generated&quot;,&quot;format&quot;:&quot;long&quot;,&quot;usage&quot;:&quot;none&quot;,&quot;is_ips_inferred&quot;:false,&quot;is_static_object&quot;:false}],&quot;FREQ_TOLERANCE_HZ&quot;:[{&quot;value&quot;:&quot;0&quot;,&quot;value_src&quot;:&quot;default&quot;,&quot;value_permission&quot;:&quot;bd&quot;,&quot;resolve_type&quot;:&quot;generated&quot;,&quot;format&quot;:&quot;long&quot;,&quot;usage&quot;:&quot;none&quot;,&quot;is_ips_inferred&quot;:false,&quot;is_static_object&quot;:false}],&quot;INSERT_VIP&quot;:[{&quot;value&quot;:&quot;0&quot;,&quot;value_src&quot;:&quot;default&quot;,&quot;value_permission&quot;:&quot;bd&quot;,&quot;resolve_type&quot;:&quot;generated&quot;,&quot;format&quot;:&quot;long&quot;,&quot;usage&quot;:&quot;simulation.rtl&quot;,&quot;is_ips_inferred&quot;:false,&quot;is_static_object&quot;:false}],&quot;PHASE&quot;:[{&quot;value&quot;:&quot;0.0&quot;,&quot;value_src&quot;:&quot;ip_propagated&quot;,&quot;value_permission&quot;:&quot;bd&quot;,&quot;resolve_type&quot;:&quot;generated&quot;,&quot;format&quot;:&quot;
float&quot;,&quot;usage&quot;:&quot;none&quot;,&quot;is_ips_inferred&quot;:false,&quot;is_static_object&quot;:false}],&quot;PHYSICAL_CHANNEL&quot;:[{&quot;value&quot;:&quot;&quot;,&quot;value_src&quot;:&quot;default&quot;,&quot;value_permission&quot;:&quot;bd&quot;,&quot;resolve_type&quot;:&quot;generated&quot;,&quot;format&quot;:&quot;string&quot;,&quot;usage&quot;:&quot;none&quot;,&quot;is_ips_inferred&quot;:false,&quot;is_static_object&quot;:false}]},&quot;port_maps&quot;:{&quot;CLK&quot;:[{&quot;physical_name&quot;:&quot;m_axi_fpd_aclk&quot;,&quot;physical_left&quot;:&quot;0&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;0&quot;,&quot;logical_right&quot;:&quot;0&quot;,&quot;port_maps_used&quot;:&quot;none&quot;}]}},&quot;CLK.pl0_ref_clk&quot;:{&quot;vlnv&quot;:&quot;xilinx.com:signal:clock:1.0&quot;,&quot;abstraction_type&quot;:&quot;xilinx.com:signal:clock_rtl:1.0&quot;,&quot;mode&quot;:&quot;master&quot;,&quot;parameters&quot;:{&quot;ASSOCIATED_BUSIF&quot;:[{&quot;value&quot;:&quot;&quot;,&quot;value_src&quot;:&quot;default&quot;,&quot;value_permission&quot;:&quot;bd&quot;,&quot;resolve_type&quot;:&quot;generated&quot;,&quot;format&quot;:&quot;string&quot;,&quot;usage&quot;:&quot;none&quot;,&quot;is_ips_inferred&quot;:false,&quot;is_static_object&quot;:false}],&quot;ASSOCIATED_PORT&quot;:[{&quot;value&quot;:&quot;&quot;,&quot;value_src&quot;:&quot;default&quot;,&quot;value_permission&quot;:&quot;bd&quot;,&quot;resolve_type&quot;:&quot;generated&quot;,&quot;format&quot;:&quot;string&quot;,&quot;usage&quot;:&quot;none&quot;,&quot;is_ips_inferred&quot;:false,&quot;is_static_object&quot;:false}],&quot;ASSOCIATED_RESET&quot;:[{&quot;value&quot;:&quot;&quot;,&quot;value_src&quot;:&quot;default&quot;,&quot;val
ue_permission&quot;:&quot;bd&quot;,&quot;resolve_type&quot;:&quot;generated&quot;,&quot;format&quot;:&quot;string&quot;,&quot;usage&quot;:&quot;none&quot;,&quot;is_ips_inferred&quot;:false,&quot;is_static_object&quot;:false}],&quot;CLK_DOMAIN&quot;:[{&quot;value&quot;:&quot;bd_70da_pspmc_0_0_pl0_ref_clk&quot;,&quot;value_src&quot;:&quot;default&quot;,&quot;value_permission&quot;:&quot;bd&quot;,&quot;resolve_type&quot;:&quot;generated&quot;,&quot;format&quot;:&quot;string&quot;,&quot;usage&quot;:&quot;none&quot;,&quot;is_ips_inferred&quot;:false,&quot;is_static_object&quot;:false}],&quot;FREQ_HZ&quot;:[{&quot;value&quot;:&quot;99999001&quot;,&quot;value_src&quot;:&quot;user&quot;,&quot;value_permission&quot;:&quot;bd&quot;,&quot;resolve_type&quot;:&quot;generated&quot;,&quot;format&quot;:&quot;long&quot;,&quot;usage&quot;:&quot;none&quot;,&quot;is_ips_inferred&quot;:false,&quot;is_static_object&quot;:false}],&quot;FREQ_TOLERANCE_HZ&quot;:[{&quot;value&quot;:&quot;0&quot;,&quot;value_src&quot;:&quot;default&quot;,&quot;value_permission&quot;:&quot;bd&quot;,&quot;resolve_type&quot;:&quot;generated&quot;,&quot;format&quot;:&quot;long&quot;,&quot;usage&quot;:&quot;none&quot;,&quot;is_ips_inferred&quot;:false,&quot;is_static_object&quot;:false}],&quot;INSERT_VIP&quot;:[{&quot;value&quot;:&quot;0&quot;,&quot;value_src&quot;:&quot;default&quot;,&quot;value_permission&quot;:&quot;bd&quot;,&quot;resolve_type&quot;:&quot;generated&quot;,&quot;format&quot;:&quot;long&quot;,&quot;usage&quot;:&quot;simulation.rtl&quot;,&quot;is_ips_inferred&quot;:false,&quot;is_static_object&quot;:false}],&quot;PHASE&quot;:[{&quot;value&quot;:&quot;0.0&quot;,&quot;value_src&quot;:&quot;default&quot;,&quot;value_permission&quot;:&quot;bd&quot;,&quot;resolve_type&quot;:&quot;genera
ted&quot;,&quot;format&quot;:&quot;float&quot;,&quot;usage&quot;:&quot;none&quot;,&quot;is_ips_inferred&quot;:false,&quot;is_static_object&quot;:false}],&quot;PHYSICAL_CHANNEL&quot;:[{&quot;value&quot;:&quot;&quot;,&quot;value_src&quot;:&quot;default&quot;,&quot;value_permission&quot;:&quot;bd&quot;,&quot;resolve_type&quot;:&quot;generated&quot;,&quot;format&quot;:&quot;string&quot;,&quot;usage&quot;:&quot;none&quot;,&quot;is_ips_inferred&quot;:false,&quot;is_static_object&quot;:false}]},&quot;port_maps&quot;:{&quot;CLK&quot;:[{&quot;physical_name&quot;:&quot;pl0_ref_clk&quot;,&quot;physical_left&quot;:&quot;0&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;0&quot;,&quot;logical_right&quot;:&quot;0&quot;,&quot;port_maps_used&quot;:&quot;none&quot;}]}},&quot;CLK.pmc_iro_clk&quot;:{&quot;vlnv&quot;:&quot;xilinx.com:signal:clock:1.0&quot;,&quot;abstraction_type&quot;:&quot;xilinx.com:signal:clock_rtl:1.0&quot;,&quot;mode&quot;:&quot;master&quot;,&quot;parameters&quot;:{&quot;ASSOCIATED_BUSIF&quot;:[{&quot;value&quot;:&quot;&quot;,&quot;value_src&quot;:&quot;default&quot;,&quot;value_permission&quot;:&quot;bd&quot;,&quot;resolve_type&quot;:&quot;generated&quot;,&quot;format&quot;:&quot;string&quot;,&quot;usage&quot;:&quot;none&quot;,&quot;is_ips_inferred&quot;:false,&quot;is_static_object&quot;:false}],&quot;ASSOCIATED_PORT&quot;:[{&quot;value&quot;:&quot;&quot;,&quot;value_src&quot;:&quot;default&quot;,&quot;value_permission&quot;:&quot;bd&quot;,&quot;resolve_type&quot;:&quot;generated&quot;,&quot;format&quot;:&quot;string&quot;,&quot;usage&quot;:&quot;none&quot;,&quot;is_ips_inferred&quot;:false,&quot;is_static_object&quot;:false}],&quot;ASSOCIATED_RESET&quot;:[{&quot;value&quot;:&quot;&quot;,&quot;value_src&quot;:&quot;d
efault&quot;,&quot;value_permission&quot;:&quot;bd&quot;,&quot;resolve_type&quot;:&quot;generated&quot;,&quot;format&quot;:&quot;string&quot;,&quot;usage&quot;:&quot;none&quot;,&quot;is_ips_inferred&quot;:false,&quot;is_static_object&quot;:false}],&quot;CLK_DOMAIN&quot;:[{&quot;value&quot;:&quot;bd_70da_pspmc_0_0_pmc_iro_clk&quot;,&quot;value_src&quot;:&quot;default&quot;,&quot;value_permission&quot;:&quot;bd&quot;,&quot;resolve_type&quot;:&quot;generated&quot;,&quot;format&quot;:&quot;string&quot;,&quot;usage&quot;:&quot;none&quot;,&quot;is_ips_inferred&quot;:false,&quot;is_static_object&quot;:false}],&quot;FREQ_HZ&quot;:[{&quot;value&quot;:&quot;400000000&quot;,&quot;value_src&quot;:&quot;user&quot;,&quot;value_permission&quot;:&quot;bd&quot;,&quot;resolve_type&quot;:&quot;generated&quot;,&quot;format&quot;:&quot;long&quot;,&quot;usage&quot;:&quot;none&quot;,&quot;is_ips_inferred&quot;:false,&quot;is_static_object&quot;:false}],&quot;FREQ_TOLERANCE_HZ&quot;:[{&quot;value&quot;:&quot;0&quot;,&quot;value_src&quot;:&quot;default&quot;,&quot;value_permission&quot;:&quot;bd&quot;,&quot;resolve_type&quot;:&quot;generated&quot;,&quot;format&quot;:&quot;long&quot;,&quot;usage&quot;:&quot;none&quot;,&quot;is_ips_inferred&quot;:false,&quot;is_static_object&quot;:false}],&quot;INSERT_VIP&quot;:[{&quot;value&quot;:&quot;0&quot;,&quot;value_src&quot;:&quot;default&quot;,&quot;value_permission&quot;:&quot;bd&quot;,&quot;resolve_type&quot;:&quot;generated&quot;,&quot;format&quot;:&quot;long&quot;,&quot;usage&quot;:&quot;simulation.rtl&quot;,&quot;is_ips_inferred&quot;:false,&quot;is_static_object&quot;:false}],&quot;PHASE&quot;:[{&quot;value&quot;:&quot;0.0&quot;,&quot;value_src&quot;:&quot;default&quot;,&quot;value_permission&quot;:&quot;bd&quot;,&quot;resolve_
type&quot;:&quot;generated&quot;,&quot;format&quot;:&quot;float&quot;,&quot;usage&quot;:&quot;none&quot;,&quot;is_ips_inferred&quot;:false,&quot;is_static_object&quot;:false}],&quot;PHYSICAL_CHANNEL&quot;:[{&quot;value&quot;:&quot;&quot;,&quot;value_src&quot;:&quot;default&quot;,&quot;value_permission&quot;:&quot;bd&quot;,&quot;resolve_type&quot;:&quot;generated&quot;,&quot;format&quot;:&quot;string&quot;,&quot;usage&quot;:&quot;none&quot;,&quot;is_ips_inferred&quot;:false,&quot;is_static_object&quot;:false}]},&quot;port_maps&quot;:{&quot;CLK&quot;:[{&quot;physical_name&quot;:&quot;pmc_iro_clk&quot;,&quot;physical_left&quot;:&quot;0&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;0&quot;,&quot;logical_right&quot;:&quot;0&quot;,&quot;port_maps_used&quot;:&quot;none&quot;}]}},&quot;M_AXI_FPD&quot;:{&quot;vlnv&quot;:&quot;xilinx.com:interface:aximm:1.0&quot;,&quot;abstraction_type&quot;:&quot;xilinx.com:interface:aximm_rtl:1.0&quot;,&quot;mode&quot;:&quot;master&quot;,&quot;address_space_ref&quot;:&quot;M_AXI_FPD&quot;,&quot;parameters&quot;:{&quot;ADDR_WIDTH&quot;:[{&quot;value&quot;:&quot;44&quot;,&quot;value_src&quot;:&quot;constant&quot;,&quot;value_permission&quot;:&quot;bd&quot;,&quot;resolve_type&quot;:&quot;generated&quot;,&quot;format&quot;:&quot;long&quot;,&quot;usage&quot;:&quot;simulation.tlm&quot;,&quot;is_ips_inferred&quot;:false,&quot;is_static_object&quot;:false}],&quot;ARUSER_WIDTH&quot;:[{&quot;value&quot;:&quot;16&quot;,&quot;value_src&quot;:&quot;constant&quot;,&quot;value_permission&quot;:&quot;bd&quot;,&quot;resolve_type&quot;:&quot;generated&quot;,&quot;format&quot;:&quot;long&quot;,&quot;usage&quot;:&quot;simulation.tlm&quot;,&quot;is_ips_inferred&quot;:false,&quot;is_static_obje
ct&quot;:false}],&quot;AWUSER_WIDTH&quot;:[{&quot;value&quot;:&quot;16&quot;,&quot;value_src&quot;:&quot;constant&quot;,&quot;value_permission&quot;:&quot;bd&quot;,&quot;resolve_type&quot;:&quot;generated&quot;,&quot;format&quot;:&quot;long&quot;,&quot;usage&quot;:&quot;simulation.tlm&quot;,&quot;is_ips_inferred&quot;:false,&quot;is_static_object&quot;:false}],&quot;BUSER_WIDTH&quot;:[{&quot;value&quot;:&quot;0&quot;,&quot;value_src&quot;:&quot;constant&quot;,&quot;value_permission&quot;:&quot;bd&quot;,&quot;resolve_type&quot;:&quot;generated&quot;,&quot;format&quot;:&quot;long&quot;,&quot;usage&quot;:&quot;simulation.tlm&quot;,&quot;is_ips_inferred&quot;:false,&quot;is_static_object&quot;:false}],&quot;CATEGORY&quot;:[{&quot;value&quot;:&quot;pl&quot;,&quot;value_src&quot;:&quot;constant&quot;,&quot;value_permission&quot;:&quot;bd&quot;,&quot;resolve_type&quot;:&quot;generated&quot;,&quot;format&quot;:&quot;string&quot;,&quot;usage&quot;:&quot;simulation.tlm&quot;,&quot;is_ips_inferred&quot;:false,&quot;is_static_object&quot;:false}],&quot;CLK_DOMAIN&quot;:[{&quot;value&quot;:&quot;design_1_clk_wizard_0_0_clk_out1&quot;,&quot;value_src&quot;:&quot;default_prop&quot;,&quot;value_permission&quot;:&quot;bd&quot;,&quot;resolve_type&quot;:&quot;generated&quot;,&quot;format&quot;:&quot;string&quot;,&quot;usage&quot;:&quot;simulation.tlm&quot;,&quot;is_ips_inferred&quot;:false,&quot;is_static_object&quot;:false}],&quot;DATA_WIDTH&quot;:[{&quot;value&quot;:&quot;128&quot;,&quot;value_src&quot;:&quot;constant&quot;,&quot;value_permission&quot;:&quot;bd&quot;,&quot;resolve_type&quot;:&quot;generated&quot;,&quot;format&quot;:&quot;long&quot;,&quot;usage&quot;:&quot;simulation.tlm&quot;,&quot;is_ips_inferred&quot;:false,&quot;is_s
tatic_object&quot;:false}],&quot;FREQ_HZ&quot;:[{&quot;value&quot;:&quot;299996999&quot;,&quot;value_src&quot;:&quot;ip_propagated&quot;,&quot;value_permission&quot;:&quot;bd&quot;,&quot;resolve_type&quot;:&quot;generated&quot;,&quot;format&quot;:&quot;long&quot;,&quot;usage&quot;:&quot;simulation.tlm&quot;,&quot;is_ips_inferred&quot;:false,&quot;is_static_object&quot;:false}],&quot;HAS_BRESP&quot;:[{&quot;value&quot;:&quot;1&quot;,&quot;value_src&quot;:&quot;constant&quot;,&quot;value_permission&quot;:&quot;bd&quot;,&quot;resolve_type&quot;:&quot;generated&quot;,&quot;format&quot;:&quot;long&quot;,&quot;usage&quot;:&quot;simulation.tlm&quot;,&quot;is_ips_inferred&quot;:false,&quot;is_static_object&quot;:false}],&quot;HAS_BURST&quot;:[{&quot;value&quot;:&quot;1&quot;,&quot;value_src&quot;:&quot;constant&quot;,&quot;value_permission&quot;:&quot;bd&quot;,&quot;resolve_type&quot;:&quot;generated&quot;,&quot;format&quot;:&quot;long&quot;,&quot;usage&quot;:&quot;simulation.tlm&quot;,&quot;is_ips_inferred&quot;:false,&quot;is_static_object&quot;:false}],&quot;HAS_CACHE&quot;:[{&quot;value&quot;:&quot;1&quot;,&quot;value_src&quot;:&quot;constant&quot;,&quot;value_permission&quot;:&quot;bd&quot;,&quot;resolve_type&quot;:&quot;generated&quot;,&quot;format&quot;:&quot;long&quot;,&quot;usage&quot;:&quot;simulation.tlm&quot;,&quot;is_ips_inferred&quot;:false,&quot;is_static_object&quot;:false}],&quot;HAS_LOCK&quot;:[{&quot;value&quot;:&quot;1&quot;,&quot;value_src&quot;:&quot;constant&quot;,&quot;value_permission&quot;:&quot;bd&quot;,&quot;resolve_type&quot;:&quot;generated&quot;,&quot;format&quot;:&quot;long&quot;,&quot;usage&quot;:&quot;simulation.tlm&quot;,&quot;is_ips_inferred&quot;:false,&quot;is_static_object&quot;:false}],&quot;HAS_PR
OT&quot;:[{&quot;value&quot;:&quot;1&quot;,&quot;value_src&quot;:&quot;constant&quot;,&quot;value_permission&quot;:&quot;bd&quot;,&quot;resolve_type&quot;:&quot;generated&quot;,&quot;format&quot;:&quot;long&quot;,&quot;usage&quot;:&quot;simulation.tlm&quot;,&quot;is_ips_inferred&quot;:false,&quot;is_static_object&quot;:false}],&quot;HAS_QOS&quot;:[{&quot;value&quot;:&quot;1&quot;,&quot;value_src&quot;:&quot;constant&quot;,&quot;value_permission&quot;:&quot;bd&quot;,&quot;resolve_type&quot;:&quot;generated&quot;,&quot;format&quot;:&quot;long&quot;,&quot;usage&quot;:&quot;simulation.tlm&quot;,&quot;is_ips_inferred&quot;:false,&quot;is_static_object&quot;:false}],&quot;HAS_REGION&quot;:[{&quot;value&quot;:&quot;0&quot;,&quot;value_src&quot;:&quot;constant&quot;,&quot;value_permission&quot;:&quot;bd&quot;,&quot;resolve_type&quot;:&quot;generated&quot;,&quot;format&quot;:&quot;long&quot;,&quot;usage&quot;:&quot;simulation.tlm&quot;,&quot;is_ips_inferred&quot;:false,&quot;is_static_object&quot;:false}],&quot;HAS_RRESP&quot;:[{&quot;value&quot;:&quot;1&quot;,&quot;value_src&quot;:&quot;constant&quot;,&quot;value_permission&quot;:&quot;bd&quot;,&quot;resolve_type&quot;:&quot;generated&quot;,&quot;format&quot;:&quot;long&quot;,&quot;usage&quot;:&quot;simulation.tlm&quot;,&quot;is_ips_inferred&quot;:false,&quot;is_static_object&quot;:false}],&quot;HAS_WSTRB&quot;:[{&quot;value&quot;:&quot;1&quot;,&quot;value_src&quot;:&quot;constant&quot;,&quot;value_permission&quot;:&quot;bd&quot;,&quot;resolve_type&quot;:&quot;generated&quot;,&quot;format&quot;:&quot;long&quot;,&quot;usage&quot;:&quot;simulation.tlm&quot;,&quot;is_ips_inferred&quot;:false,&quot;is_static_object&quot;:false}],&quot;ID_WIDTH&quot;:[{&quot;value&quot;:&quot;16&quot;,&quot;value_src&quot;:&quot;constant&quot;
,&quot;value_permission&quot;:&quot;bd&quot;,&quot;resolve_type&quot;:&quot;generated&quot;,&quot;format&quot;:&quot;long&quot;,&quot;usage&quot;:&quot;simulation.tlm&quot;,&quot;is_ips_inferred&quot;:false,&quot;is_static_object&quot;:false}],&quot;INSERT_VIP&quot;:[{&quot;value&quot;:&quot;0&quot;,&quot;value_src&quot;:&quot;default&quot;,&quot;value_permission&quot;:&quot;bd&quot;,&quot;resolve_type&quot;:&quot;generated&quot;,&quot;format&quot;:&quot;long&quot;,&quot;usage&quot;:&quot;simulation.rtl&quot;,&quot;is_ips_inferred&quot;:false,&quot;is_static_object&quot;:false}],&quot;MAX_BURST_LENGTH&quot;:[{&quot;value&quot;:&quot;256&quot;,&quot;value_src&quot;:&quot;default&quot;,&quot;value_permission&quot;:&quot;bd&quot;,&quot;resolve_type&quot;:&quot;generated&quot;,&quot;format&quot;:&quot;long&quot;,&quot;usage&quot;:&quot;simulation.tlm&quot;,&quot;is_ips_inferred&quot;:false,&quot;is_static_object&quot;:false}],&quot;MY_CATEGORY&quot;:[{&quot;value&quot;:&quot;ps&quot;,&quot;value_src&quot;:&quot;constant&quot;,&quot;value_permission&quot;:&quot;bd&quot;,&quot;resolve_type&quot;:&quot;generated&quot;,&quot;format&quot;:&quot;string&quot;,&quot;usage&quot;:&quot;simulation.tlm&quot;,&quot;is_ips_inferred&quot;:false,&quot;is_static_object&quot;:false}],&quot;NUM_READ_OUTSTANDING&quot;:[{&quot;value&quot;:&quot;2&quot;,&quot;value_src&quot;:&quot;user_prop&quot;,&quot;value_permission&quot;:&quot;bd&quot;,&quot;resolve_type&quot;:&quot;generated&quot;,&quot;format&quot;:&quot;long&quot;,&quot;usage&quot;:&quot;simulation.tlm&quot;,&quot;is_ips_inferred&quot;:false,&quot;is_static_object&quot;:false}],&quot;NUM_READ_THREADS&quot;:[{&quot;value&quot;:&quot;1&quot;,&quot;value_src&quot;:&quot;default&quot;,&quot;value_
permission&quot;:&quot;bd&quot;,&quot;resolve_type&quot;:&quot;generated&quot;,&quot;format&quot;:&quot;long&quot;,&quot;usage&quot;:&quot;simulation.tlm&quot;,&quot;is_ips_inferred&quot;:false,&quot;is_static_object&quot;:false}],&quot;NUM_WRITE_OUTSTANDING&quot;:[{&quot;value&quot;:&quot;2&quot;,&quot;value_src&quot;:&quot;user_prop&quot;,&quot;value_permission&quot;:&quot;bd&quot;,&quot;resolve_type&quot;:&quot;generated&quot;,&quot;format&quot;:&quot;long&quot;,&quot;usage&quot;:&quot;simulation.tlm&quot;,&quot;is_ips_inferred&quot;:false,&quot;is_static_object&quot;:false}],&quot;NUM_WRITE_THREADS&quot;:[{&quot;value&quot;:&quot;1&quot;,&quot;value_src&quot;:&quot;default&quot;,&quot;value_permission&quot;:&quot;bd&quot;,&quot;resolve_type&quot;:&quot;generated&quot;,&quot;format&quot;:&quot;long&quot;,&quot;usage&quot;:&quot;simulation.tlm&quot;,&quot;is_ips_inferred&quot;:false,&quot;is_static_object&quot;:false}],&quot;PHASE&quot;:[{&quot;value&quot;:&quot;0.0&quot;,&quot;value_src&quot;:&quot;ip_propagated&quot;,&quot;value_permission&quot;:&quot;bd&quot;,&quot;resolve_type&quot;:&quot;generated&quot;,&quot;format&quot;:&quot;float&quot;,&quot;usage&quot;:&quot;simulation.tlm&quot;,&quot;is_ips_inferred&quot;:false,&quot;is_static_object&quot;:false}],&quot;PROTOCOL&quot;:[{&quot;value&quot;:&quot;AXI4&quot;,&quot;value_src&quot;:&quot;constant&quot;,&quot;value_permission&quot;:&quot;bd&quot;,&quot;resolve_type&quot;:&quot;generated&quot;,&quot;format&quot;:&quot;string&quot;,&quot;usage&quot;:&quot;simulation.tlm&quot;,&quot;is_ips_inferred&quot;:false,&quot;is_static_object&quot;:false}],&quot;READ_WRITE_MODE&quot;:[{&quot;value&quot;:&quot;READ_WRITE&quot;,&quot;value_src&quot;:&quot;constant&quot;,&quot;va
lue_permission&quot;:&quot;bd&quot;,&quot;resolve_type&quot;:&quot;generated&quot;,&quot;format&quot;:&quot;string&quot;,&quot;usage&quot;:&quot;simulation.tlm&quot;,&quot;is_ips_inferred&quot;:false,&quot;is_static_object&quot;:false}],&quot;RUSER_BITS_PER_BYTE&quot;:[{&quot;value&quot;:&quot;0&quot;,&quot;value_src&quot;:&quot;default&quot;,&quot;value_permission&quot;:&quot;bd&quot;,&quot;resolve_type&quot;:&quot;generated&quot;,&quot;format&quot;:&quot;long&quot;,&quot;usage&quot;:&quot;simulation.tlm&quot;,&quot;is_ips_inferred&quot;:false,&quot;is_static_object&quot;:false}],&quot;RUSER_WIDTH&quot;:[{&quot;value&quot;:&quot;0&quot;,&quot;value_src&quot;:&quot;constant&quot;,&quot;value_permission&quot;:&quot;bd&quot;,&quot;resolve_type&quot;:&quot;generated&quot;,&quot;format&quot;:&quot;long&quot;,&quot;usage&quot;:&quot;simulation.tlm&quot;,&quot;is_ips_inferred&quot;:false,&quot;is_static_object&quot;:false}],&quot;SUPPORTS_NARROW_BURST&quot;:[{&quot;value&quot;:&quot;1&quot;,&quot;value_src&quot;:&quot;default&quot;,&quot;value_permission&quot;:&quot;bd&quot;,&quot;resolve_type&quot;:&quot;generated&quot;,&quot;format&quot;:&quot;long&quot;,&quot;usage&quot;:&quot;simulation.tlm&quot;,&quot;is_ips_inferred&quot;:false,&quot;is_static_object&quot;:false}],&quot;WUSER_BITS_PER_BYTE&quot;:[{&quot;value&quot;:&quot;0&quot;,&quot;value_src&quot;:&quot;default&quot;,&quot;value_permission&quot;:&quot;bd&quot;,&quot;resolve_type&quot;:&quot;generated&quot;,&quot;format&quot;:&quot;long&quot;,&quot;usage&quot;:&quot;simulation.tlm&quot;,&quot;is_ips_inferred&quot;:false,&quot;is_static_object&quot;:false}],&quot;WUSER_WIDTH&quot;:[{&quot;value&quot;:&quot;0&quot;,&quot;value_src&quot;:&quot;constant&quot;,&quot;value_
permission&quot;:&quot;bd&quot;,&quot;resolve_type&quot;:&quot;generated&quot;,&quot;format&quot;:&quot;long&quot;,&quot;usage&quot;:&quot;simulation.tlm&quot;,&quot;is_ips_inferred&quot;:false,&quot;is_static_object&quot;:false}]},&quot;port_maps&quot;:{&quot;ARADDR&quot;:[{&quot;physical_name&quot;:&quot;M_AXI_FPD_araddr&quot;,&quot;physical_left&quot;:&quot;43&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;43&quot;,&quot;logical_right&quot;:&quot;0&quot;,&quot;port_maps_used&quot;:&quot;none&quot;}],&quot;ARBURST&quot;:[{&quot;physical_name&quot;:&quot;M_AXI_FPD_arburst&quot;,&quot;physical_left&quot;:&quot;1&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;1&quot;,&quot;logical_right&quot;:&quot;0&quot;,&quot;port_maps_used&quot;:&quot;none&quot;}],&quot;ARCACHE&quot;:[{&quot;physical_name&quot;:&quot;M_AXI_FPD_arcache&quot;,&quot;physical_left&quot;:&quot;3&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;3&quot;,&quot;logical_right&quot;:&quot;0&quot;,&quot;port_maps_used&quot;:&quot;none&quot;}],&quot;ARID&quot;:[{&quot;physical_name&quot;:&quot;M_AXI_FPD_arid&quot;,&quot;physical_left&quot;:&quot;15&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;15&quot;,&quot;logical_right&quot;:&quot;0&quot;,&quot;port_maps_used&quot;:&quot;none&quot;}],&quot;ARLEN&quot;:[{&quot;physical_name&quot;:&quot;M_AXI_FPD_arlen&quot;,&quot;physical_left&quot;:&quot;7&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;7&quot;,&quot;logical_right&quot;:&quot;0&quot;,&quot;port_maps_used&quot;:&quot;none&quot;}],&quot;ARLOCK&quot;:[{&quot;physical_name&quot;:&quot;M_AXI_FPD_arlock&quot;,&quot;physical_left&quot;:&quot;0&quot;,&quot;physical_right&quot;:&quot;0&quot;,
&quot;logical_left&quot;:&quot;0&quot;,&quot;logical_right&quot;:&quot;0&quot;,&quot;port_maps_used&quot;:&quot;none&quot;}],&quot;ARPROT&quot;:[{&quot;physical_name&quot;:&quot;M_AXI_FPD_arprot&quot;,&quot;physical_left&quot;:&quot;2&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;2&quot;,&quot;logical_right&quot;:&quot;0&quot;,&quot;port_maps_used&quot;:&quot;none&quot;}],&quot;ARQOS&quot;:[{&quot;physical_name&quot;:&quot;M_AXI_FPD_arqos&quot;,&quot;physical_left&quot;:&quot;3&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;3&quot;,&quot;logical_right&quot;:&quot;0&quot;,&quot;port_maps_used&quot;:&quot;none&quot;}],&quot;ARREADY&quot;:[{&quot;physical_name&quot;:&quot;M_AXI_FPD_arready&quot;,&quot;physical_left&quot;:&quot;0&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;0&quot;,&quot;logical_right&quot;:&quot;0&quot;,&quot;port_maps_used&quot;:&quot;none&quot;}],&quot;ARSIZE&quot;:[{&quot;physical_name&quot;:&quot;M_AXI_FPD_arsize&quot;,&quot;physical_left&quot;:&quot;2&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;2&quot;,&quot;logical_right&quot;:&quot;0&quot;,&quot;port_maps_used&quot;:&quot;none&quot;}],&quot;ARUSER&quot;:[{&quot;physical_name&quot;:&quot;M_AXI_FPD_aruser&quot;,&quot;physical_left&quot;:&quot;15&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;15&quot;,&quot;logical_right&quot;:&quot;0&quot;,&quot;port_maps_used&quot;:&quot;none&quot;}],&quot;ARVALID&quot;:[{&quot;physical_name&quot;:&quot;M_AXI_FPD_arvalid&quot;,&quot;physical_left&quot;:&quot;0&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;0&quot;,&quot;logical_right&quot;:&quot;0&quot;,&quot;port_maps_used&quot;:&quot;none&quot;}],&quot;AWADDR&quot;:[{&quot;physic
al_name&quot;:&quot;M_AXI_FPD_awaddr&quot;,&quot;physical_left&quot;:&quot;43&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;43&quot;,&quot;logical_right&quot;:&quot;0&quot;,&quot;port_maps_used&quot;:&quot;none&quot;}],&quot;AWBURST&quot;:[{&quot;physical_name&quot;:&quot;M_AXI_FPD_awburst&quot;,&quot;physical_left&quot;:&quot;1&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;1&quot;,&quot;logical_right&quot;:&quot;0&quot;,&quot;port_maps_used&quot;:&quot;none&quot;}],&quot;AWCACHE&quot;:[{&quot;physical_name&quot;:&quot;M_AXI_FPD_awcache&quot;,&quot;physical_left&quot;:&quot;3&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;3&quot;,&quot;logical_right&quot;:&quot;0&quot;,&quot;port_maps_used&quot;:&quot;none&quot;}],&quot;AWID&quot;:[{&quot;physical_name&quot;:&quot;M_AXI_FPD_awid&quot;,&quot;physical_left&quot;:&quot;15&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;15&quot;,&quot;logical_right&quot;:&quot;0&quot;,&quot;port_maps_used&quot;:&quot;none&quot;}],&quot;AWLEN&quot;:[{&quot;physical_name&quot;:&quot;M_AXI_FPD_awlen&quot;,&quot;physical_left&quot;:&quot;7&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;7&quot;,&quot;logical_right&quot;:&quot;0&quot;,&quot;port_maps_used&quot;:&quot;none&quot;}],&quot;AWLOCK&quot;:[{&quot;physical_name&quot;:&quot;M_AXI_FPD_awlock&quot;,&quot;physical_left&quot;:&quot;0&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;0&quot;,&quot;logical_right&quot;:&quot;0&quot;,&quot;port_maps_used&quot;:&quot;none&quot;}],&quot;AWPROT&quot;:[{&quot;physical_name&quot;:&quot;M_AXI_FPD_awprot&quot;,&quot;physical_left&quot;:&quot;2&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;
2&quot;,&quot;logical_right&quot;:&quot;0&quot;,&quot;port_maps_used&quot;:&quot;none&quot;}],&quot;AWQOS&quot;:[{&quot;physical_name&quot;:&quot;M_AXI_FPD_awqos&quot;,&quot;physical_left&quot;:&quot;3&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;3&quot;,&quot;logical_right&quot;:&quot;0&quot;,&quot;port_maps_used&quot;:&quot;none&quot;}],&quot;AWREADY&quot;:[{&quot;physical_name&quot;:&quot;M_AXI_FPD_awready&quot;,&quot;physical_left&quot;:&quot;0&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;0&quot;,&quot;logical_right&quot;:&quot;0&quot;,&quot;port_maps_used&quot;:&quot;none&quot;}],&quot;AWSIZE&quot;:[{&quot;physical_name&quot;:&quot;M_AXI_FPD_awsize&quot;,&quot;physical_left&quot;:&quot;2&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;2&quot;,&quot;logical_right&quot;:&quot;0&quot;,&quot;port_maps_used&quot;:&quot;none&quot;}],&quot;AWUSER&quot;:[{&quot;physical_name&quot;:&quot;M_AXI_FPD_awuser&quot;,&quot;physical_left&quot;:&quot;15&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;15&quot;,&quot;logical_right&quot;:&quot;0&quot;,&quot;port_maps_used&quot;:&quot;none&quot;}],&quot;AWVALID&quot;:[{&quot;physical_name&quot;:&quot;M_AXI_FPD_awvalid&quot;,&quot;physical_left&quot;:&quot;0&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;0&quot;,&quot;logical_right&quot;:&quot;0&quot;,&quot;port_maps_used&quot;:&quot;none&quot;}],&quot;BID&quot;:[{&quot;physical_name&quot;:&quot;M_AXI_FPD_bid&quot;,&quot;physical_left&quot;:&quot;15&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;15&quot;,&quot;logical_right&quot;:&quot;0&quot;,&quot;port_maps_used&quot;:&quot;none&quot;}],&quot;BREADY&quot;:[{&quot;physical_name&quot;:&quot;M_AXI_FPD_
bready&quot;,&quot;physical_left&quot;:&quot;0&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;0&quot;,&quot;logical_right&quot;:&quot;0&quot;,&quot;port_maps_used&quot;:&quot;none&quot;}],&quot;BRESP&quot;:[{&quot;physical_name&quot;:&quot;M_AXI_FPD_bresp&quot;,&quot;physical_left&quot;:&quot;1&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;1&quot;,&quot;logical_right&quot;:&quot;0&quot;,&quot;port_maps_used&quot;:&quot;none&quot;}],&quot;BVALID&quot;:[{&quot;physical_name&quot;:&quot;M_AXI_FPD_bvalid&quot;,&quot;physical_left&quot;:&quot;0&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;0&quot;,&quot;logical_right&quot;:&quot;0&quot;,&quot;port_maps_used&quot;:&quot;none&quot;}],&quot;RDATA&quot;:[{&quot;physical_name&quot;:&quot;M_AXI_FPD_rdata&quot;,&quot;physical_left&quot;:&quot;127&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;127&quot;,&quot;logical_right&quot;:&quot;0&quot;,&quot;port_maps_used&quot;:&quot;none&quot;}],&quot;RID&quot;:[{&quot;physical_name&quot;:&quot;M_AXI_FPD_rid&quot;,&quot;physical_left&quot;:&quot;15&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;15&quot;,&quot;logical_right&quot;:&quot;0&quot;,&quot;port_maps_used&quot;:&quot;none&quot;}],&quot;RLAST&quot;:[{&quot;physical_name&quot;:&quot;M_AXI_FPD_rlast&quot;,&quot;physical_left&quot;:&quot;0&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;0&quot;,&quot;logical_right&quot;:&quot;0&quot;,&quot;port_maps_used&quot;:&quot;none&quot;}],&quot;RREADY&quot;:[{&quot;physical_name&quot;:&quot;M_AXI_FPD_rready&quot;,&quot;physical_left&quot;:&quot;0&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;0&quot;,&quot;logical_right&quot;:&quot;0&quot;,&quot;port
_maps_used&quot;:&quot;none&quot;}],&quot;RRESP&quot;:[{&quot;physical_name&quot;:&quot;M_AXI_FPD_rresp&quot;,&quot;physical_left&quot;:&quot;1&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;1&quot;,&quot;logical_right&quot;:&quot;0&quot;,&quot;port_maps_used&quot;:&quot;none&quot;}],&quot;RVALID&quot;:[{&quot;physical_name&quot;:&quot;M_AXI_FPD_rvalid&quot;,&quot;physical_left&quot;:&quot;0&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;0&quot;,&quot;logical_right&quot;:&quot;0&quot;,&quot;port_maps_used&quot;:&quot;none&quot;}],&quot;WDATA&quot;:[{&quot;physical_name&quot;:&quot;M_AXI_FPD_wdata&quot;,&quot;physical_left&quot;:&quot;127&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;127&quot;,&quot;logical_right&quot;:&quot;0&quot;,&quot;port_maps_used&quot;:&quot;none&quot;}],&quot;WLAST&quot;:[{&quot;physical_name&quot;:&quot;M_AXI_FPD_wlast&quot;,&quot;physical_left&quot;:&quot;0&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;0&quot;,&quot;logical_right&quot;:&quot;0&quot;,&quot;port_maps_used&quot;:&quot;none&quot;}],&quot;WREADY&quot;:[{&quot;physical_name&quot;:&quot;M_AXI_FPD_wready&quot;,&quot;physical_left&quot;:&quot;0&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;0&quot;,&quot;logical_right&quot;:&quot;0&quot;,&quot;port_maps_used&quot;:&quot;none&quot;}],&quot;WSTRB&quot;:[{&quot;physical_name&quot;:&quot;M_AXI_FPD_wstrb&quot;,&quot;physical_left&quot;:&quot;15&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;15&quot;,&quot;logical_right&quot;:&quot;0&quot;,&quot;port_maps_used&quot;:&quot;none&quot;}],&quot;WVALID&quot;:[{&quot;physical_name&quot;:&quot;M_AXI_FPD_wvalid&quot;,&quot;physical_left&quot;:&quot;0&quot;,&quot;p
hysical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;0&quot;,&quot;logical_right&quot;:&quot;0&quot;,&quot;port_maps_used&quot;:&quot;none&quot;}]}},&quot;RST.pl0_resetn&quot;:{&quot;vlnv&quot;:&quot;xilinx.com:signal:reset:1.0&quot;,&quot;abstraction_type&quot;:&quot;xilinx.com:signal:reset_rtl:1.0&quot;,&quot;mode&quot;:&quot;master&quot;,&quot;parameters&quot;:{&quot;INSERT_VIP&quot;:[{&quot;value&quot;:&quot;0&quot;,&quot;value_src&quot;:&quot;default&quot;,&quot;value_permission&quot;:&quot;bd&quot;,&quot;resolve_type&quot;:&quot;generated&quot;,&quot;format&quot;:&quot;long&quot;,&quot;usage&quot;:&quot;simulation.rtl&quot;,&quot;is_ips_inferred&quot;:false,&quot;is_static_object&quot;:false}],&quot;POLARITY&quot;:[{&quot;value&quot;:&quot;ACTIVE_LOW&quot;,&quot;value_src&quot;:&quot;default&quot;,&quot;value_permission&quot;:&quot;bd&quot;,&quot;resolve_type&quot;:&quot;generated&quot;,&quot;format&quot;:&quot;string&quot;,&quot;usage&quot;:&quot;none&quot;,&quot;is_ips_inferred&quot;:false,&quot;is_static_object&quot;:false}]},&quot;port_maps&quot;:{&quot;RST&quot;:[{&quot;physical_name&quot;:&quot;pl0_resetn&quot;,&quot;physical_left&quot;:&quot;0&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;0&quot;,&quot;logical_right&quot;:&quot;0&quot;,&quot;port_maps_used&quot;:&quot;none&quot;}]}}},&quot;address_spaces&quot;:{&quot;M_AXI_FPD&quot;:{&quot;range&quot;:&quot;0x100000000000&quot;,&quot;display_name&quot;:&quot;&quot;,&quot;description&quot;:&quot;&quot;,&quot;apertures&quot;:{&quot;M_AXI_FPD:APERTURE_0&quot;:[{&quot;offset&quot;:&quot;0xA4000000&quot;,&quot;range&quot;:&quot;0xC000000&quot;,&quot;display_name&quot;:&quot;APERTURE_0&quot;,&quot;description&quot;:&quot;register&quot;,&quot;message
_name&quot;:&quot;Segment&apos;M_AXI_FPD:APERTURE_0(APERTURE_0)&apos;&quot;}],&quot;M_AXI_FPD:APERTURE_1&quot;:[{&quot;offset&quot;:&quot;0xB0000000&quot;,&quot;range&quot;:&quot;0x10000000&quot;,&quot;display_name&quot;:&quot;APERTURE_1&quot;,&quot;description&quot;:&quot;register&quot;,&quot;message_name&quot;:&quot;Segment&apos;M_AXI_FPD:APERTURE_1(APERTURE_1)&apos;&quot;}],&quot;M_AXI_FPD:APERTURE_2&quot;:[{&quot;offset&quot;:&quot;0x400000000&quot;,&quot;range&quot;:&quot;0x200000000&quot;,&quot;display_name&quot;:&quot;APERTURE_2&quot;,&quot;description&quot;:&quot;register&quot;,&quot;message_name&quot;:&quot;Segment&apos;M_AXI_FPD:APERTURE_2(APERTURE_2)&apos;&quot;}],&quot;M_AXI_FPD:APERTURE_3&quot;:[{&quot;offset&quot;:&quot;0x40000000000&quot;,&quot;range&quot;:&quot;0x010000000000&quot;,&quot;display_name&quot;:&quot;APERTURE_3&quot;,&quot;description&quot;:&quot;register&quot;,&quot;message_name&quot;:&quot;Segment&apos;M_AXI_FPD:APERTURE_3(APERTURE_3)&apos;&quot;}]}}}}}"/>
          </xilinx:boundaryDescriptionInfo>
        </xilinx:componentInstanceExtensions>
      </spirit:vendorExtensions>
    </spirit:componentInstance>
  </spirit:componentInstances>
</spirit:design>
