// Seed: 1292124005
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  always_ff
  `define pp_3 0
  assign module_2.id_5 = 0;
endmodule
module module_1 (
    input wand id_0,
    output tri1 id_1,
    output tri id_2,
    output supply1 id_3,
    output tri0 id_4,
    output tri1 id_5,
    input wor id_6
);
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_8
  );
  wire id_9, \id_10 ;
  assign id_1 = id_6;
endmodule : SymbolIdentifier
module module_2 (
    output supply1 id_0,
    output supply1 id_1,
    inout tri id_2,
    input uwire id_3,
    input uwire id_4,
    input wand id_5,
    output wire id_6,
    output wand id_7,
    input uwire id_8,
    output tri0 id_9
);
  parameter id_11 = 1;
  module_0 modCall_1 (
      id_11,
      id_11
  );
endmodule
