

================================================================
== Vivado HLS Report for 'Filter2D'
================================================================
* Date:           Wed Jun  3 20:20:42 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        sobel_edge
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.869|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2083933|  2083933|  2083933|  2083933|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_height  |  2083932|  2083932|      1926|          -|          -|  1082|    no    |
        | + loop_width  |     1923|     1923|         3|          1|          1|  1922|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      4|       -|      -|    -|
|Expression       |        -|      0|       0|    810|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       0|     90|    -|
|Memory           |        3|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    117|    -|
|Register         |        -|      -|     265|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        3|      4|     265|   1017|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      1|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+---+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF| LUT| URAM|
    +--------------------------+----------------------+---------+-------+---+----+-----+
    |sobel_accel_mux_3hbi_U54  |sobel_accel_mux_3hbi  |        0|      0|  0|  15|    0|
    |sobel_accel_mux_3hbi_U55  |sobel_accel_mux_3hbi  |        0|      0|  0|  15|    0|
    |sobel_accel_mux_3hbi_U56  |sobel_accel_mux_3hbi  |        0|      0|  0|  15|    0|
    |sobel_accel_mux_3hbi_U57  |sobel_accel_mux_3hbi  |        0|      0|  0|  15|    0|
    |sobel_accel_mux_3hbi_U58  |sobel_accel_mux_3hbi  |        0|      0|  0|  15|    0|
    |sobel_accel_mux_3hbi_U59  |sobel_accel_mux_3hbi  |        0|      0|  0|  15|    0|
    +--------------------------+----------------------+---------+-------+---+----+-----+
    |Total                     |                      |        0|      0|  0|  90|    0|
    +--------------------------+----------------------+---------+-------+---+----+-----+

    * DSP48E: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |sobel_accel_mac_mpcA_U60  |sobel_accel_mac_mpcA  | i0 * i1 + i2 |
    |sobel_accel_mac_mqcK_U61  |sobel_accel_mac_mqcK  | i0 + i1 * i2 |
    |sobel_accel_mac_mrcU_U62  |sobel_accel_mac_mrcU  | i0 + i1 * i2 |
    |sobel_accel_mac_msc4_U63  |sobel_accel_mac_msc4  | i0 + i1 * i2 |
    +--------------------------+----------------------+--------------+

    * Memory: 
    +-----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory     |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |k_buf_0_val_3_U  |Filter2D_1_k_buf_eOg  |        1|  0|   0|    0|  1920|    8|     1|        15360|
    |k_buf_0_val_4_U  |Filter2D_1_k_buf_eOg  |        1|  0|   0|    0|  1920|    8|     1|        15360|
    |k_buf_0_val_5_U  |Filter2D_1_k_buf_eOg  |        1|  0|   0|    0|  1920|    8|     1|        15360|
    +-----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total            |                      |        3|  0|   0|    0|  5760|   24|     3|        46080|
    +-----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1118_4_fu_1064_p2            |     *    |      0|  0|  40|           8|           2|
    |mul_ln1118_5_fu_1077_p2            |     *    |      0|  0|  40|           8|           3|
    |ImagLoc_x_fu_676_p2                |     +    |      0|  0|  19|           2|          12|
    |add_ln118_fu_606_p2                |     +    |      0|  0|   9|           1|           2|
    |add_ln506_1_fu_482_p2              |     +    |      0|  0|  19|           3|          12|
    |add_ln506_2_fu_508_p2              |     +    |      0|  0|  19|           3|          12|
    |add_ln506_fu_418_p2                |     +    |      0|  0|  19|           2|          12|
    |add_ln507_fu_548_p2                |     +    |      0|  0|   9|           2|           2|
    |add_ln703_5_fu_1086_p2             |     +    |      0|  0|  18|          11|          11|
    |add_ln703_6_fu_1096_p2             |     +    |      0|  0|  20|          12|          12|
    |add_ln703_8_fu_1121_p2             |     +    |      0|  0|  20|          12|          12|
    |add_ln703_9_fu_1126_p2             |     +    |      0|  0|  17|          10|          10|
    |i_V_fu_362_p2                      |     +    |      0|  0|  18|          11|           1|
    |j_V_fu_654_p2                      |     +    |      0|  0|  18|          11|           1|
    |p_Val2_5_fu_1136_p2                |     +    |      0|  0|  20|          12|          12|
    |p_Val2_s_fu_1107_p2                |     +    |      0|  0|  20|          12|          12|
    |sub_ln1118_fu_1000_p2              |     -    |      0|  0|  16|           1|           9|
    |sub_ln118_fu_574_p2                |     -    |      0|  0|  11|           3|           2|
    |sub_ln142_2_fu_720_p2              |     -    |      0|  0|  19|           1|          12|
    |sub_ln142_fu_458_p2                |     -    |      0|  0|  19|           1|          12|
    |sub_ln147_fu_748_p2                |     -    |      0|  0|  20|          12|          13|
    |sub_ln507_fu_534_p2                |     -    |      0|  0|  11|           3|           2|
    |and_ln118_1_fu_444_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln118_fu_706_p2                |    and   |      0|  0|   2|           1|           1|
    |and_ln144_fu_778_p2                |    and   |      0|  0|   2|           1|           1|
    |and_ln512_fu_812_p2                |    and   |      0|  0|   2|           1|           1|
    |and_ln786_fu_1180_p2               |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0                       |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter2   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_947                   |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state3_pp0_iter0_stage0  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state4_pp0_iter1_stage0  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op158_read_state4     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op159_store_state4    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op161_store_state4    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op167_store_state4    |    and   |      0|  0|   2|           1|           1|
    |overflow_fu_1174_p2                |    and   |      0|  0|   2|           1|           1|
    |underflow_fu_1192_p2               |    and   |      0|  0|   2|           1|           1|
    |icmp_ln118_1_fu_700_p2             |   icmp   |      0|  0|  13|          12|          11|
    |icmp_ln118_fu_438_p2               |   icmp   |      0|  0|  13|          12|          11|
    |icmp_ln144_1_fu_472_p2             |   icmp   |      0|  0|  13|          12|          11|
    |icmp_ln144_fu_742_p2               |   icmp   |      0|  0|  13|          12|          11|
    |icmp_ln443_fu_356_p2               |   icmp   |      0|  0|  13|          11|          11|
    |icmp_ln444_fu_648_p2               |   icmp   |      0|  0|  13|          11|           8|
    |icmp_ln879_1_fu_402_p2             |   icmp   |      0|  0|  13|          11|           1|
    |icmp_ln879_fu_396_p2               |   icmp   |      0|  0|  13|          11|           1|
    |icmp_ln887_fu_368_p2               |   icmp   |      0|  0|  13|          11|          11|
    |icmp_ln891_fu_670_p2               |   icmp   |      0|  0|  13|          10|           1|
    |icmp_ln899_1_fu_408_p2             |   icmp   |      0|  0|  13|          11|          11|
    |icmp_ln899_fu_390_p2               |   icmp   |      0|  0|  13|          10|           1|
    |ap_block_pp0_stage0_01001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1   |    or    |      0|  0|   2|           1|           1|
    |or_ln118_fu_772_p2                 |    or    |      0|  0|   2|           1|           1|
    |or_ln340_1_fu_1204_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln340_fu_1198_p2                |    or    |      0|  0|   2|           1|           1|
    |or_ln457_fu_800_p2                 |    or    |      0|  0|   2|           1|           1|
    |or_ln785_fu_1162_p2                |    or    |      0|  0|   2|           1|           1|
    |col_buf_0_val_0_0_fu_852_p3        |  select  |      0|  0|   8|           1|           8|
    |col_buf_0_val_1_0_fu_871_p3        |  select  |      0|  0|   8|           1|           8|
    |col_buf_0_val_2_0_fu_890_p3        |  select  |      0|  0|   8|           1|           8|
    |p_dst_data_stream_V_din            |  select  |      0|  0|  16|           1|          16|
    |select_ln118_1_fu_630_p3           |  select  |      0|  0|   2|           1|           2|
    |select_ln118_3_fu_754_p3           |  select  |      0|  0|  13|           1|          13|
    |select_ln118_fu_592_p3             |  select  |      0|  0|   2|           1|           2|
    |select_ln139_1_fu_464_p3           |  select  |      0|  0|  12|           1|          12|
    |select_ln139_4_fu_584_p3           |  select  |      0|  0|   2|           1|           2|
    |select_ln139_5_fu_622_p3           |  select  |      0|  0|   2|           1|           2|
    |select_ln139_fu_726_p3             |  select  |      0|  0|  12|           1|          12|
    |select_ln340_fu_1210_p3            |  select  |      0|  0|  16|           1|          15|
    |select_ln388_fu_1218_p3            |  select  |      0|  0|  17|           1|          17|
    |select_ln507_1_fu_554_p3           |  select  |      0|  0|   2|           1|           2|
    |select_ln507_fu_540_p3             |  select  |      0|  0|   2|           1|           2|
    |src_kernel_win_0_va_23_fu_944_p3   |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_0_va_24_fu_962_p3   |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_0_va_25_fu_980_p3   |  select  |      0|  0|   8|           1|           8|
    |x_fu_784_p3                        |  select  |      0|  0|  14|           1|          14|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |xor_ln118_1_fu_568_p2              |    xor   |      0|  0|   3|           2|           3|
    |xor_ln118_6_fu_432_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln118_7_fu_612_p2              |    xor   |      0|  0|   2|           2|           2|
    |xor_ln118_8_fu_694_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln118_9_fu_766_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln457_fu_374_p2                |    xor   |      0|  0|   2|           1|           2|
    |xor_ln493_1_fu_562_p2              |    xor   |      0|  0|   2|           2|           2|
    |xor_ln493_2_fu_600_p2              |    xor   |      0|  0|   2|           2|           2|
    |xor_ln493_3_fu_638_p2              |    xor   |      0|  0|   2|           2|           2|
    |xor_ln493_fu_835_p2                |    xor   |      0|  0|   2|           2|           2|
    |xor_ln785_fu_1168_p2               |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_fu_1186_p2               |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 810|         337|         475|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2    |  15|          3|    1|          3|
    |k_buf_0_val_4_d1           |  15|          3|    8|         24|
    |k_buf_0_val_5_d1           |  15|          3|    8|         24|
    |p_dst_data_stream_V_blk_n  |   9|          2|    1|          2|
    |p_src_data_stream_V_blk_n  |   9|          2|    1|          2|
    |t_V_2_reg_317              |   9|          2|   11|         22|
    |t_V_reg_306                |   9|          2|   11|         22|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 117|         24|   43|        106|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln703_2_reg_1495               |  12|   0|   12|          0|
    |and_ln118_reg_1445                 |   1|   0|    1|          0|
    |and_ln512_reg_1479                 |   1|   0|    1|          0|
    |and_ln512_reg_1479_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_CS_fsm                          |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |i_V_reg_1387                       |  11|   0|   11|          0|
    |icmp_ln444_reg_1436                |   1|   0|    1|          0|
    |icmp_ln444_reg_1436_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln879_1_reg_1410              |   1|   0|    1|          0|
    |icmp_ln879_reg_1406                |   1|   0|    1|          0|
    |icmp_ln887_reg_1392                |   1|   0|    1|          0|
    |icmp_ln899_1_reg_1414              |   1|   0|    1|          0|
    |icmp_ln899_reg_1401                |   1|   0|    1|          0|
    |k_buf_0_val_3_addr_reg_1461        |  11|   0|   11|          0|
    |k_buf_0_val_4_addr_reg_1467        |  11|   0|   11|          0|
    |k_buf_0_val_5_addr_reg_1473        |  11|   0|   11|          0|
    |or_ln457_reg_1454                  |   1|   0|    1|          0|
    |right_border_buf_0_14_fu_172       |   8|   0|    8|          0|
    |right_border_buf_0_15_fu_176       |   8|   0|    8|          0|
    |right_border_buf_0_16_fu_180       |   8|   0|    8|          0|
    |right_border_buf_0_17_fu_184       |   8|   0|    8|          0|
    |right_border_buf_0_18_fu_188       |   8|   0|    8|          0|
    |right_border_buf_0_s_fu_168        |   8|   0|    8|          0|
    |sext_ln1118_1_reg_1358             |  10|   0|   10|          0|
    |sext_ln1118_2_reg_1363             |  11|   0|   11|          0|
    |sext_ln1118_3_reg_1373             |  10|   0|   10|          0|
    |sext_ln1118_reg_1353               |  10|   0|   10|          0|
    |src_kernel_win_0_va_18_fu_148      |   8|   0|    8|          0|
    |src_kernel_win_0_va_19_fu_152      |   8|   0|    8|          0|
    |src_kernel_win_0_va_20_fu_156      |   8|   0|    8|          0|
    |src_kernel_win_0_va_21_fu_160      |   8|   0|    8|          0|
    |src_kernel_win_0_va_22_fu_164      |   8|   0|    8|          0|
    |src_kernel_win_0_va_23_reg_1483    |   8|   0|    8|          0|
    |src_kernel_win_0_va_24_reg_1490    |   8|   0|    8|          0|
    |src_kernel_win_0_va_fu_144         |   8|   0|    8|          0|
    |t_V_2_reg_317                      |  11|   0|   11|          0|
    |t_V_reg_306                        |  11|   0|   11|          0|
    |trunc_ln458_reg_1449               |   2|   0|    2|          0|
    |xor_ln457_reg_1396                 |   1|   0|    1|          0|
    |xor_ln493_1_reg_1421               |   2|   0|    2|          0|
    |xor_ln493_2_reg_1426               |   2|   0|    2|          0|
    |xor_ln493_3_reg_1431               |   2|   0|    2|          0|
    |zext_ln1118_4_reg_1368             |   4|   0|   12|          8|
    |zext_ln1118_5_reg_1378             |   3|   0|   11|          8|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 265|   0|  281|         16|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+-------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+-----------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |         Filter2D        | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |         Filter2D        | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |         Filter2D        | return value |
|ap_done                      | out |    1| ap_ctrl_hs |         Filter2D        | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |         Filter2D        | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |         Filter2D        | return value |
|p_src_data_stream_V_dout     |  in |    8|   ap_fifo  |   p_src_data_stream_V   |    pointer   |
|p_src_data_stream_V_empty_n  |  in |    1|   ap_fifo  |   p_src_data_stream_V   |    pointer   |
|p_src_data_stream_V_read     | out |    1|   ap_fifo  |   p_src_data_stream_V   |    pointer   |
|p_dst_data_stream_V_din      | out |   16|   ap_fifo  |   p_dst_data_stream_V   |    pointer   |
|p_dst_data_stream_V_full_n   |  in |    1|   ap_fifo  |   p_dst_data_stream_V   |    pointer   |
|p_dst_data_stream_V_write    | out |    1|   ap_fifo  |   p_dst_data_stream_V   |    pointer   |
|p_kernel_val_0_V_1_read      |  in |    2|   ap_none  | p_kernel_val_0_V_1_read |    scalar    |
|p_kernel_val_0_V_2_read      |  in |    2|   ap_none  | p_kernel_val_0_V_2_read |    scalar    |
|p_kernel_val_1_V_0_read      |  in |    3|   ap_none  | p_kernel_val_1_V_0_read |    scalar    |
|p_kernel_val_1_V_2_read      |  in |    4|   ap_none  | p_kernel_val_1_V_2_read |    scalar    |
|p_kernel_val_2_V_0_read      |  in |    2|   ap_none  | p_kernel_val_2_V_0_read |    scalar    |
|p_kernel_val_2_V_1_read      |  in |    3|   ap_none  | p_kernel_val_2_V_1_read |    scalar    |
+-----------------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 6 5 
5 --> 3 
6 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va = alloca i8"   --->   Operation 7 'alloca' 'src_kernel_win_0_va' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_18 = alloca i8"   --->   Operation 8 'alloca' 'src_kernel_win_0_va_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_19 = alloca i8"   --->   Operation 9 'alloca' 'src_kernel_win_0_va_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_20 = alloca i8"   --->   Operation 10 'alloca' 'src_kernel_win_0_va_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_21 = alloca i8"   --->   Operation 11 'alloca' 'src_kernel_win_0_va_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_22 = alloca i8"   --->   Operation 12 'alloca' 'src_kernel_win_0_va_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%right_border_buf_0_s = alloca i8"   --->   Operation 13 'alloca' 'right_border_buf_0_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%right_border_buf_0_14 = alloca i8"   --->   Operation 14 'alloca' 'right_border_buf_0_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%right_border_buf_0_15 = alloca i8"   --->   Operation 15 'alloca' 'right_border_buf_0_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%right_border_buf_0_16 = alloca i8"   --->   Operation 16 'alloca' 'right_border_buf_0_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%right_border_buf_0_17 = alloca i8"   --->   Operation 17 'alloca' 'right_border_buf_0_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%right_border_buf_0_18 = alloca i8"   --->   Operation 18 'alloca' 'right_border_buf_0_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str367, i32 0, i32 0, [1 x i8]* @p_str368, [1 x i8]* @p_str369, [1 x i8]* @p_str370, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str371, [1 x i8]* @p_str372)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %p_dst_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str381, i32 0, i32 0, [1 x i8]* @p_str382, [1 x i8]* @p_str383, [1 x i8]* @p_str384, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str385, [1 x i8]* @p_str386)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_kernel_val_2_V_1_s = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %p_kernel_val_2_V_1_read)"   --->   Operation 21 'read' 'p_kernel_val_2_V_1_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_kernel_val_2_V_0_s = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %p_kernel_val_2_V_0_read)"   --->   Operation 22 'read' 'p_kernel_val_2_V_0_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_kernel_val_1_V_2_s = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %p_kernel_val_1_V_2_read)"   --->   Operation 23 'read' 'p_kernel_val_1_V_2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_kernel_val_1_V_0_s = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %p_kernel_val_1_V_0_read)"   --->   Operation 24 'read' 'p_kernel_val_1_V_0_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_kernel_val_0_V_2_s = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %p_kernel_val_0_V_2_read)"   --->   Operation 25 'read' 'p_kernel_val_0_V_2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_kernel_val_0_V_1_s = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %p_kernel_val_0_V_1_read)"   --->   Operation 26 'read' 'p_kernel_val_0_V_1_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.35ns)   --->   "%k_buf_0_val_3 = alloca [1920 x i8], align 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:400->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 27 'alloca' 'k_buf_0_val_3' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 28 [1/1] (1.35ns)   --->   "%k_buf_0_val_4 = alloca [1920 x i8], align 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:400->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 28 'alloca' 'k_buf_0_val_4' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 29 [1/1] (1.35ns)   --->   "%k_buf_0_val_5 = alloca [1920 x i8], align 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:400->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 29 'alloca' 'k_buf_0_val_5' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%rbegin_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([64 x i8]* @hls_KD_KD_LineBuffe) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:627->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:400->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 30 'specregionbegin' 'rbegin_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%rend_i_i_0 = call i32 (...)* @_ssdm_op_SpecRegionEnd([64 x i8]* @hls_KD_KD_LineBuffe, i32 %rbegin_i_i) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:627->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:400->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 31 'specregionend' 'rend_i_i_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i2 %p_kernel_val_0_V_1_s to i10" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 32 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i2 %p_kernel_val_0_V_2_s to i10" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 33 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i3 %p_kernel_val_1_V_0_s to i11" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 34 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln1118_4 = zext i4 %p_kernel_val_1_V_2_s to i12" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 35 'zext' 'zext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i2 %p_kernel_val_2_V_0_s to i10" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 36 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln1118_5 = zext i3 %p_kernel_val_2_V_1_s to i11" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 37 'zext' 'zext_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.75ns)   --->   "br label %0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:443->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 38 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 2.57>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%t_V = phi i11 [ 0, %"hls::LineBuffer<6, 1920, unsigned char, 0>::LineBuffer.1.region" ], [ %i_V, %loop_height_end ]"   --->   Operation 39 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln443 = zext i11 %t_V to i12" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:443->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 40 'zext' 'zext_ln443' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.85ns)   --->   "%icmp_ln443 = icmp eq i11 %t_V, -966" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:443->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 41 'icmp' 'icmp_ln443' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1082, i64 1082, i64 0)"   --->   Operation 42 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.94ns)   --->   "%i_V = add i11 %t_V, 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:443->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 43 'add' 'i_V' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %icmp_ln443, label %"filter<0, 3, ap_int<8>, int, 1080, 1920, 3, 3>.exit", label %loop_height_begin" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:443->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str9) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:443->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 45 'specloopname' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:443->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 46 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.85ns)   --->   "%icmp_ln887 = icmp ult i11 %t_V, -968" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:492->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 47 'icmp' 'icmp_ln887' <Predicate = (!icmp_ln443)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.33ns)   --->   "%xor_ln457 = xor i1 %icmp_ln887, true" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:457->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 48 'xor' 'xor_ln457' <Predicate = (!icmp_ln443)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %t_V, i32 1, i32 10)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:466->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 49 'partselect' 'tmp' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.85ns)   --->   "%icmp_ln899 = icmp ne i10 %tmp, 0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:466->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 50 'icmp' 'icmp_ln899' <Predicate = (!icmp_ln443)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.85ns)   --->   "%icmp_ln879 = icmp eq i11 %t_V, 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:471->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 51 'icmp' 'icmp_ln879' <Predicate = (!icmp_ln443)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.85ns)   --->   "%icmp_ln879_1 = icmp eq i11 %t_V, 0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:471->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 52 'icmp' 'icmp_ln879_1' <Predicate = (!icmp_ln443)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.85ns)   --->   "%icmp_ln899_1 = icmp ugt i11 %t_V, -968" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:502->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 53 'icmp' 'icmp_ln899_1' <Predicate = (!icmp_ln443)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln506 = trunc i11 %t_V to i2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 54 'trunc' 'trunc_ln506' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.94ns)   --->   "%add_ln506 = add i12 -1, %zext_ln443" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 55 'add' 'add_ln506' <Predicate = (!icmp_ln443)> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_1)   --->   "%tmp_28 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln506, i32 11)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 56 'bitselect' 'tmp_28' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_1)   --->   "%xor_ln118_6 = xor i1 %tmp_28, true" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 57 'xor' 'xor_ln118_6' <Predicate = (!icmp_ln443)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.86ns)   --->   "%icmp_ln118 = icmp slt i12 %add_ln506, 1080" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 58 'icmp' 'icmp_ln118' <Predicate = (!icmp_ln443)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_1)   --->   "%and_ln118_1 = and i1 %icmp_ln118, %xor_ln118_6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 59 'and' 'and_ln118_1' <Predicate = (!icmp_ln443)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_29 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln506, i32 11)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 60 'bitselect' 'tmp_29' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.94ns)   --->   "%sub_ln142 = sub i12 1, %zext_ln443" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgbase.h:142->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 61 'sub' 'sub_ln142' <Predicate = (!icmp_ln443)> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.43ns)   --->   "%select_ln139_1 = select i1 %tmp_29, i12 %sub_ln142, i12 %add_ln506" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 62 'select' 'select_ln139_1' <Predicate = (!icmp_ln443)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.86ns)   --->   "%icmp_ln144_1 = icmp slt i12 %select_ln139_1, 1080" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgbase.h:144->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 63 'icmp' 'icmp_ln144_1' <Predicate = (!icmp_ln443)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln147 = trunc i12 %select_ln139_1 to i2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgbase.h:147->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 64 'trunc' 'trunc_ln147' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.94ns)   --->   "%add_ln506_1 = add i12 -2, %zext_ln443" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 65 'add' 'add_ln506_1' <Predicate = (!icmp_ln443)> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_2)   --->   "%tmp_30 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln506_1, i32 11)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 66 'bitselect' 'tmp_30' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_2)   --->   "%tmp_31 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln506_1, i32 11)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 67 'bitselect' 'tmp_31' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln142 = trunc i11 %t_V to i2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgbase.h:142->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 68 'trunc' 'trunc_ln142' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.94ns)   --->   "%add_ln506_2 = add i12 -3, %zext_ln443" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 69 'add' 'add_ln506_2' <Predicate = (!icmp_ln443)> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_3)   --->   "%tmp_32 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln506_2, i32 11)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 70 'bitselect' 'tmp_32' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_3)   --->   "%tmp_33 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln506_2, i32 11)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 71 'bitselect' 'tmp_33' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_3)   --->   "%trunc_ln142_2 = trunc i11 %t_V to i2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgbase.h:142->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 72 'trunc' 'trunc_ln142_2' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.62ns)   --->   "%sub_ln507 = sub i2 -2, %trunc_ln147" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:507->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 73 'sub' 'sub_ln507' <Predicate = (!icmp_ln443)> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_1)   --->   "%select_ln507 = select i1 %icmp_ln144_1, i2 %trunc_ln147, i2 %sub_ln507" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:507->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 74 'select' 'select_ln507' <Predicate = (!icmp_ln443)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.62ns)   --->   "%add_ln507 = add i2 -1, %trunc_ln506" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:507->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 75 'add' 'add_ln507' <Predicate = (!icmp_ln443)> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_1)   --->   "%select_ln507_1 = select i1 %and_ln118_1, i2 %add_ln507, i2 %select_ln507" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:507->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 76 'select' 'select_ln507_1' <Predicate = (!icmp_ln443)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.33ns) (out node of the LUT)   --->   "%xor_ln493_1 = xor i2 %select_ln507_1, -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:493->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:501->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:507->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 77 'xor' 'xor_ln493_1' <Predicate = (!icmp_ln443)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_2)   --->   "%xor_ln118_1 = xor i2 %trunc_ln506, -2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 78 'xor' 'xor_ln118_1' <Predicate = (!icmp_ln443)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.62ns)   --->   "%sub_ln118 = sub i2 -2, %trunc_ln142" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 79 'sub' 'sub_ln118' <Predicate = (!icmp_ln443)> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_2)   --->   "%trunc_ln118 = trunc i12 %add_ln506_1 to i2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 80 'trunc' 'trunc_ln118' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_2)   --->   "%select_ln139_4 = select i1 %tmp_31, i2 %sub_ln118, i2 %trunc_ln118" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 81 'select' 'select_ln139_4' <Predicate = (!icmp_ln443)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_2)   --->   "%select_ln118 = select i1 %tmp_30, i2 %select_ln139_4, i2 %xor_ln118_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 82 'select' 'select_ln118' <Predicate = (!icmp_ln443)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.33ns) (out node of the LUT)   --->   "%xor_ln493_2 = xor i2 %select_ln118, -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:493->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:501->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:507->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 83 'xor' 'xor_ln493_2' <Predicate = (!icmp_ln443)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.62ns)   --->   "%add_ln118 = add i2 1, %trunc_ln506" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 84 'add' 'add_ln118' <Predicate = (!icmp_ln443)> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_3)   --->   "%xor_ln118_7 = xor i2 %trunc_ln142_2, -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 85 'xor' 'xor_ln118_7' <Predicate = (!icmp_ln443)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_3)   --->   "%trunc_ln118_2 = trunc i12 %add_ln506_2 to i2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 86 'trunc' 'trunc_ln118_2' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_3)   --->   "%select_ln139_5 = select i1 %tmp_33, i2 %xor_ln118_7, i2 %trunc_ln118_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 87 'select' 'select_ln139_5' <Predicate = (!icmp_ln443)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_3)   --->   "%select_ln118_1 = select i1 %tmp_32, i2 %select_ln139_5, i2 %add_ln118" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 88 'select' 'select_ln118_1' <Predicate = (!icmp_ln443)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.33ns) (out node of the LUT)   --->   "%xor_ln493_3 = xor i2 %select_ln118_1, -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:493->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:501->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:507->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 89 'xor' 'xor_ln493_3' <Predicate = (!icmp_ln443)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.75ns)   --->   "br label %1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 90 'br' <Predicate = (!icmp_ln443)> <Delay = 0.75>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "ret void" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1290]   --->   Operation 91 'ret' <Predicate = (icmp_ln443)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.41>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%t_V_2 = phi i11 [ 0, %loop_height_begin ], [ %j_V, %loop_width_end ]"   --->   Operation 92 'phi' 't_V_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln444 = zext i11 %t_V_2 to i12" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 93 'zext' 'zext_ln444' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.85ns)   --->   "%icmp_ln444 = icmp eq i11 %t_V_2, -126" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 94 'icmp' 'icmp_ln444' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.94ns)   --->   "%j_V = add i11 %t_V_2, 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 95 'add' 'j_V' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_34 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %t_V_2, i32 1, i32 10)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 96 'partselect' 'tmp_34' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.85ns)   --->   "%icmp_ln891 = icmp ne i10 %tmp_34, 0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 97 'icmp' 'icmp_ln891' <Predicate = (!icmp_ln444)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.94ns)   --->   "%ImagLoc_x = add i12 -1, %zext_ln444" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:451->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 98 'add' 'ImagLoc_x' <Predicate = (!icmp_ln444)> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node x)   --->   "%sext_ln451 = sext i12 %ImagLoc_x to i13" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:451->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 99 'sext' 'sext_ln451' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_35 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %ImagLoc_x, i32 11)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 100 'bitselect' 'tmp_35' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node and_ln118)   --->   "%xor_ln118_8 = xor i1 %tmp_35, true" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 101 'xor' 'xor_ln118_8' <Predicate = (!icmp_ln444)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.86ns)   --->   "%icmp_ln118_1 = icmp slt i12 %ImagLoc_x, 1920" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 102 'icmp' 'icmp_ln118_1' <Predicate = (!icmp_ln444)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln118 = and i1 %icmp_ln118_1, %xor_ln118_8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 103 'and' 'and_ln118' <Predicate = (!icmp_ln444)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_36 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %ImagLoc_x, i32 11)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 104 'bitselect' 'tmp_36' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.94ns)   --->   "%sub_ln142_2 = sub i12 1, %zext_ln444" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgbase.h:142->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 105 'sub' 'sub_ln142_2' <Predicate = (!icmp_ln444)> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.43ns)   --->   "%select_ln139 = select i1 %tmp_36, i12 %sub_ln142_2, i12 %ImagLoc_x" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 106 'select' 'select_ln139' <Predicate = (!icmp_ln444)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node x)   --->   "%sext_ln139 = sext i12 %select_ln139 to i14" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 107 'sext' 'sext_ln139' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln139_1 = sext i12 %select_ln139 to i13" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 108 'sext' 'sext_ln139_1' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.86ns)   --->   "%icmp_ln144 = icmp slt i12 %select_ln139, 1920" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgbase.h:144->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 109 'icmp' 'icmp_ln144' <Predicate = (!icmp_ln444)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.97ns)   --->   "%sub_ln147 = sub i13 3838, %sext_ln139_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgbase.h:147->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 110 'sub' 'sub_ln147' <Predicate = (!icmp_ln444)> <Delay = 0.97> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node x)   --->   "%select_ln118_3 = select i1 %and_ln118, i13 %sext_ln451, i13 %sub_ln147" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 111 'select' 'select_ln118_3' <Predicate = (!icmp_ln444)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node x)   --->   "%zext_ln118 = zext i13 %select_ln118_3 to i14" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 112 'zext' 'zext_ln118' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node and_ln144)   --->   "%xor_ln118_9 = xor i1 %icmp_ln118_1, true" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 113 'xor' 'xor_ln118_9' <Predicate = (!icmp_ln444)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node and_ln144)   --->   "%or_ln118 = or i1 %tmp_35, %xor_ln118_9" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 114 'or' 'or_ln118' <Predicate = (!icmp_ln444)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln144 = and i1 %icmp_ln144, %or_ln118" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgbase.h:144->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 115 'and' 'and_ln144' <Predicate = (!icmp_ln444)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.48ns) (out node of the LUT)   --->   "%x = select i1 %and_ln144, i14 %sext_ln139, i14 %zext_ln118" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgbase.h:144->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 116 'select' 'x' <Predicate = (!icmp_ln444)> <Delay = 0.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln144 = sext i14 %x to i32" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgbase.h:144->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 117 'sext' 'sext_ln144' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln458 = trunc i14 %x to i2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 118 'trunc' 'trunc_ln458' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.33ns)   --->   "%or_ln457 = or i1 %icmp_ln118_1, %xor_ln457" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:457->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 119 'or' 'or_ln457' <Predicate = (!icmp_ln444)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln835 = zext i32 %sext_ln144 to i64" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:835->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:843->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:460->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 120 'zext' 'zext_ln835' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%k_buf_0_val_3_addr = getelementptr [1920 x i8]* %k_buf_0_val_3, i64 0, i64 %zext_ln835" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:835->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:843->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:460->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 121 'getelementptr' 'k_buf_0_val_3_addr' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_3 : Operation 122 [2/2] (1.35ns)   --->   "%k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:460->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 122 'load' 'k_buf_0_val_3_load' <Predicate = (!icmp_ln444)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%k_buf_0_val_4_addr = getelementptr [1920 x i8]* %k_buf_0_val_4, i64 0, i64 %zext_ln835" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:835->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:843->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:460->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 123 'getelementptr' 'k_buf_0_val_4_addr' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_3 : Operation 124 [2/2] (1.35ns)   --->   "%k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:460->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 124 'load' 'k_buf_0_val_4_load' <Predicate = (!icmp_ln444)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%k_buf_0_val_5_addr = getelementptr [1920 x i8]* %k_buf_0_val_5, i64 0, i64 %zext_ln835" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:835->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:843->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:460->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 125 'getelementptr' 'k_buf_0_val_5_addr' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_3 : Operation 126 [2/2] (1.35ns)   --->   "%k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:460->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 126 'load' 'k_buf_0_val_5_load' <Predicate = (!icmp_ln444)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "br i1 %and_ln118, label %2, label %._crit_edge476.i_ifconv" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:465->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 127 'br' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "br i1 %icmp_ln899, label %3, label %borderInterpolate.exit493.i.0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:466->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 128 'br' <Predicate = (!icmp_ln444 & and_ln118)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879, label %"operator().exit536.i.0", label %._crit_edge478.i.0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:471->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 129 'br' <Predicate = (!icmp_ln444 & and_ln118 & !icmp_ln899)> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879_1, label %"operator().exit536.i.1", label %._crit_edge478.i.1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:471->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 130 'br' <Predicate = (!icmp_ln444 & and_ln118 & !icmp_ln899)> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879, label %"operator().exit536.i.2", label %._crit_edge478.i.2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:471->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 131 'br' <Predicate = (!icmp_ln444 & and_ln118 & !icmp_ln899)> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "br label %._crit_edge476.i_ifconv"   --->   Operation 132 'br' <Predicate = (!icmp_ln444 & and_ln118 & !icmp_ln899)> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887, label %.preheader460.i.preheader.0, label %._crit_edge476.i_ifconv" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:475->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 133 'br' <Predicate = (!icmp_ln444 & and_ln118 & icmp_ln899)> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.33ns)   --->   "%and_ln512 = and i1 %icmp_ln899, %icmp_ln891" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 134 'and' 'and_ln512' <Predicate = (!icmp_ln444)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "br i1 %and_ln512, label %.preheader.0_ifconv, label %loop_width_end" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 135 'br' <Predicate = (!icmp_ln444)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.86>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%right_border_buf_0_19 = load i8* %right_border_buf_0_18"   --->   Operation 136 'load' 'right_border_buf_0_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1922, i64 1922, i64 0)"   --->   Operation 137 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "br i1 %icmp_ln444, label %loop_height_end, label %loop_width_begin" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 138 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%right_border_buf_0_20 = load i8* %right_border_buf_0_s" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 139 'load' 'right_border_buf_0_20' <Predicate = (!icmp_ln444 & !or_ln457)> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%right_border_buf_0_21 = load i8* %right_border_buf_0_14" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 140 'load' 'right_border_buf_0_21' <Predicate = (!icmp_ln444 & !or_ln457)> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%right_border_buf_0_22 = load i8* %right_border_buf_0_15" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 141 'load' 'right_border_buf_0_22' <Predicate = (!icmp_ln444 & !or_ln457)> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%right_border_buf_0_23 = load i8* %right_border_buf_0_16" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 142 'load' 'right_border_buf_0_23' <Predicate = (!icmp_ln444 & !or_ln457)> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%right_border_buf_0_24 = load i8* %right_border_buf_0_17" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 143 'load' 'right_border_buf_0_24' <Predicate = (!icmp_ln444 & !or_ln457)> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str10) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 144 'specloopname' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str10)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 145 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:448->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 146 'specpipeline' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str37) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:450->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 147 'specloopname' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_4 : Operation 148 [1/2] (1.35ns)   --->   "%k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:460->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 148 'load' 'k_buf_0_val_3_load' <Predicate = (!icmp_ln444)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_4 : Operation 149 [1/1] (0.33ns)   --->   "%xor_ln493 = xor i2 %trunc_ln458, -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:493->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:501->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 149 'xor' 'xor_ln493' <Predicate = (!icmp_ln444)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 150 [1/1] (0.57ns)   --->   "%tmp_4 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_20, i8 %right_border_buf_0_21, i8 undef, i2 %xor_ln493)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 150 'mux' 'tmp_4' <Predicate = (!icmp_ln444 & !or_ln457)> <Delay = 0.57> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 151 [1/1] (0.44ns)   --->   "%col_buf_0_val_0_0 = select i1 %or_ln457, i8 %k_buf_0_val_3_load, i8 %tmp_4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:457->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 151 'select' 'col_buf_0_val_0_0' <Predicate = (!icmp_ln444)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 152 [1/2] (1.35ns)   --->   "%k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:460->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 152 'load' 'k_buf_0_val_4_load' <Predicate = (!icmp_ln444)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_4 : Operation 153 [1/1] (0.57ns)   --->   "%tmp_5 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_23, i8 %right_border_buf_0_24, i8 undef, i2 %xor_ln493)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 153 'mux' 'tmp_5' <Predicate = (!icmp_ln444 & !or_ln457)> <Delay = 0.57> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 154 [1/1] (0.44ns)   --->   "%col_buf_0_val_1_0 = select i1 %or_ln457, i8 %k_buf_0_val_4_load, i8 %tmp_5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:457->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 154 'select' 'col_buf_0_val_1_0' <Predicate = (!icmp_ln444)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 155 [1/2] (1.35ns)   --->   "%k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:460->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 155 'load' 'k_buf_0_val_5_load' <Predicate = (!icmp_ln444)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_4 : Operation 156 [1/1] (0.57ns)   --->   "%tmp_6 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_19, i8 %right_border_buf_0_22, i8 undef, i2 %xor_ln493)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 156 'mux' 'tmp_6' <Predicate = (!icmp_ln444 & !or_ln457)> <Delay = 0.57> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 157 [1/1] (0.44ns)   --->   "%col_buf_0_val_2_0 = select i1 %or_ln457, i8 %k_buf_0_val_5_load, i8 %tmp_6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:457->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 157 'select' 'col_buf_0_val_2_0' <Predicate = (!icmp_ln444)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 158 [1/1] (2.16ns)   --->   "%tmp_43 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:468->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 158 'read' 'tmp_43' <Predicate = (!icmp_ln444 & and_ln118 & !icmp_ln899)> <Delay = 2.16> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 159 [1/1] (1.35ns)   --->   "store i8 %tmp_43, i8* %k_buf_0_val_5_addr, align 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:472->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 159 'store' <Predicate = (!icmp_ln444 & and_ln118 & !icmp_ln899 & icmp_ln879)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "br label %._crit_edge478.i.0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:473->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 160 'br' <Predicate = (!icmp_ln444 & and_ln118 & !icmp_ln899 & icmp_ln879)> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (1.35ns)   --->   "store i8 %tmp_43, i8* %k_buf_0_val_4_addr, align 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:472->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 161 'store' <Predicate = (!icmp_ln444 & and_ln118 & !icmp_ln899 & icmp_ln879_1)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "br label %._crit_edge478.i.1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:473->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 162 'br' <Predicate = (!icmp_ln444 & and_ln118 & !icmp_ln899 & icmp_ln879_1)> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (1.35ns)   --->   "store i8 %tmp_43, i8* %k_buf_0_val_3_addr, align 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:472->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 163 'store' <Predicate = (!icmp_ln444 & and_ln118 & !icmp_ln899 & icmp_ln879)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "br label %._crit_edge478.i.2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:473->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 164 'br' <Predicate = (!icmp_ln444 & and_ln118 & !icmp_ln899 & icmp_ln879)> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%right_border_buf_0_25 = load i8* %right_border_buf_0_s" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:495->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 165 'load' 'right_border_buf_0_25' <Predicate = (!icmp_ln444 & and_ln118 & icmp_ln899 & icmp_ln887)> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "%right_border_buf_0_26 = load i8* %right_border_buf_0_16" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:495->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 166 'load' 'right_border_buf_0_26' <Predicate = (!icmp_ln444 & and_ln118 & icmp_ln899 & icmp_ln887)> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (1.35ns)   --->   "store i8 %k_buf_0_val_4_load, i8* %k_buf_0_val_5_addr, align 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:489->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 167 'store' <Predicate = (!icmp_ln444 & and_ln118 & icmp_ln899 & icmp_ln887)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_4 : Operation 168 [1/1] (1.35ns)   --->   "store i8 %k_buf_0_val_3_load, i8* %k_buf_0_val_4_addr, align 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:489->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 168 'store' <Predicate = (!icmp_ln444 & and_ln118 & icmp_ln899 & icmp_ln887)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_4 : Operation 169 [1/1] (2.16ns)   --->   "%tmp_38 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:493->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 169 'read' 'tmp_38' <Predicate = (!icmp_ln444 & and_ln118 & icmp_ln899 & icmp_ln887)> <Delay = 2.16> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 170 [1/1] (1.35ns)   --->   "store i8 %tmp_38, i8* %k_buf_0_val_3_addr, align 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:493->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 170 'store' <Predicate = (!icmp_ln444 & and_ln118 & icmp_ln899 & icmp_ln887)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_2_0, i8* %right_border_buf_0_18" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:495->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 171 'store' <Predicate = (!icmp_ln444 & and_ln118 & icmp_ln899 & icmp_ln887)> <Delay = 0.00>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_0_26, i8* %right_border_buf_0_17" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:495->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 172 'store' <Predicate = (!icmp_ln444 & and_ln118 & icmp_ln899 & icmp_ln887)> <Delay = 0.00>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_1_0, i8* %right_border_buf_0_16" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:495->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 173 'store' <Predicate = (!icmp_ln444 & and_ln118 & icmp_ln899 & icmp_ln887)> <Delay = 0.00>
ST_4 : Operation 174 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_0_19, i8* %right_border_buf_0_15" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:495->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 174 'store' <Predicate = (!icmp_ln444 & and_ln118 & icmp_ln899 & icmp_ln887)> <Delay = 0.00>
ST_4 : Operation 175 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_0_25, i8* %right_border_buf_0_14" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:495->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 175 'store' <Predicate = (!icmp_ln444 & and_ln118 & icmp_ln899 & icmp_ln887)> <Delay = 0.00>
ST_4 : Operation 176 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_0_0, i8* %right_border_buf_0_s" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:495->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 176 'store' <Predicate = (!icmp_ln444 & and_ln118 & icmp_ln899 & icmp_ln887)> <Delay = 0.00>
ST_4 : Operation 177 [1/1] (0.00ns)   --->   "br label %._crit_edge476.i_ifconv" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:495->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 177 'br' <Predicate = (!icmp_ln444 & and_ln118 & icmp_ln899 & icmp_ln887)> <Delay = 0.00>
ST_4 : Operation 178 [1/1] (0.57ns)   --->   "%tmp_7 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %xor_ln493_1)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:507->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 178 'mux' 'tmp_7' <Predicate = (!icmp_ln444 & icmp_ln899_1)> <Delay = 0.57> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 179 [1/1] (0.44ns)   --->   "%src_kernel_win_0_va_23 = select i1 %icmp_ln899_1, i8 %tmp_7, i8 %col_buf_0_val_0_0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:502->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 179 'select' 'src_kernel_win_0_va_23' <Predicate = (!icmp_ln444)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 180 [1/1] (0.57ns)   --->   "%tmp_8 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %xor_ln493_2)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:507->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 180 'mux' 'tmp_8' <Predicate = (!icmp_ln444 & icmp_ln899_1)> <Delay = 0.57> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 181 [1/1] (0.44ns)   --->   "%src_kernel_win_0_va_24 = select i1 %icmp_ln899_1, i8 %tmp_8, i8 %col_buf_0_val_1_0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:502->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 181 'select' 'src_kernel_win_0_va_24' <Predicate = (!icmp_ln444)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 182 [1/1] (0.57ns)   --->   "%tmp_9 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %xor_ln493_3)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:507->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 182 'mux' 'tmp_9' <Predicate = (!icmp_ln444 & icmp_ln899_1)> <Delay = 0.57> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 183 [1/1] (0.44ns)   --->   "%src_kernel_win_0_va_25 = select i1 %icmp_ln899_1, i8 %tmp_9, i8 %col_buf_0_val_2_0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:502->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 183 'select' 'src_kernel_win_0_va_25' <Predicate = (!icmp_ln444)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 184 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_28 = load i8* %src_kernel_win_0_va_20" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 184 'load' 'src_kernel_win_0_va_28' <Predicate = (!icmp_ln444 & and_ln512)> <Delay = 0.00>
ST_4 : Operation 185 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_29 = load i8* %src_kernel_win_0_va_21" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 185 'load' 'src_kernel_win_0_va_29' <Predicate = (!icmp_ln444 & and_ln512)> <Delay = 0.00>
ST_4 : Operation 186 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_30 = load i8* %src_kernel_win_0_va_22" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 186 'load' 'src_kernel_win_0_va_30' <Predicate = (!icmp_ln444 & and_ln512)> <Delay = 0.00>
ST_4 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i8 %src_kernel_win_0_va_30 to i9" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 187 'zext' 'zext_ln1118' <Predicate = (!icmp_ln444 & and_ln512)> <Delay = 0.00>
ST_4 : Operation 188 [1/1] (0.90ns)   --->   "%sub_ln1118 = sub i9 0, %zext_ln1118" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 188 'sub' 'sub_ln1118' <Predicate = (!icmp_ln444 & and_ln512)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i9 %sub_ln1118 to i11" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 189 'sext' 'sext_ln1118_4' <Predicate = (!icmp_ln444 & and_ln512)> <Delay = 0.00>
ST_4 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln1118_1 = zext i8 %src_kernel_win_0_va_29 to i10" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 190 'zext' 'zext_ln1118_1' <Predicate = (!icmp_ln444 & and_ln512)> <Delay = 0.00>
ST_4 : Operation 191 [1/1] (0.63ns) (grouped into DSP with root node add_ln703)   --->   "%mul_ln1118 = mul i10 %zext_ln1118_1, %sext_ln1118" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 191 'mul' 'mul_ln1118' <Predicate = (!icmp_ln444 & and_ln512)> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 0.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 192 [1/1] (0.00ns) (grouped into DSP with root node add_ln703)   --->   "%sext_ln1118_5 = sext i10 %mul_ln1118 to i11" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 192 'sext' 'sext_ln1118_5' <Predicate = (!icmp_ln444 & and_ln512)> <Delay = 0.00>
ST_4 : Operation 193 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln703 = add i11 %sext_ln1118_5, %sext_ln1118_4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 193 'add' 'add_ln703' <Predicate = (!icmp_ln444 & and_ln512)> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 0.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln1118_2 = zext i8 %src_kernel_win_0_va_25 to i10" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 194 'zext' 'zext_ln1118_2' <Predicate = (!icmp_ln444 & and_ln512)> <Delay = 0.00>
ST_4 : Operation 195 [1/1] (0.63ns) (grouped into DSP with root node add_ln703_1)   --->   "%mul_ln1118_1 = mul i10 %zext_ln1118_2, %sext_ln1118_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 195 'mul' 'mul_ln1118_1' <Predicate = (!icmp_ln444 & and_ln512)> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 0.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 196 [1/1] (0.00ns) (grouped into DSP with root node add_ln703_1)   --->   "%sext_ln703 = sext i10 %mul_ln1118_1 to i11" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 196 'sext' 'sext_ln703' <Predicate = (!icmp_ln444 & and_ln512)> <Delay = 0.00>
ST_4 : Operation 197 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln703_1 = add i11 %add_ln703, %sext_ln703" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 197 'add' 'add_ln703_1' <Predicate = (!icmp_ln444 & and_ln512)> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 0.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i11 %add_ln703_1 to i12" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 198 'sext' 'sext_ln703_1' <Predicate = (!icmp_ln444 & and_ln512)> <Delay = 0.00>
ST_4 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln1118_3 = zext i8 %src_kernel_win_0_va_28 to i11" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 199 'zext' 'zext_ln1118_3' <Predicate = (!icmp_ln444 & and_ln512)> <Delay = 0.00>
ST_4 : Operation 200 [1/1] (0.63ns) (grouped into DSP with root node add_ln703_2)   --->   "%mul_ln1118_2 = mul i11 %zext_ln1118_3, %sext_ln1118_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 200 'mul' 'mul_ln1118_2' <Predicate = (!icmp_ln444 & and_ln512)> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 0.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 201 [1/1] (0.00ns) (grouped into DSP with root node add_ln703_2)   --->   "%sext_ln703_2 = sext i11 %mul_ln1118_2 to i12" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 201 'sext' 'sext_ln703_2' <Predicate = (!icmp_ln444 & and_ln512)> <Delay = 0.00>
ST_4 : Operation 202 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln703_2 = add i12 %sext_ln703_1, %sext_ln703_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 202 'add' 'add_ln703_2' <Predicate = (!icmp_ln444 & and_ln512)> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 0.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 203 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_32 = load i8* %src_kernel_win_0_va_19" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 203 'load' 'src_kernel_win_0_va_32' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_4 : Operation 204 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_33 = load i8* %src_kernel_win_0_va_21" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 204 'load' 'src_kernel_win_0_va_33' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_4 : Operation 205 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_33, i8* %src_kernel_win_0_va_22" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 205 'store' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_4 : Operation 206 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_25, i8* %src_kernel_win_0_va_21" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 206 'store' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_4 : Operation 207 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_32, i8* %src_kernel_win_0_va_20" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 207 'store' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_4 : Operation 208 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_24, i8* %src_kernel_win_0_va_19" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 208 'store' <Predicate = (!icmp_ln444)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.81>
ST_5 : Operation 209 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_26 = load i8* %src_kernel_win_0_va" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 209 'load' 'src_kernel_win_0_va_26' <Predicate = (and_ln512)> <Delay = 0.00>
ST_5 : Operation 210 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_27 = load i8* %src_kernel_win_0_va_18" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 210 'load' 'src_kernel_win_0_va_27' <Predicate = (and_ln512)> <Delay = 0.00>
ST_5 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln1118_6 = zext i8 %src_kernel_win_0_va_24 to i12" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 211 'zext' 'zext_ln1118_6' <Predicate = (and_ln512)> <Delay = 0.00>
ST_5 : Operation 212 [1/1] (0.63ns) (grouped into DSP with root node add_ln703_3)   --->   "%mul_ln1118_3 = mul i12 %zext_ln1118_6, %zext_ln1118_4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 212 'mul' 'mul_ln1118_3' <Predicate = (and_ln512)> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 0.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln1118_7 = zext i8 %src_kernel_win_0_va_27 to i10" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 213 'zext' 'zext_ln1118_7' <Predicate = (and_ln512)> <Delay = 0.00>
ST_5 : Operation 214 [1/1] (2.17ns)   --->   "%mul_ln1118_4 = mul i10 %zext_ln1118_7, %sext_ln1118_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 214 'mul' 'mul_ln1118_4' <Predicate = (and_ln512)> <Delay = 2.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 215 [1/1] (0.00ns)   --->   "%sext_ln703_3 = sext i10 %mul_ln1118_4 to i11" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 215 'sext' 'sext_ln703_3' <Predicate = (and_ln512)> <Delay = 0.00>
ST_5 : Operation 216 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln703_3 = add i12 %add_ln703_2, %mul_ln1118_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 216 'add' 'add_ln703_3' <Predicate = (and_ln512)> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 0.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln1118_8 = zext i8 %src_kernel_win_0_va_26 to i11" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 217 'zext' 'zext_ln1118_8' <Predicate = (and_ln512)> <Delay = 0.00>
ST_5 : Operation 218 [1/1] (2.17ns)   --->   "%mul_ln1118_5 = mul i11 %zext_ln1118_8, %zext_ln1118_5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 218 'mul' 'mul_ln1118_5' <Predicate = (and_ln512)> <Delay = 2.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i11 %mul_ln1118_5 to i12" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 219 'zext' 'zext_ln703' <Predicate = (and_ln512)> <Delay = 0.00>
ST_5 : Operation 220 [1/1] (0.94ns)   --->   "%add_ln703_5 = add i11 %mul_ln1118_5, %sext_ln703_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 220 'add' 'add_ln703_5' <Predicate = (and_ln512)> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 221 [1/1] (0.00ns)   --->   "%sext_ln703_4 = sext i11 %add_ln703_5 to i12" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 221 'sext' 'sext_ln703_4' <Predicate = (and_ln512)> <Delay = 0.00>
ST_5 : Operation 222 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_6 = add i12 %sext_ln703_4, %add_ln703_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 222 'add' 'add_ln703_6' <Predicate = (and_ln512)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln703_1 = zext i8 %src_kernel_win_0_va_23 to i10" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 223 'zext' 'zext_ln703_1' <Predicate = (and_ln512)> <Delay = 0.00>
ST_5 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln703_2 = zext i8 %src_kernel_win_0_va_23 to i12" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 224 'zext' 'zext_ln703_2' <Predicate = (and_ln512)> <Delay = 0.00>
ST_5 : Operation 225 [1/1] (1.02ns) (root node of TernaryAdder)   --->   "%p_Val2_s = add i12 %add_ln703_6, %zext_ln703_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 225 'add' 'p_Val2_s' <Predicate = (and_ln512)> <Delay = 1.02> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 226 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_Val2_s, i32 11)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:349->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 226 'bitselect' 'p_Result_s' <Predicate = (and_ln512)> <Delay = 0.00>
ST_5 : Operation 227 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_8 = add i12 %add_ln703_3, %zext_ln703" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:349->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 227 'add' 'add_ln703_8' <Predicate = (and_ln512)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 228 [1/1] (0.93ns)   --->   "%add_ln703_9 = add i10 %mul_ln1118_4, %zext_ln703_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:349->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 228 'add' 'add_ln703_9' <Predicate = (and_ln512)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 229 [1/1] (0.00ns)   --->   "%sext_ln703_5 = sext i10 %add_ln703_9 to i12" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:349->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 229 'sext' 'sext_ln703_5' <Predicate = (and_ln512)> <Delay = 0.00>
ST_5 : Operation 230 [1/1] (1.02ns) (root node of TernaryAdder)   --->   "%p_Val2_5 = add i12 %sext_ln703_5, %add_ln703_8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:349->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 230 'add' 'p_Val2_5' <Predicate = (and_ln512)> <Delay = 1.02> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 231 [1/1] (0.00ns)   --->   "%sext_ln703_6 = sext i12 %p_Val2_5 to i16" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:349->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 231 'sext' 'sext_ln703_6' <Predicate = (and_ln512)> <Delay = 0.00>
ST_5 : Operation 232 [1/1] (0.00ns)   --->   "%p_Result_1 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_Val2_5, i32 11)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:349->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 232 'bitselect' 'p_Result_1' <Predicate = (and_ln512)> <Delay = 0.00>
ST_5 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_41 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_Val2_s, i32 11)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:349->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 233 'bitselect' 'tmp_41' <Predicate = (and_ln512)> <Delay = 0.00>
ST_5 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node select_ln340)   --->   "%or_ln785 = or i1 %p_Result_1, %tmp_41" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:349->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 234 'or' 'or_ln785' <Predicate = (and_ln512)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 235 [1/1] (0.33ns)   --->   "%xor_ln785 = xor i1 %p_Result_s, true" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:349->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 235 'xor' 'xor_ln785' <Predicate = (and_ln512)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node select_ln340)   --->   "%overflow = and i1 %or_ln785, %xor_ln785" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:349->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 236 'and' 'overflow' <Predicate = (and_ln512)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 237 [1/1] (0.33ns)   --->   "%and_ln786 = and i1 %tmp_41, %p_Result_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:349->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 237 'and' 'and_ln786' <Predicate = (and_ln512)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%xor_ln786 = xor i1 %and_ln786, true" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:349->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 238 'xor' 'xor_ln786' <Predicate = (and_ln512)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 239 [1/1] (0.33ns) (out node of the LUT)   --->   "%underflow = and i1 %p_Result_s, %xor_ln786" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:349->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 239 'and' 'underflow' <Predicate = (and_ln512)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node select_ln340)   --->   "%or_ln340 = or i1 %underflow, %overflow" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:349->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 240 'or' 'or_ln340' <Predicate = (and_ln512)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_7)   --->   "%or_ln340_1 = or i1 %and_ln786, %xor_ln785" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:349->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 241 'or' 'or_ln340_1' <Predicate = (and_ln512)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 242 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln340 = select i1 %or_ln340, i16 32767, i16 %sext_ln703_6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:349->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 242 'select' 'select_ln340' <Predicate = (and_ln512)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_7)   --->   "%select_ln388 = select i1 %underflow, i16 -32768, i16 %sext_ln703_6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:349->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 243 'select' 'select_ln388' <Predicate = (and_ln512)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 244 [1/1] (0.42ns) (out node of the LUT)   --->   "%p_Val2_7 = select i1 %or_ln340_1, i16 %select_ln340, i16 %select_ln388" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:349->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 244 'select' 'p_Val2_7' <Predicate = (and_ln512)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 245 [1/1] (2.16ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %p_dst_data_stream_V, i16 %p_Val2_7)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:515->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 245 'write' <Predicate = (and_ln512)> <Delay = 2.16> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_5 : Operation 246 [1/1] (0.00ns)   --->   "br label %loop_width_end" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 246 'br' <Predicate = (and_ln512)> <Delay = 0.00>
ST_5 : Operation 247 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_31 = load i8* %src_kernel_win_0_va" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 247 'load' 'src_kernel_win_0_va_31' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_5 : Operation 248 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str10, i32 %tmp_3)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:518->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 248 'specregionend' 'empty' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_5 : Operation 249 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_31, i8* %src_kernel_win_0_va_18" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 249 'store' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_5 : Operation 250 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_23, i8* %src_kernel_win_0_va" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 250 'store' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_5 : Operation 251 [1/1] (0.00ns)   --->   "br label %1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 251 'br' <Predicate = (!icmp_ln444)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 0.00>
ST_6 : Operation 252 [1/1] (0.00ns)   --->   "%empty_93 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_s)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:519->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 252 'specregionend' 'empty_93' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 253 [1/1] (0.00ns)   --->   "br label %0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:443->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 253 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_src_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_kernel_val_0_V_1_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_kernel_val_0_V_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_kernel_val_1_V_0_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_kernel_val_1_V_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_kernel_val_2_V_0_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_kernel_val_2_V_1_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
src_kernel_win_0_va    (alloca           ) [ 0011111]
src_kernel_win_0_va_18 (alloca           ) [ 0011111]
src_kernel_win_0_va_19 (alloca           ) [ 0011111]
src_kernel_win_0_va_20 (alloca           ) [ 0011111]
src_kernel_win_0_va_21 (alloca           ) [ 0011111]
src_kernel_win_0_va_22 (alloca           ) [ 0011111]
right_border_buf_0_s   (alloca           ) [ 0011111]
right_border_buf_0_14  (alloca           ) [ 0011111]
right_border_buf_0_15  (alloca           ) [ 0011111]
right_border_buf_0_16  (alloca           ) [ 0011111]
right_border_buf_0_17  (alloca           ) [ 0011111]
right_border_buf_0_18  (alloca           ) [ 0011111]
specinterface_ln0      (specinterface    ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
p_kernel_val_2_V_1_s   (read             ) [ 0000000]
p_kernel_val_2_V_0_s   (read             ) [ 0000000]
p_kernel_val_1_V_2_s   (read             ) [ 0000000]
p_kernel_val_1_V_0_s   (read             ) [ 0000000]
p_kernel_val_0_V_2_s   (read             ) [ 0000000]
p_kernel_val_0_V_1_s   (read             ) [ 0000000]
k_buf_0_val_3          (alloca           ) [ 0011111]
k_buf_0_val_4          (alloca           ) [ 0011111]
k_buf_0_val_5          (alloca           ) [ 0011111]
rbegin_i_i             (specregionbegin  ) [ 0000000]
rend_i_i_0             (specregionend    ) [ 0000000]
sext_ln1118            (sext             ) [ 0011111]
sext_ln1118_1          (sext             ) [ 0011111]
sext_ln1118_2          (sext             ) [ 0011111]
zext_ln1118_4          (zext             ) [ 0011111]
sext_ln1118_3          (sext             ) [ 0011111]
zext_ln1118_5          (zext             ) [ 0011111]
br_ln443               (br               ) [ 0111111]
t_V                    (phi              ) [ 0010000]
zext_ln443             (zext             ) [ 0000000]
icmp_ln443             (icmp             ) [ 0011111]
speclooptripcount_ln0  (speclooptripcount) [ 0000000]
i_V                    (add              ) [ 0111111]
br_ln443               (br               ) [ 0000000]
specloopname_ln443     (specloopname     ) [ 0000000]
tmp_s                  (specregionbegin  ) [ 0001111]
icmp_ln887             (icmp             ) [ 0001110]
xor_ln457              (xor              ) [ 0001110]
tmp                    (partselect       ) [ 0000000]
icmp_ln899             (icmp             ) [ 0001110]
icmp_ln879             (icmp             ) [ 0001110]
icmp_ln879_1           (icmp             ) [ 0001110]
icmp_ln899_1           (icmp             ) [ 0001110]
trunc_ln506            (trunc            ) [ 0000000]
add_ln506              (add              ) [ 0000000]
tmp_28                 (bitselect        ) [ 0000000]
xor_ln118_6            (xor              ) [ 0000000]
icmp_ln118             (icmp             ) [ 0000000]
and_ln118_1            (and              ) [ 0000000]
tmp_29                 (bitselect        ) [ 0000000]
sub_ln142              (sub              ) [ 0000000]
select_ln139_1         (select           ) [ 0000000]
icmp_ln144_1           (icmp             ) [ 0000000]
trunc_ln147            (trunc            ) [ 0000000]
add_ln506_1            (add              ) [ 0000000]
tmp_30                 (bitselect        ) [ 0000000]
tmp_31                 (bitselect        ) [ 0000000]
trunc_ln142            (trunc            ) [ 0000000]
add_ln506_2            (add              ) [ 0000000]
tmp_32                 (bitselect        ) [ 0000000]
tmp_33                 (bitselect        ) [ 0000000]
trunc_ln142_2          (trunc            ) [ 0000000]
sub_ln507              (sub              ) [ 0000000]
select_ln507           (select           ) [ 0000000]
add_ln507              (add              ) [ 0000000]
select_ln507_1         (select           ) [ 0000000]
xor_ln493_1            (xor              ) [ 0001110]
xor_ln118_1            (xor              ) [ 0000000]
sub_ln118              (sub              ) [ 0000000]
trunc_ln118            (trunc            ) [ 0000000]
select_ln139_4         (select           ) [ 0000000]
select_ln118           (select           ) [ 0000000]
xor_ln493_2            (xor              ) [ 0001110]
add_ln118              (add              ) [ 0000000]
xor_ln118_7            (xor              ) [ 0000000]
trunc_ln118_2          (trunc            ) [ 0000000]
select_ln139_5         (select           ) [ 0000000]
select_ln118_1         (select           ) [ 0000000]
xor_ln493_3            (xor              ) [ 0001110]
br_ln444               (br               ) [ 0011111]
ret_ln1290             (ret              ) [ 0000000]
t_V_2                  (phi              ) [ 0001000]
zext_ln444             (zext             ) [ 0000000]
icmp_ln444             (icmp             ) [ 0011111]
j_V                    (add              ) [ 0011111]
tmp_34                 (partselect       ) [ 0000000]
icmp_ln891             (icmp             ) [ 0000000]
ImagLoc_x              (add              ) [ 0000000]
sext_ln451             (sext             ) [ 0000000]
tmp_35                 (bitselect        ) [ 0000000]
xor_ln118_8            (xor              ) [ 0000000]
icmp_ln118_1           (icmp             ) [ 0000000]
and_ln118              (and              ) [ 0011111]
tmp_36                 (bitselect        ) [ 0000000]
sub_ln142_2            (sub              ) [ 0000000]
select_ln139           (select           ) [ 0000000]
sext_ln139             (sext             ) [ 0000000]
sext_ln139_1           (sext             ) [ 0000000]
icmp_ln144             (icmp             ) [ 0000000]
sub_ln147              (sub              ) [ 0000000]
select_ln118_3         (select           ) [ 0000000]
zext_ln118             (zext             ) [ 0000000]
xor_ln118_9            (xor              ) [ 0000000]
or_ln118               (or               ) [ 0000000]
and_ln144              (and              ) [ 0000000]
x                      (select           ) [ 0000000]
sext_ln144             (sext             ) [ 0000000]
trunc_ln458            (trunc            ) [ 0001100]
or_ln457               (or               ) [ 0001100]
zext_ln835             (zext             ) [ 0000000]
k_buf_0_val_3_addr     (getelementptr    ) [ 0001100]
k_buf_0_val_4_addr     (getelementptr    ) [ 0001100]
k_buf_0_val_5_addr     (getelementptr    ) [ 0001100]
br_ln465               (br               ) [ 0000000]
br_ln466               (br               ) [ 0000000]
br_ln471               (br               ) [ 0000000]
br_ln471               (br               ) [ 0000000]
br_ln471               (br               ) [ 0000000]
br_ln0                 (br               ) [ 0000000]
br_ln475               (br               ) [ 0000000]
and_ln512              (and              ) [ 0001110]
br_ln512               (br               ) [ 0000000]
right_border_buf_0_19  (load             ) [ 0000000]
speclooptripcount_ln0  (speclooptripcount) [ 0000000]
br_ln444               (br               ) [ 0000000]
right_border_buf_0_20  (load             ) [ 0000000]
right_border_buf_0_21  (load             ) [ 0000000]
right_border_buf_0_22  (load             ) [ 0000000]
right_border_buf_0_23  (load             ) [ 0000000]
right_border_buf_0_24  (load             ) [ 0000000]
specloopname_ln444     (specloopname     ) [ 0000000]
tmp_3                  (specregionbegin  ) [ 0001010]
specpipeline_ln448     (specpipeline     ) [ 0000000]
specloopname_ln450     (specloopname     ) [ 0000000]
k_buf_0_val_3_load     (load             ) [ 0000000]
xor_ln493              (xor              ) [ 0000000]
tmp_4                  (mux              ) [ 0000000]
col_buf_0_val_0_0      (select           ) [ 0000000]
k_buf_0_val_4_load     (load             ) [ 0000000]
tmp_5                  (mux              ) [ 0000000]
col_buf_0_val_1_0      (select           ) [ 0000000]
k_buf_0_val_5_load     (load             ) [ 0000000]
tmp_6                  (mux              ) [ 0000000]
col_buf_0_val_2_0      (select           ) [ 0000000]
tmp_43                 (read             ) [ 0000000]
store_ln472            (store            ) [ 0000000]
br_ln473               (br               ) [ 0000000]
store_ln472            (store            ) [ 0000000]
br_ln473               (br               ) [ 0000000]
store_ln472            (store            ) [ 0000000]
br_ln473               (br               ) [ 0000000]
right_border_buf_0_25  (load             ) [ 0000000]
right_border_buf_0_26  (load             ) [ 0000000]
store_ln489            (store            ) [ 0000000]
store_ln489            (store            ) [ 0000000]
tmp_38                 (read             ) [ 0000000]
store_ln493            (store            ) [ 0000000]
store_ln495            (store            ) [ 0000000]
store_ln495            (store            ) [ 0000000]
store_ln495            (store            ) [ 0000000]
store_ln495            (store            ) [ 0000000]
store_ln495            (store            ) [ 0000000]
store_ln495            (store            ) [ 0000000]
br_ln495               (br               ) [ 0000000]
tmp_7                  (mux              ) [ 0000000]
src_kernel_win_0_va_23 (select           ) [ 0001010]
tmp_8                  (mux              ) [ 0000000]
src_kernel_win_0_va_24 (select           ) [ 0001010]
tmp_9                  (mux              ) [ 0000000]
src_kernel_win_0_va_25 (select           ) [ 0000000]
src_kernel_win_0_va_28 (load             ) [ 0000000]
src_kernel_win_0_va_29 (load             ) [ 0000000]
src_kernel_win_0_va_30 (load             ) [ 0000000]
zext_ln1118            (zext             ) [ 0000000]
sub_ln1118             (sub              ) [ 0000000]
sext_ln1118_4          (sext             ) [ 0000000]
zext_ln1118_1          (zext             ) [ 0000000]
mul_ln1118             (mul              ) [ 0000000]
sext_ln1118_5          (sext             ) [ 0000000]
add_ln703              (add              ) [ 0000000]
zext_ln1118_2          (zext             ) [ 0000000]
mul_ln1118_1           (mul              ) [ 0000000]
sext_ln703             (sext             ) [ 0000000]
add_ln703_1            (add              ) [ 0000000]
sext_ln703_1           (sext             ) [ 0000000]
zext_ln1118_3          (zext             ) [ 0000000]
mul_ln1118_2           (mul              ) [ 0000000]
sext_ln703_2           (sext             ) [ 0000000]
add_ln703_2            (add              ) [ 0001010]
src_kernel_win_0_va_32 (load             ) [ 0000000]
src_kernel_win_0_va_33 (load             ) [ 0000000]
store_ln444            (store            ) [ 0000000]
store_ln444            (store            ) [ 0000000]
store_ln444            (store            ) [ 0000000]
store_ln444            (store            ) [ 0000000]
src_kernel_win_0_va_26 (load             ) [ 0000000]
src_kernel_win_0_va_27 (load             ) [ 0000000]
zext_ln1118_6          (zext             ) [ 0000000]
mul_ln1118_3           (mul              ) [ 0000000]
zext_ln1118_7          (zext             ) [ 0000000]
mul_ln1118_4           (mul              ) [ 0000000]
sext_ln703_3           (sext             ) [ 0000000]
add_ln703_3            (add              ) [ 0000000]
zext_ln1118_8          (zext             ) [ 0000000]
mul_ln1118_5           (mul              ) [ 0000000]
zext_ln703             (zext             ) [ 0000000]
add_ln703_5            (add              ) [ 0000000]
sext_ln703_4           (sext             ) [ 0000000]
add_ln703_6            (add              ) [ 0000000]
zext_ln703_1           (zext             ) [ 0000000]
zext_ln703_2           (zext             ) [ 0000000]
p_Val2_s               (add              ) [ 0000000]
p_Result_s             (bitselect        ) [ 0000000]
add_ln703_8            (add              ) [ 0000000]
add_ln703_9            (add              ) [ 0000000]
sext_ln703_5           (sext             ) [ 0000000]
p_Val2_5               (add              ) [ 0000000]
sext_ln703_6           (sext             ) [ 0000000]
p_Result_1             (bitselect        ) [ 0000000]
tmp_41                 (bitselect        ) [ 0000000]
or_ln785               (or               ) [ 0000000]
xor_ln785              (xor              ) [ 0000000]
overflow               (and              ) [ 0000000]
and_ln786              (and              ) [ 0000000]
xor_ln786              (xor              ) [ 0000000]
underflow              (and              ) [ 0000000]
or_ln340               (or               ) [ 0000000]
or_ln340_1             (or               ) [ 0000000]
select_ln340           (select           ) [ 0000000]
select_ln388           (select           ) [ 0000000]
p_Val2_7               (select           ) [ 0000000]
write_ln515            (write            ) [ 0000000]
br_ln516               (br               ) [ 0000000]
src_kernel_win_0_va_31 (load             ) [ 0000000]
empty                  (specregionend    ) [ 0000000]
store_ln444            (store            ) [ 0000000]
store_ln444            (store            ) [ 0000000]
br_ln444               (br               ) [ 0011111]
empty_93               (specregionend    ) [ 0000000]
br_ln443               (br               ) [ 0111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_src_data_stream_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_dst_data_stream_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_kernel_val_0_V_1_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_0_V_1_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_kernel_val_0_V_2_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_0_V_2_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_kernel_val_1_V_0_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_1_V_0_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_kernel_val_1_V_2_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_1_V_2_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_kernel_val_2_V_0_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_2_V_0_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_kernel_val_2_V_1_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_2_V_1_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str367"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str368"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str369"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str370"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str371"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str372"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str381"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str382"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str383"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str384"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str385"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str386"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_KD_KD_LineBuffe"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str37"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i8.i2"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="144" class="1004" name="src_kernel_win_0_va_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="src_kernel_win_0_va_18_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_18/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="src_kernel_win_0_va_19_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_19/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="src_kernel_win_0_va_20_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_20/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="src_kernel_win_0_va_21_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_21/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="src_kernel_win_0_va_22_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_22/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="right_border_buf_0_s_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_s/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="right_border_buf_0_14_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_14/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="right_border_buf_0_15_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_15/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="right_border_buf_0_16_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_16/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="right_border_buf_0_17_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_17/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="right_border_buf_0_18_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_18/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="k_buf_0_val_3_alloca_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_3/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="k_buf_0_val_4_alloca_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_4/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="k_buf_0_val_5_alloca_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_5/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="p_kernel_val_2_V_1_s_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="3" slack="0"/>
<pin id="206" dir="0" index="1" bw="3" slack="0"/>
<pin id="207" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_2_V_1_s/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="p_kernel_val_2_V_0_s_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="2" slack="0"/>
<pin id="212" dir="0" index="1" bw="2" slack="0"/>
<pin id="213" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_2_V_0_s/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="p_kernel_val_1_V_2_s_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="4" slack="0"/>
<pin id="218" dir="0" index="1" bw="4" slack="0"/>
<pin id="219" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_1_V_2_s/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="p_kernel_val_1_V_0_s_read_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="3" slack="0"/>
<pin id="224" dir="0" index="1" bw="3" slack="0"/>
<pin id="225" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_1_V_0_s/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="p_kernel_val_0_V_2_s_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="2" slack="0"/>
<pin id="230" dir="0" index="1" bw="2" slack="0"/>
<pin id="231" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_0_V_2_s/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="p_kernel_val_0_V_1_s_read_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="2" slack="0"/>
<pin id="236" dir="0" index="1" bw="2" slack="0"/>
<pin id="237" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_0_V_1_s/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="grp_read_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="8" slack="0"/>
<pin id="242" dir="0" index="1" bw="8" slack="0"/>
<pin id="243" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_43/4 tmp_38/4 "/>
</bind>
</comp>

<comp id="246" class="1004" name="write_ln515_write_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="0" slack="0"/>
<pin id="248" dir="0" index="1" bw="16" slack="0"/>
<pin id="249" dir="0" index="2" bw="16" slack="0"/>
<pin id="250" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln515/5 "/>
</bind>
</comp>

<comp id="253" class="1004" name="k_buf_0_val_3_addr_gep_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="0" index="2" bw="32" slack="0"/>
<pin id="257" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_3_addr/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="grp_access_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="11" slack="0"/>
<pin id="261" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="262" dir="0" index="2" bw="0" slack="1"/>
<pin id="299" dir="0" index="4" bw="11" slack="0"/>
<pin id="300" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="301" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="3" bw="8" slack="0"/>
<pin id="302" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_3_load/3 store_ln472/4 store_ln493/4 "/>
</bind>
</comp>

<comp id="265" class="1004" name="k_buf_0_val_4_addr_gep_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="0" index="2" bw="32" slack="0"/>
<pin id="269" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_4_addr/3 "/>
</bind>
</comp>

<comp id="271" class="1004" name="grp_access_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="11" slack="0"/>
<pin id="273" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="274" dir="0" index="2" bw="0" slack="1"/>
<pin id="294" dir="0" index="4" bw="11" slack="0"/>
<pin id="295" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="296" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="3" bw="8" slack="0"/>
<pin id="297" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_4_load/3 store_ln472/4 store_ln489/4 "/>
</bind>
</comp>

<comp id="277" class="1004" name="k_buf_0_val_5_addr_gep_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="0" index="2" bw="32" slack="0"/>
<pin id="281" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_5_addr/3 "/>
</bind>
</comp>

<comp id="283" class="1004" name="grp_access_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="11" slack="0"/>
<pin id="285" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="286" dir="0" index="2" bw="0" slack="1"/>
<pin id="289" dir="0" index="4" bw="11" slack="0"/>
<pin id="290" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="291" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="287" dir="1" index="3" bw="8" slack="0"/>
<pin id="292" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_5_load/3 store_ln472/4 store_ln489/4 "/>
</bind>
</comp>

<comp id="306" class="1005" name="t_V_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="11" slack="1"/>
<pin id="308" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="310" class="1004" name="t_V_phi_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="1"/>
<pin id="312" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="313" dir="0" index="2" bw="11" slack="0"/>
<pin id="314" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="315" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/2 "/>
</bind>
</comp>

<comp id="317" class="1005" name="t_V_2_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="11" slack="1"/>
<pin id="319" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="t_V_2 (phireg) "/>
</bind>
</comp>

<comp id="321" class="1004" name="t_V_2_phi_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="1"/>
<pin id="323" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="324" dir="0" index="2" bw="11" slack="0"/>
<pin id="325" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="326" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_2/3 "/>
</bind>
</comp>

<comp id="328" class="1004" name="sext_ln1118_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="2" slack="0"/>
<pin id="330" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="sext_ln1118_1_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="2" slack="0"/>
<pin id="334" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="sext_ln1118_2_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="3" slack="0"/>
<pin id="338" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_2/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="zext_ln1118_4_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="4" slack="0"/>
<pin id="342" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_4/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="sext_ln1118_3_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="2" slack="0"/>
<pin id="346" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_3/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="zext_ln1118_5_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="3" slack="0"/>
<pin id="350" dir="1" index="1" bw="11" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_5/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="zext_ln443_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="11" slack="0"/>
<pin id="354" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln443/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="icmp_ln443_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="11" slack="0"/>
<pin id="358" dir="0" index="1" bw="11" slack="0"/>
<pin id="359" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln443/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="i_V_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="11" slack="0"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="icmp_ln887_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="11" slack="0"/>
<pin id="370" dir="0" index="1" bw="11" slack="0"/>
<pin id="371" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="xor_ln457_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln457/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="tmp_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="10" slack="0"/>
<pin id="382" dir="0" index="1" bw="11" slack="0"/>
<pin id="383" dir="0" index="2" bw="1" slack="0"/>
<pin id="384" dir="0" index="3" bw="5" slack="0"/>
<pin id="385" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="icmp_ln899_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="10" slack="0"/>
<pin id="392" dir="0" index="1" bw="10" slack="0"/>
<pin id="393" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln899/2 "/>
</bind>
</comp>

<comp id="396" class="1004" name="icmp_ln879_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="11" slack="0"/>
<pin id="398" dir="0" index="1" bw="11" slack="0"/>
<pin id="399" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="icmp_ln879_1_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="11" slack="0"/>
<pin id="404" dir="0" index="1" bw="11" slack="0"/>
<pin id="405" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_1/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="icmp_ln899_1_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="11" slack="0"/>
<pin id="410" dir="0" index="1" bw="11" slack="0"/>
<pin id="411" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln899_1/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="trunc_ln506_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="11" slack="0"/>
<pin id="416" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln506/2 "/>
</bind>
</comp>

<comp id="418" class="1004" name="add_ln506_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="0"/>
<pin id="420" dir="0" index="1" bw="11" slack="0"/>
<pin id="421" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln506/2 "/>
</bind>
</comp>

<comp id="424" class="1004" name="tmp_28_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="0"/>
<pin id="426" dir="0" index="1" bw="12" slack="0"/>
<pin id="427" dir="0" index="2" bw="5" slack="0"/>
<pin id="428" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_28/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="xor_ln118_6_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="0"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln118_6/2 "/>
</bind>
</comp>

<comp id="438" class="1004" name="icmp_ln118_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="12" slack="0"/>
<pin id="440" dir="0" index="1" bw="12" slack="0"/>
<pin id="441" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln118/2 "/>
</bind>
</comp>

<comp id="444" class="1004" name="and_ln118_1_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="0"/>
<pin id="446" dir="0" index="1" bw="1" slack="0"/>
<pin id="447" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln118_1/2 "/>
</bind>
</comp>

<comp id="450" class="1004" name="tmp_29_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="0"/>
<pin id="452" dir="0" index="1" bw="12" slack="0"/>
<pin id="453" dir="0" index="2" bw="5" slack="0"/>
<pin id="454" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_29/2 "/>
</bind>
</comp>

<comp id="458" class="1004" name="sub_ln142_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="0"/>
<pin id="460" dir="0" index="1" bw="11" slack="0"/>
<pin id="461" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln142/2 "/>
</bind>
</comp>

<comp id="464" class="1004" name="select_ln139_1_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="0"/>
<pin id="466" dir="0" index="1" bw="12" slack="0"/>
<pin id="467" dir="0" index="2" bw="12" slack="0"/>
<pin id="468" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln139_1/2 "/>
</bind>
</comp>

<comp id="472" class="1004" name="icmp_ln144_1_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="12" slack="0"/>
<pin id="474" dir="0" index="1" bw="12" slack="0"/>
<pin id="475" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln144_1/2 "/>
</bind>
</comp>

<comp id="478" class="1004" name="trunc_ln147_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="12" slack="0"/>
<pin id="480" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln147/2 "/>
</bind>
</comp>

<comp id="482" class="1004" name="add_ln506_1_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="2" slack="0"/>
<pin id="484" dir="0" index="1" bw="11" slack="0"/>
<pin id="485" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln506_1/2 "/>
</bind>
</comp>

<comp id="488" class="1004" name="tmp_30_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="0"/>
<pin id="490" dir="0" index="1" bw="12" slack="0"/>
<pin id="491" dir="0" index="2" bw="5" slack="0"/>
<pin id="492" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_30/2 "/>
</bind>
</comp>

<comp id="496" class="1004" name="tmp_31_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="0"/>
<pin id="498" dir="0" index="1" bw="12" slack="0"/>
<pin id="499" dir="0" index="2" bw="5" slack="0"/>
<pin id="500" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_31/2 "/>
</bind>
</comp>

<comp id="504" class="1004" name="trunc_ln142_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="11" slack="0"/>
<pin id="506" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln142/2 "/>
</bind>
</comp>

<comp id="508" class="1004" name="add_ln506_2_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="3" slack="0"/>
<pin id="510" dir="0" index="1" bw="11" slack="0"/>
<pin id="511" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln506_2/2 "/>
</bind>
</comp>

<comp id="514" class="1004" name="tmp_32_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="0"/>
<pin id="516" dir="0" index="1" bw="12" slack="0"/>
<pin id="517" dir="0" index="2" bw="5" slack="0"/>
<pin id="518" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_32/2 "/>
</bind>
</comp>

<comp id="522" class="1004" name="tmp_33_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="0"/>
<pin id="524" dir="0" index="1" bw="12" slack="0"/>
<pin id="525" dir="0" index="2" bw="5" slack="0"/>
<pin id="526" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_33/2 "/>
</bind>
</comp>

<comp id="530" class="1004" name="trunc_ln142_2_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="11" slack="0"/>
<pin id="532" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln142_2/2 "/>
</bind>
</comp>

<comp id="534" class="1004" name="sub_ln507_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="2" slack="0"/>
<pin id="536" dir="0" index="1" bw="2" slack="0"/>
<pin id="537" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln507/2 "/>
</bind>
</comp>

<comp id="540" class="1004" name="select_ln507_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="0"/>
<pin id="542" dir="0" index="1" bw="2" slack="0"/>
<pin id="543" dir="0" index="2" bw="2" slack="0"/>
<pin id="544" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln507/2 "/>
</bind>
</comp>

<comp id="548" class="1004" name="add_ln507_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="0"/>
<pin id="550" dir="0" index="1" bw="2" slack="0"/>
<pin id="551" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln507/2 "/>
</bind>
</comp>

<comp id="554" class="1004" name="select_ln507_1_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="1" slack="0"/>
<pin id="556" dir="0" index="1" bw="2" slack="0"/>
<pin id="557" dir="0" index="2" bw="2" slack="0"/>
<pin id="558" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln507_1/2 "/>
</bind>
</comp>

<comp id="562" class="1004" name="xor_ln493_1_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="2" slack="0"/>
<pin id="564" dir="0" index="1" bw="2" slack="0"/>
<pin id="565" dir="1" index="2" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln493_1/2 "/>
</bind>
</comp>

<comp id="568" class="1004" name="xor_ln118_1_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="2" slack="0"/>
<pin id="570" dir="0" index="1" bw="2" slack="0"/>
<pin id="571" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln118_1/2 "/>
</bind>
</comp>

<comp id="574" class="1004" name="sub_ln118_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="2" slack="0"/>
<pin id="576" dir="0" index="1" bw="2" slack="0"/>
<pin id="577" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln118/2 "/>
</bind>
</comp>

<comp id="580" class="1004" name="trunc_ln118_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="12" slack="0"/>
<pin id="582" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln118/2 "/>
</bind>
</comp>

<comp id="584" class="1004" name="select_ln139_4_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="1" slack="0"/>
<pin id="586" dir="0" index="1" bw="2" slack="0"/>
<pin id="587" dir="0" index="2" bw="2" slack="0"/>
<pin id="588" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln139_4/2 "/>
</bind>
</comp>

<comp id="592" class="1004" name="select_ln118_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="0"/>
<pin id="594" dir="0" index="1" bw="2" slack="0"/>
<pin id="595" dir="0" index="2" bw="2" slack="0"/>
<pin id="596" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln118/2 "/>
</bind>
</comp>

<comp id="600" class="1004" name="xor_ln493_2_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="2" slack="0"/>
<pin id="602" dir="0" index="1" bw="2" slack="0"/>
<pin id="603" dir="1" index="2" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln493_2/2 "/>
</bind>
</comp>

<comp id="606" class="1004" name="add_ln118_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="0"/>
<pin id="608" dir="0" index="1" bw="2" slack="0"/>
<pin id="609" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln118/2 "/>
</bind>
</comp>

<comp id="612" class="1004" name="xor_ln118_7_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="2" slack="0"/>
<pin id="614" dir="0" index="1" bw="2" slack="0"/>
<pin id="615" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln118_7/2 "/>
</bind>
</comp>

<comp id="618" class="1004" name="trunc_ln118_2_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="12" slack="0"/>
<pin id="620" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln118_2/2 "/>
</bind>
</comp>

<comp id="622" class="1004" name="select_ln139_5_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="1" slack="0"/>
<pin id="624" dir="0" index="1" bw="2" slack="0"/>
<pin id="625" dir="0" index="2" bw="2" slack="0"/>
<pin id="626" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln139_5/2 "/>
</bind>
</comp>

<comp id="630" class="1004" name="select_ln118_1_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="1" slack="0"/>
<pin id="632" dir="0" index="1" bw="2" slack="0"/>
<pin id="633" dir="0" index="2" bw="2" slack="0"/>
<pin id="634" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln118_1/2 "/>
</bind>
</comp>

<comp id="638" class="1004" name="xor_ln493_3_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="2" slack="0"/>
<pin id="640" dir="0" index="1" bw="2" slack="0"/>
<pin id="641" dir="1" index="2" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln493_3/2 "/>
</bind>
</comp>

<comp id="644" class="1004" name="zext_ln444_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="11" slack="0"/>
<pin id="646" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln444/3 "/>
</bind>
</comp>

<comp id="648" class="1004" name="icmp_ln444_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="11" slack="0"/>
<pin id="650" dir="0" index="1" bw="11" slack="0"/>
<pin id="651" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln444/3 "/>
</bind>
</comp>

<comp id="654" class="1004" name="j_V_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="11" slack="0"/>
<pin id="656" dir="0" index="1" bw="1" slack="0"/>
<pin id="657" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/3 "/>
</bind>
</comp>

<comp id="660" class="1004" name="tmp_34_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="10" slack="0"/>
<pin id="662" dir="0" index="1" bw="11" slack="0"/>
<pin id="663" dir="0" index="2" bw="1" slack="0"/>
<pin id="664" dir="0" index="3" bw="5" slack="0"/>
<pin id="665" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_34/3 "/>
</bind>
</comp>

<comp id="670" class="1004" name="icmp_ln891_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="10" slack="0"/>
<pin id="672" dir="0" index="1" bw="10" slack="0"/>
<pin id="673" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln891/3 "/>
</bind>
</comp>

<comp id="676" class="1004" name="ImagLoc_x_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="1" slack="0"/>
<pin id="678" dir="0" index="1" bw="11" slack="0"/>
<pin id="679" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ImagLoc_x/3 "/>
</bind>
</comp>

<comp id="682" class="1004" name="sext_ln451_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="12" slack="0"/>
<pin id="684" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln451/3 "/>
</bind>
</comp>

<comp id="686" class="1004" name="tmp_35_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="1" slack="0"/>
<pin id="688" dir="0" index="1" bw="12" slack="0"/>
<pin id="689" dir="0" index="2" bw="5" slack="0"/>
<pin id="690" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_35/3 "/>
</bind>
</comp>

<comp id="694" class="1004" name="xor_ln118_8_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="1" slack="0"/>
<pin id="696" dir="0" index="1" bw="1" slack="0"/>
<pin id="697" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln118_8/3 "/>
</bind>
</comp>

<comp id="700" class="1004" name="icmp_ln118_1_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="12" slack="0"/>
<pin id="702" dir="0" index="1" bw="12" slack="0"/>
<pin id="703" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln118_1/3 "/>
</bind>
</comp>

<comp id="706" class="1004" name="and_ln118_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="1" slack="0"/>
<pin id="708" dir="0" index="1" bw="1" slack="0"/>
<pin id="709" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln118/3 "/>
</bind>
</comp>

<comp id="712" class="1004" name="tmp_36_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="1" slack="0"/>
<pin id="714" dir="0" index="1" bw="12" slack="0"/>
<pin id="715" dir="0" index="2" bw="5" slack="0"/>
<pin id="716" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_36/3 "/>
</bind>
</comp>

<comp id="720" class="1004" name="sub_ln142_2_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="1" slack="0"/>
<pin id="722" dir="0" index="1" bw="11" slack="0"/>
<pin id="723" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln142_2/3 "/>
</bind>
</comp>

<comp id="726" class="1004" name="select_ln139_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="1" slack="0"/>
<pin id="728" dir="0" index="1" bw="12" slack="0"/>
<pin id="729" dir="0" index="2" bw="12" slack="0"/>
<pin id="730" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln139/3 "/>
</bind>
</comp>

<comp id="734" class="1004" name="sext_ln139_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="12" slack="0"/>
<pin id="736" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln139/3 "/>
</bind>
</comp>

<comp id="738" class="1004" name="sext_ln139_1_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="12" slack="0"/>
<pin id="740" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln139_1/3 "/>
</bind>
</comp>

<comp id="742" class="1004" name="icmp_ln144_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="12" slack="0"/>
<pin id="744" dir="0" index="1" bw="12" slack="0"/>
<pin id="745" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln144/3 "/>
</bind>
</comp>

<comp id="748" class="1004" name="sub_ln147_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="13" slack="0"/>
<pin id="750" dir="0" index="1" bw="12" slack="0"/>
<pin id="751" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln147/3 "/>
</bind>
</comp>

<comp id="754" class="1004" name="select_ln118_3_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="1" slack="0"/>
<pin id="756" dir="0" index="1" bw="13" slack="0"/>
<pin id="757" dir="0" index="2" bw="13" slack="0"/>
<pin id="758" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln118_3/3 "/>
</bind>
</comp>

<comp id="762" class="1004" name="zext_ln118_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="13" slack="0"/>
<pin id="764" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118/3 "/>
</bind>
</comp>

<comp id="766" class="1004" name="xor_ln118_9_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="1" slack="0"/>
<pin id="768" dir="0" index="1" bw="1" slack="0"/>
<pin id="769" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln118_9/3 "/>
</bind>
</comp>

<comp id="772" class="1004" name="or_ln118_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="1" slack="0"/>
<pin id="774" dir="0" index="1" bw="1" slack="0"/>
<pin id="775" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln118/3 "/>
</bind>
</comp>

<comp id="778" class="1004" name="and_ln144_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="1" slack="0"/>
<pin id="780" dir="0" index="1" bw="1" slack="0"/>
<pin id="781" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln144/3 "/>
</bind>
</comp>

<comp id="784" class="1004" name="x_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="1" slack="0"/>
<pin id="786" dir="0" index="1" bw="14" slack="0"/>
<pin id="787" dir="0" index="2" bw="14" slack="0"/>
<pin id="788" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x/3 "/>
</bind>
</comp>

<comp id="792" class="1004" name="sext_ln144_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="14" slack="0"/>
<pin id="794" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln144/3 "/>
</bind>
</comp>

<comp id="796" class="1004" name="trunc_ln458_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="14" slack="0"/>
<pin id="798" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln458/3 "/>
</bind>
</comp>

<comp id="800" class="1004" name="or_ln457_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="1" slack="0"/>
<pin id="802" dir="0" index="1" bw="1" slack="1"/>
<pin id="803" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln457/3 "/>
</bind>
</comp>

<comp id="805" class="1004" name="zext_ln835_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="14" slack="0"/>
<pin id="807" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln835/3 "/>
</bind>
</comp>

<comp id="812" class="1004" name="and_ln512_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="1" slack="1"/>
<pin id="814" dir="0" index="1" bw="1" slack="0"/>
<pin id="815" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln512/3 "/>
</bind>
</comp>

<comp id="817" class="1004" name="right_border_buf_0_19_load_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="8" slack="3"/>
<pin id="819" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_19/4 "/>
</bind>
</comp>

<comp id="820" class="1004" name="right_border_buf_0_20_load_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="8" slack="3"/>
<pin id="822" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_20/4 "/>
</bind>
</comp>

<comp id="823" class="1004" name="right_border_buf_0_21_load_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="8" slack="3"/>
<pin id="825" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_21/4 "/>
</bind>
</comp>

<comp id="826" class="1004" name="right_border_buf_0_22_load_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="8" slack="3"/>
<pin id="828" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_22/4 "/>
</bind>
</comp>

<comp id="829" class="1004" name="right_border_buf_0_23_load_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="8" slack="3"/>
<pin id="831" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_23/4 "/>
</bind>
</comp>

<comp id="832" class="1004" name="right_border_buf_0_24_load_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="8" slack="3"/>
<pin id="834" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_24/4 "/>
</bind>
</comp>

<comp id="835" class="1004" name="xor_ln493_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="2" slack="1"/>
<pin id="837" dir="0" index="1" bw="2" slack="0"/>
<pin id="838" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln493/4 "/>
</bind>
</comp>

<comp id="840" class="1004" name="tmp_4_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="8" slack="0"/>
<pin id="842" dir="0" index="1" bw="8" slack="0"/>
<pin id="843" dir="0" index="2" bw="8" slack="0"/>
<pin id="844" dir="0" index="3" bw="1" slack="0"/>
<pin id="845" dir="0" index="4" bw="2" slack="0"/>
<pin id="846" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="852" class="1004" name="col_buf_0_val_0_0_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="1" slack="1"/>
<pin id="854" dir="0" index="1" bw="8" slack="0"/>
<pin id="855" dir="0" index="2" bw="8" slack="0"/>
<pin id="856" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_0_0/4 "/>
</bind>
</comp>

<comp id="859" class="1004" name="tmp_5_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="8" slack="0"/>
<pin id="861" dir="0" index="1" bw="8" slack="0"/>
<pin id="862" dir="0" index="2" bw="8" slack="0"/>
<pin id="863" dir="0" index="3" bw="1" slack="0"/>
<pin id="864" dir="0" index="4" bw="2" slack="0"/>
<pin id="865" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="871" class="1004" name="col_buf_0_val_1_0_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="1" slack="1"/>
<pin id="873" dir="0" index="1" bw="8" slack="0"/>
<pin id="874" dir="0" index="2" bw="8" slack="0"/>
<pin id="875" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_1_0/4 "/>
</bind>
</comp>

<comp id="878" class="1004" name="tmp_6_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="8" slack="0"/>
<pin id="880" dir="0" index="1" bw="8" slack="0"/>
<pin id="881" dir="0" index="2" bw="8" slack="0"/>
<pin id="882" dir="0" index="3" bw="1" slack="0"/>
<pin id="883" dir="0" index="4" bw="2" slack="0"/>
<pin id="884" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="890" class="1004" name="col_buf_0_val_2_0_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="1" slack="1"/>
<pin id="892" dir="0" index="1" bw="8" slack="0"/>
<pin id="893" dir="0" index="2" bw="8" slack="0"/>
<pin id="894" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_2_0/4 "/>
</bind>
</comp>

<comp id="897" class="1004" name="right_border_buf_0_25_load_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="8" slack="3"/>
<pin id="899" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_25/4 "/>
</bind>
</comp>

<comp id="900" class="1004" name="right_border_buf_0_26_load_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="8" slack="3"/>
<pin id="902" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_26/4 "/>
</bind>
</comp>

<comp id="903" class="1004" name="store_ln495_store_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="8" slack="0"/>
<pin id="905" dir="0" index="1" bw="8" slack="3"/>
<pin id="906" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln495/4 "/>
</bind>
</comp>

<comp id="908" class="1004" name="store_ln495_store_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="8" slack="0"/>
<pin id="910" dir="0" index="1" bw="8" slack="3"/>
<pin id="911" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln495/4 "/>
</bind>
</comp>

<comp id="913" class="1004" name="store_ln495_store_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="8" slack="0"/>
<pin id="915" dir="0" index="1" bw="8" slack="3"/>
<pin id="916" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln495/4 "/>
</bind>
</comp>

<comp id="918" class="1004" name="store_ln495_store_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="8" slack="0"/>
<pin id="920" dir="0" index="1" bw="8" slack="3"/>
<pin id="921" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln495/4 "/>
</bind>
</comp>

<comp id="923" class="1004" name="store_ln495_store_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="8" slack="0"/>
<pin id="925" dir="0" index="1" bw="8" slack="3"/>
<pin id="926" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln495/4 "/>
</bind>
</comp>

<comp id="928" class="1004" name="store_ln495_store_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="8" slack="0"/>
<pin id="930" dir="0" index="1" bw="8" slack="3"/>
<pin id="931" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln495/4 "/>
</bind>
</comp>

<comp id="933" class="1004" name="tmp_7_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="8" slack="0"/>
<pin id="935" dir="0" index="1" bw="8" slack="0"/>
<pin id="936" dir="0" index="2" bw="8" slack="0"/>
<pin id="937" dir="0" index="3" bw="8" slack="0"/>
<pin id="938" dir="0" index="4" bw="2" slack="2"/>
<pin id="939" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="944" class="1004" name="src_kernel_win_0_va_23_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="1" slack="2"/>
<pin id="946" dir="0" index="1" bw="8" slack="0"/>
<pin id="947" dir="0" index="2" bw="8" slack="0"/>
<pin id="948" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_23/4 "/>
</bind>
</comp>

<comp id="951" class="1004" name="tmp_8_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="8" slack="0"/>
<pin id="953" dir="0" index="1" bw="8" slack="0"/>
<pin id="954" dir="0" index="2" bw="8" slack="0"/>
<pin id="955" dir="0" index="3" bw="8" slack="0"/>
<pin id="956" dir="0" index="4" bw="2" slack="2"/>
<pin id="957" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="962" class="1004" name="src_kernel_win_0_va_24_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="1" slack="2"/>
<pin id="964" dir="0" index="1" bw="8" slack="0"/>
<pin id="965" dir="0" index="2" bw="8" slack="0"/>
<pin id="966" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_24/4 "/>
</bind>
</comp>

<comp id="969" class="1004" name="tmp_9_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="8" slack="0"/>
<pin id="971" dir="0" index="1" bw="8" slack="0"/>
<pin id="972" dir="0" index="2" bw="8" slack="0"/>
<pin id="973" dir="0" index="3" bw="8" slack="0"/>
<pin id="974" dir="0" index="4" bw="2" slack="2"/>
<pin id="975" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="980" class="1004" name="src_kernel_win_0_va_25_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="1" slack="2"/>
<pin id="982" dir="0" index="1" bw="8" slack="0"/>
<pin id="983" dir="0" index="2" bw="8" slack="0"/>
<pin id="984" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_25/4 "/>
</bind>
</comp>

<comp id="987" class="1004" name="src_kernel_win_0_va_28_load_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="8" slack="3"/>
<pin id="989" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_28/4 "/>
</bind>
</comp>

<comp id="990" class="1004" name="src_kernel_win_0_va_29_load_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="8" slack="3"/>
<pin id="992" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_29/4 "/>
</bind>
</comp>

<comp id="993" class="1004" name="src_kernel_win_0_va_30_load_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="8" slack="3"/>
<pin id="995" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_30/4 "/>
</bind>
</comp>

<comp id="996" class="1004" name="zext_ln1118_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="8" slack="0"/>
<pin id="998" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118/4 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="sub_ln1118_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="1" slack="0"/>
<pin id="1002" dir="0" index="1" bw="8" slack="0"/>
<pin id="1003" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1118/4 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="sext_ln1118_4_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="9" slack="0"/>
<pin id="1008" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_4/4 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="zext_ln1118_1_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="8" slack="0"/>
<pin id="1012" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_1/4 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="zext_ln1118_2_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="8" slack="0"/>
<pin id="1016" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_2/4 "/>
</bind>
</comp>

<comp id="1018" class="1004" name="sext_ln703_1_fu_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="11" slack="0"/>
<pin id="1020" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_1/4 "/>
</bind>
</comp>

<comp id="1021" class="1004" name="zext_ln1118_3_fu_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="8" slack="0"/>
<pin id="1023" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_3/4 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="src_kernel_win_0_va_32_load_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="8" slack="3"/>
<pin id="1027" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_32/4 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="src_kernel_win_0_va_33_load_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="8" slack="3"/>
<pin id="1030" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_33/4 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="store_ln444_store_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="8" slack="0"/>
<pin id="1033" dir="0" index="1" bw="8" slack="3"/>
<pin id="1034" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln444/4 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="store_ln444_store_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="8" slack="0"/>
<pin id="1038" dir="0" index="1" bw="8" slack="3"/>
<pin id="1039" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln444/4 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="store_ln444_store_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="8" slack="0"/>
<pin id="1043" dir="0" index="1" bw="8" slack="3"/>
<pin id="1044" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln444/4 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="store_ln444_store_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="8" slack="0"/>
<pin id="1048" dir="0" index="1" bw="8" slack="3"/>
<pin id="1049" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln444/4 "/>
</bind>
</comp>

<comp id="1051" class="1004" name="src_kernel_win_0_va_26_load_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="8" slack="4"/>
<pin id="1053" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_26/5 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="src_kernel_win_0_va_27_load_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="8" slack="4"/>
<pin id="1056" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_27/5 "/>
</bind>
</comp>

<comp id="1057" class="1004" name="zext_ln1118_6_fu_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="8" slack="1"/>
<pin id="1059" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_6/5 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="zext_ln1118_7_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="8" slack="0"/>
<pin id="1062" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_7/5 "/>
</bind>
</comp>

<comp id="1064" class="1004" name="mul_ln1118_4_fu_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="8" slack="0"/>
<pin id="1066" dir="0" index="1" bw="2" slack="4"/>
<pin id="1067" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_4/5 "/>
</bind>
</comp>

<comp id="1069" class="1004" name="sext_ln703_3_fu_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="10" slack="0"/>
<pin id="1071" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_3/5 "/>
</bind>
</comp>

<comp id="1073" class="1004" name="zext_ln1118_8_fu_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="8" slack="0"/>
<pin id="1075" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_8/5 "/>
</bind>
</comp>

<comp id="1077" class="1004" name="mul_ln1118_5_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="8" slack="0"/>
<pin id="1079" dir="0" index="1" bw="3" slack="4"/>
<pin id="1080" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_5/5 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="zext_ln703_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="11" slack="0"/>
<pin id="1084" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703/5 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="add_ln703_5_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="11" slack="0"/>
<pin id="1088" dir="0" index="1" bw="10" slack="0"/>
<pin id="1089" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_5/5 "/>
</bind>
</comp>

<comp id="1092" class="1004" name="sext_ln703_4_fu_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="11" slack="0"/>
<pin id="1094" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_4/5 "/>
</bind>
</comp>

<comp id="1096" class="1004" name="add_ln703_6_fu_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="11" slack="0"/>
<pin id="1098" dir="0" index="1" bw="12" slack="0"/>
<pin id="1099" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_6/5 "/>
</bind>
</comp>

<comp id="1101" class="1004" name="zext_ln703_1_fu_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="8" slack="1"/>
<pin id="1103" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703_1/5 "/>
</bind>
</comp>

<comp id="1104" class="1004" name="zext_ln703_2_fu_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="8" slack="1"/>
<pin id="1106" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703_2/5 "/>
</bind>
</comp>

<comp id="1107" class="1004" name="p_Val2_s_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="12" slack="0"/>
<pin id="1109" dir="0" index="1" bw="8" slack="0"/>
<pin id="1110" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_s/5 "/>
</bind>
</comp>

<comp id="1113" class="1004" name="p_Result_s_fu_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="1" slack="0"/>
<pin id="1115" dir="0" index="1" bw="12" slack="0"/>
<pin id="1116" dir="0" index="2" bw="5" slack="0"/>
<pin id="1117" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/5 "/>
</bind>
</comp>

<comp id="1121" class="1004" name="add_ln703_8_fu_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="12" slack="0"/>
<pin id="1123" dir="0" index="1" bw="11" slack="0"/>
<pin id="1124" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_8/5 "/>
</bind>
</comp>

<comp id="1126" class="1004" name="add_ln703_9_fu_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="10" slack="0"/>
<pin id="1128" dir="0" index="1" bw="8" slack="0"/>
<pin id="1129" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_9/5 "/>
</bind>
</comp>

<comp id="1132" class="1004" name="sext_ln703_5_fu_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="10" slack="0"/>
<pin id="1134" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_5/5 "/>
</bind>
</comp>

<comp id="1136" class="1004" name="p_Val2_5_fu_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="10" slack="0"/>
<pin id="1138" dir="0" index="1" bw="12" slack="0"/>
<pin id="1139" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_5/5 "/>
</bind>
</comp>

<comp id="1142" class="1004" name="sext_ln703_6_fu_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="12" slack="0"/>
<pin id="1144" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_6/5 "/>
</bind>
</comp>

<comp id="1146" class="1004" name="p_Result_1_fu_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="1" slack="0"/>
<pin id="1148" dir="0" index="1" bw="12" slack="0"/>
<pin id="1149" dir="0" index="2" bw="5" slack="0"/>
<pin id="1150" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_1/5 "/>
</bind>
</comp>

<comp id="1154" class="1004" name="tmp_41_fu_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="1" slack="0"/>
<pin id="1156" dir="0" index="1" bw="12" slack="0"/>
<pin id="1157" dir="0" index="2" bw="5" slack="0"/>
<pin id="1158" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_41/5 "/>
</bind>
</comp>

<comp id="1162" class="1004" name="or_ln785_fu_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="1" slack="0"/>
<pin id="1164" dir="0" index="1" bw="1" slack="0"/>
<pin id="1165" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln785/5 "/>
</bind>
</comp>

<comp id="1168" class="1004" name="xor_ln785_fu_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="1" slack="0"/>
<pin id="1170" dir="0" index="1" bw="1" slack="0"/>
<pin id="1171" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785/5 "/>
</bind>
</comp>

<comp id="1174" class="1004" name="overflow_fu_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="1" slack="0"/>
<pin id="1176" dir="0" index="1" bw="1" slack="0"/>
<pin id="1177" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow/5 "/>
</bind>
</comp>

<comp id="1180" class="1004" name="and_ln786_fu_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="1" slack="0"/>
<pin id="1182" dir="0" index="1" bw="1" slack="0"/>
<pin id="1183" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786/5 "/>
</bind>
</comp>

<comp id="1186" class="1004" name="xor_ln786_fu_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="1" slack="0"/>
<pin id="1188" dir="0" index="1" bw="1" slack="0"/>
<pin id="1189" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786/5 "/>
</bind>
</comp>

<comp id="1192" class="1004" name="underflow_fu_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="1" slack="0"/>
<pin id="1194" dir="0" index="1" bw="1" slack="0"/>
<pin id="1195" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow/5 "/>
</bind>
</comp>

<comp id="1198" class="1004" name="or_ln340_fu_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="1" slack="0"/>
<pin id="1200" dir="0" index="1" bw="1" slack="0"/>
<pin id="1201" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340/5 "/>
</bind>
</comp>

<comp id="1204" class="1004" name="or_ln340_1_fu_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="1" slack="0"/>
<pin id="1206" dir="0" index="1" bw="1" slack="0"/>
<pin id="1207" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_1/5 "/>
</bind>
</comp>

<comp id="1210" class="1004" name="select_ln340_fu_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="1" slack="0"/>
<pin id="1212" dir="0" index="1" bw="16" slack="0"/>
<pin id="1213" dir="0" index="2" bw="16" slack="0"/>
<pin id="1214" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340/5 "/>
</bind>
</comp>

<comp id="1218" class="1004" name="select_ln388_fu_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="1" slack="0"/>
<pin id="1220" dir="0" index="1" bw="16" slack="0"/>
<pin id="1221" dir="0" index="2" bw="16" slack="0"/>
<pin id="1222" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388/5 "/>
</bind>
</comp>

<comp id="1226" class="1004" name="p_Val2_7_fu_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="1" slack="0"/>
<pin id="1228" dir="0" index="1" bw="16" slack="0"/>
<pin id="1229" dir="0" index="2" bw="16" slack="0"/>
<pin id="1230" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_7/5 "/>
</bind>
</comp>

<comp id="1235" class="1004" name="src_kernel_win_0_va_31_load_fu_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="8" slack="4"/>
<pin id="1237" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_31/5 "/>
</bind>
</comp>

<comp id="1238" class="1004" name="store_ln444_store_fu_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="8" slack="0"/>
<pin id="1240" dir="0" index="1" bw="8" slack="4"/>
<pin id="1241" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln444/5 "/>
</bind>
</comp>

<comp id="1243" class="1004" name="store_ln444_store_fu_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="8" slack="1"/>
<pin id="1245" dir="0" index="1" bw="8" slack="4"/>
<pin id="1246" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln444/5 "/>
</bind>
</comp>

<comp id="1247" class="1007" name="grp_fu_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="8" slack="0"/>
<pin id="1249" dir="0" index="1" bw="2" slack="3"/>
<pin id="1250" dir="0" index="2" bw="9" slack="0"/>
<pin id="1251" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1118/4 sext_ln1118_5/4 add_ln703/4 "/>
</bind>
</comp>

<comp id="1254" class="1007" name="grp_fu_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="8" slack="0"/>
<pin id="1256" dir="0" index="1" bw="2" slack="3"/>
<pin id="1257" dir="0" index="2" bw="11" slack="0"/>
<pin id="1258" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1118_1/4 sext_ln703/4 add_ln703_1/4 "/>
</bind>
</comp>

<comp id="1262" class="1007" name="grp_fu_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="8" slack="0"/>
<pin id="1264" dir="0" index="1" bw="3" slack="3"/>
<pin id="1265" dir="0" index="2" bw="11" slack="0"/>
<pin id="1266" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1118_2/4 sext_ln703_2/4 add_ln703_2/4 "/>
</bind>
</comp>

<comp id="1269" class="1007" name="grp_fu_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="8" slack="0"/>
<pin id="1271" dir="0" index="1" bw="4" slack="4"/>
<pin id="1272" dir="0" index="2" bw="12" slack="2147483647"/>
<pin id="1273" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1118_3/5 add_ln703_3/5 "/>
</bind>
</comp>

<comp id="1277" class="1005" name="src_kernel_win_0_va_reg_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="8" slack="4"/>
<pin id="1279" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va "/>
</bind>
</comp>

<comp id="1284" class="1005" name="src_kernel_win_0_va_18_reg_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="8" slack="4"/>
<pin id="1286" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_18 "/>
</bind>
</comp>

<comp id="1290" class="1005" name="src_kernel_win_0_va_19_reg_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="8" slack="3"/>
<pin id="1292" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_19 "/>
</bind>
</comp>

<comp id="1296" class="1005" name="src_kernel_win_0_va_20_reg_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="8" slack="3"/>
<pin id="1298" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_20 "/>
</bind>
</comp>

<comp id="1302" class="1005" name="src_kernel_win_0_va_21_reg_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="8" slack="3"/>
<pin id="1304" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_21 "/>
</bind>
</comp>

<comp id="1309" class="1005" name="src_kernel_win_0_va_22_reg_1309">
<pin_list>
<pin id="1310" dir="0" index="0" bw="8" slack="3"/>
<pin id="1311" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_22 "/>
</bind>
</comp>

<comp id="1315" class="1005" name="right_border_buf_0_s_reg_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="8" slack="3"/>
<pin id="1317" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_0_s "/>
</bind>
</comp>

<comp id="1322" class="1005" name="right_border_buf_0_14_reg_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="8" slack="3"/>
<pin id="1324" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_0_14 "/>
</bind>
</comp>

<comp id="1328" class="1005" name="right_border_buf_0_15_reg_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="8" slack="3"/>
<pin id="1330" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_0_15 "/>
</bind>
</comp>

<comp id="1334" class="1005" name="right_border_buf_0_16_reg_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="8" slack="3"/>
<pin id="1336" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_0_16 "/>
</bind>
</comp>

<comp id="1341" class="1005" name="right_border_buf_0_17_reg_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="8" slack="3"/>
<pin id="1343" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_0_17 "/>
</bind>
</comp>

<comp id="1347" class="1005" name="right_border_buf_0_18_reg_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="8" slack="3"/>
<pin id="1349" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_0_18 "/>
</bind>
</comp>

<comp id="1353" class="1005" name="sext_ln1118_reg_1353">
<pin_list>
<pin id="1354" dir="0" index="0" bw="10" slack="3"/>
<pin id="1355" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln1118 "/>
</bind>
</comp>

<comp id="1358" class="1005" name="sext_ln1118_1_reg_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="10" slack="3"/>
<pin id="1360" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln1118_1 "/>
</bind>
</comp>

<comp id="1363" class="1005" name="sext_ln1118_2_reg_1363">
<pin_list>
<pin id="1364" dir="0" index="0" bw="11" slack="3"/>
<pin id="1365" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln1118_2 "/>
</bind>
</comp>

<comp id="1368" class="1005" name="zext_ln1118_4_reg_1368">
<pin_list>
<pin id="1369" dir="0" index="0" bw="12" slack="4"/>
<pin id="1370" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln1118_4 "/>
</bind>
</comp>

<comp id="1373" class="1005" name="sext_ln1118_3_reg_1373">
<pin_list>
<pin id="1374" dir="0" index="0" bw="10" slack="4"/>
<pin id="1375" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opset="sext_ln1118_3 "/>
</bind>
</comp>

<comp id="1378" class="1005" name="zext_ln1118_5_reg_1378">
<pin_list>
<pin id="1379" dir="0" index="0" bw="11" slack="4"/>
<pin id="1380" dir="1" index="1" bw="11" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln1118_5 "/>
</bind>
</comp>

<comp id="1383" class="1005" name="icmp_ln443_reg_1383">
<pin_list>
<pin id="1384" dir="0" index="0" bw="1" slack="1"/>
<pin id="1385" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln443 "/>
</bind>
</comp>

<comp id="1387" class="1005" name="i_V_reg_1387">
<pin_list>
<pin id="1388" dir="0" index="0" bw="11" slack="0"/>
<pin id="1389" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="1392" class="1005" name="icmp_ln887_reg_1392">
<pin_list>
<pin id="1393" dir="0" index="0" bw="1" slack="1"/>
<pin id="1394" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln887 "/>
</bind>
</comp>

<comp id="1396" class="1005" name="xor_ln457_reg_1396">
<pin_list>
<pin id="1397" dir="0" index="0" bw="1" slack="1"/>
<pin id="1398" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln457 "/>
</bind>
</comp>

<comp id="1401" class="1005" name="icmp_ln899_reg_1401">
<pin_list>
<pin id="1402" dir="0" index="0" bw="1" slack="1"/>
<pin id="1403" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln899 "/>
</bind>
</comp>

<comp id="1406" class="1005" name="icmp_ln879_reg_1406">
<pin_list>
<pin id="1407" dir="0" index="0" bw="1" slack="1"/>
<pin id="1408" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln879 "/>
</bind>
</comp>

<comp id="1410" class="1005" name="icmp_ln879_1_reg_1410">
<pin_list>
<pin id="1411" dir="0" index="0" bw="1" slack="1"/>
<pin id="1412" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln879_1 "/>
</bind>
</comp>

<comp id="1414" class="1005" name="icmp_ln899_1_reg_1414">
<pin_list>
<pin id="1415" dir="0" index="0" bw="1" slack="2"/>
<pin id="1416" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln899_1 "/>
</bind>
</comp>

<comp id="1421" class="1005" name="xor_ln493_1_reg_1421">
<pin_list>
<pin id="1422" dir="0" index="0" bw="2" slack="2"/>
<pin id="1423" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="xor_ln493_1 "/>
</bind>
</comp>

<comp id="1426" class="1005" name="xor_ln493_2_reg_1426">
<pin_list>
<pin id="1427" dir="0" index="0" bw="2" slack="2"/>
<pin id="1428" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="xor_ln493_2 "/>
</bind>
</comp>

<comp id="1431" class="1005" name="xor_ln493_3_reg_1431">
<pin_list>
<pin id="1432" dir="0" index="0" bw="2" slack="2"/>
<pin id="1433" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="xor_ln493_3 "/>
</bind>
</comp>

<comp id="1436" class="1005" name="icmp_ln444_reg_1436">
<pin_list>
<pin id="1437" dir="0" index="0" bw="1" slack="1"/>
<pin id="1438" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln444 "/>
</bind>
</comp>

<comp id="1440" class="1005" name="j_V_reg_1440">
<pin_list>
<pin id="1441" dir="0" index="0" bw="11" slack="0"/>
<pin id="1442" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="1445" class="1005" name="and_ln118_reg_1445">
<pin_list>
<pin id="1446" dir="0" index="0" bw="1" slack="1"/>
<pin id="1447" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln118 "/>
</bind>
</comp>

<comp id="1449" class="1005" name="trunc_ln458_reg_1449">
<pin_list>
<pin id="1450" dir="0" index="0" bw="2" slack="1"/>
<pin id="1451" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln458 "/>
</bind>
</comp>

<comp id="1454" class="1005" name="or_ln457_reg_1454">
<pin_list>
<pin id="1455" dir="0" index="0" bw="1" slack="1"/>
<pin id="1456" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln457 "/>
</bind>
</comp>

<comp id="1461" class="1005" name="k_buf_0_val_3_addr_reg_1461">
<pin_list>
<pin id="1462" dir="0" index="0" bw="11" slack="1"/>
<pin id="1463" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_3_addr "/>
</bind>
</comp>

<comp id="1467" class="1005" name="k_buf_0_val_4_addr_reg_1467">
<pin_list>
<pin id="1468" dir="0" index="0" bw="11" slack="1"/>
<pin id="1469" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_4_addr "/>
</bind>
</comp>

<comp id="1473" class="1005" name="k_buf_0_val_5_addr_reg_1473">
<pin_list>
<pin id="1474" dir="0" index="0" bw="11" slack="1"/>
<pin id="1475" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_5_addr "/>
</bind>
</comp>

<comp id="1479" class="1005" name="and_ln512_reg_1479">
<pin_list>
<pin id="1480" dir="0" index="0" bw="1" slack="1"/>
<pin id="1481" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln512 "/>
</bind>
</comp>

<comp id="1483" class="1005" name="src_kernel_win_0_va_23_reg_1483">
<pin_list>
<pin id="1484" dir="0" index="0" bw="8" slack="1"/>
<pin id="1485" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_23 "/>
</bind>
</comp>

<comp id="1490" class="1005" name="src_kernel_win_0_va_24_reg_1490">
<pin_list>
<pin id="1491" dir="0" index="0" bw="8" slack="1"/>
<pin id="1492" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_24 "/>
</bind>
</comp>

<comp id="1495" class="1005" name="add_ln703_2_reg_1495">
<pin_list>
<pin id="1496" dir="0" index="0" bw="12" slack="1"/>
<pin id="1497" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="147"><net_src comp="16" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="16" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="16" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="16" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="16" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="16" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="16" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="16" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="16" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="16" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="16" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="16" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="58" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="58" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="58" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="208"><net_src comp="52" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="14" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="54" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="12" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="56" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="10" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="52" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="8" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="54" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="6" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="54" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="4" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="134" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="0" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="251"><net_src comp="142" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="2" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="258"><net_src comp="74" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="264"><net_src comp="253" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="270"><net_src comp="74" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="276"><net_src comp="265" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="282"><net_src comp="74" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="288"><net_src comp="277" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="293"><net_src comp="240" pin="2"/><net_sink comp="283" pin=4"/></net>

<net id="298"><net_src comp="240" pin="2"/><net_sink comp="271" pin=4"/></net>

<net id="303"><net_src comp="240" pin="2"/><net_sink comp="259" pin=4"/></net>

<net id="304"><net_src comp="271" pin="3"/><net_sink comp="283" pin=4"/></net>

<net id="305"><net_src comp="259" pin="3"/><net_sink comp="271" pin=4"/></net>

<net id="309"><net_src comp="66" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="316"><net_src comp="306" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="320"><net_src comp="66" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="327"><net_src comp="317" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="331"><net_src comp="234" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="228" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="222" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="216" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="210" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="204" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="355"><net_src comp="310" pin="4"/><net_sink comp="352" pin=0"/></net>

<net id="360"><net_src comp="310" pin="4"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="68" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="310" pin="4"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="76" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="310" pin="4"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="82" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="378"><net_src comp="368" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="84" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="386"><net_src comp="86" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="387"><net_src comp="310" pin="4"/><net_sink comp="380" pin=1"/></net>

<net id="388"><net_src comp="16" pin="0"/><net_sink comp="380" pin=2"/></net>

<net id="389"><net_src comp="88" pin="0"/><net_sink comp="380" pin=3"/></net>

<net id="394"><net_src comp="380" pin="4"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="90" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="400"><net_src comp="310" pin="4"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="76" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="406"><net_src comp="310" pin="4"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="66" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="310" pin="4"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="82" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="417"><net_src comp="310" pin="4"/><net_sink comp="414" pin=0"/></net>

<net id="422"><net_src comp="92" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="352" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="429"><net_src comp="94" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="430"><net_src comp="418" pin="2"/><net_sink comp="424" pin=1"/></net>

<net id="431"><net_src comp="96" pin="0"/><net_sink comp="424" pin=2"/></net>

<net id="436"><net_src comp="424" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="84" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="442"><net_src comp="418" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="98" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="448"><net_src comp="438" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="432" pin="2"/><net_sink comp="444" pin=1"/></net>

<net id="455"><net_src comp="94" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="456"><net_src comp="418" pin="2"/><net_sink comp="450" pin=1"/></net>

<net id="457"><net_src comp="96" pin="0"/><net_sink comp="450" pin=2"/></net>

<net id="462"><net_src comp="100" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="352" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="469"><net_src comp="450" pin="3"/><net_sink comp="464" pin=0"/></net>

<net id="470"><net_src comp="458" pin="2"/><net_sink comp="464" pin=1"/></net>

<net id="471"><net_src comp="418" pin="2"/><net_sink comp="464" pin=2"/></net>

<net id="476"><net_src comp="464" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="98" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="481"><net_src comp="464" pin="3"/><net_sink comp="478" pin=0"/></net>

<net id="486"><net_src comp="102" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="352" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="493"><net_src comp="94" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="494"><net_src comp="482" pin="2"/><net_sink comp="488" pin=1"/></net>

<net id="495"><net_src comp="96" pin="0"/><net_sink comp="488" pin=2"/></net>

<net id="501"><net_src comp="94" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="502"><net_src comp="482" pin="2"/><net_sink comp="496" pin=1"/></net>

<net id="503"><net_src comp="96" pin="0"/><net_sink comp="496" pin=2"/></net>

<net id="507"><net_src comp="310" pin="4"/><net_sink comp="504" pin=0"/></net>

<net id="512"><net_src comp="104" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="352" pin="1"/><net_sink comp="508" pin=1"/></net>

<net id="519"><net_src comp="94" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="520"><net_src comp="508" pin="2"/><net_sink comp="514" pin=1"/></net>

<net id="521"><net_src comp="96" pin="0"/><net_sink comp="514" pin=2"/></net>

<net id="527"><net_src comp="94" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="528"><net_src comp="508" pin="2"/><net_sink comp="522" pin=1"/></net>

<net id="529"><net_src comp="96" pin="0"/><net_sink comp="522" pin=2"/></net>

<net id="533"><net_src comp="310" pin="4"/><net_sink comp="530" pin=0"/></net>

<net id="538"><net_src comp="106" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="478" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="545"><net_src comp="472" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="546"><net_src comp="478" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="547"><net_src comp="534" pin="2"/><net_sink comp="540" pin=2"/></net>

<net id="552"><net_src comp="108" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="414" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="559"><net_src comp="444" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="560"><net_src comp="548" pin="2"/><net_sink comp="554" pin=1"/></net>

<net id="561"><net_src comp="540" pin="3"/><net_sink comp="554" pin=2"/></net>

<net id="566"><net_src comp="554" pin="3"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="108" pin="0"/><net_sink comp="562" pin=1"/></net>

<net id="572"><net_src comp="414" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="573"><net_src comp="106" pin="0"/><net_sink comp="568" pin=1"/></net>

<net id="578"><net_src comp="106" pin="0"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="504" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="583"><net_src comp="482" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="589"><net_src comp="496" pin="3"/><net_sink comp="584" pin=0"/></net>

<net id="590"><net_src comp="574" pin="2"/><net_sink comp="584" pin=1"/></net>

<net id="591"><net_src comp="580" pin="1"/><net_sink comp="584" pin=2"/></net>

<net id="597"><net_src comp="488" pin="3"/><net_sink comp="592" pin=0"/></net>

<net id="598"><net_src comp="584" pin="3"/><net_sink comp="592" pin=1"/></net>

<net id="599"><net_src comp="568" pin="2"/><net_sink comp="592" pin=2"/></net>

<net id="604"><net_src comp="592" pin="3"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="108" pin="0"/><net_sink comp="600" pin=1"/></net>

<net id="610"><net_src comp="110" pin="0"/><net_sink comp="606" pin=0"/></net>

<net id="611"><net_src comp="414" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="616"><net_src comp="530" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="617"><net_src comp="108" pin="0"/><net_sink comp="612" pin=1"/></net>

<net id="621"><net_src comp="508" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="627"><net_src comp="522" pin="3"/><net_sink comp="622" pin=0"/></net>

<net id="628"><net_src comp="612" pin="2"/><net_sink comp="622" pin=1"/></net>

<net id="629"><net_src comp="618" pin="1"/><net_sink comp="622" pin=2"/></net>

<net id="635"><net_src comp="514" pin="3"/><net_sink comp="630" pin=0"/></net>

<net id="636"><net_src comp="622" pin="3"/><net_sink comp="630" pin=1"/></net>

<net id="637"><net_src comp="606" pin="2"/><net_sink comp="630" pin=2"/></net>

<net id="642"><net_src comp="630" pin="3"/><net_sink comp="638" pin=0"/></net>

<net id="643"><net_src comp="108" pin="0"/><net_sink comp="638" pin=1"/></net>

<net id="647"><net_src comp="321" pin="4"/><net_sink comp="644" pin=0"/></net>

<net id="652"><net_src comp="321" pin="4"/><net_sink comp="648" pin=0"/></net>

<net id="653"><net_src comp="112" pin="0"/><net_sink comp="648" pin=1"/></net>

<net id="658"><net_src comp="321" pin="4"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="76" pin="0"/><net_sink comp="654" pin=1"/></net>

<net id="666"><net_src comp="86" pin="0"/><net_sink comp="660" pin=0"/></net>

<net id="667"><net_src comp="321" pin="4"/><net_sink comp="660" pin=1"/></net>

<net id="668"><net_src comp="16" pin="0"/><net_sink comp="660" pin=2"/></net>

<net id="669"><net_src comp="88" pin="0"/><net_sink comp="660" pin=3"/></net>

<net id="674"><net_src comp="660" pin="4"/><net_sink comp="670" pin=0"/></net>

<net id="675"><net_src comp="90" pin="0"/><net_sink comp="670" pin=1"/></net>

<net id="680"><net_src comp="92" pin="0"/><net_sink comp="676" pin=0"/></net>

<net id="681"><net_src comp="644" pin="1"/><net_sink comp="676" pin=1"/></net>

<net id="685"><net_src comp="676" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="691"><net_src comp="94" pin="0"/><net_sink comp="686" pin=0"/></net>

<net id="692"><net_src comp="676" pin="2"/><net_sink comp="686" pin=1"/></net>

<net id="693"><net_src comp="96" pin="0"/><net_sink comp="686" pin=2"/></net>

<net id="698"><net_src comp="686" pin="3"/><net_sink comp="694" pin=0"/></net>

<net id="699"><net_src comp="84" pin="0"/><net_sink comp="694" pin=1"/></net>

<net id="704"><net_src comp="676" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="705"><net_src comp="114" pin="0"/><net_sink comp="700" pin=1"/></net>

<net id="710"><net_src comp="700" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="711"><net_src comp="694" pin="2"/><net_sink comp="706" pin=1"/></net>

<net id="717"><net_src comp="94" pin="0"/><net_sink comp="712" pin=0"/></net>

<net id="718"><net_src comp="676" pin="2"/><net_sink comp="712" pin=1"/></net>

<net id="719"><net_src comp="96" pin="0"/><net_sink comp="712" pin=2"/></net>

<net id="724"><net_src comp="100" pin="0"/><net_sink comp="720" pin=0"/></net>

<net id="725"><net_src comp="644" pin="1"/><net_sink comp="720" pin=1"/></net>

<net id="731"><net_src comp="712" pin="3"/><net_sink comp="726" pin=0"/></net>

<net id="732"><net_src comp="720" pin="2"/><net_sink comp="726" pin=1"/></net>

<net id="733"><net_src comp="676" pin="2"/><net_sink comp="726" pin=2"/></net>

<net id="737"><net_src comp="726" pin="3"/><net_sink comp="734" pin=0"/></net>

<net id="741"><net_src comp="726" pin="3"/><net_sink comp="738" pin=0"/></net>

<net id="746"><net_src comp="726" pin="3"/><net_sink comp="742" pin=0"/></net>

<net id="747"><net_src comp="114" pin="0"/><net_sink comp="742" pin=1"/></net>

<net id="752"><net_src comp="116" pin="0"/><net_sink comp="748" pin=0"/></net>

<net id="753"><net_src comp="738" pin="1"/><net_sink comp="748" pin=1"/></net>

<net id="759"><net_src comp="706" pin="2"/><net_sink comp="754" pin=0"/></net>

<net id="760"><net_src comp="682" pin="1"/><net_sink comp="754" pin=1"/></net>

<net id="761"><net_src comp="748" pin="2"/><net_sink comp="754" pin=2"/></net>

<net id="765"><net_src comp="754" pin="3"/><net_sink comp="762" pin=0"/></net>

<net id="770"><net_src comp="700" pin="2"/><net_sink comp="766" pin=0"/></net>

<net id="771"><net_src comp="84" pin="0"/><net_sink comp="766" pin=1"/></net>

<net id="776"><net_src comp="686" pin="3"/><net_sink comp="772" pin=0"/></net>

<net id="777"><net_src comp="766" pin="2"/><net_sink comp="772" pin=1"/></net>

<net id="782"><net_src comp="742" pin="2"/><net_sink comp="778" pin=0"/></net>

<net id="783"><net_src comp="772" pin="2"/><net_sink comp="778" pin=1"/></net>

<net id="789"><net_src comp="778" pin="2"/><net_sink comp="784" pin=0"/></net>

<net id="790"><net_src comp="734" pin="1"/><net_sink comp="784" pin=1"/></net>

<net id="791"><net_src comp="762" pin="1"/><net_sink comp="784" pin=2"/></net>

<net id="795"><net_src comp="784" pin="3"/><net_sink comp="792" pin=0"/></net>

<net id="799"><net_src comp="784" pin="3"/><net_sink comp="796" pin=0"/></net>

<net id="804"><net_src comp="700" pin="2"/><net_sink comp="800" pin=0"/></net>

<net id="808"><net_src comp="792" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="810"><net_src comp="805" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="811"><net_src comp="805" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="816"><net_src comp="670" pin="2"/><net_sink comp="812" pin=1"/></net>

<net id="839"><net_src comp="108" pin="0"/><net_sink comp="835" pin=1"/></net>

<net id="847"><net_src comp="130" pin="0"/><net_sink comp="840" pin=0"/></net>

<net id="848"><net_src comp="820" pin="1"/><net_sink comp="840" pin=1"/></net>

<net id="849"><net_src comp="823" pin="1"/><net_sink comp="840" pin=2"/></net>

<net id="850"><net_src comp="132" pin="0"/><net_sink comp="840" pin=3"/></net>

<net id="851"><net_src comp="835" pin="2"/><net_sink comp="840" pin=4"/></net>

<net id="857"><net_src comp="259" pin="3"/><net_sink comp="852" pin=1"/></net>

<net id="858"><net_src comp="840" pin="5"/><net_sink comp="852" pin=2"/></net>

<net id="866"><net_src comp="130" pin="0"/><net_sink comp="859" pin=0"/></net>

<net id="867"><net_src comp="829" pin="1"/><net_sink comp="859" pin=1"/></net>

<net id="868"><net_src comp="832" pin="1"/><net_sink comp="859" pin=2"/></net>

<net id="869"><net_src comp="132" pin="0"/><net_sink comp="859" pin=3"/></net>

<net id="870"><net_src comp="835" pin="2"/><net_sink comp="859" pin=4"/></net>

<net id="876"><net_src comp="271" pin="3"/><net_sink comp="871" pin=1"/></net>

<net id="877"><net_src comp="859" pin="5"/><net_sink comp="871" pin=2"/></net>

<net id="885"><net_src comp="130" pin="0"/><net_sink comp="878" pin=0"/></net>

<net id="886"><net_src comp="817" pin="1"/><net_sink comp="878" pin=1"/></net>

<net id="887"><net_src comp="826" pin="1"/><net_sink comp="878" pin=2"/></net>

<net id="888"><net_src comp="132" pin="0"/><net_sink comp="878" pin=3"/></net>

<net id="889"><net_src comp="835" pin="2"/><net_sink comp="878" pin=4"/></net>

<net id="895"><net_src comp="283" pin="3"/><net_sink comp="890" pin=1"/></net>

<net id="896"><net_src comp="878" pin="5"/><net_sink comp="890" pin=2"/></net>

<net id="907"><net_src comp="890" pin="3"/><net_sink comp="903" pin=0"/></net>

<net id="912"><net_src comp="900" pin="1"/><net_sink comp="908" pin=0"/></net>

<net id="917"><net_src comp="871" pin="3"/><net_sink comp="913" pin=0"/></net>

<net id="922"><net_src comp="817" pin="1"/><net_sink comp="918" pin=0"/></net>

<net id="927"><net_src comp="897" pin="1"/><net_sink comp="923" pin=0"/></net>

<net id="932"><net_src comp="852" pin="3"/><net_sink comp="928" pin=0"/></net>

<net id="940"><net_src comp="130" pin="0"/><net_sink comp="933" pin=0"/></net>

<net id="941"><net_src comp="852" pin="3"/><net_sink comp="933" pin=1"/></net>

<net id="942"><net_src comp="871" pin="3"/><net_sink comp="933" pin=2"/></net>

<net id="943"><net_src comp="890" pin="3"/><net_sink comp="933" pin=3"/></net>

<net id="949"><net_src comp="933" pin="5"/><net_sink comp="944" pin=1"/></net>

<net id="950"><net_src comp="852" pin="3"/><net_sink comp="944" pin=2"/></net>

<net id="958"><net_src comp="130" pin="0"/><net_sink comp="951" pin=0"/></net>

<net id="959"><net_src comp="852" pin="3"/><net_sink comp="951" pin=1"/></net>

<net id="960"><net_src comp="871" pin="3"/><net_sink comp="951" pin=2"/></net>

<net id="961"><net_src comp="890" pin="3"/><net_sink comp="951" pin=3"/></net>

<net id="967"><net_src comp="951" pin="5"/><net_sink comp="962" pin=1"/></net>

<net id="968"><net_src comp="871" pin="3"/><net_sink comp="962" pin=2"/></net>

<net id="976"><net_src comp="130" pin="0"/><net_sink comp="969" pin=0"/></net>

<net id="977"><net_src comp="852" pin="3"/><net_sink comp="969" pin=1"/></net>

<net id="978"><net_src comp="871" pin="3"/><net_sink comp="969" pin=2"/></net>

<net id="979"><net_src comp="890" pin="3"/><net_sink comp="969" pin=3"/></net>

<net id="985"><net_src comp="969" pin="5"/><net_sink comp="980" pin=1"/></net>

<net id="986"><net_src comp="890" pin="3"/><net_sink comp="980" pin=2"/></net>

<net id="999"><net_src comp="993" pin="1"/><net_sink comp="996" pin=0"/></net>

<net id="1004"><net_src comp="136" pin="0"/><net_sink comp="1000" pin=0"/></net>

<net id="1005"><net_src comp="996" pin="1"/><net_sink comp="1000" pin=1"/></net>

<net id="1009"><net_src comp="1000" pin="2"/><net_sink comp="1006" pin=0"/></net>

<net id="1013"><net_src comp="990" pin="1"/><net_sink comp="1010" pin=0"/></net>

<net id="1017"><net_src comp="980" pin="3"/><net_sink comp="1014" pin=0"/></net>

<net id="1024"><net_src comp="987" pin="1"/><net_sink comp="1021" pin=0"/></net>

<net id="1035"><net_src comp="1028" pin="1"/><net_sink comp="1031" pin=0"/></net>

<net id="1040"><net_src comp="980" pin="3"/><net_sink comp="1036" pin=0"/></net>

<net id="1045"><net_src comp="1025" pin="1"/><net_sink comp="1041" pin=0"/></net>

<net id="1050"><net_src comp="962" pin="3"/><net_sink comp="1046" pin=0"/></net>

<net id="1063"><net_src comp="1054" pin="1"/><net_sink comp="1060" pin=0"/></net>

<net id="1068"><net_src comp="1060" pin="1"/><net_sink comp="1064" pin=0"/></net>

<net id="1072"><net_src comp="1064" pin="2"/><net_sink comp="1069" pin=0"/></net>

<net id="1076"><net_src comp="1051" pin="1"/><net_sink comp="1073" pin=0"/></net>

<net id="1081"><net_src comp="1073" pin="1"/><net_sink comp="1077" pin=0"/></net>

<net id="1085"><net_src comp="1077" pin="2"/><net_sink comp="1082" pin=0"/></net>

<net id="1090"><net_src comp="1077" pin="2"/><net_sink comp="1086" pin=0"/></net>

<net id="1091"><net_src comp="1069" pin="1"/><net_sink comp="1086" pin=1"/></net>

<net id="1095"><net_src comp="1086" pin="2"/><net_sink comp="1092" pin=0"/></net>

<net id="1100"><net_src comp="1092" pin="1"/><net_sink comp="1096" pin=0"/></net>

<net id="1111"><net_src comp="1096" pin="2"/><net_sink comp="1107" pin=0"/></net>

<net id="1112"><net_src comp="1104" pin="1"/><net_sink comp="1107" pin=1"/></net>

<net id="1118"><net_src comp="94" pin="0"/><net_sink comp="1113" pin=0"/></net>

<net id="1119"><net_src comp="1107" pin="2"/><net_sink comp="1113" pin=1"/></net>

<net id="1120"><net_src comp="96" pin="0"/><net_sink comp="1113" pin=2"/></net>

<net id="1125"><net_src comp="1082" pin="1"/><net_sink comp="1121" pin=1"/></net>

<net id="1130"><net_src comp="1064" pin="2"/><net_sink comp="1126" pin=0"/></net>

<net id="1131"><net_src comp="1101" pin="1"/><net_sink comp="1126" pin=1"/></net>

<net id="1135"><net_src comp="1126" pin="2"/><net_sink comp="1132" pin=0"/></net>

<net id="1140"><net_src comp="1132" pin="1"/><net_sink comp="1136" pin=0"/></net>

<net id="1141"><net_src comp="1121" pin="2"/><net_sink comp="1136" pin=1"/></net>

<net id="1145"><net_src comp="1136" pin="2"/><net_sink comp="1142" pin=0"/></net>

<net id="1151"><net_src comp="94" pin="0"/><net_sink comp="1146" pin=0"/></net>

<net id="1152"><net_src comp="1136" pin="2"/><net_sink comp="1146" pin=1"/></net>

<net id="1153"><net_src comp="96" pin="0"/><net_sink comp="1146" pin=2"/></net>

<net id="1159"><net_src comp="94" pin="0"/><net_sink comp="1154" pin=0"/></net>

<net id="1160"><net_src comp="1107" pin="2"/><net_sink comp="1154" pin=1"/></net>

<net id="1161"><net_src comp="96" pin="0"/><net_sink comp="1154" pin=2"/></net>

<net id="1166"><net_src comp="1146" pin="3"/><net_sink comp="1162" pin=0"/></net>

<net id="1167"><net_src comp="1154" pin="3"/><net_sink comp="1162" pin=1"/></net>

<net id="1172"><net_src comp="1113" pin="3"/><net_sink comp="1168" pin=0"/></net>

<net id="1173"><net_src comp="84" pin="0"/><net_sink comp="1168" pin=1"/></net>

<net id="1178"><net_src comp="1162" pin="2"/><net_sink comp="1174" pin=0"/></net>

<net id="1179"><net_src comp="1168" pin="2"/><net_sink comp="1174" pin=1"/></net>

<net id="1184"><net_src comp="1154" pin="3"/><net_sink comp="1180" pin=0"/></net>

<net id="1185"><net_src comp="1146" pin="3"/><net_sink comp="1180" pin=1"/></net>

<net id="1190"><net_src comp="1180" pin="2"/><net_sink comp="1186" pin=0"/></net>

<net id="1191"><net_src comp="84" pin="0"/><net_sink comp="1186" pin=1"/></net>

<net id="1196"><net_src comp="1113" pin="3"/><net_sink comp="1192" pin=0"/></net>

<net id="1197"><net_src comp="1186" pin="2"/><net_sink comp="1192" pin=1"/></net>

<net id="1202"><net_src comp="1192" pin="2"/><net_sink comp="1198" pin=0"/></net>

<net id="1203"><net_src comp="1174" pin="2"/><net_sink comp="1198" pin=1"/></net>

<net id="1208"><net_src comp="1180" pin="2"/><net_sink comp="1204" pin=0"/></net>

<net id="1209"><net_src comp="1168" pin="2"/><net_sink comp="1204" pin=1"/></net>

<net id="1215"><net_src comp="1198" pin="2"/><net_sink comp="1210" pin=0"/></net>

<net id="1216"><net_src comp="138" pin="0"/><net_sink comp="1210" pin=1"/></net>

<net id="1217"><net_src comp="1142" pin="1"/><net_sink comp="1210" pin=2"/></net>

<net id="1223"><net_src comp="1192" pin="2"/><net_sink comp="1218" pin=0"/></net>

<net id="1224"><net_src comp="140" pin="0"/><net_sink comp="1218" pin=1"/></net>

<net id="1225"><net_src comp="1142" pin="1"/><net_sink comp="1218" pin=2"/></net>

<net id="1231"><net_src comp="1204" pin="2"/><net_sink comp="1226" pin=0"/></net>

<net id="1232"><net_src comp="1210" pin="3"/><net_sink comp="1226" pin=1"/></net>

<net id="1233"><net_src comp="1218" pin="3"/><net_sink comp="1226" pin=2"/></net>

<net id="1234"><net_src comp="1226" pin="3"/><net_sink comp="246" pin=2"/></net>

<net id="1242"><net_src comp="1235" pin="1"/><net_sink comp="1238" pin=0"/></net>

<net id="1252"><net_src comp="1010" pin="1"/><net_sink comp="1247" pin=0"/></net>

<net id="1253"><net_src comp="1006" pin="1"/><net_sink comp="1247" pin=2"/></net>

<net id="1259"><net_src comp="1014" pin="1"/><net_sink comp="1254" pin=0"/></net>

<net id="1260"><net_src comp="1247" pin="3"/><net_sink comp="1254" pin=2"/></net>

<net id="1261"><net_src comp="1254" pin="3"/><net_sink comp="1018" pin=0"/></net>

<net id="1267"><net_src comp="1021" pin="1"/><net_sink comp="1262" pin=0"/></net>

<net id="1268"><net_src comp="1018" pin="1"/><net_sink comp="1262" pin=2"/></net>

<net id="1274"><net_src comp="1057" pin="1"/><net_sink comp="1269" pin=0"/></net>

<net id="1275"><net_src comp="1269" pin="3"/><net_sink comp="1096" pin=1"/></net>

<net id="1276"><net_src comp="1269" pin="3"/><net_sink comp="1121" pin=0"/></net>

<net id="1280"><net_src comp="144" pin="1"/><net_sink comp="1277" pin=0"/></net>

<net id="1281"><net_src comp="1277" pin="1"/><net_sink comp="1051" pin=0"/></net>

<net id="1282"><net_src comp="1277" pin="1"/><net_sink comp="1235" pin=0"/></net>

<net id="1283"><net_src comp="1277" pin="1"/><net_sink comp="1243" pin=1"/></net>

<net id="1287"><net_src comp="148" pin="1"/><net_sink comp="1284" pin=0"/></net>

<net id="1288"><net_src comp="1284" pin="1"/><net_sink comp="1054" pin=0"/></net>

<net id="1289"><net_src comp="1284" pin="1"/><net_sink comp="1238" pin=1"/></net>

<net id="1293"><net_src comp="152" pin="1"/><net_sink comp="1290" pin=0"/></net>

<net id="1294"><net_src comp="1290" pin="1"/><net_sink comp="1025" pin=0"/></net>

<net id="1295"><net_src comp="1290" pin="1"/><net_sink comp="1046" pin=1"/></net>

<net id="1299"><net_src comp="156" pin="1"/><net_sink comp="1296" pin=0"/></net>

<net id="1300"><net_src comp="1296" pin="1"/><net_sink comp="987" pin=0"/></net>

<net id="1301"><net_src comp="1296" pin="1"/><net_sink comp="1041" pin=1"/></net>

<net id="1305"><net_src comp="160" pin="1"/><net_sink comp="1302" pin=0"/></net>

<net id="1306"><net_src comp="1302" pin="1"/><net_sink comp="990" pin=0"/></net>

<net id="1307"><net_src comp="1302" pin="1"/><net_sink comp="1028" pin=0"/></net>

<net id="1308"><net_src comp="1302" pin="1"/><net_sink comp="1036" pin=1"/></net>

<net id="1312"><net_src comp="164" pin="1"/><net_sink comp="1309" pin=0"/></net>

<net id="1313"><net_src comp="1309" pin="1"/><net_sink comp="993" pin=0"/></net>

<net id="1314"><net_src comp="1309" pin="1"/><net_sink comp="1031" pin=1"/></net>

<net id="1318"><net_src comp="168" pin="1"/><net_sink comp="1315" pin=0"/></net>

<net id="1319"><net_src comp="1315" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="1320"><net_src comp="1315" pin="1"/><net_sink comp="897" pin=0"/></net>

<net id="1321"><net_src comp="1315" pin="1"/><net_sink comp="928" pin=1"/></net>

<net id="1325"><net_src comp="172" pin="1"/><net_sink comp="1322" pin=0"/></net>

<net id="1326"><net_src comp="1322" pin="1"/><net_sink comp="823" pin=0"/></net>

<net id="1327"><net_src comp="1322" pin="1"/><net_sink comp="923" pin=1"/></net>

<net id="1331"><net_src comp="176" pin="1"/><net_sink comp="1328" pin=0"/></net>

<net id="1332"><net_src comp="1328" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="1333"><net_src comp="1328" pin="1"/><net_sink comp="918" pin=1"/></net>

<net id="1337"><net_src comp="180" pin="1"/><net_sink comp="1334" pin=0"/></net>

<net id="1338"><net_src comp="1334" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="1339"><net_src comp="1334" pin="1"/><net_sink comp="900" pin=0"/></net>

<net id="1340"><net_src comp="1334" pin="1"/><net_sink comp="913" pin=1"/></net>

<net id="1344"><net_src comp="184" pin="1"/><net_sink comp="1341" pin=0"/></net>

<net id="1345"><net_src comp="1341" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="1346"><net_src comp="1341" pin="1"/><net_sink comp="908" pin=1"/></net>

<net id="1350"><net_src comp="188" pin="1"/><net_sink comp="1347" pin=0"/></net>

<net id="1351"><net_src comp="1347" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="1352"><net_src comp="1347" pin="1"/><net_sink comp="903" pin=1"/></net>

<net id="1356"><net_src comp="328" pin="1"/><net_sink comp="1353" pin=0"/></net>

<net id="1357"><net_src comp="1353" pin="1"/><net_sink comp="1247" pin=1"/></net>

<net id="1361"><net_src comp="332" pin="1"/><net_sink comp="1358" pin=0"/></net>

<net id="1362"><net_src comp="1358" pin="1"/><net_sink comp="1254" pin=1"/></net>

<net id="1366"><net_src comp="336" pin="1"/><net_sink comp="1363" pin=0"/></net>

<net id="1367"><net_src comp="1363" pin="1"/><net_sink comp="1262" pin=1"/></net>

<net id="1371"><net_src comp="340" pin="1"/><net_sink comp="1368" pin=0"/></net>

<net id="1372"><net_src comp="1368" pin="1"/><net_sink comp="1269" pin=1"/></net>

<net id="1376"><net_src comp="344" pin="1"/><net_sink comp="1373" pin=0"/></net>

<net id="1377"><net_src comp="1373" pin="1"/><net_sink comp="1064" pin=1"/></net>

<net id="1381"><net_src comp="348" pin="1"/><net_sink comp="1378" pin=0"/></net>

<net id="1382"><net_src comp="1378" pin="1"/><net_sink comp="1077" pin=1"/></net>

<net id="1386"><net_src comp="356" pin="2"/><net_sink comp="1383" pin=0"/></net>

<net id="1390"><net_src comp="362" pin="2"/><net_sink comp="1387" pin=0"/></net>

<net id="1391"><net_src comp="1387" pin="1"/><net_sink comp="310" pin=2"/></net>

<net id="1395"><net_src comp="368" pin="2"/><net_sink comp="1392" pin=0"/></net>

<net id="1399"><net_src comp="374" pin="2"/><net_sink comp="1396" pin=0"/></net>

<net id="1400"><net_src comp="1396" pin="1"/><net_sink comp="800" pin=1"/></net>

<net id="1404"><net_src comp="390" pin="2"/><net_sink comp="1401" pin=0"/></net>

<net id="1405"><net_src comp="1401" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="1409"><net_src comp="396" pin="2"/><net_sink comp="1406" pin=0"/></net>

<net id="1413"><net_src comp="402" pin="2"/><net_sink comp="1410" pin=0"/></net>

<net id="1417"><net_src comp="408" pin="2"/><net_sink comp="1414" pin=0"/></net>

<net id="1418"><net_src comp="1414" pin="1"/><net_sink comp="944" pin=0"/></net>

<net id="1419"><net_src comp="1414" pin="1"/><net_sink comp="962" pin=0"/></net>

<net id="1420"><net_src comp="1414" pin="1"/><net_sink comp="980" pin=0"/></net>

<net id="1424"><net_src comp="562" pin="2"/><net_sink comp="1421" pin=0"/></net>

<net id="1425"><net_src comp="1421" pin="1"/><net_sink comp="933" pin=4"/></net>

<net id="1429"><net_src comp="600" pin="2"/><net_sink comp="1426" pin=0"/></net>

<net id="1430"><net_src comp="1426" pin="1"/><net_sink comp="951" pin=4"/></net>

<net id="1434"><net_src comp="638" pin="2"/><net_sink comp="1431" pin=0"/></net>

<net id="1435"><net_src comp="1431" pin="1"/><net_sink comp="969" pin=4"/></net>

<net id="1439"><net_src comp="648" pin="2"/><net_sink comp="1436" pin=0"/></net>

<net id="1443"><net_src comp="654" pin="2"/><net_sink comp="1440" pin=0"/></net>

<net id="1444"><net_src comp="1440" pin="1"/><net_sink comp="321" pin=2"/></net>

<net id="1448"><net_src comp="706" pin="2"/><net_sink comp="1445" pin=0"/></net>

<net id="1452"><net_src comp="796" pin="1"/><net_sink comp="1449" pin=0"/></net>

<net id="1453"><net_src comp="1449" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="1457"><net_src comp="800" pin="2"/><net_sink comp="1454" pin=0"/></net>

<net id="1458"><net_src comp="1454" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="1459"><net_src comp="1454" pin="1"/><net_sink comp="871" pin=0"/></net>

<net id="1460"><net_src comp="1454" pin="1"/><net_sink comp="890" pin=0"/></net>

<net id="1464"><net_src comp="253" pin="3"/><net_sink comp="1461" pin=0"/></net>

<net id="1465"><net_src comp="1461" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="1466"><net_src comp="1461" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="1470"><net_src comp="265" pin="3"/><net_sink comp="1467" pin=0"/></net>

<net id="1471"><net_src comp="1467" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="1472"><net_src comp="1467" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="1476"><net_src comp="277" pin="3"/><net_sink comp="1473" pin=0"/></net>

<net id="1477"><net_src comp="1473" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="1478"><net_src comp="1473" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="1482"><net_src comp="812" pin="2"/><net_sink comp="1479" pin=0"/></net>

<net id="1486"><net_src comp="944" pin="3"/><net_sink comp="1483" pin=0"/></net>

<net id="1487"><net_src comp="1483" pin="1"/><net_sink comp="1101" pin=0"/></net>

<net id="1488"><net_src comp="1483" pin="1"/><net_sink comp="1104" pin=0"/></net>

<net id="1489"><net_src comp="1483" pin="1"/><net_sink comp="1243" pin=0"/></net>

<net id="1493"><net_src comp="962" pin="3"/><net_sink comp="1490" pin=0"/></net>

<net id="1494"><net_src comp="1490" pin="1"/><net_sink comp="1057" pin=0"/></net>

<net id="1498"><net_src comp="1262" pin="3"/><net_sink comp="1495" pin=0"/></net>

<net id="1499"><net_src comp="1495" pin="1"/><net_sink comp="1269" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_src_data_stream_V | {}
	Port: p_dst_data_stream_V | {5 }
 - Input state : 
	Port: Filter2D : p_src_data_stream_V | {4 }
	Port: Filter2D : p_dst_data_stream_V | {}
	Port: Filter2D : p_kernel_val_0_V_1_read | {1 }
	Port: Filter2D : p_kernel_val_0_V_2_read | {1 }
	Port: Filter2D : p_kernel_val_1_V_0_read | {1 }
	Port: Filter2D : p_kernel_val_1_V_2_read | {1 }
	Port: Filter2D : p_kernel_val_2_V_0_read | {1 }
	Port: Filter2D : p_kernel_val_2_V_1_read | {1 }
  - Chain level:
	State 1
		rend_i_i_0 : 1
	State 2
		zext_ln443 : 1
		icmp_ln443 : 1
		i_V : 1
		br_ln443 : 2
		icmp_ln887 : 1
		xor_ln457 : 2
		tmp : 1
		icmp_ln899 : 2
		icmp_ln879 : 1
		icmp_ln879_1 : 1
		icmp_ln899_1 : 1
		trunc_ln506 : 1
		add_ln506 : 2
		tmp_28 : 3
		xor_ln118_6 : 4
		icmp_ln118 : 3
		and_ln118_1 : 4
		tmp_29 : 3
		sub_ln142 : 2
		select_ln139_1 : 4
		icmp_ln144_1 : 5
		trunc_ln147 : 5
		add_ln506_1 : 2
		tmp_30 : 3
		tmp_31 : 3
		trunc_ln142 : 1
		add_ln506_2 : 2
		tmp_32 : 3
		tmp_33 : 3
		trunc_ln142_2 : 1
		sub_ln507 : 6
		select_ln507 : 7
		add_ln507 : 2
		select_ln507_1 : 8
		xor_ln493_1 : 9
		xor_ln118_1 : 2
		sub_ln118 : 2
		trunc_ln118 : 3
		select_ln139_4 : 4
		select_ln118 : 5
		xor_ln493_2 : 6
		add_ln118 : 2
		xor_ln118_7 : 2
		trunc_ln118_2 : 3
		select_ln139_5 : 4
		select_ln118_1 : 5
		xor_ln493_3 : 6
	State 3
		zext_ln444 : 1
		icmp_ln444 : 1
		j_V : 1
		tmp_34 : 1
		icmp_ln891 : 2
		ImagLoc_x : 2
		sext_ln451 : 3
		tmp_35 : 3
		xor_ln118_8 : 4
		icmp_ln118_1 : 3
		and_ln118 : 4
		tmp_36 : 3
		sub_ln142_2 : 2
		select_ln139 : 4
		sext_ln139 : 5
		sext_ln139_1 : 5
		icmp_ln144 : 5
		sub_ln147 : 6
		select_ln118_3 : 7
		zext_ln118 : 8
		xor_ln118_9 : 4
		or_ln118 : 4
		and_ln144 : 6
		x : 9
		sext_ln144 : 10
		trunc_ln458 : 10
		or_ln457 : 4
		zext_ln835 : 11
		k_buf_0_val_3_addr : 12
		k_buf_0_val_3_load : 13
		k_buf_0_val_4_addr : 12
		k_buf_0_val_4_load : 13
		k_buf_0_val_5_addr : 12
		k_buf_0_val_5_load : 13
		br_ln465 : 4
		and_ln512 : 3
		br_ln512 : 3
	State 4
		col_buf_0_val_0_0 : 1
		col_buf_0_val_1_0 : 1
		col_buf_0_val_2_0 : 1
		store_ln489 : 1
		store_ln489 : 1
		store_ln495 : 2
		store_ln495 : 1
		store_ln495 : 2
		store_ln495 : 1
		store_ln495 : 1
		store_ln495 : 2
		tmp_7 : 2
		src_kernel_win_0_va_23 : 3
		tmp_8 : 2
		src_kernel_win_0_va_24 : 3
		tmp_9 : 2
		src_kernel_win_0_va_25 : 3
		zext_ln1118 : 1
		sub_ln1118 : 2
		sext_ln1118_4 : 3
		zext_ln1118_1 : 1
		mul_ln1118 : 2
		sext_ln1118_5 : 3
		add_ln703 : 4
		zext_ln1118_2 : 4
		mul_ln1118_1 : 5
		sext_ln703 : 6
		add_ln703_1 : 7
		sext_ln703_1 : 8
		zext_ln1118_3 : 1
		mul_ln1118_2 : 2
		sext_ln703_2 : 3
		add_ln703_2 : 9
		store_ln444 : 1
		store_ln444 : 4
		store_ln444 : 1
		store_ln444 : 4
	State 5
		mul_ln1118_3 : 1
		zext_ln1118_7 : 1
		mul_ln1118_4 : 2
		sext_ln703_3 : 3
		add_ln703_3 : 2
		zext_ln1118_8 : 1
		mul_ln1118_5 : 2
		zext_ln703 : 3
		add_ln703_5 : 4
		sext_ln703_4 : 5
		add_ln703_6 : 6
		p_Val2_s : 7
		p_Result_s : 8
		add_ln703_8 : 4
		add_ln703_9 : 3
		sext_ln703_5 : 4
		p_Val2_5 : 5
		sext_ln703_6 : 6
		p_Result_1 : 6
		tmp_41 : 8
		or_ln785 : 9
		xor_ln785 : 9
		overflow : 9
		and_ln786 : 9
		xor_ln786 : 9
		underflow : 9
		or_ln340 : 9
		or_ln340_1 : 9
		select_ln340 : 9
		select_ln388 : 9
		p_Val2_7 : 10
		write_ln515 : 11
		store_ln444 : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|          |            i_V_fu_362            |    0    |    0    |    18   |
|          |         add_ln506_fu_418         |    0    |    0    |    18   |
|          |        add_ln506_1_fu_482        |    0    |    0    |    18   |
|          |        add_ln506_2_fu_508        |    0    |    0    |    18   |
|          |         add_ln507_fu_548         |    0    |    0    |    9    |
|          |         add_ln118_fu_606         |    0    |    0    |    9    |
|    add   |            j_V_fu_654            |    0    |    0    |    18   |
|          |         ImagLoc_x_fu_676         |    0    |    0    |    18   |
|          |        add_ln703_5_fu_1086       |    0    |    0    |    18   |
|          |        add_ln703_6_fu_1096       |    0    |    0    |    20   |
|          |         p_Val2_s_fu_1107         |    0    |    0    |    20   |
|          |        add_ln703_8_fu_1121       |    0    |    0    |    20   |
|          |        add_ln703_9_fu_1126       |    0    |    0    |    17   |
|          |         p_Val2_5_fu_1136         |    0    |    0    |    20   |
|----------|----------------------------------|---------|---------|---------|
|          |       select_ln139_1_fu_464      |    0    |    0    |    12   |
|          |        select_ln507_fu_540       |    0    |    0    |    2    |
|          |       select_ln507_1_fu_554      |    0    |    0    |    2    |
|          |       select_ln139_4_fu_584      |    0    |    0    |    2    |
|          |        select_ln118_fu_592       |    0    |    0    |    2    |
|          |       select_ln139_5_fu_622      |    0    |    0    |    2    |
|          |       select_ln118_1_fu_630      |    0    |    0    |    2    |
|          |        select_ln139_fu_726       |    0    |    0    |    12   |
|          |       select_ln118_3_fu_754      |    0    |    0    |    13   |
|  select  |             x_fu_784             |    0    |    0    |    14   |
|          |     col_buf_0_val_0_0_fu_852     |    0    |    0    |    8    |
|          |     col_buf_0_val_1_0_fu_871     |    0    |    0    |    8    |
|          |     col_buf_0_val_2_0_fu_890     |    0    |    0    |    8    |
|          |   src_kernel_win_0_va_23_fu_944  |    0    |    0    |    8    |
|          |   src_kernel_win_0_va_24_fu_962  |    0    |    0    |    8    |
|          |   src_kernel_win_0_va_25_fu_980  |    0    |    0    |    8    |
|          |       select_ln340_fu_1210       |    0    |    0    |    16   |
|          |       select_ln388_fu_1218       |    0    |    0    |    16   |
|          |         p_Val2_7_fu_1226         |    0    |    0    |    16   |
|----------|----------------------------------|---------|---------|---------|
|          |         icmp_ln443_fu_356        |    0    |    0    |    13   |
|          |         icmp_ln887_fu_368        |    0    |    0    |    13   |
|          |         icmp_ln899_fu_390        |    0    |    0    |    13   |
|          |         icmp_ln879_fu_396        |    0    |    0    |    13   |
|          |        icmp_ln879_1_fu_402       |    0    |    0    |    13   |
|   icmp   |        icmp_ln899_1_fu_408       |    0    |    0    |    13   |
|          |         icmp_ln118_fu_438        |    0    |    0    |    13   |
|          |        icmp_ln144_1_fu_472       |    0    |    0    |    13   |
|          |         icmp_ln444_fu_648        |    0    |    0    |    13   |
|          |         icmp_ln891_fu_670        |    0    |    0    |    13   |
|          |        icmp_ln118_1_fu_700       |    0    |    0    |    13   |
|          |         icmp_ln144_fu_742        |    0    |    0    |    13   |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_4_fu_840           |    0    |    0    |    15   |
|          |           tmp_5_fu_859           |    0    |    0    |    15   |
|    mux   |           tmp_6_fu_878           |    0    |    0    |    15   |
|          |           tmp_7_fu_933           |    0    |    0    |    15   |
|          |           tmp_8_fu_951           |    0    |    0    |    15   |
|          |           tmp_9_fu_969           |    0    |    0    |    15   |
|----------|----------------------------------|---------|---------|---------|
|          |         sub_ln142_fu_458         |    0    |    0    |    18   |
|          |         sub_ln507_fu_534         |    0    |    0    |    9    |
|    sub   |         sub_ln118_fu_574         |    0    |    0    |    9    |
|          |        sub_ln142_2_fu_720        |    0    |    0    |    18   |
|          |         sub_ln147_fu_748         |    0    |    0    |    20   |
|          |        sub_ln1118_fu_1000        |    0    |    0    |    15   |
|----------|----------------------------------|---------|---------|---------|
|    mul   |       mul_ln1118_4_fu_1064       |    0    |    0    |    40   |
|          |       mul_ln1118_5_fu_1077       |    0    |    0    |    40   |
|----------|----------------------------------|---------|---------|---------|
|          |         xor_ln457_fu_374         |    0    |    0    |    2    |
|          |        xor_ln118_6_fu_432        |    0    |    0    |    2    |
|          |        xor_ln493_1_fu_562        |    0    |    0    |    2    |
|          |        xor_ln118_1_fu_568        |    0    |    0    |    2    |
|          |        xor_ln493_2_fu_600        |    0    |    0    |    2    |
|    xor   |        xor_ln118_7_fu_612        |    0    |    0    |    2    |
|          |        xor_ln493_3_fu_638        |    0    |    0    |    2    |
|          |        xor_ln118_8_fu_694        |    0    |    0    |    2    |
|          |        xor_ln118_9_fu_766        |    0    |    0    |    2    |
|          |         xor_ln493_fu_835         |    0    |    0    |    2    |
|          |         xor_ln785_fu_1168        |    0    |    0    |    2    |
|          |         xor_ln786_fu_1186        |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          |        and_ln118_1_fu_444        |    0    |    0    |    2    |
|          |         and_ln118_fu_706         |    0    |    0    |    2    |
|          |         and_ln144_fu_778         |    0    |    0    |    2    |
|    and   |         and_ln512_fu_812         |    0    |    0    |    2    |
|          |         overflow_fu_1174         |    0    |    0    |    2    |
|          |         and_ln786_fu_1180        |    0    |    0    |    2    |
|          |         underflow_fu_1192        |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          |          or_ln118_fu_772         |    0    |    0    |    2    |
|          |          or_ln457_fu_800         |    0    |    0    |    2    |
|    or    |         or_ln785_fu_1162         |    0    |    0    |    2    |
|          |         or_ln340_fu_1198         |    0    |    0    |    2    |
|          |        or_ln340_1_fu_1204        |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          |            grp_fu_1247           |    1    |    0    |    0    |
|  muladd  |            grp_fu_1254           |    1    |    0    |    0    |
|          |            grp_fu_1262           |    1    |    0    |    0    |
|          |            grp_fu_1269           |    1    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          | p_kernel_val_2_V_1_s_read_fu_204 |    0    |    0    |    0    |
|          | p_kernel_val_2_V_0_s_read_fu_210 |    0    |    0    |    0    |
|          | p_kernel_val_1_V_2_s_read_fu_216 |    0    |    0    |    0    |
|   read   | p_kernel_val_1_V_0_s_read_fu_222 |    0    |    0    |    0    |
|          | p_kernel_val_0_V_2_s_read_fu_228 |    0    |    0    |    0    |
|          | p_kernel_val_0_V_1_s_read_fu_234 |    0    |    0    |    0    |
|          |          grp_read_fu_240         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   write  |     write_ln515_write_fu_246     |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |        sext_ln1118_fu_328        |    0    |    0    |    0    |
|          |       sext_ln1118_1_fu_332       |    0    |    0    |    0    |
|          |       sext_ln1118_2_fu_336       |    0    |    0    |    0    |
|          |       sext_ln1118_3_fu_344       |    0    |    0    |    0    |
|          |         sext_ln451_fu_682        |    0    |    0    |    0    |
|          |         sext_ln139_fu_734        |    0    |    0    |    0    |
|   sext   |        sext_ln139_1_fu_738       |    0    |    0    |    0    |
|          |         sext_ln144_fu_792        |    0    |    0    |    0    |
|          |       sext_ln1118_4_fu_1006      |    0    |    0    |    0    |
|          |       sext_ln703_1_fu_1018       |    0    |    0    |    0    |
|          |       sext_ln703_3_fu_1069       |    0    |    0    |    0    |
|          |       sext_ln703_4_fu_1092       |    0    |    0    |    0    |
|          |       sext_ln703_5_fu_1132       |    0    |    0    |    0    |
|          |       sext_ln703_6_fu_1142       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |       zext_ln1118_4_fu_340       |    0    |    0    |    0    |
|          |       zext_ln1118_5_fu_348       |    0    |    0    |    0    |
|          |         zext_ln443_fu_352        |    0    |    0    |    0    |
|          |         zext_ln444_fu_644        |    0    |    0    |    0    |
|          |         zext_ln118_fu_762        |    0    |    0    |    0    |
|          |         zext_ln835_fu_805        |    0    |    0    |    0    |
|          |        zext_ln1118_fu_996        |    0    |    0    |    0    |
|   zext   |       zext_ln1118_1_fu_1010      |    0    |    0    |    0    |
|          |       zext_ln1118_2_fu_1014      |    0    |    0    |    0    |
|          |       zext_ln1118_3_fu_1021      |    0    |    0    |    0    |
|          |       zext_ln1118_6_fu_1057      |    0    |    0    |    0    |
|          |       zext_ln1118_7_fu_1060      |    0    |    0    |    0    |
|          |       zext_ln1118_8_fu_1073      |    0    |    0    |    0    |
|          |        zext_ln703_fu_1082        |    0    |    0    |    0    |
|          |       zext_ln703_1_fu_1101       |    0    |    0    |    0    |
|          |       zext_ln703_2_fu_1104       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|partselect|            tmp_fu_380            |    0    |    0    |    0    |
|          |           tmp_34_fu_660          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |        trunc_ln506_fu_414        |    0    |    0    |    0    |
|          |        trunc_ln147_fu_478        |    0    |    0    |    0    |
|          |        trunc_ln142_fu_504        |    0    |    0    |    0    |
|   trunc  |       trunc_ln142_2_fu_530       |    0    |    0    |    0    |
|          |        trunc_ln118_fu_580        |    0    |    0    |    0    |
|          |       trunc_ln118_2_fu_618       |    0    |    0    |    0    |
|          |        trunc_ln458_fu_796        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_28_fu_424          |    0    |    0    |    0    |
|          |           tmp_29_fu_450          |    0    |    0    |    0    |
|          |           tmp_30_fu_488          |    0    |    0    |    0    |
|          |           tmp_31_fu_496          |    0    |    0    |    0    |
|          |           tmp_32_fu_514          |    0    |    0    |    0    |
| bitselect|           tmp_33_fu_522          |    0    |    0    |    0    |
|          |           tmp_35_fu_686          |    0    |    0    |    0    |
|          |           tmp_36_fu_712          |    0    |    0    |    0    |
|          |        p_Result_s_fu_1113        |    0    |    0    |    0    |
|          |        p_Result_1_fu_1146        |    0    |    0    |    0    |
|          |          tmp_41_fu_1154          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    4    |    0    |   863   |
|----------|----------------------------------|---------|---------|---------|

Memories:
+-------------+--------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |  URAM  |
+-------------+--------+--------+--------+--------+
|k_buf_0_val_3|    1   |    0   |    0   |    0   |
|k_buf_0_val_4|    1   |    0   |    0   |    0   |
|k_buf_0_val_5|    1   |    0   |    0   |    0   |
+-------------+--------+--------+--------+--------+
|    Total    |    3   |    0   |    0   |    0   |
+-------------+--------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|      add_ln703_2_reg_1495     |   12   |
|       and_ln118_reg_1445      |    1   |
|       and_ln512_reg_1479      |    1   |
|          i_V_reg_1387         |   11   |
|      icmp_ln443_reg_1383      |    1   |
|      icmp_ln444_reg_1436      |    1   |
|     icmp_ln879_1_reg_1410     |    1   |
|      icmp_ln879_reg_1406      |    1   |
|      icmp_ln887_reg_1392      |    1   |
|     icmp_ln899_1_reg_1414     |    1   |
|      icmp_ln899_reg_1401      |    1   |
|          j_V_reg_1440         |   11   |
|  k_buf_0_val_3_addr_reg_1461  |   11   |
|  k_buf_0_val_4_addr_reg_1467  |   11   |
|  k_buf_0_val_5_addr_reg_1473  |   11   |
|       or_ln457_reg_1454       |    1   |
| right_border_buf_0_14_reg_1322|    8   |
| right_border_buf_0_15_reg_1328|    8   |
| right_border_buf_0_16_reg_1334|    8   |
| right_border_buf_0_17_reg_1341|    8   |
| right_border_buf_0_18_reg_1347|    8   |
| right_border_buf_0_s_reg_1315 |    8   |
|     sext_ln1118_1_reg_1358    |   10   |
|     sext_ln1118_2_reg_1363    |   11   |
|     sext_ln1118_3_reg_1373    |   10   |
|      sext_ln1118_reg_1353     |   10   |
|src_kernel_win_0_va_18_reg_1284|    8   |
|src_kernel_win_0_va_19_reg_1290|    8   |
|src_kernel_win_0_va_20_reg_1296|    8   |
|src_kernel_win_0_va_21_reg_1302|    8   |
|src_kernel_win_0_va_22_reg_1309|    8   |
|src_kernel_win_0_va_23_reg_1483|    8   |
|src_kernel_win_0_va_24_reg_1490|    8   |
|  src_kernel_win_0_va_reg_1277 |    8   |
|         t_V_2_reg_317         |   11   |
|          t_V_reg_306          |   11   |
|      trunc_ln458_reg_1449     |    2   |
|       xor_ln457_reg_1396      |    1   |
|      xor_ln493_1_reg_1421     |    2   |
|      xor_ln493_2_reg_1426     |    2   |
|      xor_ln493_3_reg_1431     |    2   |
|     zext_ln1118_4_reg_1368    |   12   |
|     zext_ln1118_5_reg_1378    |   11   |
+-------------------------------+--------+
|             Total             |   284  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_259 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_271 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_271 |  p4  |   2  |  11  |   22   ||    9    |
| grp_access_fu_283 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_283 |  p4  |   2  |  11  |   22   ||    9    |
|    grp_fu_1269    |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   126  ||   4.53  ||    54   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    4   |    -   |    0   |   863  |    -   |
|   Memory  |    3   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    4   |    -   |   54   |    -   |
|  Register |    -   |    -   |    -   |   284  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    3   |    4   |    4   |   284  |   917  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
