

================================================================
== Vivado HLS Report for 'hls_target'
================================================================
* Date:           Tue Mar 17 19:52:50 2020

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        sharpen
* Solution:       hls_target
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.60|      7.33|        0.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+----------+
    |      Latency      |      Interval     | Pipeline |
    |   min   |   max   |   min   |   max   |   Type   |
    +---------+---------+---------+---------+----------+
    |  2077921|  2077921|  2077922|  2077922| dataflow |
    +---------+---------+---------+---------+----------+

    + Detail: 
        * Instance: 
        +-----------------+--------------+---------+---------+---------+---------+----------+
        |                 |              |      Latency      |      Interval     | Pipeline |
        |     Instance    |    Module    |   min   |   max   |   min   |   max   |   Type   |
        +-----------------+--------------+---------+---------+---------+---------+----------+
        |linebuffer_1_U0  |linebuffer_1  |  2077921|  2077921|  2077922|  2077922| dataflow |
        |Loop_3_proc_U0   |Loop_3_proc   |  2067610|  2067610|  2067610|  2067610|   none   |
        |Loop_4_proc_U0   |Loop_4_proc   |  2067609|  2067609|  2067609|  2067609|   none   |
        |Loop_2_proc_U0   |Loop_2_proc   |  2067606|  2067606|  2067606|  2067606|   none   |
        |Loop_1_proc_U0   |Loop_1_proc   |  2067606|  2067606|  2067606|  2067606|   none   |
        +-----------------+--------------+---------+---------+---------+---------+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|      8|
|FIFO             |        -|      -|       0|      5|
|Instance         |        8|      -|    3278|   2035|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        8|      0|    3278|   2048|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        2|      0|       3|      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------+--------------+---------+-------+------+-----+
    |     Instance    |    Module    | BRAM_18K| DSP48E|  FF  | LUT |
    +-----------------+--------------+---------+-------+------+-----+
    |Loop_1_proc_U0   |Loop_1_proc   |        0|      0|    99|  141|
    |Loop_2_proc_U0   |Loop_2_proc   |        0|      0|    99|  132|
    |Loop_3_proc_U0   |Loop_3_proc   |        0|      0|   933|  424|
    |Loop_4_proc_U0   |Loop_4_proc   |        0|      0|   916|  535|
    |linebuffer_1_U0  |linebuffer_1  |        8|      0|  1231|  803|
    +-----------------+--------------+---------+-------+------+-----+
    |Total            |              |        8|      0|  3278| 2035|
    +-----------------+--------------+---------+-------+------+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +---------------------------+---------+---+----+------+-----+---------+
    |            Name           | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +---------------------------+---------+---+----+------+-----+---------+
    |p_delayed_input_stenc_U    |        0|  0|   1|     1|   32|       32|
    |p_hw_input_stencil_st_3_U  |        0|  0|   1|     1|  288|      288|
    |p_hw_input_stencil_st_4_U  |        0|  0|   1|     1|  288|      288|
    |p_hw_input_stencil_st_U    |        0|  0|   1|     1|  288|      288|
    |p_mul_stencil_stream_s_U   |        0|  0|   1|     1|   32|       32|
    +---------------------------+---------+---+----+------+-----+---------+
    |Total                      |        0|  0|   5|     5|  928|      928|
    +---------------------------+---------+---+----+------+-----+---------+

    * Expression: 
    +------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+-------+---+----+------------+------------+
    |ap_idle                       |    and   |      0|  0|   2|           1|           1|
    |Loop_1_proc_U0_start_full_n   |    or    |      0|  0|   2|           1|           1|
    |Loop_2_proc_U0_start_full_n   |    or    |      0|  0|   2|           1|           1|
    |linebuffer_1_U0_start_full_n  |    or    |      0|  0|   2|           1|           1|
    +------------------------------+----------+-------+---+----+------------+------------+
    |Total                         |          |      0|  0|   8|           4|           4|
    +------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+---------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+----------------------------+-----+-----+------------+---------------------+--------------+
|hw_input_V_value_V          |  in |   32|    ap_hs   |  hw_input_V_value_V |    pointer   |
|hw_input_V_value_V_ap_vld   |  in |    1|    ap_hs   |  hw_input_V_value_V |    pointer   |
|hw_input_V_value_V_ap_ack   | out |    1|    ap_hs   |  hw_input_V_value_V |    pointer   |
|hw_input_V_last_V           |  in |    1|    ap_hs   |  hw_input_V_last_V  |    pointer   |
|hw_input_V_last_V_ap_vld    |  in |    1|    ap_hs   |  hw_input_V_last_V  |    pointer   |
|hw_input_V_last_V_ap_ack    | out |    1|    ap_hs   |  hw_input_V_last_V  |    pointer   |
|hw_output_V_value_V         | out |   32|    ap_hs   | hw_output_V_value_V |    pointer   |
|hw_output_V_value_V_ap_vld  | out |    1|    ap_hs   | hw_output_V_value_V |    pointer   |
|hw_output_V_value_V_ap_ack  |  in |    1|    ap_hs   | hw_output_V_value_V |    pointer   |
|hw_output_V_last_V          | out |    1|    ap_hs   |  hw_output_V_last_V |    pointer   |
|hw_output_V_last_V_ap_vld   | out |    1|    ap_hs   |  hw_output_V_last_V |    pointer   |
|hw_output_V_last_V_ap_ack   |  in |    1|    ap_hs   |  hw_output_V_last_V |    pointer   |
|ap_clk                      |  in |    1| ap_ctrl_hs |      hls_target     | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs |      hls_target     | return value |
|ap_done                     | out |    1| ap_ctrl_hs |      hls_target     | return value |
|ap_start                    |  in |    1| ap_ctrl_hs |      hls_target     | return value |
|ap_ready                    | out |    1| ap_ctrl_hs |      hls_target     | return value |
|ap_idle                     | out |    1| ap_ctrl_hs |      hls_target     | return value |
+----------------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 8
* Pipeline: 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 8, States = { 1 2 3 4 5 6 7 8 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: p_hw_input_stencil_st (11)  [1/1] 0.00ns  loc: hls_target.cpp:52
codeRepl:6  %p_hw_input_stencil_st = alloca i288, align 8

ST_1: p_hw_input_stencil_st_3 (15)  [1/1] 0.00ns
codeRepl:10  %p_hw_input_stencil_st_3 = alloca i288, align 8

ST_1: p_hw_input_stencil_st_4 (19)  [1/1] 0.00ns
codeRepl:14  %p_hw_input_stencil_st_4 = alloca i288, align 8

ST_1: p_delayed_input_stenc (23)  [1/1] 0.00ns  loc: hls_target.cpp:82
codeRepl:18  %p_delayed_input_stenc = alloca i32, align 4

ST_1: p_mul_stencil_stream_s (27)  [1/1] 0.00ns  loc: hls_target.cpp:172
codeRepl:22  %p_mul_stencil_stream_s = alloca i32, align 4

ST_1: StgValue_14 (33)  [2/2] 0.00ns  loc: hls_target.cpp:56
codeRepl:28  call fastcc void @linebuffer.1(i32* %hw_input_V_value_V, i1* %hw_input_V_last_V, i288* %p_hw_input_stencil_st)


 <State 2>: 0.00ns
ST_2: StgValue_15 (33)  [1/2] 0.00ns  loc: hls_target.cpp:56
codeRepl:28  call fastcc void @linebuffer.1(i32* %hw_input_V_value_V, i1* %hw_input_V_last_V, i288* %p_hw_input_stencil_st)


 <State 3>: 0.00ns
ST_3: StgValue_16 (34)  [2/2] 0.00ns
codeRepl:29  call fastcc void @Loop_1_proc(i288* %p_hw_input_stencil_st, i288* %p_hw_input_stencil_st_3, i288* %p_hw_input_stencil_st_4)


 <State 4>: 0.00ns
ST_4: StgValue_17 (34)  [1/2] 0.00ns
codeRepl:29  call fastcc void @Loop_1_proc(i288* %p_hw_input_stencil_st, i288* %p_hw_input_stencil_st_3, i288* %p_hw_input_stencil_st_4)


 <State 5>: 0.00ns
ST_5: StgValue_18 (35)  [2/2] 0.00ns
codeRepl:30  call fastcc void @Loop_2_proc(i288* %p_hw_input_stencil_st_3, i32* %p_delayed_input_stenc)

ST_5: StgValue_19 (36)  [2/2] 0.00ns
codeRepl:31  call fastcc void @Loop_3_proc(i288* %p_hw_input_stencil_st_4, i32* %p_mul_stencil_stream_s)


 <State 6>: 0.00ns
ST_6: StgValue_20 (35)  [1/2] 0.00ns
codeRepl:30  call fastcc void @Loop_2_proc(i288* %p_hw_input_stencil_st_3, i32* %p_delayed_input_stenc)

ST_6: StgValue_21 (36)  [1/2] 0.00ns
codeRepl:31  call fastcc void @Loop_3_proc(i288* %p_hw_input_stencil_st_4, i32* %p_mul_stencil_stream_s)


 <State 7>: 0.00ns
ST_7: StgValue_22 (37)  [2/2] 0.00ns
codeRepl:32  call fastcc void @Loop_4_proc(i32* %hw_output_V_value_V, i1* %hw_output_V_last_V, i32* %p_mul_stencil_stream_s, i32* %p_delayed_input_stenc)


 <State 8>: 2.90ns
ST_8: StgValue_23 (5)  [1/1] 0.00ns  loc: hls_target.cpp:9
codeRepl:0  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str) nounwind

ST_8: StgValue_24 (6)  [1/1] 0.00ns
codeRepl:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %hw_input_V_value_V), !map !100

ST_8: StgValue_25 (7)  [1/1] 0.00ns
codeRepl:2  call void (...)* @_ssdm_op_SpecBitsMap(i1* %hw_input_V_last_V), !map !104

ST_8: StgValue_26 (8)  [1/1] 0.00ns
codeRepl:3  call void (...)* @_ssdm_op_SpecBitsMap(i32* %hw_output_V_value_V), !map !108

ST_8: StgValue_27 (9)  [1/1] 0.00ns
codeRepl:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %hw_output_V_last_V), !map !112

ST_8: StgValue_28 (10)  [1/1] 0.00ns
codeRepl:5  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @hls_target_str) nounwind

ST_8: empty (12)  [1/1] 0.00ns
codeRepl:7  %empty = call i32 (...)* @_ssdm_op_SpecChannel([35 x i8]* @p_hw_input_stencil_st_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i288* %p_hw_input_stencil_st, i288* %p_hw_input_stencil_st)

ST_8: StgValue_30 (13)  [1/1] 0.00ns
codeRepl:8  call void (...)* @_ssdm_op_SpecInterface(i288* %p_hw_input_stencil_st, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_8: StgValue_31 (14)  [1/1] 0.00ns  loc: hls_target.cpp:54
codeRepl:9  call void (...)* @_ssdm_op_SpecMemCore(i288* %p_hw_input_stencil_st, [1 x i8]* @p_str, [9 x i8]* @p_str2, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_8: empty_18 (16)  [1/1] 0.00ns
codeRepl:11  %empty_18 = call i32 (...)* @_ssdm_op_SpecChannel([52 x i8]* @p_hw_input_stencil_st_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i288* %p_hw_input_stencil_st_3, i288* %p_hw_input_stencil_st_3)

ST_8: StgValue_33 (17)  [1/1] 0.00ns
codeRepl:12  call void (...)* @_ssdm_op_SpecInterface(i288* %p_hw_input_stencil_st_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_8: StgValue_34 (18)  [1/1] 0.00ns  loc: hls_target.cpp:61
codeRepl:13  call void (...)* @_ssdm_op_SpecMemCore(i288* %p_hw_input_stencil_st_3, [1 x i8]* @p_str, [9 x i8]* @p_str2, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_8: empty_19 (20)  [1/1] 0.00ns
codeRepl:15  %empty_19 = call i32 (...)* @_ssdm_op_SpecChannel([42 x i8]* @p_hw_input_stencil_st, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i288* %p_hw_input_stencil_st_4, i288* %p_hw_input_stencil_st_4)

ST_8: StgValue_36 (21)  [1/1] 0.00ns
codeRepl:16  call void (...)* @_ssdm_op_SpecInterface(i288* %p_hw_input_stencil_st_4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_8: StgValue_37 (22)  [1/1] 0.00ns  loc: hls_target.cpp:65
codeRepl:17  call void (...)* @_ssdm_op_SpecMemCore(i288* %p_hw_input_stencil_st_4, [1 x i8]* @p_str, [9 x i8]* @p_str2, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_8: empty_20 (24)  [1/1] 0.00ns
codeRepl:19  %empty_20 = call i32 (...)* @_ssdm_op_SpecChannel([40 x i8]* @p_delayed_input_stenc, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %p_delayed_input_stenc, i32* %p_delayed_input_stenc)

ST_8: StgValue_39 (25)  [1/1] 0.00ns
codeRepl:20  call void (...)* @_ssdm_op_SpecInterface(i32* %p_delayed_input_stenc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_8: StgValue_40 (26)  [1/1] 0.00ns  loc: hls_target.cpp:84
codeRepl:21  call void (...)* @_ssdm_op_SpecMemCore(i32* %p_delayed_input_stenc, [1 x i8]* @p_str, [9 x i8]* @p_str2, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_8: empty_21 (28)  [1/1] 0.00ns
codeRepl:23  %empty_21 = call i32 (...)* @_ssdm_op_SpecChannel([30 x i8]* @p_mul_stencil_stream_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %p_mul_stencil_stream_s, i32* %p_mul_stencil_stream_s)

ST_8: StgValue_42 (29)  [1/1] 0.00ns
codeRepl:24  call void (...)* @_ssdm_op_SpecInterface(i32* %p_mul_stencil_stream_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_8: StgValue_43 (30)  [1/1] 0.00ns  loc: hls_target.cpp:174
codeRepl:25  call void (...)* @_ssdm_op_SpecMemCore(i32* %p_mul_stencil_stream_s, [1 x i8]* @p_str, [9 x i8]* @p_str2, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_8: StgValue_44 (31)  [1/1] 0.00ns  loc: hls_target.cpp:11
codeRepl:26  call void (...)* @_ssdm_op_SpecInterface(i32* %hw_input_V_value_V, i1* %hw_input_V_last_V, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_8: StgValue_45 (32)  [1/1] 0.00ns  loc: hls_target.cpp:12
codeRepl:27  call void (...)* @_ssdm_op_SpecInterface(i32* %hw_output_V_value_V, i1* %hw_output_V_last_V, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_8: StgValue_46 (37)  [1/2] 2.90ns
codeRepl:32  call fastcc void @Loop_4_proc(i32* %hw_output_V_value_V, i1* %hw_output_V_last_V, i32* %p_mul_stencil_stream_s, i32* %p_delayed_input_stenc)

ST_8: StgValue_47 (38)  [1/1] 0.00ns  loc: hls_target.cpp:307
codeRepl:33  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ hw_input_V_value_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_hs:ce=0
Port [ hw_input_V_last_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_hs:ce=0
Port [ hw_output_V_value_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_hs:ce=0
Port [ hw_output_V_last_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_hs:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_hw_input_stencil_st   (alloca              ) [ 011111111]
p_hw_input_stencil_st_3 (alloca              ) [ 001111111]
p_hw_input_stencil_st_4 (alloca              ) [ 001111111]
p_delayed_input_stenc   (alloca              ) [ 001111111]
p_mul_stencil_stream_s  (alloca              ) [ 001111111]
StgValue_15             (call                ) [ 000000000]
StgValue_17             (call                ) [ 000000000]
StgValue_20             (call                ) [ 000000000]
StgValue_21             (call                ) [ 000000000]
StgValue_23             (specdataflowpipeline) [ 000000000]
StgValue_24             (specbitsmap         ) [ 000000000]
StgValue_25             (specbitsmap         ) [ 000000000]
StgValue_26             (specbitsmap         ) [ 000000000]
StgValue_27             (specbitsmap         ) [ 000000000]
StgValue_28             (spectopmodule       ) [ 000000000]
empty                   (specchannel         ) [ 000000000]
StgValue_30             (specinterface       ) [ 000000000]
StgValue_31             (specmemcore         ) [ 000000000]
empty_18                (specchannel         ) [ 000000000]
StgValue_33             (specinterface       ) [ 000000000]
StgValue_34             (specmemcore         ) [ 000000000]
empty_19                (specchannel         ) [ 000000000]
StgValue_36             (specinterface       ) [ 000000000]
StgValue_37             (specmemcore         ) [ 000000000]
empty_20                (specchannel         ) [ 000000000]
StgValue_39             (specinterface       ) [ 000000000]
StgValue_40             (specmemcore         ) [ 000000000]
empty_21                (specchannel         ) [ 000000000]
StgValue_42             (specinterface       ) [ 000000000]
StgValue_43             (specmemcore         ) [ 000000000]
StgValue_44             (specinterface       ) [ 000000000]
StgValue_45             (specinterface       ) [ 000000000]
StgValue_46             (call                ) [ 000000000]
StgValue_47             (ret                 ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="hw_input_V_value_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hw_input_V_value_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="hw_input_V_last_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hw_input_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="hw_output_V_value_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hw_output_V_value_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="hw_output_V_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hw_output_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linebuffer.1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_1_proc"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_2_proc"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_3_proc"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_4_proc"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_target_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_hw_input_stencil_st_2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_hw_input_stencil_st_1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_hw_input_stencil_st"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_delayed_input_stenc"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_mul_stencil_stream_s"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="p_hw_input_stencil_st_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_hw_input_stencil_st/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="p_hw_input_stencil_st_3_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="288" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_hw_input_stencil_st_3/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="p_hw_input_stencil_st_4_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="288" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_hw_input_stencil_st_4/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="p_delayed_input_stenc_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_delayed_input_stenc/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="p_mul_stencil_stream_s_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_mul_stencil_stream_s/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_linebuffer_1_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="0" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="0" index="2" bw="1" slack="0"/>
<pin id="86" dir="0" index="3" bw="288" slack="0"/>
<pin id="87" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_14/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_Loop_3_proc_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="0" slack="0"/>
<pin id="93" dir="0" index="1" bw="288" slack="4"/>
<pin id="94" dir="0" index="2" bw="32" slack="4"/>
<pin id="95" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_19/5 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_Loop_4_proc_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="0" slack="0"/>
<pin id="99" dir="0" index="1" bw="32" slack="0"/>
<pin id="100" dir="0" index="2" bw="1" slack="0"/>
<pin id="101" dir="0" index="3" bw="32" slack="6"/>
<pin id="102" dir="0" index="4" bw="32" slack="6"/>
<pin id="103" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_22/7 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_Loop_2_proc_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="0" slack="0"/>
<pin id="109" dir="0" index="1" bw="288" slack="4"/>
<pin id="110" dir="0" index="2" bw="32" slack="4"/>
<pin id="111" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_18/5 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_Loop_1_proc_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="0" slack="0"/>
<pin id="115" dir="0" index="1" bw="288" slack="2"/>
<pin id="116" dir="0" index="2" bw="288" slack="2"/>
<pin id="117" dir="0" index="3" bw="288" slack="2"/>
<pin id="118" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_16/3 "/>
</bind>
</comp>

<comp id="120" class="1005" name="p_hw_input_stencil_st_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="288" slack="0"/>
<pin id="122" dir="1" index="1" bw="288" slack="0"/>
</pin_list>
<bind>
<opset="p_hw_input_stencil_st "/>
</bind>
</comp>

<comp id="126" class="1005" name="p_hw_input_stencil_st_3_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="288" slack="2"/>
<pin id="128" dir="1" index="1" bw="288" slack="2"/>
</pin_list>
<bind>
<opset="p_hw_input_stencil_st_3 "/>
</bind>
</comp>

<comp id="132" class="1005" name="p_hw_input_stencil_st_4_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="288" slack="2"/>
<pin id="134" dir="1" index="1" bw="288" slack="2"/>
</pin_list>
<bind>
<opset="p_hw_input_stencil_st_4 "/>
</bind>
</comp>

<comp id="138" class="1005" name="p_delayed_input_stenc_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="4"/>
<pin id="140" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="p_delayed_input_stenc "/>
</bind>
</comp>

<comp id="144" class="1005" name="p_mul_stencil_stream_s_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="4"/>
<pin id="146" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="p_mul_stencil_stream_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="8" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="8" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="8" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="8" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="88"><net_src comp="10" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="90"><net_src comp="2" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="96"><net_src comp="16" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="104"><net_src comp="18" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="106"><net_src comp="6" pin="0"/><net_sink comp="97" pin=2"/></net>

<net id="112"><net_src comp="14" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="119"><net_src comp="12" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="123"><net_src comp="62" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="124"><net_src comp="120" pin="1"/><net_sink comp="82" pin=3"/></net>

<net id="125"><net_src comp="120" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="129"><net_src comp="66" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="131"><net_src comp="126" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="135"><net_src comp="70" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="113" pin=3"/></net>

<net id="137"><net_src comp="132" pin="1"/><net_sink comp="91" pin=1"/></net>

<net id="141"><net_src comp="74" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="143"><net_src comp="138" pin="1"/><net_sink comp="97" pin=4"/></net>

<net id="147"><net_src comp="78" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="148"><net_src comp="144" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="149"><net_src comp="144" pin="1"/><net_sink comp="97" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: hw_output_V_value_V | {7 8 }
	Port: hw_output_V_last_V | {7 8 }
 - Input state : 
	Port: hls_target : hw_input_V_value_V | {1 2 }
	Port: hls_target : hw_input_V_last_V | {1 2 }
  - Chain level:
	State 1
		StgValue_14 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|---------|
| Operation|     Functional Unit    |   BRAM  |  Delay  |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|---------|
|          | grp_linebuffer_1_fu_82 |    8    |  4.764  |   1480  |   462   |
|          |  grp_Loop_3_proc_fu_91 |    0    |    0    |   755   |   305   |
|   call   |  grp_Loop_4_proc_fu_97 |    0    |  1.588  |   711   |   305   |
|          | grp_Loop_2_proc_fu_107 |    0    |    0    |   111   |    39   |
|          | grp_Loop_1_proc_fu_113 |    0    |    0    |   111   |    39   |
|----------|------------------------|---------|---------|---------|---------|
|   Total  |                        |    8    |  6.352  |   3168  |   1150  |
|----------|------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
| p_delayed_input_stenc_reg_138 |   32   |
|p_hw_input_stencil_st_3_reg_126|   288  |
|p_hw_input_stencil_st_4_reg_132|   288  |
| p_hw_input_stencil_st_reg_120 |   288  |
| p_mul_stencil_stream_s_reg_144|   32   |
+-------------------------------+--------+
|             Total             |   928  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    8   |    6   |  3168  |  1150  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   928  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |    6   |  4096  |  1150  |
+-----------+--------+--------+--------+--------+
