 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 4
Design : rop3_lut256
Version: R-2020.09-SP5
Date   : Tue Nov  2 12:03:56 2021
****************************************

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: Mode_in_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Result_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rop3_lut256        8000                  saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  Mode_in_reg_7_/CLK (DFFX1_HVT)           0.00       0.00 r
  Mode_in_reg_7_/Q (DFFX1_HVT)             0.22       0.22 f
  U988/Y (NOR2X0_HVT)                      0.12       0.34 r
  U971/Y (NAND2X0_HVT)                     0.12       0.46 f
  U976/Y (INVX0_HVT)                       0.12       0.58 r
  U1011/Y (AO221X1_HVT)                    0.16       0.74 r
  U1014/Y (AO221X1_HVT)                    0.15       0.89 r
  U905/Y (AO22X1_HVT)                      0.13       1.02 r
  Result_reg_4_/D (DFFSSRX1_HVT)           0.00       1.02 r
  data arrival time                                   1.02

  clock clk (rise edge)                    1.80       1.80
  clock network delay (ideal)              0.00       1.80
  Result_reg_4_/CLK (DFFSSRX1_HVT)         0.00       1.80 r
  library setup time                      -0.15       1.65
  data required time                                  1.65
  -----------------------------------------------------------
  data required time                                  1.65
  data arrival time                                  -1.02
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: Mode_in_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Result_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rop3_lut256        8000                  saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  Mode_in_reg_7_/CLK (DFFX1_HVT)           0.00       0.00 r
  Mode_in_reg_7_/Q (DFFX1_HVT)             0.22       0.22 f
  U988/Y (NOR2X0_HVT)                      0.12       0.34 r
  U971/Y (NAND2X0_HVT)                     0.12       0.46 f
  U977/Y (INVX0_HVT)                       0.12       0.58 r
  U1001/Y (AO221X1_HVT)                    0.16       0.74 r
  U1004/Y (AO221X1_HVT)                    0.15       0.89 r
  U924/Y (AO22X1_HVT)                      0.13       1.02 r
  Result_reg_2_/D (DFFSSRX1_HVT)           0.00       1.02 r
  data arrival time                                   1.02

  clock clk (rise edge)                    1.80       1.80
  clock network delay (ideal)              0.00       1.80
  Result_reg_2_/CLK (DFFSSRX1_HVT)         0.00       1.80 r
  library setup time                      -0.15       1.65
  data required time                                  1.65
  -----------------------------------------------------------
  data required time                                  1.65
  data arrival time                                  -1.02
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: Mode_in_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Result_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rop3_lut256        8000                  saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  Mode_in_reg_7_/CLK (DFFX1_HVT)           0.00       0.00 r
  Mode_in_reg_7_/Q (DFFX1_HVT)             0.22       0.22 f
  U988/Y (NOR2X0_HVT)                      0.12       0.34 r
  U971/Y (NAND2X0_HVT)                     0.12       0.46 f
  U977/Y (INVX0_HVT)                       0.12       0.58 r
  U996/Y (AO221X1_HVT)                     0.16       0.74 r
  U999/Y (AO221X1_HVT)                     0.15       0.89 r
  U911/Y (AO22X1_HVT)                      0.13       1.02 r
  Result_reg_1_/D (DFFSSRX1_HVT)           0.00       1.02 r
  data arrival time                                   1.02

  clock clk (rise edge)                    1.80       1.80
  clock network delay (ideal)              0.00       1.80
  Result_reg_1_/CLK (DFFSSRX1_HVT)         0.00       1.80 r
  library setup time                      -0.15       1.65
  data required time                                  1.65
  -----------------------------------------------------------
  data required time                                  1.65
  data arrival time                                  -1.02
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: Mode_in_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Result_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rop3_lut256        8000                  saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  Mode_in_reg_7_/CLK (DFFX1_HVT)           0.00       0.00 r
  Mode_in_reg_7_/Q (DFFX1_HVT)             0.22       0.22 f
  U988/Y (NOR2X0_HVT)                      0.12       0.34 r
  U971/Y (NAND2X0_HVT)                     0.12       0.46 f
  U977/Y (INVX0_HVT)                       0.12       0.58 r
  U991/Y (AO221X1_HVT)                     0.16       0.74 r
  U994/Y (AO221X1_HVT)                     0.15       0.89 r
  U929/Y (AO22X1_HVT)                      0.13       1.02 r
  Result_reg_0_/D (DFFSSRX1_HVT)           0.00       1.02 r
  data arrival time                                   1.02

  clock clk (rise edge)                    1.80       1.80
  clock network delay (ideal)              0.00       1.80
  Result_reg_0_/CLK (DFFSSRX1_HVT)         0.00       1.80 r
  library setup time                      -0.15       1.65
  data required time                                  1.65
  -----------------------------------------------------------
  data required time                                  1.65
  data arrival time                                  -1.02
  -----------------------------------------------------------
  slack (MET)                                         0.63


1
