Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx2/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2c7965db74654db6a8418d9403cb59c5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_cpu_behav xil_defaultlib.tb_top_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'shamt' [C:/verilog_simulation/my_cpu/my_cpu.srcs/sources_1/new/data_path.v:245]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'read_addr' [C:/verilog_simulation/my_cpu/my_cpu.srcs/sources_1/new/data_path.v:291]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'write_addr' [C:/verilog_simulation/my_cpu/my_cpu.srcs/sources_1/new/data_path.v:292]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_accumulator
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.instruct_mem
Compiling module xil_defaultlib.instruct_reg
Compiling module xil_defaultlib.ext_unit
Compiling module xil_defaultlib.PCSrc_mux
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.tmp_reg
Compiling module xil_defaultlib.ALUSrcB_mux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUOut
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.Mem2Reg_mux
Compiling module xil_defaultlib.data_reg
Compiling module xil_defaultlib.RegDst_mux
Compiling module xil_defaultlib.data_path
Compiling module xil_defaultlib.ctrl_unit
Compiling module xil_defaultlib.top_cpu
Compiling module xil_defaultlib.tb_top_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_cpu_behav
