Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Dec  6 14:12:17 2021
| Host         : PC-CASA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Basys3_timing_summary_routed.rpt -pb Basys3_timing_summary_routed.pb -rpx Basys3_timing_summary_routed.rpx -warn_on_violation
| Design       : Basys3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: inst_CPU/inst_RegB/reg_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: inst_CPU/inst_RegB/reg_reg[1]/Q (HIGH)

 There are 1147 register/latch pins with no clock driven by root clock pin: inst_Clock_Divider/internal_clock_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: inst_Programmer/address_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: inst_Programmer/address_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: inst_Programmer/address_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: inst_Programmer/address_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: inst_Programmer/address_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: inst_Programmer/address_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: inst_Programmer/address_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: inst_Programmer/address_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: inst_Programmer/address_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: inst_Programmer/address_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: inst_Programmer/address_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: inst_Programmer/address_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: inst_Programmer/bussy_reg/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: inst_Programmer/inst_UART/rx_state_reg[enable]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 10711 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.171        0.000                      0                 1389        0.207        0.000                      0                 1389        3.750        0.000                       0                  1322  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.171        0.000                      0                 1389        0.207        0.000                      0                 1389        3.750        0.000                       0                  1322  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.171ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.207ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.171ns  (required time - arrival time)
  Source:                 inst_Programmer/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ROM/memory_reg_768_1023_6_6/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.172ns  (logic 0.642ns (12.413%)  route 4.530ns (87.587%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1321, routed)        1.534     5.055    inst_Programmer/clk_IBUF_BUFG
    SLICE_X42Y74         FDRE                                         r  inst_Programmer/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDRE (Prop_fdre_C_Q)         0.518     5.573 r  inst_Programmer/ready_reg/Q
                         net (fo=16, routed)          0.645     6.218    inst_Programmer/ready
    SLICE_X40Y75         LUT6 (Prop_lut6_I5_O)        0.124     6.342 r  inst_Programmer/memory_reg_768_1023_0_0_i_1/O
                         net (fo=92, routed)          3.885    10.227    inst_ROM/memory_reg_768_1023_6_6/WE
    SLICE_X34Y48         RAMS64E                                      r  inst_ROM/memory_reg_768_1023_6_6/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1321, routed)        1.445    14.786    inst_ROM/memory_reg_768_1023_6_6/WCLK
    SLICE_X34Y48         RAMS64E                                      r  inst_ROM/memory_reg_768_1023_6_6/RAMS64E_A/CLK
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X34Y48         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.398    inst_ROM/memory_reg_768_1023_6_6/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.398    
                         arrival time                         -10.227    
  -------------------------------------------------------------------
                         slack                                  4.171    

Slack (MET) :             4.171ns  (required time - arrival time)
  Source:                 inst_Programmer/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ROM/memory_reg_768_1023_6_6/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.172ns  (logic 0.642ns (12.413%)  route 4.530ns (87.587%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1321, routed)        1.534     5.055    inst_Programmer/clk_IBUF_BUFG
    SLICE_X42Y74         FDRE                                         r  inst_Programmer/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDRE (Prop_fdre_C_Q)         0.518     5.573 r  inst_Programmer/ready_reg/Q
                         net (fo=16, routed)          0.645     6.218    inst_Programmer/ready
    SLICE_X40Y75         LUT6 (Prop_lut6_I5_O)        0.124     6.342 r  inst_Programmer/memory_reg_768_1023_0_0_i_1/O
                         net (fo=92, routed)          3.885    10.227    inst_ROM/memory_reg_768_1023_6_6/WE
    SLICE_X34Y48         RAMS64E                                      r  inst_ROM/memory_reg_768_1023_6_6/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1321, routed)        1.445    14.786    inst_ROM/memory_reg_768_1023_6_6/WCLK
    SLICE_X34Y48         RAMS64E                                      r  inst_ROM/memory_reg_768_1023_6_6/RAMS64E_B/CLK
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X34Y48         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.398    inst_ROM/memory_reg_768_1023_6_6/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         14.398    
                         arrival time                         -10.227    
  -------------------------------------------------------------------
                         slack                                  4.171    

Slack (MET) :             4.171ns  (required time - arrival time)
  Source:                 inst_Programmer/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ROM/memory_reg_768_1023_6_6/RAMS64E_C/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.172ns  (logic 0.642ns (12.413%)  route 4.530ns (87.587%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1321, routed)        1.534     5.055    inst_Programmer/clk_IBUF_BUFG
    SLICE_X42Y74         FDRE                                         r  inst_Programmer/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDRE (Prop_fdre_C_Q)         0.518     5.573 r  inst_Programmer/ready_reg/Q
                         net (fo=16, routed)          0.645     6.218    inst_Programmer/ready
    SLICE_X40Y75         LUT6 (Prop_lut6_I5_O)        0.124     6.342 r  inst_Programmer/memory_reg_768_1023_0_0_i_1/O
                         net (fo=92, routed)          3.885    10.227    inst_ROM/memory_reg_768_1023_6_6/WE
    SLICE_X34Y48         RAMS64E                                      r  inst_ROM/memory_reg_768_1023_6_6/RAMS64E_C/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1321, routed)        1.445    14.786    inst_ROM/memory_reg_768_1023_6_6/WCLK
    SLICE_X34Y48         RAMS64E                                      r  inst_ROM/memory_reg_768_1023_6_6/RAMS64E_C/CLK
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X34Y48         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.398    inst_ROM/memory_reg_768_1023_6_6/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         14.398    
                         arrival time                         -10.227    
  -------------------------------------------------------------------
                         slack                                  4.171    

Slack (MET) :             4.171ns  (required time - arrival time)
  Source:                 inst_Programmer/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ROM/memory_reg_768_1023_6_6/RAMS64E_D/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.172ns  (logic 0.642ns (12.413%)  route 4.530ns (87.587%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1321, routed)        1.534     5.055    inst_Programmer/clk_IBUF_BUFG
    SLICE_X42Y74         FDRE                                         r  inst_Programmer/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDRE (Prop_fdre_C_Q)         0.518     5.573 r  inst_Programmer/ready_reg/Q
                         net (fo=16, routed)          0.645     6.218    inst_Programmer/ready
    SLICE_X40Y75         LUT6 (Prop_lut6_I5_O)        0.124     6.342 r  inst_Programmer/memory_reg_768_1023_0_0_i_1/O
                         net (fo=92, routed)          3.885    10.227    inst_ROM/memory_reg_768_1023_6_6/WE
    SLICE_X34Y48         RAMS64E                                      r  inst_ROM/memory_reg_768_1023_6_6/RAMS64E_D/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1321, routed)        1.445    14.786    inst_ROM/memory_reg_768_1023_6_6/WCLK
    SLICE_X34Y48         RAMS64E                                      r  inst_ROM/memory_reg_768_1023_6_6/RAMS64E_D/CLK
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X34Y48         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.398    inst_ROM/memory_reg_768_1023_6_6/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         14.398    
                         arrival time                         -10.227    
  -------------------------------------------------------------------
                         slack                                  4.171    

Slack (MET) :             4.312ns  (required time - arrival time)
  Source:                 inst_Programmer/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ROM/memory_reg_768_1023_4_4/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.031ns  (logic 0.642ns (12.761%)  route 4.389ns (87.239%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1321, routed)        1.534     5.055    inst_Programmer/clk_IBUF_BUFG
    SLICE_X42Y74         FDRE                                         r  inst_Programmer/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDRE (Prop_fdre_C_Q)         0.518     5.573 r  inst_Programmer/ready_reg/Q
                         net (fo=16, routed)          0.645     6.218    inst_Programmer/ready
    SLICE_X40Y75         LUT6 (Prop_lut6_I5_O)        0.124     6.342 r  inst_Programmer/memory_reg_768_1023_0_0_i_1/O
                         net (fo=92, routed)          3.744    10.086    inst_ROM/memory_reg_768_1023_4_4/WE
    SLICE_X34Y49         RAMS64E                                      r  inst_ROM/memory_reg_768_1023_4_4/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1321, routed)        1.445    14.786    inst_ROM/memory_reg_768_1023_4_4/WCLK
    SLICE_X34Y49         RAMS64E                                      r  inst_ROM/memory_reg_768_1023_4_4/RAMS64E_A/CLK
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X34Y49         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.398    inst_ROM/memory_reg_768_1023_4_4/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.398    
                         arrival time                         -10.086    
  -------------------------------------------------------------------
                         slack                                  4.312    

Slack (MET) :             4.312ns  (required time - arrival time)
  Source:                 inst_Programmer/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ROM/memory_reg_768_1023_4_4/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.031ns  (logic 0.642ns (12.761%)  route 4.389ns (87.239%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1321, routed)        1.534     5.055    inst_Programmer/clk_IBUF_BUFG
    SLICE_X42Y74         FDRE                                         r  inst_Programmer/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDRE (Prop_fdre_C_Q)         0.518     5.573 r  inst_Programmer/ready_reg/Q
                         net (fo=16, routed)          0.645     6.218    inst_Programmer/ready
    SLICE_X40Y75         LUT6 (Prop_lut6_I5_O)        0.124     6.342 r  inst_Programmer/memory_reg_768_1023_0_0_i_1/O
                         net (fo=92, routed)          3.744    10.086    inst_ROM/memory_reg_768_1023_4_4/WE
    SLICE_X34Y49         RAMS64E                                      r  inst_ROM/memory_reg_768_1023_4_4/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1321, routed)        1.445    14.786    inst_ROM/memory_reg_768_1023_4_4/WCLK
    SLICE_X34Y49         RAMS64E                                      r  inst_ROM/memory_reg_768_1023_4_4/RAMS64E_B/CLK
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X34Y49         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.398    inst_ROM/memory_reg_768_1023_4_4/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         14.398    
                         arrival time                         -10.086    
  -------------------------------------------------------------------
                         slack                                  4.312    

Slack (MET) :             4.312ns  (required time - arrival time)
  Source:                 inst_Programmer/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ROM/memory_reg_768_1023_4_4/RAMS64E_C/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.031ns  (logic 0.642ns (12.761%)  route 4.389ns (87.239%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1321, routed)        1.534     5.055    inst_Programmer/clk_IBUF_BUFG
    SLICE_X42Y74         FDRE                                         r  inst_Programmer/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDRE (Prop_fdre_C_Q)         0.518     5.573 r  inst_Programmer/ready_reg/Q
                         net (fo=16, routed)          0.645     6.218    inst_Programmer/ready
    SLICE_X40Y75         LUT6 (Prop_lut6_I5_O)        0.124     6.342 r  inst_Programmer/memory_reg_768_1023_0_0_i_1/O
                         net (fo=92, routed)          3.744    10.086    inst_ROM/memory_reg_768_1023_4_4/WE
    SLICE_X34Y49         RAMS64E                                      r  inst_ROM/memory_reg_768_1023_4_4/RAMS64E_C/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1321, routed)        1.445    14.786    inst_ROM/memory_reg_768_1023_4_4/WCLK
    SLICE_X34Y49         RAMS64E                                      r  inst_ROM/memory_reg_768_1023_4_4/RAMS64E_C/CLK
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X34Y49         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.398    inst_ROM/memory_reg_768_1023_4_4/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         14.398    
                         arrival time                         -10.086    
  -------------------------------------------------------------------
                         slack                                  4.312    

Slack (MET) :             4.312ns  (required time - arrival time)
  Source:                 inst_Programmer/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ROM/memory_reg_768_1023_4_4/RAMS64E_D/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.031ns  (logic 0.642ns (12.761%)  route 4.389ns (87.239%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1321, routed)        1.534     5.055    inst_Programmer/clk_IBUF_BUFG
    SLICE_X42Y74         FDRE                                         r  inst_Programmer/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDRE (Prop_fdre_C_Q)         0.518     5.573 r  inst_Programmer/ready_reg/Q
                         net (fo=16, routed)          0.645     6.218    inst_Programmer/ready
    SLICE_X40Y75         LUT6 (Prop_lut6_I5_O)        0.124     6.342 r  inst_Programmer/memory_reg_768_1023_0_0_i_1/O
                         net (fo=92, routed)          3.744    10.086    inst_ROM/memory_reg_768_1023_4_4/WE
    SLICE_X34Y49         RAMS64E                                      r  inst_ROM/memory_reg_768_1023_4_4/RAMS64E_D/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1321, routed)        1.445    14.786    inst_ROM/memory_reg_768_1023_4_4/WCLK
    SLICE_X34Y49         RAMS64E                                      r  inst_ROM/memory_reg_768_1023_4_4/RAMS64E_D/CLK
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X34Y49         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.398    inst_ROM/memory_reg_768_1023_4_4/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         14.398    
                         arrival time                         -10.086    
  -------------------------------------------------------------------
                         slack                                  4.312    

Slack (MET) :             4.653ns  (required time - arrival time)
  Source:                 inst_Programmer/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ROM/memory_reg_3072_3327_34_34/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.828ns  (logic 0.642ns (13.297%)  route 4.186ns (86.703%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1321, routed)        1.534     5.055    inst_Programmer/clk_IBUF_BUFG
    SLICE_X42Y74         FDRE                                         r  inst_Programmer/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDRE (Prop_fdre_C_Q)         0.518     5.573 r  inst_Programmer/ready_reg/Q
                         net (fo=16, routed)          0.565     6.137    inst_Programmer/ready
    SLICE_X39Y75         LUT6 (Prop_lut6_I5_O)        0.124     6.261 r  inst_Programmer/memory_reg_3072_3327_20_20_i_1/O
                         net (fo=64, routed)          3.622     9.883    inst_ROM/memory_reg_3072_3327_34_34/WE
    SLICE_X60Y59         RAMS64E                                      r  inst_ROM/memory_reg_3072_3327_34_34/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1321, routed)        1.506    14.847    inst_ROM/memory_reg_3072_3327_34_34/WCLK
    SLICE_X60Y59         RAMS64E                                      r  inst_ROM/memory_reg_3072_3327_34_34/RAMS64E_A/CLK
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X60Y59         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.537    inst_ROM/memory_reg_3072_3327_34_34/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.537    
                         arrival time                          -9.883    
  -------------------------------------------------------------------
                         slack                                  4.653    

Slack (MET) :             4.653ns  (required time - arrival time)
  Source:                 inst_Programmer/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ROM/memory_reg_3072_3327_34_34/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.828ns  (logic 0.642ns (13.297%)  route 4.186ns (86.703%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1321, routed)        1.534     5.055    inst_Programmer/clk_IBUF_BUFG
    SLICE_X42Y74         FDRE                                         r  inst_Programmer/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDRE (Prop_fdre_C_Q)         0.518     5.573 r  inst_Programmer/ready_reg/Q
                         net (fo=16, routed)          0.565     6.137    inst_Programmer/ready
    SLICE_X39Y75         LUT6 (Prop_lut6_I5_O)        0.124     6.261 r  inst_Programmer/memory_reg_3072_3327_20_20_i_1/O
                         net (fo=64, routed)          3.622     9.883    inst_ROM/memory_reg_3072_3327_34_34/WE
    SLICE_X60Y59         RAMS64E                                      r  inst_ROM/memory_reg_3072_3327_34_34/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1321, routed)        1.506    14.847    inst_ROM/memory_reg_3072_3327_34_34/WCLK
    SLICE_X60Y59         RAMS64E                                      r  inst_ROM/memory_reg_3072_3327_34_34/RAMS64E_B/CLK
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X60Y59         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.537    inst_ROM/memory_reg_3072_3327_34_34/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         14.537    
                         arrival time                          -9.883    
  -------------------------------------------------------------------
                         slack                                  4.653    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 inst_Programmer/inst_UART/rx_state_reg[bits][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Programmer/inst_UART/rx_state_reg[bits][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.054%)  route 0.165ns (53.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1321, routed)        0.548     1.431    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X39Y74         FDRE                                         r  inst_Programmer/inst_UART/rx_state_reg[bits][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y74         FDRE (Prop_fdre_C_Q)         0.141     1.572 r  inst_Programmer/inst_UART/rx_state_reg[bits][4]/Q
                         net (fo=8, routed)           0.165     1.737    inst_Programmer/inst_UART/rx_data[4]
    SLICE_X41Y74         FDRE                                         r  inst_Programmer/inst_UART/rx_state_reg[bits][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1321, routed)        0.815     1.942    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X41Y74         FDRE                                         r  inst_Programmer/inst_UART/rx_state_reg[bits][3]/C
                         clock pessimism             -0.478     1.464    
    SLICE_X41Y74         FDRE (Hold_fdre_C_D)         0.066     1.530    inst_Programmer/inst_UART/rx_state_reg[bits][3]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 inst_Programmer/inst_UART/rx_state_reg[bits][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Programmer/inst_UART/rx_state_reg[bits][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.897%)  route 0.166ns (54.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1321, routed)        0.548     1.431    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X41Y74         FDRE                                         r  inst_Programmer/inst_UART/rx_state_reg[bits][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y74         FDRE (Prop_fdre_C_Q)         0.141     1.572 r  inst_Programmer/inst_UART/rx_state_reg[bits][6]/Q
                         net (fo=8, routed)           0.166     1.738    inst_Programmer/inst_UART/rx_data[6]
    SLICE_X39Y74         FDRE                                         r  inst_Programmer/inst_UART/rx_state_reg[bits][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1321, routed)        0.813     1.941    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X39Y74         FDRE                                         r  inst_Programmer/inst_UART/rx_state_reg[bits][5]/C
                         clock pessimism             -0.478     1.463    
    SLICE_X39Y74         FDRE (Hold_fdre_C_D)         0.066     1.529    inst_Programmer/inst_UART/rx_state_reg[bits][5]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 inst_Programmer/inst_UART/rx_state_reg[bits][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Programmer/inst_UART/rx_state_reg[bits][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.921%)  route 0.153ns (52.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1321, routed)        0.548     1.431    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X41Y74         FDRE                                         r  inst_Programmer/inst_UART/rx_state_reg[bits][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y74         FDRE (Prop_fdre_C_Q)         0.141     1.572 r  inst_Programmer/inst_UART/rx_state_reg[bits][3]/Q
                         net (fo=6, routed)           0.153     1.725    inst_Programmer/inst_UART/rx_data[3]
    SLICE_X42Y75         FDRE                                         r  inst_Programmer/inst_UART/rx_state_reg[bits][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1321, routed)        0.815     1.942    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X42Y75         FDRE                                         r  inst_Programmer/inst_UART/rx_state_reg[bits][2]/C
                         clock pessimism             -0.478     1.464    
    SLICE_X42Y75         FDRE (Hold_fdre_C_D)         0.052     1.516    inst_Programmer/inst_UART/rx_state_reg[bits][2]
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 inst_Programmer/inst_UART/sample_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Programmer/inst_UART/sample_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.246ns (70.930%)  route 0.101ns (29.070%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1321, routed)        0.644     1.528    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X30Y100        FDRE                                         r  inst_Programmer/inst_UART/sample_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.148     1.676 r  inst_Programmer/inst_UART/sample_counter_reg[3]/Q
                         net (fo=6, routed)           0.101     1.776    inst_Programmer/inst_UART/sample_counter_reg[3]
    SLICE_X30Y100        LUT6 (Prop_lut6_I3_O)        0.098     1.874 r  inst_Programmer/inst_UART/sample_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.874    inst_Programmer/inst_UART/p_0_in[5]
    SLICE_X30Y100        FDRE                                         r  inst_Programmer/inst_UART/sample_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1321, routed)        0.917     2.045    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X30Y100        FDRE                                         r  inst_Programmer/inst_UART/sample_counter_reg[5]/C
                         clock pessimism             -0.517     1.528    
    SLICE_X30Y100        FDRE (Hold_fdre_C_D)         0.121     1.649    inst_Programmer/inst_UART/sample_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 inst_Programmer/inst_UART/sample_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Programmer/inst_UART/sample_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.739%)  route 0.159ns (43.261%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1321, routed)        0.644     1.528    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X30Y101        FDRE                                         r  inst_Programmer/inst_UART/sample_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y101        FDRE (Prop_fdre_C_Q)         0.164     1.692 r  inst_Programmer/inst_UART/sample_counter_reg[2]/Q
                         net (fo=6, routed)           0.159     1.851    inst_Programmer/inst_UART/sample_counter_reg[2]
    SLICE_X30Y100        LUT6 (Prop_lut6_I0_O)        0.045     1.896 r  inst_Programmer/inst_UART/sample_i_1/O
                         net (fo=1, routed)           0.000     1.896    inst_Programmer/inst_UART/sample_i_1_n_0
    SLICE_X30Y100        FDRE                                         r  inst_Programmer/inst_UART/sample_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1321, routed)        0.917     2.045    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X30Y100        FDRE                                         r  inst_Programmer/inst_UART/sample_reg/C
                         clock pessimism             -0.501     1.544    
    SLICE_X30Y100        FDRE (Hold_fdre_C_D)         0.121     1.665    inst_Programmer/inst_UART/sample_reg
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 inst_Programmer/inst_UART/sample_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Programmer/inst_UART/sample_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.393%)  route 0.162ns (43.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1321, routed)        0.644     1.528    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X30Y101        FDRE                                         r  inst_Programmer/inst_UART/sample_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y101        FDRE (Prop_fdre_C_Q)         0.164     1.692 r  inst_Programmer/inst_UART/sample_counter_reg[4]/Q
                         net (fo=5, routed)           0.162     1.853    inst_Programmer/inst_UART/sample_counter_reg[4]
    SLICE_X30Y101        LUT6 (Prop_lut6_I5_O)        0.045     1.898 r  inst_Programmer/inst_UART/sample_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.898    inst_Programmer/inst_UART/p_0_in[4]
    SLICE_X30Y101        FDRE                                         r  inst_Programmer/inst_UART/sample_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1321, routed)        0.917     2.045    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X30Y101        FDRE                                         r  inst_Programmer/inst_UART/sample_counter_reg[4]/C
                         clock pessimism             -0.517     1.528    
    SLICE_X30Y101        FDRE (Hold_fdre_C_D)         0.121     1.649    inst_Programmer/inst_UART/sample_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 inst_Display_Controller/clock_divide_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Display_Controller/clock_divide_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1321, routed)        0.564     1.447    inst_Display_Controller/clk_IBUF_BUFG
    SLICE_X49Y53         FDRE                                         r  inst_Display_Controller/clock_divide_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y53         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  inst_Display_Controller/clock_divide_counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.696    inst_Display_Controller/clock_divide_counter_reg_n_0_[3]
    SLICE_X49Y53         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.804 r  inst_Display_Controller/clock_divide_counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.804    inst_Display_Controller/clock_divide_counter_reg[0]_i_2_n_4
    SLICE_X49Y53         FDRE                                         r  inst_Display_Controller/clock_divide_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1321, routed)        0.833     1.961    inst_Display_Controller/clk_IBUF_BUFG
    SLICE_X49Y53         FDRE                                         r  inst_Display_Controller/clock_divide_counter_reg[3]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X49Y53         FDRE (Hold_fdre_C_D)         0.105     1.552    inst_Display_Controller/clock_divide_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 inst_Display_Controller/clock_divide_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Display_Controller/clock_divide_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1321, routed)        0.564     1.447    inst_Display_Controller/clk_IBUF_BUFG
    SLICE_X49Y54         FDRE                                         r  inst_Display_Controller/clock_divide_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y54         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  inst_Display_Controller/clock_divide_counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.696    inst_Display_Controller/clock_divide_counter_reg_n_0_[7]
    SLICE_X49Y54         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.804 r  inst_Display_Controller/clock_divide_counter_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.804    inst_Display_Controller/clock_divide_counter_reg[4]_i_1__0_n_4
    SLICE_X49Y54         FDRE                                         r  inst_Display_Controller/clock_divide_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1321, routed)        0.833     1.961    inst_Display_Controller/clk_IBUF_BUFG
    SLICE_X49Y54         FDRE                                         r  inst_Display_Controller/clock_divide_counter_reg[7]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X49Y54         FDRE (Hold_fdre_C_D)         0.105     1.552    inst_Display_Controller/clock_divide_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 inst_Programmer/inst_UART/sample_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Programmer/inst_UART/sample_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.209ns (53.835%)  route 0.179ns (46.165%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1321, routed)        0.644     1.528    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X30Y100        FDRE                                         r  inst_Programmer/inst_UART/sample_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.164     1.692 f  inst_Programmer/inst_UART/sample_counter_reg[5]/Q
                         net (fo=5, routed)           0.179     1.871    inst_Programmer/inst_UART/sample_counter_reg[5]
    SLICE_X30Y101        LUT6 (Prop_lut6_I4_O)        0.045     1.916 r  inst_Programmer/inst_UART/sample_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.916    inst_Programmer/inst_UART/p_0_in[1]
    SLICE_X30Y101        FDRE                                         r  inst_Programmer/inst_UART/sample_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1321, routed)        0.917     2.045    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X30Y101        FDRE                                         r  inst_Programmer/inst_UART/sample_counter_reg[1]/C
                         clock pessimism             -0.501     1.544    
    SLICE_X30Y101        FDRE (Hold_fdre_C_D)         0.120     1.664    inst_Programmer/inst_UART/sample_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 inst_Programmer/inst_UART/rx_state_reg[nbits][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Programmer/inst_UART/rx_state_reg[nbits][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.314%)  route 0.170ns (47.686%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1321, routed)        0.551     1.434    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X32Y77         FDRE                                         r  inst_Programmer/inst_UART/rx_state_reg[nbits][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y77         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  inst_Programmer/inst_UART/rx_state_reg[nbits][0]/Q
                         net (fo=6, routed)           0.170     1.745    inst_Programmer/inst_UART/rx_state_reg[nbits][0]
    SLICE_X32Y76         LUT6 (Prop_lut6_I1_O)        0.045     1.790 r  inst_Programmer/inst_UART/rx_state[nbits][3]_i_1/O
                         net (fo=1, routed)           0.000     1.790    inst_Programmer/inst_UART/rx_state[nbits][3]_i_1_n_0
    SLICE_X32Y76         FDRE                                         r  inst_Programmer/inst_UART/rx_state_reg[nbits][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1321, routed)        0.814     1.942    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X32Y76         FDRE                                         r  inst_Programmer/inst_UART/rx_state_reg[nbits][3]/C
                         clock pessimism             -0.497     1.445    
    SLICE_X32Y76         FDRE (Hold_fdre_C_D)         0.092     1.537    inst_Programmer/inst_UART/rx_state_reg[nbits][3]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.253    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y40   inst_Clock_Divider/clock_divide_counter_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y42   inst_Clock_Divider/clock_divide_counter_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y42   inst_Clock_Divider/clock_divide_counter_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y43   inst_Clock_Divider/clock_divide_counter_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y43   inst_Clock_Divider/clock_divide_counter_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y43   inst_Clock_Divider/clock_divide_counter_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y43   inst_Clock_Divider/clock_divide_counter_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y44   inst_Clock_Divider/clock_divide_counter_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y44   inst_Clock_Divider/clock_divide_counter_reg[17]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y81   inst_ROM/memory_reg_2816_3071_20_20/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y81   inst_ROM/memory_reg_2816_3071_20_20/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y81   inst_ROM/memory_reg_2816_3071_20_20/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y60   inst_ROM/memory_reg_768_1023_34_34/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y79   inst_ROM/memory_reg_2560_2815_20_20/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y79   inst_ROM/memory_reg_2560_2815_20_20/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y79   inst_ROM/memory_reg_2560_2815_20_20/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y79   inst_ROM/memory_reg_2560_2815_20_20/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y81   inst_ROM/memory_reg_2816_3071_20_20/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y80   inst_ROM/memory_reg_512_767_1_1/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y72   inst_ROM/memory_reg_1024_1279_20_20/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y72   inst_ROM/memory_reg_1024_1279_20_20/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y72   inst_ROM/memory_reg_1024_1279_20_20/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y72   inst_ROM/memory_reg_1024_1279_20_20/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y83   inst_ROM/memory_reg_1792_2047_2_2/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y83   inst_ROM/memory_reg_1792_2047_2_2/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y83   inst_ROM/memory_reg_1792_2047_2_2/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y83   inst_ROM/memory_reg_1792_2047_2_2/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y77   inst_ROM/memory_reg_1792_2047_30_30/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y77   inst_ROM/memory_reg_1792_2047_30_30/RAMS64E_B/CLK



