#include "common/emulatorConfig.h"
#include "graphics/shader/recompiler/backend/spirv/spirvEmitterInternal.h"

#include <algorithm>
#include <array>
#include <bit>
#include <optional>

namespace Libs::Graphics::ShaderRecompiler::Spirv::Emitter {
namespace {

// ASTRO's Playroom Bug A investigation (workflow/astro_playroom_issues.md, session 36): see
// spirvEmitterAnalysis.cpp for the full rationale. These must match that file's constants exactly.
constexpr uint64_t kBugADebugVertexShaderHash = 0x311f6fca037f2f53ull;
constexpr uint64_t kBugADebugPixelShaderHash  = 0x67008a703cf06422ull;
constexpr uint32_t kBugADebugParamIndex       = 31;

// ASTRO's Playroom Bug A investigation, continued (workflow/astro_playroom_issues.md, session 36
// second half): this draw is `index_count=4` (a 2-triangle strip) over a vertex buffer whose real
// V# sharp declares `NumRecords=3` -- gl_VertexIndex==3 (the 4th vertex, needed only for the
// second triangle) is a genuine, guest-intended one-past-the-end fetch, not a KytyPS5 bug in the
// bind/acquire path (already proven correct this session for records 0-2). This is a live A/B
// FORCE experiment: override attr0.xy for exactly that one out-of-range invocation to each
// candidate value in turn, rebuild, and compare the REAL (undebugged) rendered defect against
// each. Bump kBugAForceVariant and rebuild to test the next candidate; 0 leaves current (real,
// unforced) behavior untouched. Remove entirely once the mechanism is confirmed.
enum class BugAForceVariant : int {
	Off            = 0, // no override -- current real (robustBufferAccess2-governed) behavior
	ForceZero      = 1, // (0,0,0,0) -- sanity check: does this match variant Off already?
	ForceOneW      = 2, // (0,0,0,1) -- RDNA2's SEL_1-for-missing-W default, if hardware disagrees
	                    // with Vulkan robustness2's all-zero rule for this bound format
	ClampToRecord2 = 3, // (-1,3,0,1) -- as if index 3 clamped/wrapped to the last real record
	ClampToRecord1 = 4, // (3,-1,0,1) -- as if index 3 clamped/wrapped to record 1
	DegenerateAway = 5, // (1000,1000,0,1) -- pushes the 4th vertex far off-screen with a normal
	                    // w=1 (no perspective-divide degeneracy); isolates whether the SECOND
	                    // triangle's mere presence/position causes the diagonal, independent of
	                    // whatever the real OOB fetch value is
};
constexpr BugAForceVariant kBugAForceVariant = BugAForceVariant::Off;
// Independent of kBugAForceVariant: whether to show the debug-encoded colour readback (needs the
// Flat-shaded provoking-vertex reasoning, see EmitBugADebugPixelOverride) or the real rendered
// colour. Flip to true only when re-reading vertex data via the colour channel; leave false while
// running an OOB force-variant A/B (need the real colour to judge the visual result).
constexpr bool kBugAPixelDebugEnabled = false;

uint32_t EmitBuiltinU32(ValueEmitContext& ctx, IR::StageInputKind kind, uint32_t component);

constexpr uint32_t FloatBits(float value) {
	return std::bit_cast<uint32_t>(value);
}

// Returns the forced bit pattern for vertex-index-3's attr0 component `chan` under the active
// variant, or std::nullopt if this variant doesn't override that component.
std::optional<uint32_t> BugAForceComponent(uint32_t chan) {
	constexpr std::array<float, 4> zero_w0 {0.0f, 0.0f, 0.0f, 0.0f};
	constexpr std::array<float, 4> zero_w1 {0.0f, 0.0f, 0.0f, 1.0f};
	constexpr std::array<float, 4> record2 {-1.0f, 3.0f, 0.0f, 1.0f};
	constexpr std::array<float, 4> record1 {3.0f, -1.0f, 0.0f, 1.0f};
	constexpr std::array<float, 4> away {1000.0f, 1000.0f, 0.0f, 1.0f};
	const std::array<float, 4>*    values = nullptr;
	switch (kBugAForceVariant) {
		case BugAForceVariant::Off: return std::nullopt;
		case BugAForceVariant::ForceZero: values = &zero_w0; break;
		case BugAForceVariant::ForceOneW: values = &zero_w1; break;
		case BugAForceVariant::ClampToRecord2: values = &record2; break;
		case BugAForceVariant::ClampToRecord1: values = &record1; break;
		case BugAForceVariant::DegenerateAway: values = &away; break;
	}
	return FloatBits((*values)[chan & 3u]);
}

// Conditionally overrides `bits` (the real fetch result for attr0's component `chan`) with the
// active variant's forced value, but only for the invocation whose gl_VertexIndex == 3 (the
// genuine one-past-the-end fetch this draw's own vertex count creates). Every other invocation is
// untouched. A no-op when kBugAForceVariant == Off.
uint32_t EmitBugAForceOobVertex(ValueEmitContext& ctx, uint32_t chan, uint32_t bits) {
	const auto forced_bits = BugAForceComponent(chan);
	if (!forced_bits) {
		return bits;
	}
	auto&      state     = ctx.state;
	const auto index_raw = EmitBuiltinU32(ctx, IR::StageInputKind::VertexIndex, 0);
	const auto is_oob     = state.builder.AllocateId();
	state.builder.AddFunction(
	    {OpIEqual, TypeBool(state), is_oob, index_raw, ConstantU32(state, 3u)});
	const auto result = state.builder.AllocateId();
	state.builder.AddFunction(
	    {OpSelect, TypeU32(state), result, is_oob, ConstantU32(state, *forced_bits), bits});
	return result;
}

uint32_t EmitBuiltinU32(ValueEmitContext& ctx, IR::StageInputKind kind, uint32_t component);

// Locates the synthetic debug output/input's already-allocated variable id (added by
// CopyProgramInputsAndOutputs, hash-gated). Returns 0 if this shader isn't the gated one.
uint32_t BugADebugOutputVariable(const EmitterState& state) {
	for (const auto& binding: state.outputs) {
		if (binding.kind == IR::StageOutputKind::Parameter && binding.index == kBugADebugParamIndex) {
			return binding.variable_id;
		}
	}
	return 0;
}

uint32_t BugADebugInputVariable(const EmitterState& state) {
	const auto* input = InputBindingForParameter(state, kBugADebugParamIndex);
	return input != nullptr ? input->variable_id : 0;
}

// Emits {attr0.x, attr0.y, gl_VertexIndex, 0} into the synthetic debug output. Independent of the
// (attr, chan) call that triggered it -- refetches x/y directly so partial-component call order
// doesn't matter.
void EmitBugADebugVertexExport(ValueEmitContext& ctx, const InputBinding& input) {
	auto&      state    = ctx.state;
	const auto variable = BugADebugOutputVariable(state);
	if (variable == 0) {
		return;
	}
	const auto x_bits = EmitVertexParameterComponentU32(state, input, 0);
	const auto y_bits = EmitVertexParameterComponentU32(state, input, 1);
	const auto x_f32  = state.builder.AllocateId();
	state.builder.AddFunction({OpBitcast, TypeF32(state), x_f32, x_bits});
	const auto y_f32 = state.builder.AllocateId();
	state.builder.AddFunction({OpBitcast, TypeF32(state), y_f32, y_bits});
	const auto index_bits = EmitBuiltinU32(ctx, IR::StageInputKind::VertexIndex, 0);
	const auto index_f32  = state.builder.AllocateId();
	state.builder.AddFunction({OpConvertUToF, TypeF32(state), index_f32, index_bits});
	const auto vec = state.builder.AllocateId();
	state.builder.AddFunction({OpCompositeConstruct, TypeF32Vector(state, 4), vec, x_f32, y_f32,
	                           index_f32, ConstantF32Value(state, 0.0f)});
	state.builder.AddFunction({OpStore, variable, vec});
}

// Overwrites the real MRT0 color with a debug-encoded readback of the paired VS's export:
// R=(x+1)/4, G=(y+1)/4, B=index/2, A=1. Expected-correct corner values are exact 0.0/1.0; a
// corrupted (0,0,0,1) fetch reads as R=G=0.25, distinguishable at 8-bit precision. Overwrites
// AFTER the real store, so whichever control-flow path executes, this write is always last.
void EmitBugADebugPixelOverride(ValueEmitContext& ctx, uint32_t mrt0_variable) {
	auto&      state    = ctx.state;
	const auto variable = BugADebugInputVariable(state);
	if (variable == 0) {
		return;
	}
	const auto imported = state.builder.AllocateId();
	state.builder.AddFunction({OpLoad, TypeF32Vector(state, 4), imported, variable});
	// R=(x+1)/4, G=(y+1)/4, B=index/2, A=1. Per-component (R/G and B use different scales), built
	// via scalar extract+mul+add rather than a single vector op, since this project's SPIR-V
	// opcode enum doesn't declare OpCompositeInsert/OpVectorTimesScalar.
	const auto extract = [&](uint32_t component) {
		const auto value = state.builder.AllocateId();
		state.builder.AddFunction(
		    {OpCompositeExtract, TypeF32(state), value, imported, component});
		return value;
	};
	const auto scale_bias = [&](uint32_t component, float scale, float bias) {
		const auto scaled = state.builder.AllocateId();
		state.builder.AddFunction(
		    {OpFMul, TypeF32(state), scaled, extract(component), ConstantF32Value(state, scale)});
		const auto result = state.builder.AllocateId();
		state.builder.AddFunction(
		    {OpFAdd, TypeF32(state), result, scaled, ConstantF32Value(state, bias)});
		return result;
	};
	const auto r = scale_bias(0, 0.25f, 0.25f);
	const auto g = scale_bias(1, 0.25f, 0.25f);
	const auto b = scale_bias(2, 0.5f, 0.0f);
	const auto debug_color = state.builder.AllocateId();
	state.builder.AddFunction({OpCompositeConstruct, TypeF32Vector(state, 4), debug_color, r, g, b,
	                           ConstantF32Value(state, 1.0f)});
	state.builder.AddFunction({OpStore, mrt0_variable, debug_color});
}

bool UserDataDwordIndex(const EmitterState& state, IR::ScalarReg reg, uint32_t& dword_index) {
	const auto register_index = IR::RegIndex(reg);
	const auto& registers = state.program.bindings.user_data_registers;
	const auto  found     = std::lower_bound(registers.begin(), registers.end(), register_index);
	if (found == registers.end() || *found != register_index) {
		return false;
	}
	dword_index = static_cast<uint32_t>(found - registers.begin());
	return true;
}

// Wave32 sibling of EmitWqmU64 below (reproduced in ASTRO's Playroom, 2026-09-09) -- same quad-expand
// algorithm, one 32-bit dword instead of two packed side by side, so the 64-bit constants above
// simply become their single-dword halves.
uint32_t EmitWqmU32(EmitterState& state, uint32_t value) {
	const auto shifted_one = state.builder.AllocateId();
	const auto merged_one  = state.builder.AllocateId();
	const auto shifted_two = state.builder.AllocateId();
	const auto merged_two  = state.builder.AllocateId();
	const auto quad_bits   = state.builder.AllocateId();
	const auto result      = state.builder.AllocateId();
	state.builder.AddFunction(
	    {OpShiftRightLogical, TypeU32(state), shifted_one, value, ConstantU32(state, 1)});
	state.builder.AddFunction({OpBitwiseOr, TypeU32(state), merged_one, value, shifted_one});
	state.builder.AddFunction(
	    {OpShiftRightLogical, TypeU32(state), shifted_two, merged_one, ConstantU32(state, 2)});
	state.builder.AddFunction({OpBitwiseOr, TypeU32(state), merged_two, merged_one, shifted_two});
	state.builder.AddFunction(
	    {OpBitwiseAnd, TypeU32(state), quad_bits, merged_two, ConstantU32(state, 0x11111111u)});
	state.builder.AddFunction(
	    {OpIMul, TypeU32(state), result, quad_bits, ConstantU32(state, 0x0000000fu)});
	return result;
}

uint32_t EmitWqmU64(EmitterState& state, uint32_t value) {
	const auto shifted_one = state.builder.AllocateId();
	const auto merged_one  = state.builder.AllocateId();
	const auto shifted_two = state.builder.AllocateId();
	const auto merged_two  = state.builder.AllocateId();
	const auto quad_bits   = state.builder.AllocateId();
	const auto result      = state.builder.AllocateId();
	state.builder.AddFunction({OpShiftRightLogical, TypeU64(state), shifted_one, value,
	                           ConstantU64(state, 0x0000000100000001ull)});
	state.builder.AddFunction({OpBitwiseOr, TypeU64(state), merged_one, value, shifted_one});
	state.builder.AddFunction({OpShiftRightLogical, TypeU64(state), shifted_two, merged_one,
	                           ConstantU64(state, 0x0000000200000002ull)});
	state.builder.AddFunction({OpBitwiseOr, TypeU64(state), merged_two, merged_one, shifted_two});
	state.builder.AddFunction({OpBitwiseAnd, TypeU64(state), quad_bits, merged_two,
	                           ConstantU64(state, 0x1111111111111111ull)});
	state.builder.AddFunction(
	    {OpIMul, TypeU64(state), result, quad_bits, ConstantU64(state, 0x0000000f0000000full)});
	return result;
}

uint32_t EmitBuiltinU32(ValueEmitContext& ctx, IR::StageInputKind kind, uint32_t component) {
	auto& state = ctx.state;
	if (kind == IR::StageInputKind::LocalInvocationIndex) {
		return EmitLocalInvocationIndex(state);
	}
	if (state.lane_count == 2 && (kind == IR::StageInputKind::LocalInvocationId ||
	                              kind == IR::StageInputKind::GlobalInvocationId)) {
		const auto* cs      = ShaderWorkgroupInput(state.stage, state.input_info);
		uint32_t    divisor = 1;
		for (uint32_t axis = 0; axis < component; axis++) {
			divisor *= std::max(cs->threads_num[axis], 1u);
		}
		const auto size    = std::max(cs->threads_num[component], 1u);
		const auto divided = EmitBinaryU32(state, OpUDiv, EmitLocalInvocationIndex(state),
		                                   ConstantU32(state, divisor));
		const auto local   = EmitBinaryU32(state, OpUMod, divided, ConstantU32(state, size));
		if (kind == IR::StageInputKind::LocalInvocationId) {
			return local;
		}
		const auto group = EmitInputComponentU32(state, IR::StageInputKind::WorkgroupId, component);
		return EmitAddU32(state, local,
		                  EmitBinaryU32(state, OpIMul, group, ConstantU32(state, size)));
	}
	const auto variable = InputVariableForKind(state, kind);
	if (variable == 0) {
		return ConstantU32(state, 0);
	}
	if (kind == IR::StageInputKind::FrontFacing) {
		const auto value = state.builder.AllocateId();
		const auto bits  = state.builder.AllocateId();
		state.builder.AddFunction({OpLoad, TypeBool(state), value, variable});
		state.builder.AddFunction(
		    {OpSelect, TypeU32(state), bits, value, ConstantU32(state, 1), ConstantU32(state, 0)});
		return bits;
	}
	if (kind == IR::StageInputKind::VertexIndex || kind == IR::StageInputKind::InstanceIndex ||
	    kind == IR::StageInputKind::Layer || kind == IR::StageInputKind::SampleId) {
		const auto value = state.builder.AllocateId();
		const auto bits  = state.builder.AllocateId();
		state.builder.AddFunction({OpLoad, TypeI32(state), value, variable});
		state.builder.AddFunction({OpBitcast, TypeU32(state), bits, value});
		return bits;
	}
	if (kind == IR::StageInputKind::FragCoord) {
		const auto pointer = state.builder.AllocateId();
		const auto value   = state.builder.AllocateId();
		const auto bits    = state.builder.AllocateId();
		state.builder.AddFunction({OpAccessChain,
		                           TypePointer(state, StorageClassInput, TypeF32(state)), pointer,
		                           variable, ConstantU32(state, component)});
		state.builder.AddFunction({OpLoad, TypeF32(state), value, pointer});
		state.builder.AddFunction({OpBitcast, TypeU32(state), bits, value});
		return bits;
	}
	if (kind == IR::StageInputKind::BaryCoordSmooth ||
	    kind == IR::StageInputKind::BaryCoordNoPerspective) {
		const auto pointer = state.builder.AllocateId();
		const auto value   = state.builder.AllocateId();
		const auto bits    = state.builder.AllocateId();
		state.builder.AddFunction({OpAccessChain,
		                           TypePointer(state, StorageClassInput, TypeF32(state)), pointer,
		                           variable, ConstantU32(state, component + 1u)});
		state.builder.AddFunction({OpLoad, TypeF32(state), value, pointer});
		state.builder.AddFunction({OpBitcast, TypeU32(state), bits, value});
		return bits;
	}
	return EmitInputComponentU32(state, kind, component);
}

uint32_t EmitGuestLaneId(EmitterState& state) {
	// A guest wave64 may span two host wave32 subgroups. The subgroup builtin restarts at 0 for
	// the upper half, while the flattened compute invocation index preserves the logical lane.
	// Ported from KytyPS5 upstream PR #361 ("shader: preserve logical lane IDs for compute
	// wave64") -- applied 2026-09-10 while investigating whether ASTRO's Playroom's "Phi is not
	// invariant" compute-shader-skip failures (SrtWalker.cpp) are actually caused by this bug
	// (a descriptor selector reading V_MBCNT/LaneId would see lanes 32-63 alias lanes 0-31's
	// index, producing spurious per-"workgroup" divergence) rather than genuine per-invocation
	// dynamic indexing.
	if (state.stage == ShaderType::Compute && state.program.wave_size == 64u) {
		const auto local_index = EmitLocalInvocationIndex(state);
		const auto lane        = state.builder.AllocateId();
		state.builder.AddFunction({OpBitwiseAnd, TypeU32(state), lane, local_index,
		                           ConstantU32(state, 63)});
		return lane;
	}
	return EmitSubgroupLocalInvocationId(state);
}

uint32_t EmitDppWriteCondition(ValueEmitContext& ctx, const IR::DppMoveFlags& flags,
                               uint32_t exec) {
	auto&      state      = ctx.state;
	const auto lane       = EmitSubgroupLocalInvocationId(state);
	const auto bank_shift = state.builder.AllocateId();
	const auto row_shift  = state.builder.AllocateId();
	const auto bank       = state.builder.AllocateId();
	const auto row        = state.builder.AllocateId();
	const auto bank_bit   = state.builder.AllocateId();
	const auto row_bit    = state.builder.AllocateId();
	const auto bank_hit   = state.builder.AllocateId();
	const auto row_hit    = state.builder.AllocateId();
	const auto bank_ok    = state.builder.AllocateId();
	const auto row_ok     = state.builder.AllocateId();
	const auto masks_ok   = state.builder.AllocateId();
	state.builder.AddFunction(
	    {OpShiftRightLogical, TypeU32(state), bank_shift, lane, ConstantU32(state, 2)});
	state.builder.AddFunction(
	    {OpShiftRightLogical, TypeU32(state), row_shift, lane, ConstantU32(state, 4)});
	state.builder.AddFunction(
	    {OpBitwiseAnd, TypeU32(state), bank, bank_shift, ConstantU32(state, 3)});
	state.builder.AddFunction(
	    {OpBitwiseAnd, TypeU32(state), row, row_shift, ConstantU32(state, 3)});
	state.builder.AddFunction(
	    {OpShiftLeftLogical, TypeU32(state), bank_bit, ConstantU32(state, 1), bank});
	state.builder.AddFunction(
	    {OpShiftLeftLogical, TypeU32(state), row_bit, ConstantU32(state, 1), row});
	state.builder.AddFunction(
	    {OpBitwiseAnd, TypeU32(state), bank_hit, ConstantU32(state, flags.bank_mask), bank_bit});
	state.builder.AddFunction(
	    {OpBitwiseAnd, TypeU32(state), row_hit, ConstantU32(state, flags.row_mask), row_bit});
	state.builder.AddFunction(
	    {OpINotEqual, TypeBool(state), bank_ok, bank_hit, ConstantU32(state, 0)});
	state.builder.AddFunction(
	    {OpINotEqual, TypeBool(state), row_ok, row_hit, ConstantU32(state, 0)});
	state.builder.AddFunction({OpLogicalAnd, TypeBool(state), masks_ok, bank_ok, row_ok});
	uint32_t writable = masks_ok;
	if (!flags.bound_control) {
		const auto target  = EmitDppTargetLane(state, flags.control);
		const auto bounded = state.builder.AllocateId();
		state.builder.AddFunction({OpLogicalAnd, TypeBool(state), bounded, writable, target.valid});
		writable = bounded;
	}
	const auto result = state.builder.AllocateId();
	state.builder.AddFunction({OpLogicalAnd, TypeBool(state), result, exec, writable});
	return result;
}

uint32_t EmitAttribute(ValueEmitContext& ctx, uint32_t attr, uint32_t chan) {
	auto&       state = ctx.state;
	const auto* input = InputBindingForParameter(state, attr);
	if (input == nullptr || input->variable_id == 0) {
		return ConstantU32(state, 0);
	}
	if (state.stage == ShaderType::Vertex) {
		auto bits = EmitVertexParameterComponentU32(state, *input, chan & 3u);
		if (attr == 0 && state.program.shader_hash == kBugADebugVertexShaderHash) {
			EmitBugADebugVertexExport(ctx, *input);
			bits = EmitBugAForceOobVertex(ctx, chan & 3u, bits);
		}
		return bits;
	}
	const auto load_per_vertex = [&](uint32_t vertex) {
		const auto pointer = state.builder.AllocateId();
		const auto value   = state.builder.AllocateId();
		state.builder.AddFunction(
		    {OpAccessChain, TypePointer(state, StorageClassInput, TypeF32(state)), pointer,
		     input->variable_id, ConstantU32(state, vertex), ConstantU32(state, chan & 3u)});
		state.builder.AddFunction({OpLoad, TypeF32(state), value, pointer});
		return value;
	};
	if (input->per_vertex) {
		const auto barycentric_kind = state.input_info.pixel->ps_no_perspective
		                                  ? IR::StageInputKind::BaryCoordNoPerspective
		                                  : IR::StageInputKind::BaryCoordSmooth;
		const auto barycentric      = InputVariableForKind(state, barycentric_kind);
		uint32_t   sum              = 0;
		for (uint32_t vertex = 0; vertex < 3u; vertex++) {
			const auto pointer = state.builder.AllocateId();
			const auto weight  = state.builder.AllocateId();
			const auto product = state.builder.AllocateId();
			state.builder.AddFunction({OpAccessChain,
			                           TypePointer(state, StorageClassInput, TypeF32(state)),
			                           pointer, barycentric, ConstantU32(state, vertex)});
			state.builder.AddFunction({OpLoad, TypeF32(state), weight, pointer});
			state.builder.AddFunction(
			    {OpFMul, TypeF32(state), product, load_per_vertex(vertex), weight});
			if (vertex == 0u) {
				sum = product;
			} else {
				const auto next = state.builder.AllocateId();
				state.builder.AddFunction({OpFAdd, TypeF32(state), next, sum, product});
				sum = next;
			}
		}
		const auto bits = state.builder.AllocateId();
		state.builder.AddFunction({OpBitcast, TypeU32(state), bits, sum});
		return bits;
	}
	const auto vector    = state.builder.AllocateId();
	const auto component = state.builder.AllocateId();
	const auto bits      = state.builder.AllocateId();
	state.builder.AddFunction({OpLoad, TypeF32Vector(state, 4), vector, input->variable_id});
	state.builder.AddFunction({OpCompositeExtract, TypeF32(state), component, vector, chan & 3u});
	state.builder.AddFunction({OpBitcast, TypeU32(state), bits, component});
	return bits;
}

uint32_t EmitInterpolationParameter(ValueEmitContext& ctx, uint32_t attr, uint32_t chan,
                                    uint32_t mode) {
	auto&       state = ctx.state;
	const auto* input = InputBindingForParameter(state, attr);
	if (!input->per_vertex) {
		return EmitAttribute(ctx, attr, chan);
	}
	const auto load_vertex = [&](uint32_t vertex) {
		const auto pointer = state.builder.AllocateId();
		const auto value   = state.builder.AllocateId();
		state.builder.AddFunction(
		    {OpAccessChain, TypePointer(state, StorageClassInput, TypeF32(state)), pointer,
		     input->variable_id, ConstantU32(state, vertex), ConstantU32(state, chan & 3u)});
		state.builder.AddFunction({OpLoad, TypeF32(state), value, pointer});
		return value;
	};

	const auto selected_vertex = (mode + 1u) % 3u;
	uint32_t   value           = load_vertex(selected_vertex);
	if (!PixelParameterIsCustom(state, attr) && mode < 2u) {
		const auto delta = state.builder.AllocateId();
		state.builder.AddFunction({OpFSub, TypeF32(state), delta, value, load_vertex(0)});
		value = delta;
	}
	const auto bits = state.builder.AllocateId();
	state.builder.AddFunction({OpBitcast, TypeU32(state), bits, value});
	return bits;
}

uint32_t MrtOutputMode(const EmitterState& state, const IR::ExportInfo& exp) {
	if (state.stage != ShaderType::Pixel || exp.kind != IR::ExportTargetKind::Mrt ||
	    exp.index >= std::size(state.input_info.pixel->target_output_mode)) {
		return 0;
	}
	return state.input_info.pixel->target_output_mode[exp.index];
}

uint32_t ExportRawComponent(ValueEmitContext& ctx, uint32_t vector, uint32_t component) {
	const auto value = ctx.state.builder.AllocateId();
	ctx.state.builder.AddFunction(
	    {OpCompositeExtract, TypeU32(ctx.state), value, vector, component});
	return value;
}

uint32_t ExportVector(ValueEmitContext& ctx, uint32_t data, const IR::ExportInfo& exp,
                      bool uint_output) {
	auto& state = ctx.state;
	if (exp.compr && !uint_output) {
		const auto unpack =
		    MrtOutputMode(state, exp) == 5u ? GlslUnpackUnorm2x16 : GlslUnpackHalf2x16;
		uint32_t f32[4] = {ConstantF32(state, 0), ConstantF32(state, 0), ConstantF32(state, 0),
		                   ConstantF32(state, 0x3f800000u)};
		for (uint32_t pair = 0; pair < 2u; pair++) {
			if ((exp.en & (3u << (pair * 2u))) == 0u) {
				continue;
			}
			const auto packed   = state.builder.AllocateId();
			const auto unpacked = state.builder.AllocateId();
			state.builder.AddFunction({OpCompositeExtract, TypeU32(state), packed, data, pair});
			state.builder.AddFunction(
			    {OpExtInst, TypeF32Vector(state, 2), unpacked, GlslStd450(state), unpack, packed});
			for (uint32_t lane = 0; lane < 2u; lane++) {
				const auto component = pair * 2u + lane;
				if (((exp.en >> component) & 1u) != 0u) {
					f32[component] = state.builder.AllocateId();
					state.builder.AddFunction(
					    {OpCompositeExtract, TypeF32(state), f32[component], unpacked, lane});
				}
			}
		}
		const auto vector = state.builder.AllocateId();
		state.builder.AddFunction({OpCompositeConstruct, TypeF32Vector(state, 4), vector, f32[0],
		                           f32[1], f32[2], f32[3]});
		return vector;
	}
	uint32_t raw[4] = {
	    ConstantU32(state, 0),
	    ConstantU32(state, 0),
	    ConstantU32(state, 0),
	    ConstantU32(state, uint_output ? 1u : 0x3f800000u),
	};
	if (exp.compr) {
		for (uint32_t pair = 0; pair < 2u; pair++) {
			if ((exp.en & (3u << (pair * 2u))) == 0u) {
				continue;
			}
			const auto packed = ExportRawComponent(ctx, data, pair);
			for (uint32_t lane = 0; lane < 2u; lane++) {
				const auto component = pair * 2u + lane;
				if (((exp.en >> component) & 1u) == 0u) {
					continue;
				}
				raw[component] = state.builder.AllocateId();
				state.builder.AddFunction({OpBitFieldUExtract, TypeU32(state), raw[component],
				                           packed, ConstantU32(state, lane * 16u),
				                           ConstantU32(state, 16)});
			}
		}
	} else {
		for (uint32_t component = 0; component < 4u; component++) {
			if (((exp.en >> component) & 1u) != 0u) {
				raw[component] = ExportRawComponent(ctx, data, component);
			}
		}
	}
	if (uint_output) {
		const auto vector = state.builder.AllocateId();
		state.builder.AddFunction({OpCompositeConstruct, TypeU32Vector(state, 4), vector, raw[0],
		                           raw[1], raw[2], raw[3]});
		return vector;
	}
	uint32_t f32[4] {};
	for (uint32_t component = 0; component < 4u; component++) {
		f32[component] = state.builder.AllocateId();
		state.builder.AddFunction({OpBitcast, TypeF32(state), f32[component], raw[component]});
	}
	const auto vector = state.builder.AllocateId();
	state.builder.AddFunction(
	    {OpCompositeConstruct, TypeF32Vector(state, 4), vector, f32[0], f32[1], f32[2], f32[3]});
	return vector;
}

void EmitAuxPositionExport(ValueEmitContext& ctx, uint32_t data, const IR::ExportInfo& exp) {
	auto& state = ctx.state;
	for (uint32_t component = 0; component < 4; component++) {
		if ((exp.en & (1u << component)) == 0) {
			continue;
		}
		const auto output = IR::DecodePositionExportComponent(
		    state.input_info.vertex->pa_cl_vs_out_cntl, exp.index, component);
		if (output.layer || output.viewport) {
			const auto raw = ExportRawComponent(ctx, data, component);
			if (output.layer) {
				const auto layer = state.builder.AllocateId();
				state.builder.AddFunction({OpBitwiseAnd, TypeU32(state), layer, raw,
				                           ConstantU32(state, 0x7ffu)});
				const auto pointer = state.stage == ShaderType::Mesh
				                         ? MeshOutputPointer(state, IR::StageOutputKind::Layer)
				                         : state.layer_variable;
				state.builder.AddFunction({OpStore, pointer, layer});
			}
			if (output.viewport) {
				// GFX10 MISC.z packs the viewport index in bits 16..19 alongside the layer.
				const auto viewport = state.builder.AllocateId();
				state.builder.AddFunction({OpBitFieldUExtract, TypeU32(state), viewport, raw,
				                           ConstantU32(state, 16), ConstantU32(state, 4)});
				state.builder.AddFunction({OpStore, state.viewport_index_variable, viewport});
			}
			continue;
		}
		if (!output.point_size && output.clip_distance == UINT32_MAX &&
		    output.cull_distance == UINT32_MAX) {
			continue;
		}

		const auto raw = ExportRawComponent(ctx, data, component);
		const auto f32 = state.builder.AllocateId();
		state.builder.AddFunction({OpBitcast, TypeF32(state), f32, raw});
		if (output.point_size) {
			state.builder.AddFunction({OpStore, state.point_size_variable, f32});
			continue;
		}
		auto StoreDistance = [&](uint32_t variable, uint32_t index) {
			if (index == UINT32_MAX) {
				return;
			}
			const auto pointer = state.builder.AllocateId();
			state.builder.AddFunction(
			    {OpAccessChain, TypePointer(state, StorageClassOutput, TypeF32(state)), pointer,
			     variable, ConstantU32(state, index)});
			state.builder.AddFunction({OpStore, pointer, f32});
		};
		StoreDistance(state.clip_distance_variable, output.clip_distance);
		StoreDistance(state.cull_distance_variable, output.cull_distance);
	}
}

uint32_t ConvertClipCoordinate(EmitterState& state, uint32_t coordinate, float scale,
                               float offset, float half_extent) {
	const auto window  = state.builder.AllocateId();
	const auto biased  = state.builder.AllocateId();
	const auto divided = state.builder.AllocateId();
	const auto ndc     = state.builder.AllocateId();
	state.builder.AddFunction(
	    {OpFMul, TypeF32(state), window, coordinate, ConstantF32Value(state, scale)});
	state.builder.AddFunction(
	    {OpFAdd, TypeF32(state), biased, window, ConstantF32Value(state, offset)});
	state.builder.AddFunction(
	    {OpFDiv, TypeF32(state), divided, biased, ConstantF32Value(state, half_extent)});
	state.builder.AddFunction(
	    {OpFSub, TypeF32(state), ndc, divided, ConstantF32Value(state, 1.0f)});
	return ndc;
}

uint32_t ConvertPositionToClipSpace(EmitterState& state, uint32_t position) {
	const auto& transform = state.input_info.vertex->clip_space;
	uint32_t    components[4] {};
	for (uint32_t i = 0; i < 4; i++) {
		components[i] = state.builder.AllocateId();
		state.builder.AddFunction(
		    {OpCompositeExtract, TypeF32(state), components[i], position, i});
	}
	components[0] = ConvertClipCoordinate(state, components[0], transform.scale[0],
	                                      transform.offset[0], transform.half_extent[0]);
	components[1] = ConvertClipCoordinate(state, components[1], transform.scale[1],
	                                      transform.offset[1], transform.half_extent[1]);
	const auto converted = state.builder.AllocateId();
	state.builder.AddFunction({OpCompositeConstruct, TypeF32Vector(state, 4), converted,
	                           components[0], components[1], components[2], components[3]});
	return converted;
}

void EmitExport(ValueEmitContext& ctx, const IR::Inst& inst) {
	auto&       state = ctx.state;
	const auto& exp   = ctx.Export(inst);
	const auto  exec  = ctx.Arg(inst, 1);
	if (state.stage == ShaderType::Pixel && exp.vm && state.requirements.pixel_valid_mask &&
	    state.pixel_valid_mask_variable != 0) {
		const auto value = state.builder.AllocateId();
		state.builder.AddFunction(
		    {OpSelect, TypeU32(state), value, exec, ConstantU32(state, 1), ConstantU32(state, 0)});
		state.builder.AddFunction({OpStore, state.pixel_valid_mask_variable, value});
	}
	if (exp.kind == IR::ExportTargetKind::Null || exp.en == 0u) {
		return;
	}
	EmitIfCondition(state, exec, [&]() {
		const auto data = ctx.Arg(inst, 0);
		if (exp.kind == IR::ExportTargetKind::Primitive) {
			if (state.stage == ShaderType::Mesh) {
				state.builder.AddFunction(
				    {OpStore, MeshPrimitivePointer(state), ExportRawComponent(ctx, data, 0)});
			}
			return;
		}
		if (exp.kind == IR::ExportTargetKind::Position && exp.index != 0) {
			EmitAuxPositionExport(ctx, data, exp);
			return;
		}
		if (exp.kind == IR::ExportTargetKind::MrtZ) {
			if ((exp.en & 1u) != 0u && state.depth_variable != 0) {
				const auto raw = ExportRawComponent(ctx, data, 0);
				const auto f32 = state.builder.AllocateId();
				state.builder.AddFunction({OpBitcast, TypeF32(state), f32, raw});
				state.builder.AddFunction({OpStore, state.depth_variable, f32});
			}
			if ((exp.en & 4u) != 0u && state.sample_mask_variable != 0) {
				const auto raw     = ExportRawComponent(ctx, data, 2);
				const auto value   = state.builder.AllocateId();
				const auto pointer = state.builder.AllocateId();
				state.builder.AddFunction({OpBitcast, TypeI32(state), value, raw});
				state.builder.AddFunction(
				    {OpAccessChain, TypePointer(state, StorageClassOutput, TypeI32(state)), pointer,
				     state.sample_mask_variable, ConstantU32(state, 0)});
				state.builder.AddFunction({OpStore, pointer, value});
			}
			return;
		}
		const auto variable =
		    state.stage == ShaderType::Mesh ? 0u : OutputVariableForExport(state, exp);
		if (state.stage != ShaderType::Mesh && variable == 0) {
			return;
		}
		const bool uint_output = MrtOutputMode(state, exp) == 7u;
		const auto vector_type = uint_output ? TypeU32Vector(state, 4) : TypeF32Vector(state, 4);
		auto       value       = ExportVector(ctx, data, exp, uint_output);
		if (state.stage == ShaderType::Pixel && exp.kind == IR::ExportTargetKind::Mrt &&
		    exp.index < state.input_info.pixel->target_export_mapping.size()) {
			const auto mapping = state.input_info.pixel->target_export_mapping[exp.index];
			if (!mapping.IsIdentity()) {
				const auto mapped = state.builder.AllocateId();
				state.builder.AddFunction({OpVectorShuffle, vector_type, mapped, value, value,
				                           mapping.Map(0), mapping.Map(1), mapping.Map(2),
				                           mapping.Map(3)});
				value = mapped;
			}
		}
		if (exp.kind == IR::ExportTargetKind::Position &&
		    state.input_info.vertex->clip_space.enabled) {
			value = ConvertPositionToClipSpace(state, value);
		}
		if (state.stage == ShaderType::Mesh) {
			const auto kind = exp.kind == IR::ExportTargetKind::Position
			                      ? IR::StageOutputKind::Position
			                      : IR::StageOutputKind::Parameter;
			state.builder.AddFunction({OpStore, MeshOutputPointer(state, kind, exp.index), value});
		} else if (exp.kind == IR::ExportTargetKind::Position) {
			const auto pointer = state.builder.AllocateId();
			state.builder.AddFunction(
			    {OpAccessChain, TypePointer(state, StorageClassOutput, TypeF32Vector(state, 4)),
			     pointer, variable, ConstantU32(state, 0)});
			state.builder.AddFunction({OpStore, pointer, value});
		} else {
			state.builder.AddFunction({OpStore, variable, value});
			// Only override with the debug-color readback when NOT running a force-variant A/B
			// test -- those need the real rendered color to judge whether the diagonal changed.
			if (kBugAPixelDebugEnabled && state.stage == ShaderType::Pixel &&
			    exp.kind == IR::ExportTargetKind::Mrt && exp.index == 0 &&
			    state.program.shader_hash == kBugADebugPixelShaderHash) {
				EmitBugADebugPixelOverride(ctx, variable);
			}
		}
	});
}

} // namespace

bool EmitValueFlow(ValueEmitContext& ctx, const IR::Inst& inst) {
	auto& state = ctx.state;
	switch (inst.GetOpcode()) {
		case IR::ValueOpcode::Identity: ctx.Define(inst, ctx.Arg(inst, 0)); return true;
		case IR::ValueOpcode::Void:
		case IR::ValueOpcode::Reference:
		case IR::ValueOpcode::ReferenceU32:
		case IR::ValueOpcode::ControlNop:
		case IR::ValueOpcode::Waitcnt:
		case IR::ValueOpcode::Sendmsg:
		case IR::ValueOpcode::TtraceData:
		case IR::ValueOpcode::InstPrefetch: return true;
		case IR::ValueOpcode::Barrier: {
			const auto semantics = MemorySemanticsAcquireRelease | MemorySemanticsWorkgroupMemory;
			state.builder.AddFunction({OpControlBarrier, ConstantU32(state, ScopeWorkgroup),
			                           ConstantU32(state, ScopeWorkgroup),
			                           ConstantU32(state, semantics)});
			return true;
		}
		case IR::ValueOpcode::MeshAllocate: EmitMeshAllocate(ctx, inst); return true;
		case IR::ValueOpcode::MeshDrawParameter: {
			const auto index = inst.Arg(0).U32();
			if (state.stage != ShaderType::Mesh || index >= IR::PushData::MeshDrawDwordCount) {
				ctx.Fail(inst, "invalid mesh draw parameter");
			}
			const auto pointer = state.builder.AllocateId();
			state.builder.AddFunction({OpAccessChain, TypePushConstantElementPointer(state),
			                           pointer, state.push_constant_variable, ConstantU32(state, 0),
			                           ConstantU32(state, index)});
			state.builder.AddFunction({OpLoad, TypeU32(state), ctx.Result(inst), pointer});
			return true;
		}
		case IR::ValueOpcode::GetUserData: {
			const auto reg   = inst.Arg(0).ScalarRegister();
			uint32_t   dword = 0;
			if (!UserDataDwordIndex(state, reg, dword)) {
				ctx.Define(inst, ConstantU32(state, 0));
			} else {
				ctx.Define(inst, EmitShaderDataDwordLoad(state, dword));
			}
			return true;
		}
		case IR::ValueOpcode::GetBuiltin:
			ctx.Define(inst, EmitBuiltinU32(ctx, static_cast<IR::StageInputKind>(inst.Arg(0).U32()),
			                                inst.Arg(1).U32()));
			return true;
		case IR::ValueOpcode::UndefU1:
		case IR::ValueOpcode::UndefU8:
		case IR::ValueOpcode::UndefU16:
		case IR::ValueOpcode::UndefU32:
		case IR::ValueOpcode::UndefU64:
			state.builder.AddFunction({OpUndef, ctx.TypeId(inst.GetType()), ctx.Result(inst)});
			return true;
		case IR::ValueOpcode::DppMoveU32: {
			const auto flags    = inst.Flags<IR::DppMoveFlags>();
			const auto target   = EmitDppTargetLane(state, flags.control);
			const auto shuffled = ctx.Shuffle(inst, 0, target.lane);
			if (flags.fetch_inactive) {
				ctx.Define(inst, shuffled);
				return true;
			}
			const auto ballot        = ctx.Ballot(inst.Arg(1));
			const auto source_active = EmitBallotLaneActiveBool(state, ballot, target.lane);
			const auto can_fetch     = state.builder.AllocateId();
			state.builder.AddFunction(
			    {OpLogicalAnd, TypeBool(state), can_fetch, target.valid, source_active});
			ctx.Emit(inst, OpSelect, IR::Type::U32, {can_fetch, shuffled, ConstantU32(state, 0)});
			return true;
		}
		case IR::ValueOpcode::DppUpdateU32: {
			const auto flags = inst.Flags<IR::DppMoveFlags>();
			const auto write = EmitDppWriteCondition(ctx, flags, ctx.Arg(inst, 2));
			ctx.Emit(inst, OpSelect, IR::Type::U32, {write, ctx.Arg(inst, 0), ctx.Arg(inst, 1)});
			return true;
		}
		case IR::ValueOpcode::WqmU32:
			ctx.Define(inst, EmitWqmU32(ctx.state, ctx.Arg(inst, 0)));
			return true;
		case IR::ValueOpcode::WqmU64:
			ctx.Define(inst, EmitWqmU64(ctx.state, ctx.Arg(inst, 0)));
			return true;
		case IR::ValueOpcode::LaneId:
			ctx.Define(inst, EmitGuestLaneId(state));
			return true;
		case IR::ValueOpcode::Ballot: ctx.Define(inst, ctx.Ballot(inst.Arg(0))); return true;
		case IR::ValueOpcode::ReadFirstLane: {
			const auto ballot = ctx.Ballot(inst.Arg(1));
			const auto lane   = ctx.FirstLane(ballot);
			ctx.Define(inst, ctx.Shuffle(inst, 0, lane));
			return true;
		}
		case IR::ValueOpcode::ReadLane:
			ctx.Define(inst, ctx.Shuffle(inst, 0, ctx.Arg(inst, 1)));
			return true;
		case IR::ValueOpcode::WriteLane: {
			const auto hit = state.builder.AllocateId();
			state.builder.AddFunction({OpIEqual, TypeBool(state), hit,
			                           EmitSubgroupLocalInvocationId(state), ctx.Arg(inst, 2)});
			ctx.Emit(inst, OpSelect, IR::Type::U32, {hit, ctx.Arg(inst, 1), ctx.Arg(inst, 0)});
			return true;
		}
		case IR::ValueOpcode::Permlane16U32: {
			const auto flags     = inst.Flags<IR::PermlaneFlags>();
			const auto subid     = EmitSubgroupLocalInvocationId(state);
			const auto row       = state.builder.AllocateId();
			const auto row_value = state.builder.AllocateId();
			const auto lane      = state.builder.AllocateId();
			const auto lane8     = state.builder.AllocateId();
			const auto shift     = state.builder.AllocateId();
			const auto upper     = state.builder.AllocateId();
			const auto selected  = state.builder.AllocateId();
			const auto shifted   = state.builder.AllocateId();
			const auto index     = state.builder.AllocateId();
			const auto target    = state.builder.AllocateId();
			state.builder.AddFunction(
			    {OpBitwiseAnd, TypeU32(state), row, subid, ConstantU32(state, 0xfffffff0u)});
			if (flags.x16) {
				state.builder.AddFunction(
				    {OpBitwiseXor, TypeU32(state), row_value, row, ConstantU32(state, 16)});
			} else {
				state.builder.AddFunction({OpCopyObject, TypeU32(state), row_value, row});
			}
			state.builder.AddFunction(
			    {OpBitwiseAnd, TypeU32(state), lane, subid, ConstantU32(state, 15)});
			state.builder.AddFunction(
			    {OpBitwiseAnd, TypeU32(state), lane8, lane, ConstantU32(state, 7)});
			state.builder.AddFunction(
			    {OpShiftLeftLogical, TypeU32(state), shift, lane8, ConstantU32(state, 2)});
			state.builder.AddFunction(
			    {OpUGreaterThanEqual, TypeBool(state), upper, lane, ConstantU32(state, 8)});
			state.builder.AddFunction(
			    {OpSelect, TypeU32(state), selected, upper, ctx.Arg(inst, 2), ctx.Arg(inst, 1)});
			state.builder.AddFunction(
			    {OpShiftRightLogical, TypeU32(state), shifted, selected, shift});
			state.builder.AddFunction(
			    {OpBitwiseAnd, TypeU32(state), index, shifted, ConstantU32(state, 15)});
			state.builder.AddFunction({OpBitwiseOr, TypeU32(state), target, row_value, index});
			const auto shuffled = ctx.Shuffle(inst, 0, target);
			uint32_t result = shuffled;
			if (!flags.fetch_inactive) {
				const auto source_exec = ctx.Shuffle(inst, 3, target);
				result = state.builder.AllocateId();
				state.builder.AddFunction({OpSelect, TypeU32(state), result, source_exec, shuffled,
				                           ConstantU32(state, 0)});
			}
			ctx.Define(inst, result);
			return true;
		}
		case IR::ValueOpcode::GetAttribute:
			ctx.Define(inst, EmitAttribute(ctx, inst.Arg(0).U32(), inst.Arg(1).U32()));
			return true;
		case IR::ValueOpcode::GetInterpolationParameter:
			ctx.Define(inst, EmitInterpolationParameter(ctx, inst.Arg(0).U32(), inst.Arg(1).U32(),
			                                            inst.Arg(2).U32()));
			return true;
		case IR::ValueOpcode::SetAttribute: EmitExport(ctx, inst); return true;
		case IR::ValueOpcode::GetShaderBase:
			// Guest S_GETPC values stay shader-relative in SPIR-V, matching the runtime ABI. The
			// runtime descriptor evaluator supplies the mapped shader base for host-side planning.
			ctx.Define(inst, ctx.Def(IR::Value(uint64_t {0})));
			return true;
		case IR::ValueOpcode::GetSrtResource:
		case IR::ValueOpcode::GetBufferResource:
		case IR::ValueOpcode::GetAddressResource:
		case IR::ValueOpcode::GetScratchResource:
		case IR::ValueOpcode::GetImageResource:
		case IR::ValueOpcode::GetSamplerResource:
		case IR::ValueOpcode::MakeImageAddress: return true;
		default: return false;
	}
}

} // namespace Libs::Graphics::ShaderRecompiler::Spirv::Emitter
