Project Information                                       z:\lab12\lab12_4.rpt

MAX+plus II Compiler Report File
Version 9.01 07/30/98
Compiled: 11/05/20 19:01:41

Copyright (C) 1988-1998 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful


LAB12_4


** DEVICE SUMMARY **

Chip/                     Input Output Bidir  Memory  Memory  			 LCs
POF       Device          Pins  Pins   Pins   Bits % Utilized  LCs  % Utilized

lab12_4   EPF10K10TC144-3  65     7      0    0         0  %    86       14 %

User Pins:                 65     7      0  



Project Information                                       z:\lab12\lab12_4.rpt

** FILE HIERARCHY **



|lab12_3:s1|
|lab12_3:s2|
|lab12_3:s3|
|lab12_3:s4|
|lab12_3:s5|
|lab12_3:s6|
|lab12_3:s7|
|lab12_3:s8|


Device-Specific Information:                              z:\lab12\lab12_4.rpt
lab12_4

***** Logic for device 'lab12_4' compiled without errors.




Device: EPF10K10TC144-3

FLEX 10K Configuration Scheme: Passive Serial

Device Options:
    User-Supplied Start-Up Clock               = OFF
    Auto-Restart Configuration on Frame Error  = OFF
    Release Clears Before Tri-States           = OFF
    Enable Chip_Wide Reset                     = OFF
    Enable Chip-Wide Output Enable             = OFF
    Enable INIT_DONE Output                    = OFF
    JTAG User Code                             = 7f
    MultiVolt I/O                              = OFF

                                                                                         
                                                                                         
                  R   R R   R R R R   R R                   R R R                        
                  E   E E   E E E E   E E                   E E E                        
                  S   S S   S S S S   S S         G       V S S S                        
                  E   E E G E E E E V E E     G   N       C E E E         V              
                  R   R R N R R R R C R R     N   D       C R R R         C              
                  V   V V D V V V V C V V     D a I a a a I V V V   a   a C a a a a a a  
                q E q E E I E E E E I E E a a I 1 N 3 2 2 N E E E q 5 q 3 I 3 5 3 4 4 4  
                1 D 2 D D O D D D D O D D 8 1 O 1 T 6 6 3 T D D D 4 8 5 5 O 3 7 2 2 3 1  
              --------------------------------------------------------------------------_ 
             / 144 142 140 138 136 134 132 130 128 126 124 122 120 118 116 114 112 110   |_ 
            /    143 141 139 137 135 133 131 129 127 125 123 121 119 117 115 113 111 109    | 
      #TCK |  1                                                                         108 | ^DATA0 
^CONF_DONE |  2                                                                         107 | ^DCLK 
     ^nCEO |  3                                                                         106 | ^nCE 
      #TDO |  4                                                                         105 | #TDI 
     VCCIO |  5                                                                         104 | GNDIO 
    VCCINT |  6                                                                         103 | GNDINT 
        q0 |  7                                                                         102 | a13 
        a9 |  8                                                                         101 | a63 
       a61 |  9                                                                         100 | en 
        a7 | 10                                                                          99 | a10 
        a6 | 11                                                                          98 | a60 
        a5 | 12                                                                          97 | a15 
        a4 | 13                                                                          96 | a14 
       a62 | 14                                                                          95 | a12 
     GNDIO | 15                                                                          94 | VCCIO 
    GNDINT | 16                                                                          93 | VCCINT 
       a55 | 17                                                                          92 | a38 
       a54 | 18                                                                          91 | a47 
       a53 | 19                             EPF10K10TC144-3                              90 | a46 
       a52 | 20                                                                          89 | a45 
       a51 | 21                                                                          88 | a44 
       a50 | 22                                                                          87 | a37 
       a49 | 23                                                                          86 | a39 
     VCCIO | 24                                                                          85 | GNDIO 
    VCCINT | 25                                                                          84 | GNDINT 
       a28 | 26                                                                          83 | q3 
       a29 | 27                                                                          82 | a18 
       a30 | 28                                                                          81 | g 
       a31 | 29                                                                          80 | a17 
       a22 | 30                                                                          79 | a16 
       a21 | 31                                                                          78 | a24 
       a20 | 32                                                                          77 | ^MSEL0 
       a19 | 33                                                                          76 | ^MSEL1 
      #TMS | 34                                                                          75 | VCCINT 
  ^nSTATUS | 35                                                                          74 | ^nCONFIG 
  RESERVED | 36                                                                          73 | a56 
           |      38  40  42  44  46  48  50  52  54  56  58  60  62  64  66  68  70  72  _| 
            \   37  39  41  43  45  47  49  51  53  55  57  59  61  63  65  67  69  71   | 
             \--------------------------------------------------------------------------- 
                R R R G R R R R V R R a a G a V V a a a G G R R V R R R R G R R a a V a  
                E E E N E E E E C E E 0 3 N 2 C C 5 2 2 N N E E C E E E E N E E 4 4 C 3  
                S S S D S S S S C S S     D   C C 9 7 5 D D S S C S S S S D S S 8 0 C 4  
                E E E I E E E E I E E     I   I I       I I E E I E E E E I E E     I    
                R R R O R R R R O R R     O   N N       N N R R O R R R R O R R     O    
                V V V   V V V V   V V         T T       T T V V   V V V V   V V          
                E E E   E E E E   E E                       E E   E E E E   E E          
                D D D   D D D D   D D                       D D   D D D D   D D          
                                                                                         
                                                                                         


N.C. = Not Connected.
VCCINT = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
GNDINT = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
GNDIO = Dedicated ground pin, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin. 
@ = Special-purpose pin. 
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs (TMS, TCK, TDI) should be tied to VCC when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.


Device-Specific Information:                              z:\lab12\lab12_4.rpt
lab12_4

** RESOURCE USAGE **

Logic                Column       Row                                   
Array                Interconnect Interconnect         Clears/     External  
Block   Logic Cells  Driven       Driven       Clocks  Presets   Interconnect
A1       8/ 8(100%)   4/ 8( 50%)   0/ 8(  0%)    0/2    0/2      11/22( 50%)   
A9       2/ 8( 25%)   1/ 8( 12%)   0/ 8(  0%)    0/2    0/2       7/22( 31%)   
A12      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       4/22( 18%)   
A13      8/ 8(100%)   3/ 8( 37%)   3/ 8( 37%)    0/2    0/2      13/22( 59%)   
A14      7/ 8( 87%)   1/ 8( 12%)   2/ 8( 25%)    0/2    0/2      12/22( 54%)   
A15      3/ 8( 37%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       9/22( 40%)   
A16      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       4/22( 18%)   
A17      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       2/22(  9%)   
B3       7/ 8( 87%)   2/ 8( 25%)   4/ 8( 50%)    0/2    0/2      13/22( 59%)   
B4       7/ 8( 87%)   2/ 8( 25%)   2/ 8( 25%)    0/2    0/2      11/22( 50%)   
B5       4/ 8( 50%)   2/ 8( 25%)   0/ 8(  0%)    0/2    0/2       8/22( 36%)   
B6       6/ 8( 75%)   2/ 8( 25%)   1/ 8( 12%)    0/2    0/2      12/22( 54%)   
B7       1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       2/22(  9%)   
B8       1/ 8( 12%)   1/ 8( 12%)   0/ 8(  0%)    0/2    0/2       4/22( 18%)   
B9       1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       4/22( 18%)   
B10      1/ 8( 12%)   1/ 8( 12%)   0/ 8(  0%)    0/2    0/2       4/22( 18%)   
B11      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       4/22( 18%)   
B12      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       3/22( 13%)   
B18      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       4/22( 18%)   
C2       3/ 8( 37%)   2/ 8( 25%)   1/ 8( 12%)    0/2    0/2       5/22( 22%)   
C7       7/ 8( 87%)   2/ 8( 25%)   1/ 8( 12%)    0/2    0/2      12/22( 54%)   
C10      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       2/22(  9%)   
C11      6/ 8( 75%)   1/ 8( 12%)   0/ 8(  0%)    0/2    0/2      17/22( 77%)   
C12      7/ 8( 87%)   0/ 8(  0%)   4/ 8( 50%)    0/2    0/2      12/22( 54%)   


Embedded             Column       Row                                   
Array     Embedded   Interconnect Interconnect         Read/      External  
Block     Cells      Driven       Driven       Clocks  Write    Interconnect


Total dedicated input pins used:                 6/6      (100%)
Total I/O pins used:                            66/96     ( 68%)
Total logic cells used:                         86/576    ( 14%)
Total embedded cells used:                       0/24     (  0%)
Total EABs used:                                 0/3      (  0%)
Average fan-in:                                 3.56/4    ( 89%)
Total fan-in:                                 307/2304    ( 13%)

Total input pins required:                      65
Total input I/O cell registers required:         0
Total output pins required:                      7
Total output I/O cell registers required:        0
Total buried I/O cell registers required:        0
Total bidirectional pins required:               0
Total reserved pins required                     0
Total logic cells required:                     86
Total flipflops required:                        0
Total packed registers required:                 0
Total logic cells in carry chains:               0
Total number of carry chains:                    0
Total logic cells in cascade chains:             0
Total number of cascade chains:                  0
Total single-pin Clock Enables required:         0
Total single-pin Output Enables required:        0

Synthesized logic cells:                        47/ 576   (  8%)

Logic Cell and Embedded Cell Counts

Column:  01  02  03  04  05  06  07  08  09  10  11  12  EA  13  14  15  16  17  18  19  20  21  22  23  24  Total(LC/EC)
 A:      8   0   0   0   0   0   0   0   2   0   0   1   0   8   7   3   1   1   0   0   0   0   0   0   0     31/0  
 B:      0   0   7   7   4   6   1   1   1   1   1   1   0   0   0   0   0   0   1   0   0   0   0   0   0     31/0  
 C:      0   3   0   0   0   0   7   0   0   1   6   7   0   0   0   0   0   0   0   0   0   0   0   0   0     24/0  

Total:   8   3   7   7   4   6   8   1   3   2   7   9   0   8   7   3   1   1   1   0   0   0   0   0   0     86/0  



Device-Specific Information:                              z:\lab12\lab12_4.rpt
lab12_4

** INPUTS **

                                                    Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
  48      -     -    -    15      INPUT                0    0    0    1  a0
 130      -     -    -    14      INPUT                0    0    0    2  a1
  51      -     -    -    13      INPUT                0    0    0    3  a2
  49      -     -    -    14      INPUT                0    0    0    3  a3
  13      -     -    A    --      INPUT                0    0    0    3  a4
  12      -     -    A    --      INPUT                0    0    0    3  a5
  11      -     -    A    --      INPUT                0    0    0    3  a6
  10      -     -    A    --      INPUT                0    0    0    3  a7
 131      -     -    -    15      INPUT                0    0    0    1  a8
   8      -     -    A    --      INPUT                0    0    0    2  a9
  99      -     -    A    --      INPUT                0    0    0    2  a10
 128      -     -    -    13      INPUT                0    0    0    2  a11
  95      -     -    A    --      INPUT                0    0    0    2  a12
 102      -     -    A    --      INPUT                0    0    0    2  a13
  96      -     -    A    --      INPUT                0    0    0    3  a14
  97      -     -    A    --      INPUT                0    0    0    3  a15
  79      -     -    C    --      INPUT                0    0    0    1  a16
  80      -     -    C    --      INPUT                0    0    0    2  a17
  82      -     -    C    --      INPUT                0    0    0    2  a18
  33      -     -    C    --      INPUT                0    0    0    2  a19
  32      -     -    C    --      INPUT                0    0    0    2  a20
  31      -     -    C    --      INPUT                0    0    0    2  a21
  30      -     -    C    --      INPUT                0    0    0    3  a22
 124      -     -    -    --      INPUT                0    0    0    3  a23
  78      -     -    C    --      INPUT                0    0    0    1  a24
  56      -     -    -    --      INPUT                0    0    0    3  a25
 125      -     -    -    --      INPUT                0    0    0    3  a26
  55      -     -    -    --      INPUT                0    0    0    3  a27
  26      -     -    C    --      INPUT                0    0    0    3  a28
  27      -     -    C    --      INPUT                0    0    0    3  a29
  28      -     -    C    --      INPUT                0    0    0    3  a30
  29      -     -    C    --      INPUT                0    0    0    3  a31
 112      -     -    -    03      INPUT                0    0    0    1  a32
 114      -     -    -    04      INPUT                0    0    0    2  a33
  72      -     -    -    04      INPUT                0    0    0    3  a34
 116      -     -    -    05      INPUT                0    0    0    3  a35
 126      -     -    -    --      INPUT                0    0    0    3  a36
  87      -     -    B    --      INPUT                0    0    0    3  a37
  92      -     -    B    --      INPUT                0    0    0    3  a38
  86      -     -    B    --      INPUT                0    0    0    3  a39
  70      -     -    -    05      INPUT                0    0    0    1  a40
 109      -     -    -    01      INPUT                0    0    0    2  a41
 111      -     -    -    02      INPUT                0    0    0    3  a42
 110      -     -    -    01      INPUT                0    0    0    3  a43
  88      -     -    B    --      INPUT                0    0    0    3  a44
  89      -     -    B    --      INPUT                0    0    0    3  a45
  90      -     -    B    --      INPUT                0    0    0    3  a46
  91      -     -    B    --      INPUT                0    0    0    3  a47
  69      -     -    -    06      INPUT                0    0    0    1  a48
  23      -     -    B    --      INPUT                0    0    0    2  a49
  22      -     -    B    --      INPUT                0    0    0    3  a50
  21      -     -    B    --      INPUT                0    0    0    3  a51
  20      -     -    B    --      INPUT                0    0    0    3  a52
  19      -     -    B    --      INPUT                0    0    0    3  a53
  18      -     -    B    --      INPUT                0    0    0    3  a54
  17      -     -    B    --      INPUT                0    0    0    3  a55
  73      -     -    -    02      INPUT                0    0    0    1  a56
 113      -     -    -    03      INPUT                0    0    0    3  a57
 118      -     -    -    07      INPUT                0    0    0    3  a58
  54      -     -    -    --      INPUT                0    0    0    3  a59
  98      -     -    A    --      INPUT                0    0    0    3  a60
   9      -     -    A    --      INPUT                0    0    0    3  a61
  14      -     -    A    --      INPUT                0    0    0    3  a62
 101      -     -    A    --      INPUT                0    0    0    3  a63
 100      -     -    A    --      INPUT                0    0    0    5  en


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable


Device-Specific Information:                              z:\lab12\lab12_4.rpt
lab12_4

** OUTPUTS **

       Fed By Fed By                                Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
  81      -     -    C    --     OUTPUT                0    1    0    0  g
   7      -     -    A    --     OUTPUT                0    1    0    0  q0
 144      -     -    -    24     OUTPUT                0    1    0    0  q1
 142      -     -    -    23     OUTPUT                0    1    0    0  q2
  83      -     -    C    --     OUTPUT                0    1    0    0  q3
 119      -     -    -    08     OUTPUT                0    1    0    0  q4
 117      -     -    -    06     OUTPUT                0    1    0    0  q5


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable


Device-Specific Information:                              z:\lab12\lab12_4.rpt
lab12_4

** BURIED LOGIC **

                                                    Fan-In    Fan-Out
 IOC     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
   -      1     -    A    16        OR2                4    0    0    2  |lab12_3:s1|:483
   -      3     -    A    14        OR2    s           4    0    0    1  |lab12_3:s1|~577~1
   -      4     -    A    14        OR2                2    2    0    1  |lab12_3:s1|:579
   -      5     -    A    14        OR2    s           3    0    0    1  |lab12_3:s1|~693~1
   -      6     -    A    14        OR2    s           3    1    0    1  |lab12_3:s1|~693~2
   -      7     -    A    14        OR2    s           4    0    0    1  |lab12_3:s1|~873~1
   -      7     -    A    13        OR2                2    1    0    2  |lab12_3:s2|:483
   -      3     -    A    13        OR2    s   !       2    0    0    2  |lab12_3:s2|~577~1
   -      2     -    A    13        OR2    s           2    0    0    2  |lab12_3:s2|~577~2
   -      1     -    A    13        OR2                2    2    0    1  |lab12_3:s2|:577
   -      2     -    A    15        OR2    s           3    0    0    1  |lab12_3:s2|~693~1
   -      1     -    A    15        OR2    s           3    1    0    1  |lab12_3:s2|~693~2
   -      4     -    A    13        OR2                2    2    0    4  |lab12_3:s2|:873
   -      7     -    C    07        OR2                2    1    0    2  |lab12_3:s3|:483
   -      5     -    C    07        OR2    s   !       2    0    0    2  |lab12_3:s3|~577~1
   -      4     -    C    07        OR2    s           2    0    0    2  |lab12_3:s3|~577~2
   -      1     -    C    07        OR2                2    2    0    1  |lab12_3:s3|:577
   -      6     -    C    11        OR2    s           3    0    0    1  |lab12_3:s3|~693~1
   -      5     -    C    11        OR2    s           3    1    0    1  |lab12_3:s3|~693~2
   -      6     -    C    07        OR2                2    2    0    2  |lab12_3:s3|:873
   -      7     -    C    12       AND2        !       4    0    0    3  |lab12_3:s4|:483
   -      6     -    C    12        OR2    s           4    0    0    1  |lab12_3:s4|~577~1
   -      3     -    C    12        OR2                2    2    0    1  |lab12_3:s4|:579
   -      4     -    C    11        OR2    s           3    0    0    1  |lab12_3:s4|~693~1
   -      3     -    C    11        OR2    s           3    1    0    1  |lab12_3:s4|~693~2
   -      5     -    C    12       AND2    s   !       3    0    0    2  |lab12_3:s4|~873~1
   -      4     -    C    12        OR2                1    3    0    2  |lab12_3:s4|:875
   -      1     -    B    11        OR2                4    0    0    2  |lab12_3:s5|:483
   -      3     -    B    04        OR2    s           2    0    0    1  |lab12_3:s5|~577~1
   -      4     -    B    04        OR2    s           4    0    0    1  |lab12_3:s5|~577~2
   -      5     -    B    04        OR2                2    2    0    1  |lab12_3:s5|:579
   -      7     -    B    04        OR2    s           3    0    0    1  |lab12_3:s5|~693~1
   -      6     -    B    04        OR2    s           3    1    0    1  |lab12_3:s5|~693~2
   -      1     -    B    04        OR2                2    2    0    3  |lab12_3:s5|:873
   -      2     -    B    09        OR2                4    0    0    3  |lab12_3:s6|:483
   -      7     -    B    03        OR2    s           4    0    0    1  |lab12_3:s6|~577~1
   -      3     -    B    03        OR2                2    2    0    1  |lab12_3:s6|:579
   -      1     -    B    12        OR2    s           3    0    0    1  |lab12_3:s6|~693~1
   -      6     -    B    03        OR2    s           3    1    0    1  |lab12_3:s6|~693~2
   -      2     -    B    03        OR2    s   !       4    0    0    2  |lab12_3:s6|~873~1
   -      2     -    B    06        OR2                4    0    0    2  |lab12_3:s7|:483
   -      6     -    B    06        OR2    s           2    0    0    1  |lab12_3:s7|~577~1
   -      5     -    B    06        OR2    s           4    0    0    1  |lab12_3:s7|~577~2
   -      4     -    B    06        OR2                2    2    0    1  |lab12_3:s7|:579
   -      3     -    B    18        OR2    s           4    0    0    1  |lab12_3:s7|~693~1
   -      1     -    B    10        OR2                3    1    0    1  |lab12_3:s7|:693
   -      1     -    B    06        OR2                2    2    0    4  |lab12_3:s7|:873
   -      3     -    B    05       AND2                0    2    0    1  |lab12_3:s7|:875
   -      8     -    A    01       AND2        !       4    0    0    3  |lab12_3:s8|:483
   -      1     -    A    09        OR2    s           4    0    0    1  |lab12_3:s8|~577~1
   -      3     -    A    09        OR2                3    1    0    1  |lab12_3:s8|:579
   -      7     -    A    01        OR2    s           4    0    0    1  |lab12_3:s8|~693~1
   -      6     -    A    01        OR2                3    1    0    1  |lab12_3:s8|:693
   -      1     -    A    01       AND2                2    2    0    7  |lab12_3:s8|:793
   -      4     -    A    01       AND2    s           3    0    0    2  |lab12_3:s8|~873~1
   -      3     -    A    01        OR2                2    2    0    2  |lab12_3:s8|:875
   -      2     -    B    07       AND2                0    2    0    4  :1165
   -      1     -    B    03       AND2                0    3    0    6  :1186
   -      2     -    C    10       AND2                0    2    0    4  :1209
   -      1     -    C    12       AND2                1    3    0    5  :1234
   -      6     -    C    02       AND2                0    2    0    7  :1261
   -      1     -    A    17       AND2                0    2    0    3  :1290
   -      5     -    A    01        OR2    s           1    3    0    1  ~1439~1
   -      2     -    B    05        OR2    s           0    4    0    1  ~1439~2
   -      1     -    B    05        OR2    s           0    3    0    1  ~1439~3
   -      2     -    C    12        OR2    s           0    4    0    1  ~1439~4
   -      2     -    C    07        OR2    s           0    3    0    1  ~1439~5
   -      6     -    A    13        OR2    s           0    3    0    1  ~1439~6
   -      8     -    A    13        OR2                0    4    1    0  :1439
   -      3     -    B    06        OR2    s           0    4    0    1  ~1440~1
   -      3     -    C    07        OR2    s           0    4    0    1  ~1440~2
   -      5     -    A    13        OR2                0    4    1    0  :1440
   -      2     -    A    01        OR2    s           1    3    0    1  ~1441~1
   -      4     -    B    03        OR2    s           1    3    0    1  ~1441~2
   -      2     -    B    04        OR2    s           1    3    0    1  ~1441~3
   -      1     -    C    11        OR2    s           1    3    0    1  ~1441~4
   -      2     -    C    11        OR2    s           1    3    0    1  ~1441~5
   -      4     -    A    15        OR2    s           1    3    0    1  ~1441~6
   -      1     -    A    14        OR2                1    3    1    0  :1441
   -      8     -    B    05        OR2                0    4    1    1  :1460
   -      1     -    B    08        OR2                0    4    1    0  :1479
   -      5     -    B    03        OR2    s           0    4    0    2  ~1498~1
   -      1     -    C    02        OR2                0    4    1    0  :1498
   -      5     -    C    02        OR2    s           0    3    0    2  ~1539~1
   -      1     -    A    12        OR2    s           0    4    0    1  ~1539~2
   -      2     -    A    14        OR2                0    4    1    0  :1539


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
p = Packed register


Device-Specific Information:                              z:\lab12\lab12_4.rpt
lab12_4

** FASTTRACK INTERCONNECT UTILIZATION **

Row FastTrack Interconnect:

          Global         Left Half-      Right Half-
         FastTrack       FastTrack       FastTrack 
Row     Interconnect    Interconnect    Interconnect    Input Pins     Output Pins     Bidir Pins
A:      23/ 96( 23%)     7/ 48( 14%)    11/ 48( 22%)   15/16( 93%)      1/16(  6%)     0/16(  0%)
B:      15/ 96( 15%)    26/ 48( 54%)     0/ 48(  0%)   14/16( 87%)      0/16(  0%)     0/16(  0%)
C:      14/ 96( 14%)    13/ 48( 27%)     0/ 48(  0%)   12/16( 75%)      2/16( 12%)     0/16(  0%)


Column FastTrack Interconnect:

         FastTrack                                 
Column  Interconnect    Input Pins     Output Pins     Bidir Pins
01:      4/24( 16%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
02:      6/24( 25%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
03:      5/24( 20%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
04:      3/24( 12%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
05:      5/24( 20%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
06:      2/24(  8%)     1/4( 25%)      1/4( 25%)       0/4(  0%)
07:      3/24( 12%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
08:      1/24(  4%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
09:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
10:      2/24(  8%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
11:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
12:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
13:      4/24( 16%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
14:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
15:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
16:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
17:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
18:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
19:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
20:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
21:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
22:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
23:      1/24(  4%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
24:      1/24(  4%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
EA:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)


Device-Specific Information:                              z:\lab12\lab12_4.rpt
lab12_4

** EQUATIONS **

a0       : INPUT;
a1       : INPUT;
a2       : INPUT;
a3       : INPUT;
a4       : INPUT;
a5       : INPUT;
a6       : INPUT;
a7       : INPUT;
a8       : INPUT;
a9       : INPUT;
a10      : INPUT;
a11      : INPUT;
a12      : INPUT;
a13      : INPUT;
a14      : INPUT;
a15      : INPUT;
a16      : INPUT;
a17      : INPUT;
a18      : INPUT;
a19      : INPUT;
a20      : INPUT;
a21      : INPUT;
a22      : INPUT;
a23      : INPUT;
a24      : INPUT;
a25      : INPUT;
a26      : INPUT;
a27      : INPUT;
a28      : INPUT;
a29      : INPUT;
a30      : INPUT;
a31      : INPUT;
a32      : INPUT;
a33      : INPUT;
a34      : INPUT;
a35      : INPUT;
a36      : INPUT;
a37      : INPUT;
a38      : INPUT;
a39      : INPUT;
a40      : INPUT;
a41      : INPUT;
a42      : INPUT;
a43      : INPUT;
a44      : INPUT;
a45      : INPUT;
a46      : INPUT;
a47      : INPUT;
a48      : INPUT;
a49      : INPUT;
a50      : INPUT;
a51      : INPUT;
a52      : INPUT;
a53      : INPUT;
a54      : INPUT;
a55      : INPUT;
a56      : INPUT;
a57      : INPUT;
a58      : INPUT;
a59      : INPUT;
a60      : INPUT;
a61      : INPUT;
a62      : INPUT;
a63      : INPUT;
en       : INPUT;

-- Node name is 'g' 
-- Equation name is 'g', type is output 
g        =  _LC2_A14;

-- Node name is 'q0' 
-- Equation name is 'q0', type is output 
q0       =  _LC1_A14;

-- Node name is 'q1' 
-- Equation name is 'q1', type is output 
q1       =  _LC5_A13;

-- Node name is 'q2' 
-- Equation name is 'q2', type is output 
q2       =  _LC8_A13;

-- Node name is 'q3' 
-- Equation name is 'q3', type is output 
q3       =  _LC1_C2;

-- Node name is 'q4' 
-- Equation name is 'q4', type is output 
q4       =  _LC1_B8;

-- Node name is 'q5' 
-- Equation name is 'q5', type is output 
q5       =  _LC8_B5;

-- Node name is '|lab12_3:s1|:483' 
-- Equation name is '_LC1_A16', type is buried 
_LC1_A16 = LCELL( _EQ001);
  _EQ001 =  a5
         #  a4
         #  a7
         #  a6;

-- Node name is '|lab12_3:s1|~577~1' 
-- Equation name is '_LC3_A14', type is buried 
-- synthesized logic cell 
_LC3_A14 = LCELL( _EQ002);
  _EQ002 =  a3 & !a4 & !a5
         #  a2 & !a4 & !a5;

-- Node name is '|lab12_3:s1|:579' 
-- Equation name is '_LC4_A14', type is buried 
_LC4_A14 = LCELL( _EQ003);
  _EQ003 =  a7 &  _LC1_A17
         #  a6 &  _LC1_A17
         #  _LC1_A17 &  _LC3_A14;

-- Node name is '|lab12_3:s1|~693~1' 
-- Equation name is '_LC5_A14', type is buried 
-- synthesized logic cell 
_LC5_A14 = LCELL( _EQ004);
  _EQ004 =  a1 & !a2
         #  a3;

-- Node name is '|lab12_3:s1|~693~2' 
-- Equation name is '_LC6_A14', type is buried 
-- synthesized logic cell 
_LC6_A14 = LCELL( _EQ005);
  _EQ005 = !a4 & !a6 &  _LC5_A14
         #  a5 & !a6;

-- Node name is '|lab12_3:s1|~873~1' 
-- Equation name is '_LC7_A14', type is buried 
-- synthesized logic cell 
_LC7_A14 = LCELL( _EQ006);
  _EQ006 =  a1
         #  a3
         #  a2
         #  a0;

-- Node name is '|lab12_3:s2|:483' 
-- Equation name is '_LC7_A13', type is buried 
_LC7_A13 = LCELL( _EQ007);
  _EQ007 = !_LC3_A13
         #  a15
         #  a14;

-- Node name is '|lab12_3:s2|~577~1' 
-- Equation name is '_LC3_A13', type is buried 
-- synthesized logic cell 
!_LC3_A13 = _LC3_A13~NOT;
_LC3_A13~NOT = LCELL( _EQ008);
  _EQ008 =  a13
         #  a12;

-- Node name is '|lab12_3:s2|~577~2' 
-- Equation name is '_LC2_A13', type is buried 
-- synthesized logic cell 
_LC2_A13 = LCELL( _EQ009);
  _EQ009 =  a11
         #  a10;

-- Node name is '|lab12_3:s2|:577' 
-- Equation name is '_LC1_A13', type is buried 
_LC1_A13 = LCELL( _EQ010);
  _EQ010 =  a15
         #  a14
         #  _LC2_A13 &  _LC3_A13;

-- Node name is '|lab12_3:s2|~693~1' 
-- Equation name is '_LC2_A15', type is buried 
-- synthesized logic cell 
_LC2_A15 = LCELL( _EQ011);
  _EQ011 =  a9 & !a10
         #  a11;

-- Node name is '|lab12_3:s2|~693~2' 
-- Equation name is '_LC1_A15', type is buried 
-- synthesized logic cell 
_LC1_A15 = LCELL( _EQ012);
  _EQ012 = !a12 & !a14 &  _LC2_A15
         #  a13 & !a14;

-- Node name is '|lab12_3:s2|:873' 
-- Equation name is '_LC4_A13', type is buried 
_LC4_A13 = LCELL( _EQ013);
  _EQ013 =  _LC7_A13
         #  a9
         #  a8
         #  _LC2_A13;

-- Node name is '|lab12_3:s3|:483' 
-- Equation name is '_LC7_C7', type is buried 
_LC7_C7  = LCELL( _EQ014);
  _EQ014 = !_LC5_C7
         #  a23
         #  a22;

-- Node name is '|lab12_3:s3|~577~1' 
-- Equation name is '_LC5_C7', type is buried 
-- synthesized logic cell 
!_LC5_C7 = _LC5_C7~NOT;
_LC5_C7~NOT = LCELL( _EQ015);
  _EQ015 =  a21
         #  a20;

-- Node name is '|lab12_3:s3|~577~2' 
-- Equation name is '_LC4_C7', type is buried 
-- synthesized logic cell 
_LC4_C7  = LCELL( _EQ016);
  _EQ016 =  a19
         #  a18;

-- Node name is '|lab12_3:s3|:577' 
-- Equation name is '_LC1_C7', type is buried 
_LC1_C7  = LCELL( _EQ017);
  _EQ017 =  a23
         #  a22
         #  _LC4_C7 &  _LC5_C7;

-- Node name is '|lab12_3:s3|~693~1' 
-- Equation name is '_LC6_C11', type is buried 
-- synthesized logic cell 
_LC6_C11 = LCELL( _EQ018);
  _EQ018 =  a17 & !a18
         #  a19;

-- Node name is '|lab12_3:s3|~693~2' 
-- Equation name is '_LC5_C11', type is buried 
-- synthesized logic cell 
_LC5_C11 = LCELL( _EQ019);
  _EQ019 = !a20 & !a22 &  _LC6_C11
         #  a21 & !a22;

-- Node name is '|lab12_3:s3|:873' 
-- Equation name is '_LC6_C7', type is buried 
_LC6_C7  = LCELL( _EQ020);
  _EQ020 =  _LC7_C7
         #  a17
         #  a16
         #  _LC4_C7;

-- Node name is '|lab12_3:s4|:483' 
-- Equation name is '_LC7_C12', type is buried 
!_LC7_C12 = _LC7_C12~NOT;
_LC7_C12~NOT = LCELL( _EQ021);
  _EQ021 = !a28 & !a29 & !a30 & !a31;

-- Node name is '|lab12_3:s4|~577~1' 
-- Equation name is '_LC6_C12', type is buried 
-- synthesized logic cell 
_LC6_C12 = LCELL( _EQ022);
  _EQ022 =  a27 & !a28 & !a29
         #  a26 & !a28 & !a29;

-- Node name is '|lab12_3:s4|:579' 
-- Equation name is '_LC3_C12', type is buried 
_LC3_C12 = LCELL( _EQ023);
  _EQ023 =  a31 &  _LC2_C10
         #  a30 &  _LC2_C10
         #  _LC2_C10 &  _LC6_C12;

-- Node name is '|lab12_3:s4|~693~1' 
-- Equation name is '_LC4_C11', type is buried 
-- synthesized logic cell 
_LC4_C11 = LCELL( _EQ024);
  _EQ024 =  a25 & !a26
         #  a27;

-- Node name is '|lab12_3:s4|~693~2' 
-- Equation name is '_LC3_C11', type is buried 
-- synthesized logic cell 
_LC3_C11 = LCELL( _EQ025);
  _EQ025 = !a28 & !a30 &  _LC4_C11
         #  a29 & !a30;

-- Node name is '|lab12_3:s4|~873~1' 
-- Equation name is '_LC5_C12', type is buried 
-- synthesized logic cell 
!_LC5_C12 = _LC5_C12~NOT;
_LC5_C12~NOT = LCELL( _EQ026);
  _EQ026 = !a24 & !a26 & !a27;

-- Node name is '|lab12_3:s4|:875' 
-- Equation name is '_LC4_C12', type is buried 
_LC4_C12 = LCELL( _EQ027);
  _EQ027 =  a25 &  _LC2_C10
         #  _LC2_C10 &  _LC5_C12
         #  _LC2_C10 &  _LC7_C12;

-- Node name is '|lab12_3:s5|:483' 
-- Equation name is '_LC1_B11', type is buried 
_LC1_B11 = LCELL( _EQ028);
  _EQ028 =  a37
         #  a36
         #  a39
         #  a38;

-- Node name is '|lab12_3:s5|~577~1' 
-- Equation name is '_LC3_B4', type is buried 
-- synthesized logic cell 
_LC3_B4  = LCELL( _EQ029);
  _EQ029 =  a35
         #  a34;

-- Node name is '|lab12_3:s5|~577~2' 
-- Equation name is '_LC4_B4', type is buried 
-- synthesized logic cell 
_LC4_B4  = LCELL( _EQ030);
  _EQ030 =  a35 & !a36 & !a37
         #  a34 & !a36 & !a37;

-- Node name is '|lab12_3:s5|:579' 
-- Equation name is '_LC5_B4', type is buried 
_LC5_B4  = LCELL( _EQ031);
  _EQ031 =  a39 &  _LC1_B3
         #  a38 &  _LC1_B3
         #  _LC1_B3 &  _LC4_B4;

-- Node name is '|lab12_3:s5|~693~1' 
-- Equation name is '_LC7_B4', type is buried 
-- synthesized logic cell 
_LC7_B4  = LCELL( _EQ032);
  _EQ032 =  a33 & !a34
         #  a35;

-- Node name is '|lab12_3:s5|~693~2' 
-- Equation name is '_LC6_B4', type is buried 
-- synthesized logic cell 
_LC6_B4  = LCELL( _EQ033);
  _EQ033 = !a36 & !a38 &  _LC7_B4
         #  a37 & !a38;

-- Node name is '|lab12_3:s5|:873' 
-- Equation name is '_LC1_B4', type is buried 
_LC1_B4  = LCELL( _EQ034);
  _EQ034 =  _LC1_B11
         #  a33
         #  a32
         #  _LC3_B4;

-- Node name is '|lab12_3:s6|:483' 
-- Equation name is '_LC2_B9', type is buried 
_LC2_B9  = LCELL( _EQ035);
  _EQ035 =  a45
         #  a44
         #  a47
         #  a46;

-- Node name is '|lab12_3:s6|~577~1' 
-- Equation name is '_LC7_B3', type is buried 
-- synthesized logic cell 
_LC7_B3  = LCELL( _EQ036);
  _EQ036 =  a43 & !a44 & !a45
         #  a42 & !a44 & !a45;

-- Node name is '|lab12_3:s6|:579' 
-- Equation name is '_LC3_B3', type is buried 
_LC3_B3  = LCELL( _EQ037);
  _EQ037 =  a47 &  _LC2_B7
         #  a46 &  _LC2_B7
         #  _LC2_B7 &  _LC7_B3;

-- Node name is '|lab12_3:s6|~693~1' 
-- Equation name is '_LC1_B12', type is buried 
-- synthesized logic cell 
_LC1_B12 = LCELL( _EQ038);
  _EQ038 =  a41 & !a42
         #  a43;

-- Node name is '|lab12_3:s6|~693~2' 
-- Equation name is '_LC6_B3', type is buried 
-- synthesized logic cell 
_LC6_B3  = LCELL( _EQ039);
  _EQ039 = !a44 & !a46 &  _LC1_B12
         #  a45 & !a46;

-- Node name is '|lab12_3:s6|~873~1' 
-- Equation name is '_LC2_B3', type is buried 
-- synthesized logic cell 
!_LC2_B3 = _LC2_B3~NOT;
_LC2_B3~NOT = LCELL( _EQ040);
  _EQ040 =  a41
         #  a40
         #  a43
         #  a42;

-- Node name is '|lab12_3:s7|:483' 
-- Equation name is '_LC2_B6', type is buried 
_LC2_B6  = LCELL( _EQ041);
  _EQ041 =  a53
         #  a52
         #  a55
         #  a54;

-- Node name is '|lab12_3:s7|~577~1' 
-- Equation name is '_LC6_B6', type is buried 
-- synthesized logic cell 
_LC6_B6  = LCELL( _EQ042);
  _EQ042 =  a51
         #  a50;

-- Node name is '|lab12_3:s7|~577~2' 
-- Equation name is '_LC5_B6', type is buried 
-- synthesized logic cell 
_LC5_B6  = LCELL( _EQ043);
  _EQ043 =  a51 & !a52 & !a53
         #  a50 & !a52 & !a53;

-- Node name is '|lab12_3:s7|:579' 
-- Equation name is '_LC4_B6', type is buried 
_LC4_B6  = LCELL( _EQ044);
  _EQ044 =  a55 &  _LC1_A1
         #  a54 &  _LC1_A1
         #  _LC1_A1 &  _LC5_B6;

-- Node name is '|lab12_3:s7|~693~1' 
-- Equation name is '_LC3_B18', type is buried 
-- synthesized logic cell 
_LC3_B18 = LCELL( _EQ045);
  _EQ045 =  a49 & !a50 & !a52
         #  a51 & !a52;

-- Node name is '|lab12_3:s7|:693' 
-- Equation name is '_LC1_B10', type is buried 
_LC1_B10 = LCELL( _EQ046);
  _EQ046 = !a54 &  _LC3_B18
         #  a53 & !a54
         #  a55;

-- Node name is '|lab12_3:s7|:873' 
-- Equation name is '_LC1_B6', type is buried 
_LC1_B6  = LCELL( _EQ047);
  _EQ047 =  _LC2_B6
         #  a49
         #  a48
         #  _LC6_B6;

-- Node name is '|lab12_3:s7|:875' 
-- Equation name is '_LC3_B5', type is buried 
_LC3_B5  = LCELL( _EQ048);
  _EQ048 =  _LC1_A1 &  _LC1_B6;

-- Node name is '|lab12_3:s8|:483' 
-- Equation name is '_LC8_A1', type is buried 
!_LC8_A1 = _LC8_A1~NOT;
_LC8_A1~NOT = LCELL( _EQ049);
  _EQ049 = !a60 & !a61 & !a62 & !a63;

-- Node name is '|lab12_3:s8|~577~1' 
-- Equation name is '_LC1_A9', type is buried 
-- synthesized logic cell 
_LC1_A9  = LCELL( _EQ050);
  _EQ050 =  a59 & !a60 & !a61
         #  a58 & !a60 & !a61;

-- Node name is '|lab12_3:s8|:579' 
-- Equation name is '_LC3_A9', type is buried 
_LC3_A9  = LCELL( _EQ051);
  _EQ051 =  a63 &  en
         #  a62 &  en
         #  en &  _LC1_A9;

-- Node name is '|lab12_3:s8|~693~1' 
-- Equation name is '_LC7_A1', type is buried 
-- synthesized logic cell 
_LC7_A1  = LCELL( _EQ052);
  _EQ052 =  a57 & !a58 & !a60
         #  a59 & !a60;

-- Node name is '|lab12_3:s8|:693' 
-- Equation name is '_LC6_A1', type is buried 
_LC6_A1  = LCELL( _EQ053);
  _EQ053 = !a62 &  _LC7_A1
         #  a61 & !a62
         #  a63;

-- Node name is '|lab12_3:s8|:793' 
-- Equation name is '_LC1_A1', type is buried 
_LC1_A1  = LCELL( _EQ054);
  _EQ054 = !a57 &  en &  _LC4_A1 & !_LC8_A1;

-- Node name is '|lab12_3:s8|~873~1' 
-- Equation name is '_LC4_A1', type is buried 
-- synthesized logic cell 
_LC4_A1  = LCELL( _EQ055);
  _EQ055 = !a56 & !a58 & !a59;

-- Node name is '|lab12_3:s8|:875' 
-- Equation name is '_LC3_A1', type is buried 
_LC3_A1  = LCELL( _EQ056);
  _EQ056 =  a57 &  en
         #  en & !_LC4_A1
         #  en &  _LC8_A1;

-- Node name is ':1165' 
-- Equation name is '_LC2_B7', type is buried 
_LC2_B7  = LCELL( _EQ057);
  _EQ057 =  _LC1_A1 & !_LC1_B6;

-- Node name is ':1186' 
-- Equation name is '_LC1_B3', type is buried 
_LC1_B3  = LCELL( _EQ058);
  _EQ058 =  _LC2_B3 &  _LC2_B7 & !_LC2_B9;

-- Node name is ':1209' 
-- Equation name is '_LC2_C10', type is buried 
_LC2_C10 = LCELL( _EQ059);
  _EQ059 =  _LC1_B3 & !_LC1_B4;

-- Node name is ':1234' 
-- Equation name is '_LC1_C12', type is buried 
_LC1_C12 = LCELL( _EQ060);
  _EQ060 = !a25 &  _LC2_C10 & !_LC5_C12 & !_LC7_C12;

-- Node name is ':1261' 
-- Equation name is '_LC6_C2', type is buried 
_LC6_C2  = LCELL( _EQ061);
  _EQ061 =  _LC1_C12 & !_LC6_C7;

-- Node name is ':1290' 
-- Equation name is '_LC1_A17', type is buried 
_LC1_A17 = LCELL( _EQ062);
  _EQ062 = !_LC4_A13 &  _LC6_C2;

-- Node name is '~1439~1' 
-- Equation name is '~1439~1', location is LC5_A1, type is buried.
-- synthesized logic cell 
_LC5_A1  = LCELL( _EQ063);
  _EQ063 =  en &  _LC8_A1
         #  _LC1_A1 &  _LC2_B6;

-- Node name is '~1439~2' 
-- Equation name is '~1439~2', location is LC2_B5, type is buried.
-- synthesized logic cell 
_LC2_B5  = LCELL( _EQ064);
  _EQ064 =  _LC1_A1 & !_LC1_B6 &  _LC2_B9
         #  _LC5_A1;

-- Node name is '~1439~3' 
-- Equation name is '~1439~3', location is LC1_B5, type is buried.
-- synthesized logic cell 
_LC1_B5  = LCELL( _EQ065);
  _EQ065 =  _LC1_B3 &  _LC1_B11
         #  _LC2_B5;

-- Node name is '~1439~4' 
-- Equation name is '~1439~4', location is LC2_C12, type is buried.
-- synthesized logic cell 
_LC2_C12 = LCELL( _EQ066);
  _EQ066 =  _LC1_B3 & !_LC1_B4 &  _LC7_C12
         #  _LC1_B5;

-- Node name is '~1439~5' 
-- Equation name is '~1439~5', location is LC2_C7, type is buried.
-- synthesized logic cell 
_LC2_C7  = LCELL( _EQ067);
  _EQ067 =  _LC1_C12 &  _LC7_C7
         #  _LC2_C12;

-- Node name is '~1439~6' 
-- Equation name is '~1439~6', location is LC6_A13, type is buried.
-- synthesized logic cell 
_LC6_A13 = LCELL( _EQ068);
  _EQ068 =  _LC6_C2 &  _LC7_A13
         #  _LC2_C7;

-- Node name is ':1439' 
-- Equation name is '_LC8_A13', type is buried 
_LC8_A13 = LCELL( _EQ069);
  _EQ069 =  _LC1_A16 & !_LC4_A13 &  _LC6_C2
         #  _LC6_A13;

-- Node name is '~1440~1' 
-- Equation name is '~1440~1', location is LC3_B6, type is buried.
-- synthesized logic cell 
_LC3_B6  = LCELL( _EQ070);
  _EQ070 =  _LC5_B4
         #  _LC3_B3
         #  _LC4_B6
         #  _LC3_A9;

-- Node name is '~1440~2' 
-- Equation name is '~1440~2', location is LC3_C7, type is buried.
-- synthesized logic cell 
_LC3_C7  = LCELL( _EQ071);
  _EQ071 =  _LC1_C7 &  _LC1_C12
         #  _LC3_C12
         #  _LC3_B6;

-- Node name is ':1440' 
-- Equation name is '_LC5_A13', type is buried 
_LC5_A13 = LCELL( _EQ072);
  _EQ072 =  _LC4_A14
         #  _LC1_A13 &  _LC6_C2
         #  _LC3_C7;

-- Node name is '~1441~1' 
-- Equation name is '~1441~1', location is LC2_A1, type is buried.
-- synthesized logic cell 
_LC2_A1  = LCELL( _EQ073);
  _EQ073 =  _LC1_A1 &  _LC1_B10
         #  en &  _LC6_A1;

-- Node name is '~1441~2' 
-- Equation name is '~1441~2', location is LC4_B3, type is buried.
-- synthesized logic cell 
_LC4_B3  = LCELL( _EQ074);
  _EQ074 =  _LC2_B7 &  _LC6_B3
         #  a47 &  _LC2_B7
         #  _LC2_A1;

-- Node name is '~1441~3' 
-- Equation name is '~1441~3', location is LC2_B4, type is buried.
-- synthesized logic cell 
_LC2_B4  = LCELL( _EQ075);
  _EQ075 =  _LC1_B3 &  _LC6_B4
         #  a39 &  _LC1_B3
         #  _LC4_B3;

-- Node name is '~1441~4' 
-- Equation name is '~1441~4', location is LC1_C11, type is buried.
-- synthesized logic cell 
_LC1_C11 = LCELL( _EQ076);
  _EQ076 =  _LC2_C10 &  _LC3_C11
         #  a31 &  _LC2_C10
         #  _LC2_B4;

-- Node name is '~1441~5' 
-- Equation name is '~1441~5', location is LC2_C11, type is buried.
-- synthesized logic cell 
_LC2_C11 = LCELL( _EQ077);
  _EQ077 =  _LC1_C12 &  _LC5_C11
         #  a23 &  _LC1_C12
         #  _LC1_C11;

-- Node name is '~1441~6' 
-- Equation name is '~1441~6', location is LC4_A15, type is buried.
-- synthesized logic cell 
_LC4_A15 = LCELL( _EQ078);
  _EQ078 =  _LC1_A15 &  _LC6_C2
         #  a15 &  _LC6_C2
         #  _LC2_C11;

-- Node name is ':1441' 
-- Equation name is '_LC1_A14', type is buried 
_LC1_A14 = LCELL( _EQ079);
  _EQ079 =  _LC1_A17 &  _LC6_A14
         #  a7 &  _LC1_A17
         #  _LC4_A15;

-- Node name is ':1460' 
-- Equation name is '_LC8_B5', type is buried 
_LC8_B5  = LCELL( _EQ080);
  _EQ080 =  _LC1_B3 &  _LC1_B4
         #  _LC5_B3
         #  _LC3_B5;

-- Node name is ':1479' 
-- Equation name is '_LC1_B8', type is buried 
_LC1_B8  = LCELL( _EQ081);
  _EQ081 =  _LC1_A1 &  _LC1_B6
         #  _LC3_A1
         #  _LC5_C2;

-- Node name is '~1498~1' 
-- Equation name is '~1498~1', location is LC5_B3, type is buried.
-- synthesized logic cell 
_LC5_B3  = LCELL( _EQ082);
  _EQ082 =  _LC2_B7 &  _LC2_B9
         # !_LC2_B3 &  _LC2_B7
         #  _LC3_A1;

-- Node name is ':1498' 
-- Equation name is '_LC1_C2', type is buried 
_LC1_C2  = LCELL( _EQ083);
  _EQ083 =  _LC5_B3
         #  _LC4_C12
         #  _LC4_A13 &  _LC6_C2;

-- Node name is '~1539~1' 
-- Equation name is '~1539~1', location is LC5_C2, type is buried.
-- synthesized logic cell 
_LC5_C2  = LCELL( _EQ084);
  _EQ084 =  _LC4_C12
         #  _LC1_C12 &  _LC6_C7;

-- Node name is '~1539~2' 
-- Equation name is '~1539~2', location is LC1_A12, type is buried.
-- synthesized logic cell 
_LC1_A12 = LCELL( _EQ085);
  _EQ085 =  _LC4_A13 &  _LC6_C2
         #  _LC8_B5
         #  _LC5_C2;

-- Node name is ':1539' 
-- Equation name is '_LC2_A14', type is buried 
_LC2_A14 = LCELL( _EQ086);
  _EQ086 =  _LC1_A16 &  _LC1_A17
         #  _LC1_A17 &  _LC7_A14
         #  _LC1_A12;



Project Information                                       z:\lab12\lab12_4.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Multi-Level

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'FLEX10K' family

      CARRY_CHAIN                         = ignore
      CARRY_CHAIN_LENGTH                  = 32
      CASCADE_CHAIN                       = ignore
      CASCADE_CHAIN_LENGTH                = 2
      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SUBFACTOR_EXTRACTION                = on
      IGNORE_SOFT_BUFFERS                 = on
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:01
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:00
   Partitioner                            00:00:01
   Fitter                                 00:00:01
   Timing SNF Extractor                   00:00:01
   Assembler                              00:00:00
   --------------------------             --------
   Total Time                             00:00:04


Memory Allocated
-----------------

Peak memory allocated during compilation  = 12,794K
