Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date             : Mon Dec 20 23:37:22 2021
| Host             : liyunzhi-ThinkPad-X1 running 64-bit Ubuntu 18.04.6 LTS
| Command          : report_power -file kv260_phigent_heimdallr_wrapper_power_routed.rpt -pb kv260_phigent_heimdallr_wrapper_power_summary_routed.pb -rpx kv260_phigent_heimdallr_wrapper_power_routed.rpx
| Design           : kv260_phigent_heimdallr_wrapper
| Device           : xck26-sfvc784-2LV-c
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 3.940        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 3.609        |
| Device Static (W)        | 0.331        |
| Effective TJA (C/W)      | 2.3          |
| Max Ambient (C)          | 75.9         |
| Junction Temperature (C) | 34.1         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.145 |       18 |       --- |             --- |
| CLB Logic                |     0.057 |    53962 |       --- |             --- |
|   LUT as Logic           |     0.043 |    16077 |    117120 |           13.73 |
|   Register               |     0.007 |    28499 |    234240 |           12.17 |
|   LUT as Shift Register  |     0.006 |      970 |     57600 |            1.68 |
|   LUT as Distributed RAM |    <0.001 |      160 |     57600 |            0.28 |
|   CARRY8                 |    <0.001 |      149 |     14640 |            1.02 |
|   BUFG                   |    <0.001 |        1 |        32 |            3.13 |
|   Others                 |     0.000 |     1535 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |      339 |    117120 |            0.29 |
| Signals                  |     0.098 |    46228 |       --- |             --- |
| Block RAM                |     0.073 |       26 |       144 |           18.06 |
| URAM                     |     0.031 |        8 |        64 |           12.50 |
| MMCM                     |     0.099 |        0 |       --- |             --- |
| PLL                      |     0.125 |        2 |       --- |             --- |
| DSPs                     |    <0.001 |        2 |      1248 |            0.16 |
| I/O                      |     0.211 |       33 |       186 |           17.74 |
| PS8                      |     2.756 |        1 |       --- |             --- |
| Hard IPs                 |     0.013 |        1 |       --- |             --- |
|   VCU                    |     0.013 |        1 |         1 |          100.00 |
| Static Power             |     0.331 |          |           |                 |
|   PS Static              |     0.000 |          |           |                 |
|   PL Static              |     0.331 |          |           |                 |
| Total                    |     3.940 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint          |       0.720 |     0.655 |       0.557 |      0.098 |       NA    | Unspecified | NA         |
| Vccint_io       |       0.850 |     0.058 |       0.021 |      0.037 |       NA    | Unspecified | NA         |
| Vccbram         |       0.850 |     0.010 |       0.008 |      0.002 |       NA    | Unspecified | NA         |
| Vccaux          |       1.800 |     0.197 |       0.123 |      0.075 |       NA    | Unspecified | NA         |
| Vccaux_io       |       1.800 |     0.059 |       0.027 |      0.031 |       NA    | Unspecified | NA         |
| Vcco33          |       3.300 |     0.050 |       0.043 |      0.007 |       NA    | Unspecified | NA         |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18          |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12          |       1.200 |     0.002 |       0.002 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |       NA    | Unspecified | NA         |
| VCC_PSINTFP     |       0.850 |     1.113 |       1.113 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSINTLP     |       0.850 |     0.258 |       0.258 |      0.000 |       NA    | Unspecified | NA         |
| VPS_MGTRAVCC    |       0.850 |     0.138 |       0.138 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSINTFP_DDR |       0.850 |     0.726 |       0.726 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSPLL       |       1.200 |     0.082 |       0.082 |      0.000 |       NA    | Unspecified | NA         |
| VPS_MGTRAVTT    |       1.800 |     0.033 |       0.033 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSDDR_504  |       1.200 |     0.592 |       0.592 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSAUX       |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSDDR_PLL   |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO0_500  |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO1_501  |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO2_502  |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO3_503  |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSADC       |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVcc         |       0.900 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt         |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux       |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.3                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 5.5                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                        | Domain                                                                                                                                                                                                                            | Constraint (ns) |
+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| GEN_PLL_IN_IP_USP.pll0_clkout0               | kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0 |             5.3 |
| GEN_PLL_IN_IP_USP.pll0_clkout0_1             | kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0 |             5.3 |
| clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0 | kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0                                                                                                                                             |            10.0 |
| clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 | kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0                                                                                                                                             |             5.0 |
| clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 | kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0                                                                                                                                             |             3.3 |
| clk_50M_kv260_phigent_heimdallr_clk_wiz_0_0  | kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_50M_kv260_phigent_heimdallr_clk_wiz_0_0                                                                                                                                              |            20.0 |
| clk_pl_0                                     | kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]                                                                                                                                                                          |            10.0 |
| clkoutphy_out                                | kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/shared_pll0_clkoutphy_out      |             0.7 |
| clkoutphy_out_1                              | kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/shared_pll0_clkoutphy_out      |             0.7 |
| clkoutphy_out_1_DIV                          | kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs26_tx_bit_ctrl_in[26]                     |             5.3 |
| clkoutphy_out_DIV                            | kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n0_tx_bit_ctrl_out0[26]                        |             5.3 |
| mipi_phy_if_0_clk_p                          | mipi_phy_if_0_clk_p                                                                                                                                                                                                               |             2.2 |
| mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT           | kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/fifo_wr_clk_0                               |             8.9 |
| mipi_phy_if_1_clk_p                          | mipi_phy_if_1_clk_p                                                                                                                                                                                                               |             2.2 |
| mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT           | kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/fifo_wr_clk_26                              |             8.9 |
+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------+-----------+
| Name                            | Power (W) |
+---------------------------------+-----------+
| kv260_phigent_heimdallr_wrapper |     3.609 |
|   can_0_rx_IBUF_inst            |     0.002 |
|   iic_0_scl_iobuf               |     0.008 |
|   iic_0_sda_iobuf               |     0.008 |
|   kv260_phigent_heimdallr_i     |     3.432 |
|     PS_0                        |     2.766 |
|       inst                      |     2.766 |
|     axi_ic_audio_mcu            |     0.030 |
|       m00_couplers              |     0.006 |
|       s00_couplers              |     0.014 |
|       s00_mmu                   |     0.003 |
|       s01_couplers              |     0.001 |
|       s02_couplers              |     0.001 |
|       xbar                      |     0.005 |
|     axi_ic_capture              |     0.008 |
|       s00_couplers              |     0.003 |
|       xbar                      |     0.003 |
|     axi_ic_ctrl_100             |     0.013 |
|       m00_couplers              |     0.003 |
|       m02_couplers              |     0.004 |
|       s00_couplers              |     0.001 |
|       xbar                      |     0.004 |
|     axi_ic_ctrl_300             |     0.008 |
|       s00_couplers              |     0.007 |
|       xbar                      |     0.002 |
|     capture_pipeline_0          |     0.207 |
|       axis_data_fifo_cap        |     0.003 |
|       mipi_csi2_rx_subsyst_0    |     0.135 |
|       v_frmbuf_wr_0             |     0.069 |
|     capture_pipeline_1          |     0.152 |
|       axis_data_fifo_cap        |     0.001 |
|       mipi_csi2_rx_subsyst_0    |     0.081 |
|       v_frmbuf_wr_0             |     0.069 |
|     clk_wiz_0                   |     0.100 |
|       inst                      |     0.100 |
|     vcu                         |     0.148 |
|       axi_ic_vcu_dec            |     0.038 |
|       axi_ic_vcu_enc            |     0.033 |
|       axi_reg_slice_vmcu        |     0.004 |
|       vcu_0                     |     0.073 |
|   uart_0_rxd_IBUF_inst          |     0.002 |
+---------------------------------+-----------+


