# UVM_STUDY
# ğŸ—ï¸ UVM Testbench ê³„ì¸µ êµ¬ì¡°ë„

      +---------------------------------------------------+
      |                     Test (uvm_test)               |
      |   - ì‹œí€€ìŠ¤ ì‹¤í–‰, í™˜ê²½ ì„¤ì •, run_test() í˜¸ì¶œ        |
      +---------------------------------------------------+
                           |
                           v
      +---------------------------------------------------+
      |                Environment (uvm_env)              |
      |   - ì—¬ëŸ¬ Agent ê´€ë¦¬, Scoreboard, Coverage í¬í•¨     |
      +---------------------------------------------------+
                           |
               -----------------------------
               |                           |
               v                           v
      +-------------------+       +-------------------+
      |   Agent (uvm_agent)       |   Agent (uvm_agent) ...
      |   - Driver                |   - Driver
      |   - Sequencer             |   - Sequencer
      |   - Monitor               |   - Monitor
      +-------------------+       +-------------------+
               |
               v
      +---------------------------------------------------+
      | DUT (Design Under Test)                           |
      |   - ì‹¤ì œ ì„¤ê³„ ë¸”ë¡                                |
      +---------------------------------------------------+
# ğŸ“˜ UVM Testbench ê¸°ë³¸ ìš©ì–´ & ë©”ì„œë“œ


## 1. Phase ê´€ë ¨ ë©”ì„œë“œ
UVMì€ ì‹œë®¬ë ˆì´ì…˜ì„ ì—¬ëŸ¬ ë‹¨ê³„(phase)ë¡œ ë‚˜ëˆ ì„œ ì‹¤í–‰í•©ë‹ˆë‹¤.

build_phase()

ì»´í¬ë„ŒíŠ¸ ìƒì„± ë‹¨ê³„ (env, agent, driver, monitor ë“± ì¸ìŠ¤í„´ìŠ¤í™”)

connect_phase()

í¬íŠ¸(TLM port, analysis port ë“±) ì—°ê²° ë‹¨ê³„

end_of_elaboration_phase()

êµ¬ì¡°ê°€ ì™„ì„±ëœ í›„ ìµœì¢… ì ê²€ ë‹¨ê³„

run_phase()

ì‹¤ì œ ì‹œë®¬ë ˆì´ì…˜ ì‹¤í–‰ ë‹¨ê³„ (driver ë™ì‘, monitor ê´€ì°° ë“±)

report_phase()

ì‹œë®¬ë ˆì´ì…˜ ê²°ê³¼ ë³´ê³  ë‹¨ê³„

## 2. Component ê³„ì¸µ
uvm_test : ì „ì²´ í…ŒìŠ¤íŠ¸ë¥¼ ì •ì˜í•˜ëŠ” ìµœìƒìœ„ í´ë˜ìŠ¤

uvm_env : ì—¬ëŸ¬ agentì™€ scoreboard, coverageë¥¼ í¬í•¨í•˜ëŠ” í™˜ê²½

uvm_agent : íŠ¹ì • ì¸í„°í˜ì´ìŠ¤ë¥¼ ë‹´ë‹¹í•˜ëŠ” ë‹¨ìœ„ (driver, sequencer, monitor í¬í•¨)

uvm_driver : transactionì„ DUT ì‹ í˜¸ë¡œ ë³€í™˜í•´ êµ¬ë™

uvm_sequencer : sequenceì™€ driverë¥¼ ì—°ê²°í•˜ëŠ” ì¤‘ì¬ì

uvm_monitor : DUT ì‹ í˜¸ë¥¼ ê´€ì°°í•´ transactionìœ¼ë¡œ ë³€í™˜

uvm_scoreboard : ê¸°ëŒ€ê°’ê³¼ ì‹¤ì œ DUT ê²°ê³¼ë¥¼ ë¹„êµ

## 3. Sequence ê´€ë ¨
uvm_sequence : stimulus(ì…ë ¥ ë°ì´í„°)ë¥¼ ìƒì„±í•˜ëŠ” ê°ì²´

start_item() / finish_item() : transactionì„ ìƒì„±í•˜ê³  sequencerì— ì „ë‹¬í•˜ëŠ” ë©”ì„œë“œ

uvm_sequence_item : transactionì„ ì •ì˜í•˜ëŠ” í´ë˜ìŠ¤

## 4. TLM í†µì‹  ê´€ë ¨
TLM Port ë©”ì„œë“œ

put() : ë°ì´í„°ë¥¼ ì „ë‹¬

get() : ë°ì´í„°ë¥¼ ê°€ì ¸ì˜´

peek() : ë°ì´í„°ë¥¼ í™•ì¸ë§Œ í•¨

transport() : ìš”ì²­-ì‘ë‹µ í˜•íƒœë¡œ ë°ì´í„° êµí™˜

Analysis Port ë©”ì„œë“œ

write() : ë°ì´í„°ë¥¼ ë‹¨ë°©í–¥ìœ¼ë¡œ broadcast (monitor â†’ scoreboard/coverage)

## 5. Configuration & Factory
uvm_config_db : ì»´í¬ë„ŒíŠ¸ ê°„ ì„¤ì •ê°’ ì „ë‹¬ (ì˜ˆ: virtual interface ì—°ê²°)

Factory Override : ê¸°ë³¸ í´ë˜ìŠ¤ë¥¼ ë‹¤ë¥¸ í´ë˜ìŠ¤ë¡œ êµì²´í•´ ì¬ì‚¬ìš©ì„± í™•ë³´

## 6. Objection ë©”ì»¤ë‹ˆì¦˜
raise_objection() / drop_objection()

ì‹œë®¬ë ˆì´ì…˜ ì¢…ë£Œë¥¼ ì œì–´í•˜ëŠ” ë©”ì„œë“œ

ëª¨ë“  objectionì´ dropë˜ë©´ run_phaseê°€ ì¢…ë£Œë¨

ğŸ“Œ í•µì‹¬ ìš”ì•½
Phase ë©”ì„œë“œ: build, connect, run, report â†’ ì‹œë®¬ë ˆì´ì…˜ íë¦„ ì œì–´

Component ê³„ì¸µ: test â†’ env â†’ agent â†’ driver/sequencer/monitor â†’ DUT

Sequence: stimulus ìƒì„±, sequencerì™€ driverë¥¼ í†µí•´ DUTì— ì „ë‹¬

TLM/Analysis Port: ì»´í¬ë„ŒíŠ¸ ê°„ transaction ì „ë‹¬ (ì–‘ë°©í–¥ vs ë‹¨ë°©í–¥)

Config/Factory: ì„¤ì • ê³µìœ ì™€ í´ë˜ìŠ¤ ì¬ì‚¬ìš©

Objection: ì‹œë®¬ë ˆì´ì…˜ ì¢…ë£Œ ì œì–´
              
# ğŸ“˜ TLM Port vs Analysis Port
<img width="788" height="334" alt="image" src="https://github.com/user-attachments/assets/28af4ac4-1268-43b4-9f02-343a612256bd" />
