0.6
2018.3
Mar 26 2019
04:21:55
/home/quinn/ece532-project/accelerator/rtl/byte_write_register.sv,1612629488,systemVerilog,,/home/quinn/ece532-project/accelerator/rtl/ip_layer.sv,,byte_write_register,,,../../../../tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/clk_wiz_0;../../../../tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/header_files,,,,,
/home/quinn/ece532-project/accelerator/rtl/ip_layer.sv,1613597008,systemVerilog,,/home/quinn/ece532-project/accelerator/rtl/ip_packet_checksum.sv,,ip_layer,,,../../../../tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/clk_wiz_0;../../../../tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/header_files,,,,,
/home/quinn/ece532-project/accelerator/rtl/ip_packet_checksum.sv,1612456387,systemVerilog,,/home/quinn/ece532-project/accelerator/rtl/ip_packet_rx.sv,,ipv4_checksum_calculator,,,../../../../tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/clk_wiz_0;../../../../tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/header_files,,,,,
/home/quinn/ece532-project/accelerator/rtl/ip_packet_rx.sv,1613663252,systemVerilog,,/home/quinn/ece532-project/accelerator/rtl/ip_packet_tx.sv,,ip_packet_rx,,,../../../../tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/clk_wiz_0;../../../../tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/header_files,,,,,
/home/quinn/ece532-project/accelerator/rtl/ip_packet_tx.sv,1614042103,systemVerilog,,/home/quinn/ece532-project/util/rtl/util.sv,,ip_packet_tx,,,../../../../tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/clk_wiz_0;../../../../tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/header_files,,,,,
/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/demo_tb.sv,1614210429,systemVerilog,,,,demo_tb,,,../../../../tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/header_files,,,,,
/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/demo_tb_integration.sv,1614214888,systemVerilog,,,,demo_tb_integration,,,../../../../tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/clk_wiz_0;../../../../tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/header_files,,,,,
/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_address_swap.v,1613492740,verilog,,/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_axi_lite_sm.v,,tri_mode_ethernet_mac_0_address_swap,,,../../../../tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/header_files,,,,,
/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_axi_lite_sm.v,1614209213,verilog,,/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_bram_tdp.v,,tri_mode_ethernet_mac_0_axi_lite_sm,,,../../../../tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/header_files,,,,,
/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_axi_mux.v,1613492740,verilog,,/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_axi_pat_check.v,,tri_mode_ethernet_mac_0_axi_mux,,,../../../../tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/header_files,,,,,
/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_axi_pat_check.v,1613492740,verilog,,/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_axi_pat_gen.v,,tri_mode_ethernet_mac_0_axi_pat_check,,,../../../../tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/header_files,,,,,
/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_axi_pat_gen.v,1613492740,verilog,,/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_axi_pipe.v,,tri_mode_ethernet_mac_0_axi_pat_gen,,,../../../../tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/header_files,,,,,
/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_axi_pipe.v,1613492740,verilog,,/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_basic_pat_gen.v,,tri_mode_ethernet_mac_0_axi_pipe,,,../../../../tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/header_files,,,,,
/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_basic_pat_gen.v,1613492740,verilog,,/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_bram_tdp.v,,tri_mode_ethernet_mac_0_basic_pat_gen,,,../../../../tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/header_files,,,,,
/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_bram_tdp.v,1613492740,verilog,,/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_clk_wiz.v,,tri_mode_ethernet_mac_0_bram_tdp,,,../../../../tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/header_files,,,,,
/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_clk_wiz.v,1613492740,verilog,,/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design.v,,tri_mode_ethernet_mac_0_clk_wiz,,,../../../../tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/header_files,,,,,
/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design.v,1614213576,verilog,,/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design_clocks.v,,tri_mode_ethernet_mac_0_example_design,,,../../../../tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/header_files,,,,,
/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design_clocks.v,1613492740,verilog,,/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design_resets.v,,tri_mode_ethernet_mac_0_example_design_clocks,,,../../../../tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/header_files,,,,,
/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design_resets.v,1613492740,verilog,,/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_fifo_block.v,,tri_mode_ethernet_mac_0_example_design_resets,,,../../../../tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/header_files,,,,,
/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_fifo_block.v,1613597350,verilog,,/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_frame_typ.v,,tri_mode_ethernet_mac_0_fifo_block,,,../../../../tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/header_files,,,,,
/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_frame_typ.v,1613492740,verilog,,/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_reset_sync.v,,tri_mode_ethernet_mac_0_frame_typ,,,../../../../tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/header_files,,,,,
/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_reset_sync.v,1613492740,verilog,,/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_rx_client_fifo.v,,tri_mode_ethernet_mac_0_reset_sync,,,../../../../tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/header_files,,,,,
/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_rx_client_fifo.v,1613492740,verilog,,/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_support.v,,tri_mode_ethernet_mac_0_rx_client_fifo,,,../../../../tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/header_files,,,,,
/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_support.v,1613492740,verilog,,/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_sync_block.v,,tri_mode_ethernet_mac_0_support,,,../../../../tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/header_files,,,,,
/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_sync_block.v,1613492740,verilog,,/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_ten_100_1g_eth_fifo.v,,tri_mode_ethernet_mac_0_sync_block,,,../../../../tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/header_files,,,,,
/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_ten_100_1g_eth_fifo.v,1613492740,verilog,,/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_tx_client_fifo.v,,tri_mode_ethernet_mac_0_ten_100_1g_eth_fifo,,,../../../../tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/header_files,,,,,
/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_tx_client_fifo.v,1613492740,verilog,,/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/demo_tb.v,,tri_mode_ethernet_mac_0_tx_client_fifo,,,../../../../tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/header_files,,,,,
/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/Mult_Add_COL/sim/Mult_Add_COL.vhd,1614217938,vhdl,,,,mult_add_col,,,,,,,,
/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/Mult_Add_NC/sim/Mult_Add_NC.vhd,1614452403,vhdl,,,,mult_add_nc,,,,,,,,
/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/physical/tri_mode_ethernet_mac_0_mii_if.v,1614452406,verilog,,/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/statistics/tri_mode_ethernet_mac_0_vector_decode.v,,tri_mode_ethernet_mac_0_mii_if,,,../../../../tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/clk_wiz_0;../../../../tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/header_files,,,,,
/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/statistics/tri_mode_ethernet_mac_0_vector_decode.v,1614452407,verilog,,/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_block.v,,tri_mode_ethernet_mac_0_vector_decode,,,../../../../tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/clk_wiz_0;../../../../tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/header_files,,,,,
/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0.v,1613492740,verilog,,/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_axi_lite_sm.v,,tri_mode_ethernet_mac_0,,,../../../../tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/header_files,,,,,
/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_axi4_lite_ipif_top.vhd,1614452406,vhdl,,,,tri_mode_ethernet_mac_0_axi4_lite_ipif_top,,,,,,,,
/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_axi4_lite_ipif_wrapper.v,1614452406,verilog,,/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/physical/tri_mode_ethernet_mac_0_mii_if.v,,tri_mode_ethernet_mac_0_axi4_lite_ipif_wrapper,,,../../../../tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/clk_wiz_0;../../../../tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/header_files,,,,,
/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_block.v,1613492740,verilog,,/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0.v,,tri_mode_ethernet_mac_0_block,,,../../../../tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/header_files,,,,,
/home/quinn/ece532-project/misc/XOR_NN/XOR_NN.srcs/sim_1/new/XOR_NN_TB.sv,1614209357,systemVerilog,,,,XOR_NN_TB,,,../../../../tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/header_files,,,,,
/home/quinn/ece532-project/misc/XOR_NN/XOR_NN.srcs/sources_1/new/FW_FP_Converter.sv,1614209357,systemVerilog,,/home/quinn/ece532-project/misc/XOR_NN/XOR_NN.srcs/sources_1/new/XOR_NN.sv,,FW_FP_Converter,,,../../../../tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/clk_wiz_0;../../../../tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/header_files,,,,,
/home/quinn/ece532-project/misc/XOR_NN/XOR_NN.srcs/sources_1/new/XOR_NN.sv,1614211222,systemVerilog,,/home/quinn/ece532-project/accelerator/rtl/byte_write_register.sv,,FC_Neuron;Hard_Threshold;XOR_NN,,,../../../../tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/clk_wiz_0;../../../../tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/header_files,,,,,
/home/quinn/ece532-project/util/rtl/util.sv,1612539558,systemVerilog,,/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/demo_tb_integration.sv,,counter_sync_reset,,,../../../../tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/clk_wiz_0;../../../../tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/header_files,,,,,
