// Seed: 4020808084
module module_0 (
    input tri id_0,
    input wor id_1,
    input supply0 id_2,
    output wire id_3,
    input tri id_4
);
  assign id_3 = id_4;
  assign module_1.id_10 = 0;
  assign id_3 = id_1 + -1;
endmodule
module module_1 #(
    parameter id_4 = 32'd72,
    parameter id_8 = 32'd36
) (
    input wor id_0,
    input wor id_1,
    input uwire id_2,
    input uwire id_3,
    input uwire _id_4,
    output uwire id_5,
    output logic id_6,
    output supply0 id_7,
    input tri _id_8,
    output tri id_9,
    output supply1 id_10
);
  logic [id_8 : 1 'b0] id_12;
  always @(posedge 1) begin : LABEL_0
    id_6 = 1;
  end
  assign id_5 = -1;
  wire  [  -1 : 1] id_13 = id_1;
  uwire [1 : id_4] id_14 = -1;
  genvar id_15;
  module_0 modCall_1 (
      id_0,
      id_3,
      id_1,
      id_5,
      id_1
  );
  assign id_7 = id_2;
endmodule
