<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SSS Orbital: File Members</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">SSS Orbital
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('globals_defs_s.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="contents">
&#160;

<h3><a id="index_s" name="index_s"></a>- s -</h3><ul>
<li>SAI1&#160;:&#160;<a class="el" href="group___peripheral__declaration.html#gaa878b214698fcf74a3268d07562abbb2">stm32l476xx.h</a></li>
<li>SAI1_BASE&#160;:&#160;<a class="el" href="group___peripheral__memory__map.html#ga24c1053b754946b512f9c31123e09d21">stm32l476xx.h</a></li>
<li>SAI1_Block_A&#160;:&#160;<a class="el" href="group___peripheral__declaration.html#gaa29e42155e075c03d156d759b4e69c5c">stm32l476xx.h</a></li>
<li>SAI1_Block_A_BASE&#160;:&#160;<a class="el" href="group___peripheral__memory__map.html#ga31f72e5e5d7aea23bc8a5191bc32e900">stm32l476xx.h</a></li>
<li>SAI1_Block_B&#160;:&#160;<a class="el" href="group___peripheral__declaration.html#gaaa4ab9bf6de588a9309acd4bf007c4e0">stm32l476xx.h</a></li>
<li>SAI1_Block_B_BASE&#160;:&#160;<a class="el" href="group___peripheral__memory__map.html#gacdb59b321830def8c7a57c154178bc48">stm32l476xx.h</a></li>
<li>SAI2&#160;:&#160;<a class="el" href="group___peripheral__declaration.html#gac248a1f09e97346a66175a54ca7f9062">stm32l476xx.h</a></li>
<li>SAI2_BASE&#160;:&#160;<a class="el" href="group___peripheral__memory__map.html#ga4b4d5c95ea5f835f9ac37fab90a2d700">stm32l476xx.h</a></li>
<li>SAI2_Block_A&#160;:&#160;<a class="el" href="group___peripheral__declaration.html#gadeb449169ceaa1c73656a73be1798193">stm32l476xx.h</a></li>
<li>SAI2_Block_A_BASE&#160;:&#160;<a class="el" href="group___peripheral__memory__map.html#gad2992b5770984ddee4c1b7e325d238f3">stm32l476xx.h</a></li>
<li>SAI2_Block_B&#160;:&#160;<a class="el" href="group___peripheral__declaration.html#ga95b7e0dbc95a105899223988e999c799">stm32l476xx.h</a></li>
<li>SAI2_Block_B_BASE&#160;:&#160;<a class="el" href="group___peripheral__memory__map.html#ga034a6ac8f61e4d15cd9f2f7eca140569">stm32l476xx.h</a></li>
<li>SAI_GCR_SYNCIN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabc29912477e15bf48a732a8a3b55ae81">stm32l476xx.h</a></li>
<li>SAI_GCR_SYNCIN_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1d53daedcc93ebd30f9c358955cd3362">stm32l476xx.h</a></li>
<li>SAI_GCR_SYNCIN_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7c65de3f7ddbf31c90da6b1453a2ff69">stm32l476xx.h</a></li>
<li>SAI_GCR_SYNCIN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae142457b7ad834dc9568aa2113156e57">stm32l476xx.h</a></li>
<li>SAI_GCR_SYNCIN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3596439a719242d099b69fcfa2e2735f">stm32l476xx.h</a></li>
<li>SAI_GCR_SYNCOUT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab0b9aa1a30108cdfe3088c4cacaeb27e">stm32l476xx.h</a></li>
<li>SAI_GCR_SYNCOUT_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4e3a859999059ec321655a71ff53440f">stm32l476xx.h</a></li>
<li>SAI_GCR_SYNCOUT_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab2c03899faccbae6c741743eb032dedc">stm32l476xx.h</a></li>
<li>SAI_GCR_SYNCOUT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8d05f2b8f20817217b51ba114dd846b2">stm32l476xx.h</a></li>
<li>SAI_GCR_SYNCOUT_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab31bddc34a2fce523530049ffd58e4cf">stm32l476xx.h</a></li>
<li>SAI_xCLRFR_CAFSDET&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9dc76390a8daf386c8932b54957a6569">stm32l476xx.h</a></li>
<li>SAI_xCLRFR_CAFSDET_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga92a40e4dfe0d74b96b89dd6810450fc3">stm32l476xx.h</a></li>
<li>SAI_xCLRFR_CAFSDET_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacdbbfd259ca280d4a3c8c97f811b645a">stm32l476xx.h</a></li>
<li>SAI_xCLRFR_CCNRDY&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaef77e53ee176c9ba61416ca5503ac717">stm32l476xx.h</a></li>
<li>SAI_xCLRFR_CCNRDY_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga27141ab0eca0964c54981371066f7f4b">stm32l476xx.h</a></li>
<li>SAI_xCLRFR_CCNRDY_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1e6e9dc12dfa6b841adfbac9ba22087c">stm32l476xx.h</a></li>
<li>SAI_xCLRFR_CFREQ&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6594324f23f4ead6abc8fec3b94e4606">stm32l476xx.h</a></li>
<li>SAI_xCLRFR_CFREQ_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1762733aaa63488c13faacbbe4a0f4a2">stm32l476xx.h</a></li>
<li>SAI_xCLRFR_CFREQ_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6056eddfaa081b596576bcee2bb9b10d">stm32l476xx.h</a></li>
<li>SAI_xCLRFR_CLFSDET&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf27f000890347520975d00db031f8998">stm32l476xx.h</a></li>
<li>SAI_xCLRFR_CLFSDET_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa8e9b047302722b8705c3d4d9aeda620">stm32l476xx.h</a></li>
<li>SAI_xCLRFR_CLFSDET_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga37310cd86e6dc0f6778bcc5786da70b1">stm32l476xx.h</a></li>
<li>SAI_xCLRFR_CMUTEDET&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8fc93014165f8d5f1543f08ee91602b8">stm32l476xx.h</a></li>
<li>SAI_xCLRFR_CMUTEDET_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaea8dac615bfe4da6dbe25987d38121b8">stm32l476xx.h</a></li>
<li>SAI_xCLRFR_CMUTEDET_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gade8b541e49261f8e224efff6fd20f9f6">stm32l476xx.h</a></li>
<li>SAI_xCLRFR_COVRUDR&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2055a162a6d48320dd850efe26666986">stm32l476xx.h</a></li>
<li>SAI_xCLRFR_COVRUDR_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1d7ea4f5a57b4c811beae7dbe80d320b">stm32l476xx.h</a></li>
<li>SAI_xCLRFR_COVRUDR_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa6cfc6a361be9d6dfa139e4960048301">stm32l476xx.h</a></li>
<li>SAI_xCLRFR_CWCKCFG&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac253542238f77deb2ea84843653cb06b">stm32l476xx.h</a></li>
<li>SAI_xCLRFR_CWCKCFG_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac2b83aede02830c000ee104dcd47e7db">stm32l476xx.h</a></li>
<li>SAI_xCLRFR_CWCKCFG_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6a2e04a1057f5ea730861250cf9c8135">stm32l476xx.h</a></li>
<li>SAI_xCR1_CKSTR&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae2c0c68bf65088e0ddeb9a1759aff3f7">stm32l476xx.h</a></li>
<li>SAI_xCR1_CKSTR_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0551438c4a6dafc7e3bf406e1d65b70c">stm32l476xx.h</a></li>
<li>SAI_xCR1_CKSTR_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabee06b6c2bdfba648834ad770c1601c6">stm32l476xx.h</a></li>
<li>SAI_xCR1_DMAEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaed9d19f7ddcdf86b0db1843a1b0d6cd">stm32l476xx.h</a></li>
<li>SAI_xCR1_DMAEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga27a095203e269d44ceef7182016d190a">stm32l476xx.h</a></li>
<li>SAI_xCR1_DMAEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gada68ed9b6b899425b7f7c169270ad712">stm32l476xx.h</a></li>
<li>SAI_xCR1_DS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7c1204482a8c5427bffe720848696097">stm32l476xx.h</a></li>
<li>SAI_xCR1_DS_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabb5dd23287a176f80d241f0dfb8fcc7d">stm32l476xx.h</a></li>
<li>SAI_xCR1_DS_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4148a11a2d9ac1a97da766bd585e5c8a">stm32l476xx.h</a></li>
<li>SAI_xCR1_DS_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab50b27e8638b16d12ef00e80bf0f097e">stm32l476xx.h</a></li>
<li>SAI_xCR1_DS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1442faec160eb3d9bfd355651f5660bb">stm32l476xx.h</a></li>
<li>SAI_xCR1_DS_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga78b5dbc6fe42d39db0c57fb4d9ec842f">stm32l476xx.h</a></li>
<li>SAI_xCR1_LSBFIRST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga86dbec701e43531946ca96792b63e5ff">stm32l476xx.h</a></li>
<li>SAI_xCR1_LSBFIRST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7090401d3536d75a130fc37ba5abba59">stm32l476xx.h</a></li>
<li>SAI_xCR1_LSBFIRST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga79cf2a812472095d8d20da4ac1c6e2d7">stm32l476xx.h</a></li>
<li>SAI_xCR1_MCKDIV&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga47d3161434e2c4613f37ebe676735aaf">stm32l476xx.h</a></li>
<li>SAI_xCR1_MCKDIV_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga485a62dda2c1af628ead9fd7db830c69">stm32l476xx.h</a></li>
<li>SAI_xCR1_MCKDIV_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa253fffbd9bb4a514266afd305016485">stm32l476xx.h</a></li>
<li>SAI_xCR1_MCKDIV_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga95fa7d8a7306afaacd841374f5baa3e9">stm32l476xx.h</a></li>
<li>SAI_xCR1_MCKDIV_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac064c863cb6d75c11728a4642079fe99">stm32l476xx.h</a></li>
<li>SAI_xCR1_MCKDIV_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa1ea9e4df0935736849dcdf54611a04d">stm32l476xx.h</a></li>
<li>SAI_xCR1_MCKDIV_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6f41379c389e4a9304b379f4b5df51ba">stm32l476xx.h</a></li>
<li>SAI_xCR1_MODE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga51af4b787c1e5e049f3bb22b82902866">stm32l476xx.h</a></li>
<li>SAI_xCR1_MODE_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga24269e60d3836bf6524a8e56b2f8bba1">stm32l476xx.h</a></li>
<li>SAI_xCR1_MODE_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4c25169081899de44a05e793e46d7ca5">stm32l476xx.h</a></li>
<li>SAI_xCR1_MODE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3b7d51e6ffc2732a2278709de466a3bf">stm32l476xx.h</a></li>
<li>SAI_xCR1_MODE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga12c9f7f6119faab85c83a1ee265c29b5">stm32l476xx.h</a></li>
<li>SAI_xCR1_MONO&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga37f2b989e1a54b2c4393cd222e54f4d2">stm32l476xx.h</a></li>
<li>SAI_xCR1_MONO_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8cd95ae102a9e7119e97ec3280d9a749">stm32l476xx.h</a></li>
<li>SAI_xCR1_MONO_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga874fbb5dd015d87bf4ddc9b84554a194">stm32l476xx.h</a></li>
<li>SAI_xCR1_NODIV&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga98132c4a713c61f232c51b5c5e73622d">stm32l476xx.h</a></li>
<li>SAI_xCR1_NODIV_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9f67f1090f09a579226e8e54a0423967">stm32l476xx.h</a></li>
<li>SAI_xCR1_NODIV_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4d3401f1d9c7ae944406aa82eef54993">stm32l476xx.h</a></li>
<li>SAI_xCR1_OUTDRIV&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3c79a642d52f20f97ab575f655b1ddea">stm32l476xx.h</a></li>
<li>SAI_xCR1_OUTDRIV_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga106626aa8411c5971efa5b6e3624fae8">stm32l476xx.h</a></li>
<li>SAI_xCR1_OUTDRIV_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8b4c6f43fb34aa01b72a7563f125efb7">stm32l476xx.h</a></li>
<li>SAI_xCR1_PRTCFG&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaf8432db16a815678078cb1ffbd31a6f">stm32l476xx.h</a></li>
<li>SAI_xCR1_PRTCFG_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa7d920226316389ecf03b9854ddf9755">stm32l476xx.h</a></li>
<li>SAI_xCR1_PRTCFG_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8714977ece0c80ddb952222a0923d81d">stm32l476xx.h</a></li>
<li>SAI_xCR1_PRTCFG_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa61c528ed530fec9d29caea0801c9471">stm32l476xx.h</a></li>
<li>SAI_xCR1_PRTCFG_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga39d7507ff3a66fb674245dce3a5dc28c">stm32l476xx.h</a></li>
<li>SAI_xCR1_SAIEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7916f81ebe07b5109b0ca405d41eb95b">stm32l476xx.h</a></li>
<li>SAI_xCR1_SAIEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6eca508bb68775d39b9c7882ddf6e329">stm32l476xx.h</a></li>
<li>SAI_xCR1_SAIEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga73f838a3809c0d0b3ba17f884b63e828">stm32l476xx.h</a></li>
<li>SAI_xCR1_SYNCEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0179f00f5bd962763b6425d930d449db">stm32l476xx.h</a></li>
<li>SAI_xCR1_SYNCEN_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab62d1d3571fbfe85bdaa913b2911856e">stm32l476xx.h</a></li>
<li>SAI_xCR1_SYNCEN_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad59a87c05a0e147d3ed2364ccf91b18b">stm32l476xx.h</a></li>
<li>SAI_xCR1_SYNCEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadf4c02b5747362be1f6cb43a13a195f3">stm32l476xx.h</a></li>
<li>SAI_xCR1_SYNCEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga45ab5cd8ab66ccb209ad39f11c4f7920">stm32l476xx.h</a></li>
<li>SAI_xCR2_COMP&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf8732274be296455ea01ac0b95232c4d">stm32l476xx.h</a></li>
<li>SAI_xCR2_COMP_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4e73ed73e3404aa41ae0edad8af036f8">stm32l476xx.h</a></li>
<li>SAI_xCR2_COMP_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga07d441ea4c041f91e4879a5b32278128">stm32l476xx.h</a></li>
<li>SAI_xCR2_COMP_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac3dd7923dfbd89cb44d9879c1359f522">stm32l476xx.h</a></li>
<li>SAI_xCR2_COMP_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga92c8e5d16da96f0418d7701d649fa5e2">stm32l476xx.h</a></li>
<li>SAI_xCR2_CPL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3a8f6db7fd5fe5f0e264fa6c184d02e1">stm32l476xx.h</a></li>
<li>SAI_xCR2_CPL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0c39ecaa057468ee1fad2365094ab81e">stm32l476xx.h</a></li>
<li>SAI_xCR2_CPL_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0d1547c8ec9103dba12ce7c3afed8656">stm32l476xx.h</a></li>
<li>SAI_xCR2_FFLUSH&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2baa86fa37d7709b06a04664a52be0a1">stm32l476xx.h</a></li>
<li>SAI_xCR2_FFLUSH_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacff96f0a1e53a70d90ec40732d61d6ae">stm32l476xx.h</a></li>
<li>SAI_xCR2_FFLUSH_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga01b046efbd9f1c0afcfd4a876f3b49ed">stm32l476xx.h</a></li>
<li>SAI_xCR2_FTH&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga713102e56f4bb8c7c942662c82d04463">stm32l476xx.h</a></li>
<li>SAI_xCR2_FTH_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa71082a8712881f93ee19875609c699a">stm32l476xx.h</a></li>
<li>SAI_xCR2_FTH_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gada48fb2897794cd0d5436909c9706046">stm32l476xx.h</a></li>
<li>SAI_xCR2_FTH_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6d5eb07982aa5bbfff3e392351ad7735">stm32l476xx.h</a></li>
<li>SAI_xCR2_FTH_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad40a81a34d00d587f50972ded31d0149">stm32l476xx.h</a></li>
<li>SAI_xCR2_FTH_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7308baa15f5832bc4df39bd2f039f2d5">stm32l476xx.h</a></li>
<li>SAI_xCR2_MUTE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga000d56139b0c8d823a8000c8c210b247">stm32l476xx.h</a></li>
<li>SAI_xCR2_MUTE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4fb7d3f1efe45598ee57465c7cbb2cb2">stm32l476xx.h</a></li>
<li>SAI_xCR2_MUTE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga24bdecec495cc7bf0eeddf307a841630">stm32l476xx.h</a></li>
<li>SAI_xCR2_MUTECNT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafeea35e023c198d82d24fa64ab3081d9">stm32l476xx.h</a></li>
<li>SAI_xCR2_MUTECNT_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga738aaa45d7140ea8adb69990c6b73f11">stm32l476xx.h</a></li>
<li>SAI_xCR2_MUTECNT_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8646398473c7b5d42ae6172796848562">stm32l476xx.h</a></li>
<li>SAI_xCR2_MUTECNT_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga008e089b87f5e7a0a63c565e1f59c206">stm32l476xx.h</a></li>
<li>SAI_xCR2_MUTECNT_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1271dbdafa65f001779fedc9c9320166">stm32l476xx.h</a></li>
<li>SAI_xCR2_MUTECNT_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga64fa52897b581b1d2f36a23027f74770">stm32l476xx.h</a></li>
<li>SAI_xCR2_MUTECNT_5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga296db2ad211b0c3b4330a4c3b1f0233f">stm32l476xx.h</a></li>
<li>SAI_xCR2_MUTECNT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaa1cbc4c7a73e43a210179d0c78911e5">stm32l476xx.h</a></li>
<li>SAI_xCR2_MUTECNT_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa43b6df753976ea14ca446ec5997ad3e">stm32l476xx.h</a></li>
<li>SAI_xCR2_MUTEVAL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5ba4ba2073e0737d432aeca306cc47e2">stm32l476xx.h</a></li>
<li>SAI_xCR2_MUTEVAL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga619f2e0d05d31d7500c5f9f1311a5c34">stm32l476xx.h</a></li>
<li>SAI_xCR2_MUTEVAL_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga86de0332373fa2b288918c59d0e9d5f5">stm32l476xx.h</a></li>
<li>SAI_xCR2_TRIS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabb67ecd983af1e4f8c9a5935c013752d">stm32l476xx.h</a></li>
<li>SAI_xCR2_TRIS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadf6efc5e456fdef347eb5b4a628f2cce">stm32l476xx.h</a></li>
<li>SAI_xCR2_TRIS_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2361eefcba48c35563a265c3d83945f7">stm32l476xx.h</a></li>
<li>SAI_xDR_DATA&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa01089cc7783e04655bd5cfbf25c6f52">stm32l476xx.h</a></li>
<li>SAI_xDR_DATA_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2f238903828ee3057a5e83c564e99323">stm32l476xx.h</a></li>
<li>SAI_xDR_DATA_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadac86ca0458b8f569e8fe86e8889b73b">stm32l476xx.h</a></li>
<li>SAI_xFRCR_FRL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7145cd48fe5f1135082db1dd5bab5697">stm32l476xx.h</a></li>
<li>SAI_xFRCR_FRL_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabeeb587d1dd769e9dba21d96c15b0a5d">stm32l476xx.h</a></li>
<li>SAI_xFRCR_FRL_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad0c5bdfa2777ca5890798d7aaf7067b9">stm32l476xx.h</a></li>
<li>SAI_xFRCR_FRL_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8e705e32fff1ba410938636af8b5bc38">stm32l476xx.h</a></li>
<li>SAI_xFRCR_FRL_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad568d991beac0d0f1970ec66731c974b">stm32l476xx.h</a></li>
<li>SAI_xFRCR_FRL_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1c72db15f0f18329f497d1809be47298">stm32l476xx.h</a></li>
<li>SAI_xFRCR_FRL_5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4ef47f5def6ac6f7e18c52349e427a0a">stm32l476xx.h</a></li>
<li>SAI_xFRCR_FRL_6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga37e4b5d4429a6b6558bf92565a16de6a">stm32l476xx.h</a></li>
<li>SAI_xFRCR_FRL_7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9a63a0bbb35ceb0fedbd1f32c0205544">stm32l476xx.h</a></li>
<li>SAI_xFRCR_FRL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9d6ce2796117236185a5b2b438a63bd5">stm32l476xx.h</a></li>
<li>SAI_xFRCR_FRL_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga671ddc336838bcc5342bbb1014b4e3e9">stm32l476xx.h</a></li>
<li>SAI_xFRCR_FSALL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad5da4d6d92e108bac869ca37a1d9510c">stm32l476xx.h</a></li>
<li>SAI_xFRCR_FSALL_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8a6c7e235ee451ed574092b0ceb974e1">stm32l476xx.h</a></li>
<li>SAI_xFRCR_FSALL_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3a74c00e149382365fa40c1fe4535794">stm32l476xx.h</a></li>
<li>SAI_xFRCR_FSALL_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad3a7f33c72264a5adeb95cb02e413601">stm32l476xx.h</a></li>
<li>SAI_xFRCR_FSALL_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga12a31862f1e9c31bf35e35eea8920f38">stm32l476xx.h</a></li>
<li>SAI_xFRCR_FSALL_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2dcbbf60f36e99c371327f02a9d151ae">stm32l476xx.h</a></li>
<li>SAI_xFRCR_FSALL_5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga520f01c1d1fa3f61c3b1acb5864cd6aa">stm32l476xx.h</a></li>
<li>SAI_xFRCR_FSALL_6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga523a1caf60b37eb9cc56f19e7d0dd91a">stm32l476xx.h</a></li>
<li>SAI_xFRCR_FSALL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1c7018a5b8b4675c935bcff34b09112d">stm32l476xx.h</a></li>
<li>SAI_xFRCR_FSALL_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6f66607de70c6d42ee28d41dd26e05a7">stm32l476xx.h</a></li>
<li>SAI_xFRCR_FSDEF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7b9e1700cf196e3dec87c1362023ca29">stm32l476xx.h</a></li>
<li>SAI_xFRCR_FSDEF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa196b6a2d38399d7609dc00d616d1df8">stm32l476xx.h</a></li>
<li>SAI_xFRCR_FSDEF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga73c0a0aae5d93cc0355713b0015f5ad5">stm32l476xx.h</a></li>
<li>SAI_xFRCR_FSOFF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga250708d79ab12828bb6388390790a406">stm32l476xx.h</a></li>
<li>SAI_xFRCR_FSOFF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7d9f50db25a669948f7ce3fb922fb281">stm32l476xx.h</a></li>
<li>SAI_xFRCR_FSOFF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac24290bd00c42cc6f6c039a410f6d477">stm32l476xx.h</a></li>
<li>SAI_xFRCR_FSPOL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga01e8613bc470ec537f6ee8e93bf06324">stm32l476xx.h</a></li>
<li>SAI_xFRCR_FSPOL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabd52ffc70b461802914f63872ba9b818">stm32l476xx.h</a></li>
<li>SAI_xFRCR_FSPOL_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga373cdc809717eb659d260bd5c96052ae">stm32l476xx.h</a></li>
<li>SAI_xIMR_AFSDETIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5aef4af228a1ce820c6d83615aa5cd5c">stm32l476xx.h</a></li>
<li>SAI_xIMR_AFSDETIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga339fb62c537f4287f9f2d89b5c847ddf">stm32l476xx.h</a></li>
<li>SAI_xIMR_AFSDETIE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac5cc1957ee125656d1b8aa7ae64319fd">stm32l476xx.h</a></li>
<li>SAI_xIMR_CNRDYIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga16c51a8eacd28e521cf3da6d3a427a32">stm32l476xx.h</a></li>
<li>SAI_xIMR_CNRDYIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7af01186ba392eafd14821bd46230fe7">stm32l476xx.h</a></li>
<li>SAI_xIMR_CNRDYIE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae86a46345bc3f11ddb1eafafd3420e1f">stm32l476xx.h</a></li>
<li>SAI_xIMR_FREQIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae0ddbd32ec7f069219827247614454f9">stm32l476xx.h</a></li>
<li>SAI_xIMR_FREQIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2c7dbd857d1a5b9c88784aca909afc08">stm32l476xx.h</a></li>
<li>SAI_xIMR_FREQIE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae7b4fd326dddabe81176f56b1cabcb64">stm32l476xx.h</a></li>
<li>SAI_xIMR_LFSDETIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1ac59347c7f574af79b586a793b2160f">stm32l476xx.h</a></li>
<li>SAI_xIMR_LFSDETIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf94fce570eda325f7d87e569e83066a7">stm32l476xx.h</a></li>
<li>SAI_xIMR_LFSDETIE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6b7908758af62d57364f6fc6e1610daa">stm32l476xx.h</a></li>
<li>SAI_xIMR_MUTEDETIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga86d1812361eb7081a60d575fbc1c664e">stm32l476xx.h</a></li>
<li>SAI_xIMR_MUTEDETIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga026858e17c0efd7ad04e831b042834b4">stm32l476xx.h</a></li>
<li>SAI_xIMR_MUTEDETIE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga00739139ca3f5f71d22e22d1978685ad">stm32l476xx.h</a></li>
<li>SAI_xIMR_OVRUDRIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga19cf98322a8a9297bf189674085a3c4d">stm32l476xx.h</a></li>
<li>SAI_xIMR_OVRUDRIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf65abc8ca7397bba3e07784810672867">stm32l476xx.h</a></li>
<li>SAI_xIMR_OVRUDRIE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacf2e78cd3ffbb21948cad54c3c972918">stm32l476xx.h</a></li>
<li>SAI_xIMR_WCKCFGIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4bce2334c9381068661356c84b947507">stm32l476xx.h</a></li>
<li>SAI_xIMR_WCKCFGIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2bfd2169a8c13e6f15fe1a132225b95b">stm32l476xx.h</a></li>
<li>SAI_xIMR_WCKCFGIE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga95f837d23af2d53f4e3d898022802042">stm32l476xx.h</a></li>
<li>SAI_xSLOTR_FBOFF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae7765ebf87061237afaa5995af169e52">stm32l476xx.h</a></li>
<li>SAI_xSLOTR_FBOFF_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7b408483c0ead128ebc644ae18f56640">stm32l476xx.h</a></li>
<li>SAI_xSLOTR_FBOFF_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0bccac768ad131f506077eb62bae5735">stm32l476xx.h</a></li>
<li>SAI_xSLOTR_FBOFF_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3bd460f33d3668f3ff845d5bcdb09d1a">stm32l476xx.h</a></li>
<li>SAI_xSLOTR_FBOFF_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga49d37e327ea19b508974044944370f67">stm32l476xx.h</a></li>
<li>SAI_xSLOTR_FBOFF_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad4dc62365e1f26821a794a1d6d445e65">stm32l476xx.h</a></li>
<li>SAI_xSLOTR_FBOFF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2f6d036ba3f7e36c803c71a2a79672d6">stm32l476xx.h</a></li>
<li>SAI_xSLOTR_FBOFF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf111e482844178a173a8f41b525169d5">stm32l476xx.h</a></li>
<li>SAI_xSLOTR_NBSLOT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga17cb9f8174d764be83e5317d3e1035d7">stm32l476xx.h</a></li>
<li>SAI_xSLOTR_NBSLOT_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6e4da866d6d37aa5bf683719627e987d">stm32l476xx.h</a></li>
<li>SAI_xSLOTR_NBSLOT_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6fa38bb50c74d9be58506d6254fcb9eb">stm32l476xx.h</a></li>
<li>SAI_xSLOTR_NBSLOT_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6583a05ab1fb085bd3a8efb549a66cd0">stm32l476xx.h</a></li>
<li>SAI_xSLOTR_NBSLOT_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadbba380cbd21b4a615f3e3c6f5787f5b">stm32l476xx.h</a></li>
<li>SAI_xSLOTR_NBSLOT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf7d4d243f58aa0f58500eeb7452f0bb1">stm32l476xx.h</a></li>
<li>SAI_xSLOTR_NBSLOT_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6264dd73058c7bd40fd3950df82b7df">stm32l476xx.h</a></li>
<li>SAI_xSLOTR_SLOTEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac3be5abc4ae85eb99423ad87c2742813">stm32l476xx.h</a></li>
<li>SAI_xSLOTR_SLOTEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga517cf20ca5da6d17ec05b9e5049758c8">stm32l476xx.h</a></li>
<li>SAI_xSLOTR_SLOTEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaf498ab7e7454c5b9f7abee8c64b2c14">stm32l476xx.h</a></li>
<li>SAI_xSLOTR_SLOTSZ&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5d5a75af6a1bddfb90900eb32a954b79">stm32l476xx.h</a></li>
<li>SAI_xSLOTR_SLOTSZ_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab43df0af67bd0155111e18bcecbdf7ad">stm32l476xx.h</a></li>
<li>SAI_xSLOTR_SLOTSZ_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf84f10c4f64d886eed350d7227f112a2">stm32l476xx.h</a></li>
<li>SAI_xSLOTR_SLOTSZ_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf70a983dcea1fe337fec2bf4021507ac">stm32l476xx.h</a></li>
<li>SAI_xSLOTR_SLOTSZ_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab87ba057e4b77973dfaaef2c9800cec9">stm32l476xx.h</a></li>
<li>SAI_xSR_AFSDET&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5acc2e10428061bed46dc98ae7aa7f31">stm32l476xx.h</a></li>
<li>SAI_xSR_AFSDET_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa1e59c0b337ca328c2762652b846ba48">stm32l476xx.h</a></li>
<li>SAI_xSR_AFSDET_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c6237fcdbf69fad41aedf9d1d967db8">stm32l476xx.h</a></li>
<li>SAI_xSR_CNRDY&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga59176cbf38a7bf9913215ca9cc716da7">stm32l476xx.h</a></li>
<li>SAI_xSR_CNRDY_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3e66797308c7eab1cacda93d61b1ebe6">stm32l476xx.h</a></li>
<li>SAI_xSR_CNRDY_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae3e61bf4fe0792b8202813e9d6a287b3">stm32l476xx.h</a></li>
<li>SAI_xSR_FLVL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga59818375f1cff9c6f6f7236282786e05">stm32l476xx.h</a></li>
<li>SAI_xSR_FLVL_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga997ab54aae94ba235453fdfabd9d87ce">stm32l476xx.h</a></li>
<li>SAI_xSR_FLVL_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga506ef457d3e6a1b29c0d2d823574d30a">stm32l476xx.h</a></li>
<li>SAI_xSR_FLVL_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga09ba36509d0ee8a339bd65002529fe5d">stm32l476xx.h</a></li>
<li>SAI_xSR_FLVL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7e049ae91d8dbee879191ddab9b6d283">stm32l476xx.h</a></li>
<li>SAI_xSR_FLVL_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabe9ca0c37e9f00235f427c42ac9eae92">stm32l476xx.h</a></li>
<li>SAI_xSR_FREQ&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab5530f57526edd6dc0d2774042f8f5cc">stm32l476xx.h</a></li>
<li>SAI_xSR_FREQ_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1520380c57359677cdecbd5821749707">stm32l476xx.h</a></li>
<li>SAI_xSR_FREQ_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga492bf9618fda55168531c4ff2fca062f">stm32l476xx.h</a></li>
<li>SAI_xSR_LFSDET&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa2d45adbe2be27461e25ecbf736e0500">stm32l476xx.h</a></li>
<li>SAI_xSR_LFSDET_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0075c459d115ed3ee6e6085209179cf7">stm32l476xx.h</a></li>
<li>SAI_xSR_LFSDET_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2653be68c22c491c00d43ba084432e37">stm32l476xx.h</a></li>
<li>SAI_xSR_MUTEDET&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga92f97a8a22c3301d76e3704fb70d1234">stm32l476xx.h</a></li>
<li>SAI_xSR_MUTEDET_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga78f2790587c0d4cf75f370439ad149e2">stm32l476xx.h</a></li>
<li>SAI_xSR_MUTEDET_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2c77b2c24af600d1ef937b142f3916f0">stm32l476xx.h</a></li>
<li>SAI_xSR_OVRUDR&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac935e26343913d548d1fa4a1d53d37df">stm32l476xx.h</a></li>
<li>SAI_xSR_OVRUDR_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae93f1eec99b3a94d70572bfd2954baf3">stm32l476xx.h</a></li>
<li>SAI_xSR_OVRUDR_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6086f9aaa09a16f7289f24e15d0f0d0b">stm32l476xx.h</a></li>
<li>SAI_xSR_WCKCFG&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac85199d384ead397bc7e5874b948e798">stm32l476xx.h</a></li>
<li>SAI_xSR_WCKCFG_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae95859114172ea9c219fcb679529a77e">stm32l476xx.h</a></li>
<li>SAI_xSR_WCKCFG_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7f719c4770f3800eabde9fb910f8724f">stm32l476xx.h</a></li>
<li>SCB&#160;:&#160;<a class="el" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">core_cm4.h</a></li>
<li>SCB_AIRCR_ENDIANESS_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#ga2f571f93d3d4a6eac9a3040756d3d951">core_cm4.h</a></li>
<li>SCB_AIRCR_ENDIANESS_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#gad31dec98fbc0d33ace63cb1f1a927923">core_cm4.h</a></li>
<li>SCB_AIRCR_PRIGROUP_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#ga8be60fff03f48d0d345868060dc6dae7">core_cm4.h</a></li>
<li>SCB_AIRCR_PRIGROUP_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#gaca155deccdeca0f2c76b8100d24196c8">core_cm4.h</a></li>
<li>SCB_AIRCR_SYSRESETREQ_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#gaae1181119559a5bd36e62afa373fa720">core_cm4.h</a></li>
<li>SCB_AIRCR_SYSRESETREQ_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#gaffb2737eca1eac0fc1c282a76a40953c">core_cm4.h</a></li>
<li>SCB_AIRCR_VECTCLRACTIVE_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#ga212c5ab1c1c82c807d30d2307aa8d218">core_cm4.h</a></li>
<li>SCB_AIRCR_VECTCLRACTIVE_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#gaa30a12e892bb696e61626d71359a9029">core_cm4.h</a></li>
<li>SCB_AIRCR_VECTKEY_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#ga90c7cf0c490e7ae55f9503a7fda1dd22">core_cm4.h</a></li>
<li>SCB_AIRCR_VECTKEY_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#gaaa27c0ba600bf82c3da08c748845b640">core_cm4.h</a></li>
<li>SCB_AIRCR_VECTKEYSTAT_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#gabacedaefeefc73d666bbe59ece904493">core_cm4.h</a></li>
<li>SCB_AIRCR_VECTKEYSTAT_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#gaec404750ff5ca07f499a3c06b62051ef">core_cm4.h</a></li>
<li>SCB_AIRCR_VECTRESET_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#ga3006e31968bb9725e7b4ee0784d99f7f">core_cm4.h</a></li>
<li>SCB_AIRCR_VECTRESET_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#ga0d483d9569cd9d1b46ec0d171b1f18d8">core_cm4.h</a></li>
<li>SCB_BASE&#160;:&#160;<a class="el" href="group___c_m_s_i_s__core__base.html#gad55a7ddb8d4b2398b0c1cfec76c0d9fd">core_cm4.h</a></li>
<li>SCB_CCR_BFHFNMIGN_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#ga89a28cc31cfc7d52d9d7a8fcc69c7eac">core_cm4.h</a></li>
<li>SCB_CCR_BFHFNMIGN_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#ga4010a4f9e2a745af1b58abe1f791ebbf">core_cm4.h</a></li>
<li>SCB_CCR_DIV_0_TRP_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#gabb9aeac71b3abd8586d0297070f61dcb">core_cm4.h</a></li>
<li>SCB_CCR_DIV_0_TRP_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#gac8d512998bb8cd9333fb7627ddf59bba">core_cm4.h</a></li>
<li>SCB_CCR_NONBASETHRDENA_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#gafe0f6be81b35d72d0736a0a1e3b4fbb3">core_cm4.h</a></li>
<li>SCB_CCR_NONBASETHRDENA_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#gab4615f7deb07386350365b10240a3c83">core_cm4.h</a></li>
<li>SCB_CCR_STKALIGN_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#ga33cf22d3d46af158a03aad25ddea1bcb">core_cm4.h</a></li>
<li>SCB_CCR_STKALIGN_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#gac2d20a250960a432cc74da59d20e2f86">core_cm4.h</a></li>
<li>SCB_CCR_UNALIGN_TRP_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#ga68c96ad594af70c007923979085c99e0">core_cm4.h</a></li>
<li>SCB_CCR_UNALIGN_TRP_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#gac4e4928b864ea10fc24dbbc57d976229">core_cm4.h</a></li>
<li>SCB_CCR_USERSETMPEND_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#ga4cf59b6343ca962c80e1885710da90aa">core_cm4.h</a></li>
<li>SCB_CCR_USERSETMPEND_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#ga789e41f45f59a8cd455fd59fa7652e5e">core_cm4.h</a></li>
<li>SCB_CFSR_BFARVALID_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#ga56dd2218996bebbf2a38180ae6f9fcf7">core_cm4.h</a></li>
<li>SCB_CFSR_BFARVALID_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#ga1cdff62f1f5730c14c809fef9009bfbb">core_cm4.h</a></li>
<li>SCB_CFSR_BUSFAULTSR_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#ga26dc1ddfdc37a6b92597a6f7e498c1d6">core_cm4.h</a></li>
<li>SCB_CFSR_BUSFAULTSR_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#ga555a24f4f57d199f91d1d1ab7c8c3c8a">core_cm4.h</a></li>
<li>SCB_CFSR_DACCVIOL_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#gacd585d5b620c175f80dd99aecbe42bcf">core_cm4.h</a></li>
<li>SCB_CFSR_DACCVIOL_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#gaa9c22daf6e72e64259673b55ae095725">core_cm4.h</a></li>
<li>SCB_CFSR_DIVBYZERO_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#ga9d91a0850b4962ad1335b2eadac6777e">core_cm4.h</a></li>
<li>SCB_CFSR_DIVBYZERO_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#gaa8fc61d57be3e94db000367f521aa1fc">core_cm4.h</a></li>
<li>SCB_CFSR_IACCVIOL_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#gac0a8e6525cd6c610f05d99640b40e6b7">core_cm4.h</a></li>
<li>SCB_CFSR_IACCVIOL_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#ga964f0465dfaca775e31db26e50f395d5">core_cm4.h</a></li>
<li>SCB_CFSR_IBUSERR_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#ga2a0907c95aabc4b9d77c3e28d14a717f">core_cm4.h</a></li>
<li>SCB_CFSR_IBUSERR_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#gad01f4e7c1daa67e2ca8eb4411fd80df4">core_cm4.h</a></li>
<li>SCB_CFSR_IMPRECISERR_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#ga6e6b3b643e1c2e14c96f10b42d59fc64">core_cm4.h</a></li>
<li>SCB_CFSR_IMPRECISERR_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#gaec426f59eb8d75acd48b32953ac154f5">core_cm4.h</a></li>
<li>SCB_CFSR_INVPC_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#gafd7f0192bfedbde5d313fe7e637f55f1">core_cm4.h</a></li>
<li>SCB_CFSR_INVPC_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#ga526d3cebe0e96962941e5e3a729307c2">core_cm4.h</a></li>
<li>SCB_CFSR_INVSTATE_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#ga8088a459ac3900a43a54f5cd4252484d">core_cm4.h</a></li>
<li>SCB_CFSR_INVSTATE_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#ga85ecc14a387d790129e9a3fb1312407a">core_cm4.h</a></li>
<li>SCB_CFSR_LSPERR_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#ga8af8c68915f63358325fb4ebc5d7acc1">core_cm4.h</a></li>
<li>SCB_CFSR_LSPERR_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#gaf9b4a695a4f8d14a17be613423ef30e1">core_cm4.h</a></li>
<li>SCB_CFSR_MEMFAULTSR_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#gad46716159a3808c9e7da22067d6bec98">core_cm4.h</a></li>
<li>SCB_CFSR_MEMFAULTSR_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#ga91f41491cec5b5acca3fbc94efbd799e">core_cm4.h</a></li>
<li>SCB_CFSR_MLSPERR_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#gac0602ef4ef443ef6ccb1f24d6886661a">core_cm4.h</a></li>
<li>SCB_CFSR_MLSPERR_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#ga1390a486a538d1bb8e9661b678e88e39">core_cm4.h</a></li>
<li>SCB_CFSR_MMARVALID_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#ga33f17b24b05b0405de908ce185bef5c3">core_cm4.h</a></li>
<li>SCB_CFSR_MMARVALID_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#gaf9a595a3a8e0171473d486b490669165">core_cm4.h</a></li>
<li>SCB_CFSR_MSTKERR_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#ga30331822fa13db8ee288173cfbcbbf72">core_cm4.h</a></li>
<li>SCB_CFSR_MSTKERR_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#ga76517c60f54396e7cf075876e8af7a62">core_cm4.h</a></li>
<li>SCB_CFSR_MUNSTKERR_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#ga2d77850270c5ca96e63e456315609876">core_cm4.h</a></li>
<li>SCB_CFSR_MUNSTKERR_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#ga9e5bd9bcd654e271a3e78c5c0a39444d">core_cm4.h</a></li>
<li>SCB_CFSR_NOCP_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#ga6cbafe22a9550ca20427cd7e2f2bed7f">core_cm4.h</a></li>
<li>SCB_CFSR_NOCP_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#ga769b841a38d4e7b8c5e7e74cf0455754">core_cm4.h</a></li>
<li>SCB_CFSR_PRECISERR_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#gad8fc0d1f80364470e52d3dcf941f38cc">core_cm4.h</a></li>
<li>SCB_CFSR_PRECISERR_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#gaf4744e87d7f6eddbff803977901d6ad0">core_cm4.h</a></li>
<li>SCB_CFSR_STKERR_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#ga77076fdfa5941327d4d8f0cb99653872">core_cm4.h</a></li>
<li>SCB_CFSR_STKERR_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#ga62a8fe875fb6cc28e0e36ddf27d81a8f">core_cm4.h</a></li>
<li>SCB_CFSR_UNALIGNED_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#gac7d2aa508a08a2cab97aa8683c87d125">core_cm4.h</a></li>
<li>SCB_CFSR_UNALIGNED_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#ga8836da99a7e569d7a5a79ab4eaa85690">core_cm4.h</a></li>
<li>SCB_CFSR_UNDEFINSTR_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#ga96e201c8da2bd76df35e184f31b89f1e">core_cm4.h</a></li>
<li>SCB_CFSR_UNDEFINSTR_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#ga28219a6a1ae6b6118ffd1682c362c63d">core_cm4.h</a></li>
<li>SCB_CFSR_UNSTKERR_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#ga2dfce5c289681884651f92377d09380e">core_cm4.h</a></li>
<li>SCB_CFSR_UNSTKERR_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#ga7f70b590d3d8f11145e4ff20f7c9f3e8">core_cm4.h</a></li>
<li>SCB_CFSR_USGFAULTSR_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#ga565807b1a3f31891f1f967d0fa30d03f">core_cm4.h</a></li>
<li>SCB_CFSR_USGFAULTSR_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#gac8e4197b295c8560e68e2d71285c7879">core_cm4.h</a></li>
<li>SCB_CPUID_ARCHITECTURE_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#gafae4a1f27a927338ae9dc51a0e146213">core_cm4.h</a></li>
<li>SCB_CPUID_ARCHITECTURE_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#gaf8b3236b08fb8e840efb682645fb0e98">core_cm4.h</a></li>
<li>SCB_CPUID_IMPLEMENTER_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#ga0932b31faafd47656a03ced75a31d99b">core_cm4.h</a></li>
<li>SCB_CPUID_IMPLEMENTER_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#ga58686b88f94f789d4e6f429fe1ff58cf">core_cm4.h</a></li>
<li>SCB_CPUID_PARTNO_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#ga98e581423ca016680c238c469aba546d">core_cm4.h</a></li>
<li>SCB_CPUID_PARTNO_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#ga705f68eaa9afb042ca2407dc4e4629ac">core_cm4.h</a></li>
<li>SCB_CPUID_REVISION_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#ga2ec0448b6483f77e7f5d08b4b81d85df">core_cm4.h</a></li>
<li>SCB_CPUID_REVISION_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#ga3c3d9071e574de11fb27ba57034838b1">core_cm4.h</a></li>
<li>SCB_CPUID_VARIANT_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#gad358dfbd04300afc1824329d128b99e8">core_cm4.h</a></li>
<li>SCB_CPUID_VARIANT_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#ga104462bd0815391b4044a70bd15d3a71">core_cm4.h</a></li>
<li>SCB_DFSR_BKPT_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#ga609edf8f50bc49adb51ae28bcecefe1f">core_cm4.h</a></li>
<li>SCB_DFSR_BKPT_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#gaf28fdce48655f0dcefb383aebf26b050">core_cm4.h</a></li>
<li>SCB_DFSR_DWTTRAP_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#ga3f7384b8a761704655fd45396a305663">core_cm4.h</a></li>
<li>SCB_DFSR_DWTTRAP_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#gaccf82364c6d0ed7206f1084277b7cc61">core_cm4.h</a></li>
<li>SCB_DFSR_EXTERNAL_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#ga3cba2ec1f588ce0b10b191d6b0d23399">core_cm4.h</a></li>
<li>SCB_DFSR_EXTERNAL_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#ga13f502fb5ac673df9c287488c40b0c1d">core_cm4.h</a></li>
<li>SCB_DFSR_HALTED_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#ga200bcf918d57443b5e29e8ce552e4bdf">core_cm4.h</a></li>
<li>SCB_DFSR_HALTED_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#gaef4ec28427f9f88ac70a13ae4e541378">core_cm4.h</a></li>
<li>SCB_DFSR_VCATCH_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#gacbb931575c07b324ec793775b7c44d05">core_cm4.h</a></li>
<li>SCB_DFSR_VCATCH_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#gad02d3eaf062ac184c18a7889c9b6de57">core_cm4.h</a></li>
<li>SCB_HFSR_DEBUGEVT_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#gababd60e94756bb33929d5e6f25d8dba3">core_cm4.h</a></li>
<li>SCB_HFSR_DEBUGEVT_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#ga300c90cfb7b35c82b4d44ad16c757ffb">core_cm4.h</a></li>
<li>SCB_HFSR_FORCED_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#ga6560d97ed043bc01152a7247bafa3157">core_cm4.h</a></li>
<li>SCB_HFSR_FORCED_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#gab361e54183a378474cb419ae2a55d6f4">core_cm4.h</a></li>
<li>SCB_HFSR_VECTTBL_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#gaac5e289211d0a63fe879a9691cb9e1a9">core_cm4.h</a></li>
<li>SCB_HFSR_VECTTBL_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#ga77993da8de35adea7bda6a4475f036ab">core_cm4.h</a></li>
<li>SCB_ICSR_ISRPENDING_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#ga056d74fd538e5d36d3be1f28d399c877">core_cm4.h</a></li>
<li>SCB_ICSR_ISRPENDING_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#ga10749d92b9b744094b845c2eb46d4319">core_cm4.h</a></li>
<li>SCB_ICSR_ISRPREEMPT_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#gaa966600396290808d596fe96e92ca2b5">core_cm4.h</a></li>
<li>SCB_ICSR_ISRPREEMPT_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#ga11cb5b1f9ce167b81f31787a77e575df">core_cm4.h</a></li>
<li>SCB_ICSR_NMIPENDSET_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#ga340e3f79e9c3607dee9f2c048b6b22e8">core_cm4.h</a></li>
<li>SCB_ICSR_NMIPENDSET_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#ga750d4b52624a46d71356db4ea769573b">core_cm4.h</a></li>
<li>SCB_ICSR_PENDSTCLR_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#gab241827d2a793269d8cd99b9b28c2157">core_cm4.h</a></li>
<li>SCB_ICSR_PENDSTCLR_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#gadbe25e4b333ece1341beb1a740168fdc">core_cm4.h</a></li>
<li>SCB_ICSR_PENDSTSET_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#ga7325b61ea0ec323ef2d5c893b112e546">core_cm4.h</a></li>
<li>SCB_ICSR_PENDSTSET_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#ga9dbb3358c6167c9c3f85661b90fb2794">core_cm4.h</a></li>
<li>SCB_ICSR_PENDSVCLR_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#ga4a901ace381d3c1c74ac82b22fae2e1e">core_cm4.h</a></li>
<li>SCB_ICSR_PENDSVCLR_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#gae218d9022288f89faf57187c4d542ecd">core_cm4.h</a></li>
<li>SCB_ICSR_PENDSVSET_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#ga1e40d93efb402763c8c00ddcc56724ff">core_cm4.h</a></li>
<li>SCB_ICSR_PENDSVSET_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#gab5ded23d2ab1d5ff7cc7ce746205e9fe">core_cm4.h</a></li>
<li>SCB_ICSR_RETTOBASE_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#gaca6fc3f79bb550f64fd7df782ed4a5f6">core_cm4.h</a></li>
<li>SCB_ICSR_RETTOBASE_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#ga403d154200242629e6d2764bfc12a7ec">core_cm4.h</a></li>
<li>SCB_ICSR_VECTACTIVE_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#ga5533791a4ecf1b9301c883047b3e8396">core_cm4.h</a></li>
<li>SCB_ICSR_VECTACTIVE_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#gae4f602c7c5c895d5fb687b71b0979fc3">core_cm4.h</a></li>
<li>SCB_ICSR_VECTPENDING_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#gacb6992e7c7ddc27a370f62878a21ef72">core_cm4.h</a></li>
<li>SCB_ICSR_VECTPENDING_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#gada60c92bf88d6fd21a8f49efa4a127b8">core_cm4.h</a></li>
<li>SCB_SCR_SEVONPEND_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#gafb98656644a14342e467505f69a997c9">core_cm4.h</a></li>
<li>SCB_SCR_SEVONPEND_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#ga3bddcec40aeaf3d3a998446100fa0e44">core_cm4.h</a></li>
<li>SCB_SCR_SLEEPDEEP_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#ga77c06a69c63f4b3f6ec1032e911e18e7">core_cm4.h</a></li>
<li>SCB_SCR_SLEEPDEEP_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#gab304f6258ec03bd9a6e7a360515c3cfe">core_cm4.h</a></li>
<li>SCB_SCR_SLEEPONEXIT_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#ga50a243e317b9a70781b02758d45b05ee">core_cm4.h</a></li>
<li>SCB_SCR_SLEEPONEXIT_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#ga3680a15114d7fdc1e25043b881308fe9">core_cm4.h</a></li>
<li>SCB_SHCSR_BUSFAULTACT_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#ga9d7a8b1054b655ad08d85c3c535d4f73">core_cm4.h</a></li>
<li>SCB_SHCSR_BUSFAULTACT_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#gaf272760f2df9ecdd8a5fbbd65c0b767a">core_cm4.h</a></li>
<li>SCB_SHCSR_BUSFAULTENA_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#ga43e8cbe619c9980e0d1aacc85d9b9e47">core_cm4.h</a></li>
<li>SCB_SHCSR_BUSFAULTENA_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#ga3d32edbe4a5c0335f808cfc19ec7e844">core_cm4.h</a></li>
<li>SCB_SHCSR_BUSFAULTPENDED_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#ga677c23749c4d348f30fb471d1223e783">core_cm4.h</a></li>
<li>SCB_SHCSR_BUSFAULTPENDED_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#gaa22551e24a72b65f1e817f7ab462203b">core_cm4.h</a></li>
<li>SCB_SHCSR_MEMFAULTACT_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#ga9147fd4e1b12394ae26eadf900a023a3">core_cm4.h</a></li>
<li>SCB_SHCSR_MEMFAULTACT_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#ga7c856f79a75dcc1d1517b19a67691803">core_cm4.h</a></li>
<li>SCB_SHCSR_MEMFAULTENA_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#gaf084424fa1f69bea36a1c44899d83d17">core_cm4.h</a></li>
<li>SCB_SHCSR_MEMFAULTENA_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#ga685b4564a8760b4506f14ec4307b7251">core_cm4.h</a></li>
<li>SCB_SHCSR_MEMFAULTPENDED_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#ga9abc6c2e395f9e5af4ce05fc420fb04c">core_cm4.h</a></li>
<li>SCB_SHCSR_MEMFAULTPENDED_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#gaceb60fe2d8a8cb17fcd1c1f6b5aa924f">core_cm4.h</a></li>
<li>SCB_SHCSR_MONITORACT_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#gaad09b4bc36e9bccccc2e110d20b16e1a">core_cm4.h</a></li>
<li>SCB_SHCSR_MONITORACT_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#ga8b71cf4c61803752a41c96deb00d26af">core_cm4.h</a></li>
<li>SCB_SHCSR_PENDSVACT_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#gae0e837241a515d4cbadaaae1faa8e039">core_cm4.h</a></li>
<li>SCB_SHCSR_PENDSVACT_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#ga9b9fa69ce4c5ce7fe0861dbccfb15939">core_cm4.h</a></li>
<li>SCB_SHCSR_SVCALLACT_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#ga634c0f69a233475289023ae5cb158fdf">core_cm4.h</a></li>
<li>SCB_SHCSR_SVCALLACT_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#ga977f5176be2bc8b123873861b38bc02f">core_cm4.h</a></li>
<li>SCB_SHCSR_SVCALLPENDED_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#ga6095a7acfbad66f52822b1392be88652">core_cm4.h</a></li>
<li>SCB_SHCSR_SVCALLPENDED_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#ga2f93ec9b243f94cdd3e94b8f0bf43641">core_cm4.h</a></li>
<li>SCB_SHCSR_SYSTICKACT_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#gafef530088dc6d6bfc9f1893d52853684">core_cm4.h</a></li>
<li>SCB_SHCSR_SYSTICKACT_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#gaec9ca3b1213c49e2442373445e1697de">core_cm4.h</a></li>
<li>SCB_SHCSR_USGFAULTACT_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#gab3166103b5a5f7931d0df90949c47dfe">core_cm4.h</a></li>
<li>SCB_SHCSR_USGFAULTACT_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#gae06f54f5081f01ed3f6824e451ad3656">core_cm4.h</a></li>
<li>SCB_SHCSR_USGFAULTENA_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#ga056fb6be590857bbc029bed48b21dd79">core_cm4.h</a></li>
<li>SCB_SHCSR_USGFAULTENA_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#gae71949507636fda388ec11d5c2d30b52">core_cm4.h</a></li>
<li>SCB_SHCSR_USGFAULTPENDED_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#ga122b4f732732010895e438803a29d3cc">core_cm4.h</a></li>
<li>SCB_SHCSR_USGFAULTPENDED_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#ga3cf03acf1fdc2edc3b047ddd47ebbf87">core_cm4.h</a></li>
<li>SCB_VTOR_TBLOFF_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#ga75e395ed74042923e8c93edf50f0996c">core_cm4.h</a></li>
<li>SCB_VTOR_TBLOFF_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_c_b.html#gac6a55451ddd38bffcff5a211d29cea78">core_cm4.h</a></li>
<li>SCnSCB&#160;:&#160;<a class="el" href="group___c_m_s_i_s__core__base.html#ga9fe0cd2eef83a8adad94490d9ecca63f">core_cm4.h</a></li>
<li>SCnSCB_ACTLR_DISDEFWBUF_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_cn_s_c_b.html#ga6cda7b7219232a008ec52cc8e89d5d08">core_cm4.h</a></li>
<li>SCnSCB_ACTLR_DISDEFWBUF_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_cn_s_c_b.html#gafa2eb37493c0f8dae77cde81ecf80f77">core_cm4.h</a></li>
<li>SCnSCB_ACTLR_DISFOLD_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_cn_s_c_b.html#gaa9dd2d4a2350499188f438d0aa9fd982">core_cm4.h</a></li>
<li>SCnSCB_ACTLR_DISFOLD_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_cn_s_c_b.html#gaab395870643a0bee78906bb15ca5bd02">core_cm4.h</a></li>
<li>SCnSCB_ACTLR_DISFPCA_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_cn_s_c_b.html#ga10d5aa4a196dcde6f476016ece2c1b69">core_cm4.h</a></li>
<li>SCnSCB_ACTLR_DISFPCA_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_cn_s_c_b.html#gaa194809383bc72ecf3416d85709281d7">core_cm4.h</a></li>
<li>SCnSCB_ACTLR_DISMCYCINT_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_cn_s_c_b.html#ga2a2818f0489ad10b6ea2964e899d4cbc">core_cm4.h</a></li>
<li>SCnSCB_ACTLR_DISMCYCINT_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_cn_s_c_b.html#gaaa3e79f5ead4a32c0ea742b2a9ffc0cd">core_cm4.h</a></li>
<li>SCnSCB_ACTLR_DISOOFP_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_cn_s_c_b.html#ga1ecd6adafa43464d7097b132c19e8640">core_cm4.h</a></li>
<li>SCnSCB_ACTLR_DISOOFP_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_cn_s_c_b.html#gaff0b57464c60fea8182b903676f8de49">core_cm4.h</a></li>
<li>SCnSCB_ICTR_INTLINESNUM_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_cn_s_c_b.html#ga3efa0f5210051464e1034b19fc7b33c7">core_cm4.h</a></li>
<li>SCnSCB_ICTR_INTLINESNUM_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___s_cn_s_c_b.html#ga0777ddf379af50f9ca41d40573bfffc5">core_cm4.h</a></li>
<li>SCS_BASE&#160;:&#160;<a class="el" href="group___c_m_s_i_s__core__base.html#ga3c14ed93192c8d9143322bbf77ebf770">core_cm4.h</a></li>
<li>SDMMC1&#160;:&#160;<a class="el" href="group___peripheral__declaration.html#ga021d107bb9c35a201e475bd26e56fa65">stm32l476xx.h</a></li>
<li>SDMMC1_BASE&#160;:&#160;<a class="el" href="group___peripheral__memory__map.html#ga8129623b8d7bc74a5f707729439590c4">stm32l476xx.h</a></li>
<li>SDMMC_ARG_CMDARG&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaefb98ca0913d067ef24dc5ae77aaead9">stm32l476xx.h</a></li>
<li>SDMMC_ARG_CMDARG_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga64f1613daa7e41d81100e54e47737284">stm32l476xx.h</a></li>
<li>SDMMC_ARG_CMDARG_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7dc529d60e25703076fb7d84f0b718a2">stm32l476xx.h</a></li>
<li>SDMMC_CLKCR_BYPASS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga28d168ec6bd3d9524bb9787397b8d351">stm32l476xx.h</a></li>
<li>SDMMC_CLKCR_BYPASS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae0d20dacf81569d1b897f68d6d12f1fd">stm32l476xx.h</a></li>
<li>SDMMC_CLKCR_BYPASS_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8420bd67d100729ec0c850b5d0b73614">stm32l476xx.h</a></li>
<li>SDMMC_CLKCR_CLKDIV&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaea90a0b47f6a5cb3f973622bfb5be61b">stm32l476xx.h</a></li>
<li>SDMMC_CLKCR_CLKDIV_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac93ba5d177e66f4e4f11a954040949f4">stm32l476xx.h</a></li>
<li>SDMMC_CLKCR_CLKDIV_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3abeb730e05437fe1cd17ed444546a1d">stm32l476xx.h</a></li>
<li>SDMMC_CLKCR_CLKEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac1e13de2f05aca8fb35f2ed47a4e02a6">stm32l476xx.h</a></li>
<li>SDMMC_CLKCR_CLKEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga19b34803ea41c89ff1a7a7084f5d4e39">stm32l476xx.h</a></li>
<li>SDMMC_CLKCR_CLKEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5cf13f89b81317f4564f80360659dab5">stm32l476xx.h</a></li>
<li>SDMMC_CLKCR_HWFC_EN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga73898c6efbc8f7962ba99dc8ae678473">stm32l476xx.h</a></li>
<li>SDMMC_CLKCR_HWFC_EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae5dda351734eb6ee72ce16471677f02d">stm32l476xx.h</a></li>
<li>SDMMC_CLKCR_HWFC_EN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaed44a05b8ad5260b33ab9f074ebf086d">stm32l476xx.h</a></li>
<li>SDMMC_CLKCR_NEGEDGE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab5575dd4b16e8f76db8ffa3ab84205e5">stm32l476xx.h</a></li>
<li>SDMMC_CLKCR_NEGEDGE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf19b05a37027a07f6d1d02f095095892">stm32l476xx.h</a></li>
<li>SDMMC_CLKCR_NEGEDGE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabdd4144b58be0c999822af8220958157">stm32l476xx.h</a></li>
<li>SDMMC_CLKCR_PWRSAV&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2f0786d18e491c195c762e38f745312d">stm32l476xx.h</a></li>
<li>SDMMC_CLKCR_PWRSAV_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga514b5ee6c39566250af03c468ec52a9e">stm32l476xx.h</a></li>
<li>SDMMC_CLKCR_PWRSAV_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4b8a515fd31b274de7a0d47ff17938a5">stm32l476xx.h</a></li>
<li>SDMMC_CLKCR_WIDBUS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga53238d15f901373c70f4948c466422c2">stm32l476xx.h</a></li>
<li>SDMMC_CLKCR_WIDBUS_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab4201a1808b7e3218a3fa13dc4d6b0f9">stm32l476xx.h</a></li>
<li>SDMMC_CLKCR_WIDBUS_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab699ad42b7dddd3af4dd41e1ef7a410b">stm32l476xx.h</a></li>
<li>SDMMC_CLKCR_WIDBUS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa0a47b44bd68134a7088c9cec6bd9e38">stm32l476xx.h</a></li>
<li>SDMMC_CLKCR_WIDBUS_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga78ac7c51c276f177f8961cf3deab08d7">stm32l476xx.h</a></li>
<li>SDMMC_CMD_CMDINDEX&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0e1c15c9588468c1302c1e4e77261653">stm32l476xx.h</a></li>
<li>SDMMC_CMD_CMDINDEX_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae4e2dd2faef1f17b22b9ea4ce1c93401">stm32l476xx.h</a></li>
<li>SDMMC_CMD_CMDINDEX_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad08dec34c6ed44ae015658446d81be7a">stm32l476xx.h</a></li>
<li>SDMMC_CMD_CPSMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf0a08be5009835b5537cc75db92378bc">stm32l476xx.h</a></li>
<li>SDMMC_CMD_CPSMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga705b5643c32bd79d28c802fd6d591df8">stm32l476xx.h</a></li>
<li>SDMMC_CMD_CPSMEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga93dcc264a4dd6df09bc5d89e489062f0">stm32l476xx.h</a></li>
<li>SDMMC_CMD_SDIOSUSPEND&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaebb2a41639369a8c17cdb7b900b645a9">stm32l476xx.h</a></li>
<li>SDMMC_CMD_SDIOSUSPEND_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac28fd0f700af6b19868a71c043aa391f">stm32l476xx.h</a></li>
<li>SDMMC_CMD_SDIOSUSPEND_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadc1163d2ac5c46389e311bd839d3aa2c">stm32l476xx.h</a></li>
<li>SDMMC_CMD_WAITINT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf1e27932e37eb3de74eea7f9f07e689a">stm32l476xx.h</a></li>
<li>SDMMC_CMD_WAITINT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga60dc8444e9112af14cf5df67b0dac58d">stm32l476xx.h</a></li>
<li>SDMMC_CMD_WAITINT_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa8948dd92c65adebd7cc9de87ce0359b">stm32l476xx.h</a></li>
<li>SDMMC_CMD_WAITPEND&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaae91836cca981d6b0fde3621876ce078">stm32l476xx.h</a></li>
<li>SDMMC_CMD_WAITPEND_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab86cb576711ccd02b011f8bce7cda1eb">stm32l476xx.h</a></li>
<li>SDMMC_CMD_WAITPEND_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga875ca9dc535aa46ff3667005621cc1e0">stm32l476xx.h</a></li>
<li>SDMMC_CMD_WAITRESP&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga88d333417d67929cdd916b947323cf7e">stm32l476xx.h</a></li>
<li>SDMMC_CMD_WAITRESP_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad02708f4a3f5070683c373c7aeb3f035">stm32l476xx.h</a></li>
<li>SDMMC_CMD_WAITRESP_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1144b1791761945500d7627c969fffec">stm32l476xx.h</a></li>
<li>SDMMC_CMD_WAITRESP_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0615e5c80745c9562df25ba38455f52e">stm32l476xx.h</a></li>
<li>SDMMC_CMD_WAITRESP_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga76c9f082cda630ce262d40c3f04289c4">stm32l476xx.h</a></li>
<li>SDMMC_DCOUNT_DATACOUNT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8938cd27cee75bf6bd0440768df5a510">stm32l476xx.h</a></li>
<li>SDMMC_DCOUNT_DATACOUNT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf19011ada4453b82820b715aaec1013a">stm32l476xx.h</a></li>
<li>SDMMC_DCOUNT_DATACOUNT_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1fa57af8279a0a9a07c3cf2e8760d450">stm32l476xx.h</a></li>
<li>SDMMC_DCTRL_DBLOCKSIZE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga84dfb9cba5c3ad118b6379617c909ac8">stm32l476xx.h</a></li>
<li>SDMMC_DCTRL_DBLOCKSIZE_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafacd555221e3b669839f2bdc24531c06">stm32l476xx.h</a></li>
<li>SDMMC_DCTRL_DBLOCKSIZE_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaed289ccb613a89c9fbada5cd541b88c4">stm32l476xx.h</a></li>
<li>SDMMC_DCTRL_DBLOCKSIZE_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4bd54ea3ef213738e740a02667bc2d1f">stm32l476xx.h</a></li>
<li>SDMMC_DCTRL_DBLOCKSIZE_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga70acaa28f679dee46b20847e6627b80c">stm32l476xx.h</a></li>
<li>SDMMC_DCTRL_DBLOCKSIZE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae95a5821888043cfff50ef1f10c57f5a">stm32l476xx.h</a></li>
<li>SDMMC_DCTRL_DBLOCKSIZE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9afdf25e4c23f9e254066c446516a22f">stm32l476xx.h</a></li>
<li>SDMMC_DCTRL_DMAEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga47f4fcb4a5ec9a4e8d077a5edc82ebf8">stm32l476xx.h</a></li>
<li>SDMMC_DCTRL_DMAEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga64efa392421ee3abb21f8565e5824c13">stm32l476xx.h</a></li>
<li>SDMMC_DCTRL_DMAEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6b8a5da7a5e252b1196ab13702079c77">stm32l476xx.h</a></li>
<li>SDMMC_DCTRL_DTDIR&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa92ab89c4db40d4cec9f0f1e26c5f27d">stm32l476xx.h</a></li>
<li>SDMMC_DCTRL_DTDIR_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae29de6487f02ebee5705f55de1d77b19">stm32l476xx.h</a></li>
<li>SDMMC_DCTRL_DTDIR_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0833b1fada7444ce94039b933da3c9db">stm32l476xx.h</a></li>
<li>SDMMC_DCTRL_DTEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga90892e49a5447bde575387ef238e6342">stm32l476xx.h</a></li>
<li>SDMMC_DCTRL_DTEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaad4cfb920cdcef069f1b74331b67940b">stm32l476xx.h</a></li>
<li>SDMMC_DCTRL_DTEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga14e93668a6aa8cb7a8cd2674f9da9121">stm32l476xx.h</a></li>
<li>SDMMC_DCTRL_DTMODE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae043db7a31c549b3386ff112319a9cf4">stm32l476xx.h</a></li>
<li>SDMMC_DCTRL_DTMODE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2316657b2dc125d7fe591b57783d68d0">stm32l476xx.h</a></li>
<li>SDMMC_DCTRL_DTMODE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaffec8d01a86b08058bc094f4e3c0b98e">stm32l476xx.h</a></li>
<li>SDMMC_DCTRL_RWMOD&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabac7b9cf875b9f9cac927c94387fe911">stm32l476xx.h</a></li>
<li>SDMMC_DCTRL_RWMOD_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8f98e0254fae787e28b682894f1c5f10">stm32l476xx.h</a></li>
<li>SDMMC_DCTRL_RWMOD_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaddc76f0bce0ca56e86547f0b5db1707c">stm32l476xx.h</a></li>
<li>SDMMC_DCTRL_RWSTART&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4302f186ec1e43bc38a4357db38fc0fa">stm32l476xx.h</a></li>
<li>SDMMC_DCTRL_RWSTART_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa7177b577a694fe00cb8ca41e00cbe4c">stm32l476xx.h</a></li>
<li>SDMMC_DCTRL_RWSTART_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac9543e917c9d48ea14fe2775748582b1">stm32l476xx.h</a></li>
<li>SDMMC_DCTRL_RWSTOP&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga68b631bb91b55ad41472640bff5e2d34">stm32l476xx.h</a></li>
<li>SDMMC_DCTRL_RWSTOP_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga389305134007d2210ad22904f124c018">stm32l476xx.h</a></li>
<li>SDMMC_DCTRL_RWSTOP_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7896b7f45eddd0732a5eba6a6ddc5666">stm32l476xx.h</a></li>
<li>SDMMC_DCTRL_SDIOEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab66312264da16d4693a3c9a9cba33c9e">stm32l476xx.h</a></li>
<li>SDMMC_DCTRL_SDIOEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0d8cf4ce28da73970e89fb4ed6c4adc9">stm32l476xx.h</a></li>
<li>SDMMC_DCTRL_SDIOEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaada154c031e719e9c81c54d768a4a417">stm32l476xx.h</a></li>
<li>SDMMC_DLEN_DATALENGTH&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae5fae2078793d7d6047316af60ab1ab0">stm32l476xx.h</a></li>
<li>SDMMC_DLEN_DATALENGTH_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga545b4c7955a454414ac35b694ee093ae">stm32l476xx.h</a></li>
<li>SDMMC_DLEN_DATALENGTH_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad68fb3d57e7a13bcbab240a08aa7a6f8">stm32l476xx.h</a></li>
<li>SDMMC_DTIMER_DATATIME&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga224a428df9ecc9189df6e22a04097571">stm32l476xx.h</a></li>
<li>SDMMC_DTIMER_DATATIME_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0abcb55be7404b6bf6cf65cb394ddb09">stm32l476xx.h</a></li>
<li>SDMMC_DTIMER_DATATIME_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga72ad6be96459119da1c505eede85f609">stm32l476xx.h</a></li>
<li>SDMMC_FIFO_FIFODATA&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac678209427653bd955455e84ee76a3f0">stm32l476xx.h</a></li>
<li>SDMMC_FIFO_FIFODATA_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf5a6cfccd02f1c02f57ec119254c3ea9">stm32l476xx.h</a></li>
<li>SDMMC_FIFO_FIFODATA_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8904a44215829b33436eff11cad0c43f">stm32l476xx.h</a></li>
<li>SDMMC_FIFOCNT_FIFOCOUNT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga456ca456a64b3b58292c6ae0ea4bf275">stm32l476xx.h</a></li>
<li>SDMMC_FIFOCNT_FIFOCOUNT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab1550fd5f8db72e18c1297ffd2bbc8d2">stm32l476xx.h</a></li>
<li>SDMMC_FIFOCNT_FIFOCOUNT_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac785e11d6c89d72b90e3325a89b58f55">stm32l476xx.h</a></li>
<li>SDMMC_ICR_CCRCFAILC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad83fbc32bc786012bb9b90fc703dcfd3">stm32l476xx.h</a></li>
<li>SDMMC_ICR_CCRCFAILC_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaffb65734116da9329c340d3327ee56e1">stm32l476xx.h</a></li>
<li>SDMMC_ICR_CCRCFAILC_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8607c7fe57dd007bbd91b9259c4a4299">stm32l476xx.h</a></li>
<li>SDMMC_ICR_CMDRENDC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeef1096013967e7ea2280e6b6ae6124d">stm32l476xx.h</a></li>
<li>SDMMC_ICR_CMDRENDC_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3ff36a3974f99b9ca41bb5878ea19f30">stm32l476xx.h</a></li>
<li>SDMMC_ICR_CMDRENDC_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga306da0f1a57c355e02e7a0f87cd55ebc">stm32l476xx.h</a></li>
<li>SDMMC_ICR_CMDSENTC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6c205f09223ac35ccca5ea601ec0fba5">stm32l476xx.h</a></li>
<li>SDMMC_ICR_CMDSENTC_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga25999e2fe3c3cb22c6fa697703f3ac5c">stm32l476xx.h</a></li>
<li>SDMMC_ICR_CMDSENTC_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga374c4dd3f774208bb285040383965ca2">stm32l476xx.h</a></li>
<li>SDMMC_ICR_CTIMEOUTC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7fc65fc61278d59088020aebc497f9c2">stm32l476xx.h</a></li>
<li>SDMMC_ICR_CTIMEOUTC_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2c1545c58478c5b9a791cf5d828072cd">stm32l476xx.h</a></li>
<li>SDMMC_ICR_CTIMEOUTC_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4a851541150353bb15af78141a457694">stm32l476xx.h</a></li>
<li>SDMMC_ICR_DATAENDC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga96c103b6ac08359740e9ca80298cc410">stm32l476xx.h</a></li>
<li>SDMMC_ICR_DATAENDC_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaad5e19c95917581edf00a096e5cfa2d0">stm32l476xx.h</a></li>
<li>SDMMC_ICR_DATAENDC_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga37f06be7e2e5392d44851f27bc22b762">stm32l476xx.h</a></li>
<li>SDMMC_ICR_DBCKENDC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf008ab7e72d0981f3f3673bc4fb9dfa8">stm32l476xx.h</a></li>
<li>SDMMC_ICR_DBCKENDC_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae513babc7447e5d77871814ca78fb59f">stm32l476xx.h</a></li>
<li>SDMMC_ICR_DBCKENDC_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabaa81a6fd36ef0defe2c65111f974260">stm32l476xx.h</a></li>
<li>SDMMC_ICR_DCRCFAILC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2fdaa1d0d4dab3e2fb0dfc5953dbdb9a">stm32l476xx.h</a></li>
<li>SDMMC_ICR_DCRCFAILC_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab84fd78526fbd510af28c06c1e0c8af7">stm32l476xx.h</a></li>
<li>SDMMC_ICR_DCRCFAILC_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga84bcf3799fa3fcbe9ed339fe24657120">stm32l476xx.h</a></li>
<li>SDMMC_ICR_DTIMEOUTC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae327f9bfc612122e72bb3d8ad85c0745">stm32l476xx.h</a></li>
<li>SDMMC_ICR_DTIMEOUTC_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabdd844f054c29cd0765721df9502945b">stm32l476xx.h</a></li>
<li>SDMMC_ICR_DTIMEOUTC_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7dcef4365d7c214969bdcebd7127c771">stm32l476xx.h</a></li>
<li>SDMMC_ICR_RXOVERRC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga90fa040c41b860b3e23720097faa4ead">stm32l476xx.h</a></li>
<li>SDMMC_ICR_RXOVERRC_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae5017b8de88212e6d81cf835e3880e61">stm32l476xx.h</a></li>
<li>SDMMC_ICR_RXOVERRC_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2cc9318ace97118db3dcc7e9a1cd8a8e">stm32l476xx.h</a></li>
<li>SDMMC_ICR_SDIOITC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1cecc5c9bf78ffc7532c52be4b7c180d">stm32l476xx.h</a></li>
<li>SDMMC_ICR_SDIOITC_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6aa8a23e8512ee76ca6532b18c22a7e4">stm32l476xx.h</a></li>
<li>SDMMC_ICR_SDIOITC_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga037bb42b8571b1d56a0657823d44a4e7">stm32l476xx.h</a></li>
<li>SDMMC_ICR_STBITERRC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7bb176d44d8fb397b3f8ca6bd328a86d">stm32l476xx.h</a></li>
<li>SDMMC_ICR_STBITERRC_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga48cb58f6ae7830a872f86a44ec46e323">stm32l476xx.h</a></li>
<li>SDMMC_ICR_STBITERRC_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaebd135dac44d5962cec5fe2bc799c515">stm32l476xx.h</a></li>
<li>SDMMC_ICR_TXUNDERRC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf861351ba48e0105588338afc6ef820f">stm32l476xx.h</a></li>
<li>SDMMC_ICR_TXUNDERRC_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga217d5b66bbf1cd7d4045e2276c5f8e39">stm32l476xx.h</a></li>
<li>SDMMC_ICR_TXUNDERRC_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0bbbff9192cc97c2934d1050d1ec6b3e">stm32l476xx.h</a></li>
<li>SDMMC_MASK_CCRCFAILIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4a873f6bcf24503608a81b6421bcf498">stm32l476xx.h</a></li>
<li>SDMMC_MASK_CCRCFAILIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab9f53ad8fa719a572615a316567912dc">stm32l476xx.h</a></li>
<li>SDMMC_MASK_CCRCFAILIE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5b51ecaeb00037fde5b70d979a53a589">stm32l476xx.h</a></li>
<li>SDMMC_MASK_CMDACTIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2135ff3f4d07885003542a2c77e5c298">stm32l476xx.h</a></li>
<li>SDMMC_MASK_CMDACTIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9ad9a7581dd3913dc22afa4f683d6a65">stm32l476xx.h</a></li>
<li>SDMMC_MASK_CMDACTIE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3d86cd9406d5d3730c2c69c2267ad714">stm32l476xx.h</a></li>
<li>SDMMC_MASK_CMDRENDIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga52fddc0264c1d580f934b996a301e263">stm32l476xx.h</a></li>
<li>SDMMC_MASK_CMDRENDIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1ce9c6538d4f477ba8cf987867b2fb23">stm32l476xx.h</a></li>
<li>SDMMC_MASK_CMDRENDIE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae5d6c460e0a52fc50ef6c36d4ad85719">stm32l476xx.h</a></li>
<li>SDMMC_MASK_CMDSENTIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8fbb652c5a5fc0202b2968db294fceae">stm32l476xx.h</a></li>
<li>SDMMC_MASK_CMDSENTIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0a592952372605a16f5737689bd607cc">stm32l476xx.h</a></li>
<li>SDMMC_MASK_CMDSENTIE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa8fc4e138b5e454439b1210b20cd1929">stm32l476xx.h</a></li>
<li>SDMMC_MASK_CTIMEOUTIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4b1582096d88149174070136210f5f54">stm32l476xx.h</a></li>
<li>SDMMC_MASK_CTIMEOUTIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga26c063f7a74e0d5f34ffa3ad8e1a05f8">stm32l476xx.h</a></li>
<li>SDMMC_MASK_CTIMEOUTIE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga90ce21791f8c9a5c99a3ca835094083c">stm32l476xx.h</a></li>
<li>SDMMC_MASK_DATAENDIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga40f44297d348d1b907741d4bdfdd95d3">stm32l476xx.h</a></li>
<li>SDMMC_MASK_DATAENDIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9dae505961284711cc658641289075ff">stm32l476xx.h</a></li>
<li>SDMMC_MASK_DATAENDIE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5e24aaa42222994cd16166372ae5d89a">stm32l476xx.h</a></li>
<li>SDMMC_MASK_DBCKENDIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5714c9eed25a6c9c457400e67c3d4869">stm32l476xx.h</a></li>
<li>SDMMC_MASK_DBCKENDIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7b6907e342f66be5e6639e6f9c2fb746">stm32l476xx.h</a></li>
<li>SDMMC_MASK_DBCKENDIE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga149d0c9f0f9575f9f68f7ee21221c1d1">stm32l476xx.h</a></li>
<li>SDMMC_MASK_DCRCFAILIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0cac11d9c336275fc081926d506472cd">stm32l476xx.h</a></li>
<li>SDMMC_MASK_DCRCFAILIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadd3ee8ccc1010f225a10a6dd3c6da456">stm32l476xx.h</a></li>
<li>SDMMC_MASK_DCRCFAILIE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7c0d7bee3a8fff9c718b98966a672407">stm32l476xx.h</a></li>
<li>SDMMC_MASK_DTIMEOUTIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2d0dc352e940bb9dc846c616cb810fac">stm32l476xx.h</a></li>
<li>SDMMC_MASK_DTIMEOUTIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7e9923d4ce3dbdb5116c1203e079f2c5">stm32l476xx.h</a></li>
<li>SDMMC_MASK_DTIMEOUTIE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2cc58861f2e27722446eaf36461d84ea">stm32l476xx.h</a></li>
<li>SDMMC_MASK_RXACTIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae40016c28ec53690fc705e4bfe377f2f">stm32l476xx.h</a></li>
<li>SDMMC_MASK_RXACTIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga02d3170863c2e0504b6de84f1f7356f9">stm32l476xx.h</a></li>
<li>SDMMC_MASK_RXACTIE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf16094643954e0f4a3f141db8d38b536">stm32l476xx.h</a></li>
<li>SDMMC_MASK_RXDAVLIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga77c954fbe6ad93e536aae24f697ee952">stm32l476xx.h</a></li>
<li>SDMMC_MASK_RXDAVLIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga997cd037d94e74fb89e324388d34339a">stm32l476xx.h</a></li>
<li>SDMMC_MASK_RXDAVLIE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2488bfeb1a6cfc2015edc9419a2a6006">stm32l476xx.h</a></li>
<li>SDMMC_MASK_RXFIFOEIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4c8bc3495f156f8060c0bc14a188fa5b">stm32l476xx.h</a></li>
<li>SDMMC_MASK_RXFIFOEIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae30bd18666e323a1690401f414cb3019">stm32l476xx.h</a></li>
<li>SDMMC_MASK_RXFIFOEIE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeadac8b132723d11f8b54e00580ba63a">stm32l476xx.h</a></li>
<li>SDMMC_MASK_RXFIFOFIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4cb15c414998ec91dffa1a6f6e71dccf">stm32l476xx.h</a></li>
<li>SDMMC_MASK_RXFIFOFIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga584f82c9e89fa0ec8b0eecaeef337223">stm32l476xx.h</a></li>
<li>SDMMC_MASK_RXFIFOFIE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga45102fa835f68723aefdb0b91eeee17e">stm32l476xx.h</a></li>
<li>SDMMC_MASK_RXFIFOHFIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaccc3ecb9e532649bcf00984f605334a2">stm32l476xx.h</a></li>
<li>SDMMC_MASK_RXFIFOHFIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa633821eaf65777ffd22f606fb5c8e88">stm32l476xx.h</a></li>
<li>SDMMC_MASK_RXFIFOHFIE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6210058c545c41e83d37cab7db7910ed">stm32l476xx.h</a></li>
<li>SDMMC_MASK_RXOVERRIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1e3da0f009468fd95c0faf0acb1ab39c">stm32l476xx.h</a></li>
<li>SDMMC_MASK_RXOVERRIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4f83163c01c190e803a120ebfe359cd6">stm32l476xx.h</a></li>
<li>SDMMC_MASK_RXOVERRIE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga40d7c409ca8aeec88d6531987f93f300">stm32l476xx.h</a></li>
<li>SDMMC_MASK_SDIOITIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga09c15c65b9b3f1ae7483001a151685a9">stm32l476xx.h</a></li>
<li>SDMMC_MASK_SDIOITIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga94f890419caf9165d24fb4709039db71">stm32l476xx.h</a></li>
<li>SDMMC_MASK_SDIOITIE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad4984d0029416f06b6bf41f1eddd857e">stm32l476xx.h</a></li>
<li>SDMMC_MASK_TXACTIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga61ec98cfb1e81bb87ab43525d08b8026">stm32l476xx.h</a></li>
<li>SDMMC_MASK_TXACTIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5f0219395a93de90f900ef53997a6022">stm32l476xx.h</a></li>
<li>SDMMC_MASK_TXACTIE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafb4ca9b706056542ca180ce7ea8a7817">stm32l476xx.h</a></li>
<li>SDMMC_MASK_TXDAVLIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadea9f0882cdb9fdb6e38eaf27125f3c7">stm32l476xx.h</a></li>
<li>SDMMC_MASK_TXDAVLIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8c844c0554b70f74761e75f2f1b28e0b">stm32l476xx.h</a></li>
<li>SDMMC_MASK_TXDAVLIE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad333d5eace7e548d9b2faf07b1acfc24">stm32l476xx.h</a></li>
<li>SDMMC_MASK_TXFIFOEIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8abd2ea143ff14edea5893515b627e2d">stm32l476xx.h</a></li>
<li>SDMMC_MASK_TXFIFOEIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga94dbf1975bb083f8a7adee53dcc29c68">stm32l476xx.h</a></li>
<li>SDMMC_MASK_TXFIFOEIE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacc89eae6b50b4dc4af7437265c4cde85">stm32l476xx.h</a></li>
<li>SDMMC_MASK_TXFIFOFIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaec9e1b2992ec76b0b9a4ff7741959b1c">stm32l476xx.h</a></li>
<li>SDMMC_MASK_TXFIFOFIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga43ae003b7765dd9ff257b43555fcd70d">stm32l476xx.h</a></li>
<li>SDMMC_MASK_TXFIFOFIE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab4989d539f5f66121b3fadeabdc3f376">stm32l476xx.h</a></li>
<li>SDMMC_MASK_TXFIFOHEIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4e212d6b3567d8d867a06c145d0a85bc">stm32l476xx.h</a></li>
<li>SDMMC_MASK_TXFIFOHEIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabf7731c5e5a353c451b06662868451dd">stm32l476xx.h</a></li>
<li>SDMMC_MASK_TXFIFOHEIE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2d861aab7013d89d13967babe6163f76">stm32l476xx.h</a></li>
<li>SDMMC_MASK_TXUNDERRIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b22913915bd1e095cc552f0a53a3020">stm32l476xx.h</a></li>
<li>SDMMC_MASK_TXUNDERRIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7d7876ef7ddf4a1048dbdf7b711c6927">stm32l476xx.h</a></li>
<li>SDMMC_MASK_TXUNDERRIE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga446560815414182caec8cee911733518">stm32l476xx.h</a></li>
<li>SDMMC_POWER_PWRCTRL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeb122df0347f33b2b7f232c50bc0af16">stm32l476xx.h</a></li>
<li>SDMMC_POWER_PWRCTRL_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2679cbd7f8c7dfe0e96d0ee940e96fbe">stm32l476xx.h</a></li>
<li>SDMMC_POWER_PWRCTRL_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6c5707a613bd54a0d92cde038de8227e">stm32l476xx.h</a></li>
<li>SDMMC_POWER_PWRCTRL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7ece8aee836b92776b043a2e243b6a88">stm32l476xx.h</a></li>
<li>SDMMC_POWER_PWRCTRL_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga752da30868dd4a90b03f1937c8f94899">stm32l476xx.h</a></li>
<li>SDMMC_RESP1_CARDSTATUS1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaec9197b64efae54c6d08eb26f0062b4c">stm32l476xx.h</a></li>
<li>SDMMC_RESP1_CARDSTATUS1_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6b5f25c0eb9d05c502574d632299316f">stm32l476xx.h</a></li>
<li>SDMMC_RESP1_CARDSTATUS1_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7d44f3056eeb39f77da4eb8707f3987f">stm32l476xx.h</a></li>
<li>SDMMC_RESP2_CARDSTATUS2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2a5a856daa6999644c52d7ff763d3560">stm32l476xx.h</a></li>
<li>SDMMC_RESP2_CARDSTATUS2_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4655758dfbab01311fa6ad93a1feb6b2">stm32l476xx.h</a></li>
<li>SDMMC_RESP2_CARDSTATUS2_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8d528e0a66db61dcc3f3503a8f5dad8f">stm32l476xx.h</a></li>
<li>SDMMC_RESP3_CARDSTATUS3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1aa2d1998f2f5f3321d551b7e8603744">stm32l476xx.h</a></li>
<li>SDMMC_RESP3_CARDSTATUS3_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6c9f01b01440fd4141a39c86374ff564">stm32l476xx.h</a></li>
<li>SDMMC_RESP3_CARDSTATUS3_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga96690b8f7dd871eba161311ed16cd81e">stm32l476xx.h</a></li>
<li>SDMMC_RESP4_CARDSTATUS4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab93a5368ecfc5d22784f2c238ad97304">stm32l476xx.h</a></li>
<li>SDMMC_RESP4_CARDSTATUS4_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf72504409b88bdf4b360a21ad51e8f46">stm32l476xx.h</a></li>
<li>SDMMC_RESP4_CARDSTATUS4_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga11483212966fa213c1ed8b3d82b4d1ad">stm32l476xx.h</a></li>
<li>SDMMC_RESPCMD_RESPCMD&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9e206f7adb1bda900b3135789664ba34">stm32l476xx.h</a></li>
<li>SDMMC_RESPCMD_RESPCMD_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga87ced7ecfc7e7ce124f94a8bbf5aa05b">stm32l476xx.h</a></li>
<li>SDMMC_RESPCMD_RESPCMD_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa32b1b1169683fc4027b13025e9eabb5">stm32l476xx.h</a></li>
<li>SDMMC_STA_CCRCFAIL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae302f98431500f3be2d22e8a2b1997c2">stm32l476xx.h</a></li>
<li>SDMMC_STA_CCRCFAIL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa234b4881b38c72981207003455dc065">stm32l476xx.h</a></li>
<li>SDMMC_STA_CCRCFAIL_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadb69fc3da385fa52278e36ebe885f84d">stm32l476xx.h</a></li>
<li>SDMMC_STA_CMDACT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4eebe0785df11a86e5573c91fcff644e">stm32l476xx.h</a></li>
<li>SDMMC_STA_CMDACT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac06cfa39828fda1ee4145f760179b09f">stm32l476xx.h</a></li>
<li>SDMMC_STA_CMDACT_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga380cd836aa7de538f77362124e38a44d">stm32l476xx.h</a></li>
<li>SDMMC_STA_CMDREND&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga33f91ee311a3dd0a6fbfda33edba14b7">stm32l476xx.h</a></li>
<li>SDMMC_STA_CMDREND_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga47a39273895d1f73c3180603afafc0d4">stm32l476xx.h</a></li>
<li>SDMMC_STA_CMDREND_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabe39c797d48cc0ab782d6aca118e2aa8">stm32l476xx.h</a></li>
<li>SDMMC_STA_CMDSENT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae4d61f93bc59474799dd7a797dfd51e7">stm32l476xx.h</a></li>
<li>SDMMC_STA_CMDSENT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga50ab134f7a81f6ecb2121340a0fb2560">stm32l476xx.h</a></li>
<li>SDMMC_STA_CMDSENT_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0f7cdcc8fad990e12912ac845d3dd222">stm32l476xx.h</a></li>
<li>SDMMC_STA_CTIMEOUT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2a1bea5b39c521d3338af0a0a2f4f465">stm32l476xx.h</a></li>
<li>SDMMC_STA_CTIMEOUT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadc41e88f430c966ded0ebd9d0ef8ee22">stm32l476xx.h</a></li>
<li>SDMMC_STA_CTIMEOUT_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga53b2bfb88788166f3fdb5cb1204c2f98">stm32l476xx.h</a></li>
<li>SDMMC_STA_DATAEND&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3aa4a59f94c4d0b9d9b93a26811241ee">stm32l476xx.h</a></li>
<li>SDMMC_STA_DATAEND_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4d903e6c8693d2b89e4801b8d5aa5844">stm32l476xx.h</a></li>
<li>SDMMC_STA_DATAEND_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae58293730adf869a51cc78a2caa5e6a8">stm32l476xx.h</a></li>
<li>SDMMC_STA_DBCKEND&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4a8db621c7560073204b68378eaf0c85">stm32l476xx.h</a></li>
<li>SDMMC_STA_DBCKEND_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa4f8867c26102dc18e2be5e3b99ac432">stm32l476xx.h</a></li>
<li>SDMMC_STA_DBCKEND_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0778d5817c6ead645507eaf95df3e9da">stm32l476xx.h</a></li>
<li>SDMMC_STA_DCRCFAIL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga512955c76ca837d151737835bfe0b50a">stm32l476xx.h</a></li>
<li>SDMMC_STA_DCRCFAIL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga508fc9b6e8e359676441a1307bdbbe09">stm32l476xx.h</a></li>
<li>SDMMC_STA_DCRCFAIL_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8e653b8eb4303032293593ef633d7aaa">stm32l476xx.h</a></li>
<li>SDMMC_STA_DTIMEOUT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0330b309e3b0256dab5ae86898b4304d">stm32l476xx.h</a></li>
<li>SDMMC_STA_DTIMEOUT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7e21cf9adb974ab3a76ffaf9865d72b8">stm32l476xx.h</a></li>
<li>SDMMC_STA_DTIMEOUT_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga664567cbc47c661e1f1d5b7d5da4660f">stm32l476xx.h</a></li>
<li>SDMMC_STA_RXACT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9ba3e4fac9a3fb8640f3ec37eb6fa713">stm32l476xx.h</a></li>
<li>SDMMC_STA_RXACT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae804c90468599ac594a7cd13a9660ee3">stm32l476xx.h</a></li>
<li>SDMMC_STA_RXACT_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga728776b42b13e058d86708407dda4497">stm32l476xx.h</a></li>
<li>SDMMC_STA_RXDAVL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaddd70e83dc5be9b22fc04f9a2c84313c">stm32l476xx.h</a></li>
<li>SDMMC_STA_RXDAVL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6ab75b5892dae1b997452dd8ffd86dc3">stm32l476xx.h</a></li>
<li>SDMMC_STA_RXDAVL_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5d100a454b1e5675e28977c3eb042683">stm32l476xx.h</a></li>
<li>SDMMC_STA_RXFIFOE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3993acde757e2b254ae14d3b15cda2fa">stm32l476xx.h</a></li>
<li>SDMMC_STA_RXFIFOE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae8afb1d9e3d1b258c10b72a6d5e79432">stm32l476xx.h</a></li>
<li>SDMMC_STA_RXFIFOE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa66d11f5d4a3564acd55f8b521a0e56f">stm32l476xx.h</a></li>
<li>SDMMC_STA_RXFIFOF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga41b2cb55bae08438649aba0995776fce">stm32l476xx.h</a></li>
<li>SDMMC_STA_RXFIFOF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga72f872c8872d4cd0a2d6f1ae2b85a669">stm32l476xx.h</a></li>
<li>SDMMC_STA_RXFIFOF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga02fa616c65dcd1c3e8ea248adff75090">stm32l476xx.h</a></li>
<li>SDMMC_STA_RXFIFOHF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga44d2b6e021df0f11ff532c7a506d006a">stm32l476xx.h</a></li>
<li>SDMMC_STA_RXFIFOHF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4f05e47fd34ca1294203a8bcb15e22f9">stm32l476xx.h</a></li>
<li>SDMMC_STA_RXFIFOHF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa8ccfa4d1c78219e35e2d46a53aaaad9">stm32l476xx.h</a></li>
<li>SDMMC_STA_RXOVERR&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga07b94ec1d6c9711c6f8de9de06afa13e">stm32l476xx.h</a></li>
<li>SDMMC_STA_RXOVERR_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga333620673b6e6e3aecfbd07a53a86983">stm32l476xx.h</a></li>
<li>SDMMC_STA_RXOVERR_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga06eba901ca30b3ad7c46ea89555f13b8">stm32l476xx.h</a></li>
<li>SDMMC_STA_SDIOIT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7a7e34b8909f8c570efdd57ef929508e">stm32l476xx.h</a></li>
<li>SDMMC_STA_SDIOIT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac660476cf75cbd2e4ab14381936b5b97">stm32l476xx.h</a></li>
<li>SDMMC_STA_SDIOIT_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3c8eb0a923217898547f7b6790c46bdd">stm32l476xx.h</a></li>
<li>SDMMC_STA_STBITERR&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4c4c08feb220bf0bb07b46ee58ea2667">stm32l476xx.h</a></li>
<li>SDMMC_STA_STBITERR_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae6d30f5e6dcc2d93b1d6e3f98b27d04b">stm32l476xx.h</a></li>
<li>SDMMC_STA_STBITERR_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7d63f539c07cff143aa1d9ec62afbb64">stm32l476xx.h</a></li>
<li>SDMMC_STA_TXACT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga417041ec24db14a797d66ab0a28248ab">stm32l476xx.h</a></li>
<li>SDMMC_STA_TXACT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gada460ba8f1554cf8788e10bfe8ccb5b8">stm32l476xx.h</a></li>
<li>SDMMC_STA_TXACT_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4917a413e1064b539df2b68454509a48">stm32l476xx.h</a></li>
<li>SDMMC_STA_TXDAVL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga29e69944dcbe2004de5079de2a49d1a3">stm32l476xx.h</a></li>
<li>SDMMC_STA_TXDAVL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5e7474836cf7a6a3329b56323462f74a">stm32l476xx.h</a></li>
<li>SDMMC_STA_TXDAVL_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9e097d2711cd71911d5b52e60611118a">stm32l476xx.h</a></li>
<li>SDMMC_STA_TXFIFOE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaae8a094d8aec9a4bd0e0518cfd0c758f">stm32l476xx.h</a></li>
<li>SDMMC_STA_TXFIFOE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9278a58e345f48697e2531b7451b3a1f">stm32l476xx.h</a></li>
<li>SDMMC_STA_TXFIFOE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6ee95411d18c8ab6995932f341b80d85">stm32l476xx.h</a></li>
<li>SDMMC_STA_TXFIFOF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9915e386adbb6f619afdd3c68f32e83c">stm32l476xx.h</a></li>
<li>SDMMC_STA_TXFIFOF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac6dcfde3b93c5b2a6f6755dda56f157d">stm32l476xx.h</a></li>
<li>SDMMC_STA_TXFIFOF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga08d8f719fcfa88aa5daa7e930034c7b3">stm32l476xx.h</a></li>
<li>SDMMC_STA_TXFIFOHE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3d6e9baf9d62e51f9a8335431a8ed551">stm32l476xx.h</a></li>
<li>SDMMC_STA_TXFIFOHE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4af1df28c953f69b55a79c7457f2e689">stm32l476xx.h</a></li>
<li>SDMMC_STA_TXFIFOHE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf4894b023c35a2105c1f0cb74ad87522">stm32l476xx.h</a></li>
<li>SDMMC_STA_TXUNDERR&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa3c8e7dcc980af5b6b74e20832de070a">stm32l476xx.h</a></li>
<li>SDMMC_STA_TXUNDERR_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaae052bbe1680ab8f0f0335809138fc2c">stm32l476xx.h</a></li>
<li>SDMMC_STA_TXUNDERR_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga15a464ea1cc96911f76c79181a500a2d">stm32l476xx.h</a></li>
<li>SET_BIT&#160;:&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">stm32l4xx.h</a></li>
<li>SPI1&#160;:&#160;<a class="el" href="group___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">stm32l476xx.h</a></li>
<li>SPI1_BASE&#160;:&#160;<a class="el" href="group___peripheral__memory__map.html#ga50cd8b47929f18b05efbd0f41253bf8d">stm32l476xx.h</a></li>
<li>SPI2&#160;:&#160;<a class="el" href="group___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">stm32l476xx.h</a></li>
<li>SPI2_BASE&#160;:&#160;<a class="el" href="group___peripheral__memory__map.html#gac3e357b4c25106ed375fb1affab6bb86">stm32l476xx.h</a></li>
<li>SPI3&#160;:&#160;<a class="el" href="group___peripheral__declaration.html#gab2339cbf25502bf562b19208b1b257fc">stm32l476xx.h</a></li>
<li>SPI3_BASE&#160;:&#160;<a class="el" href="group___peripheral__memory__map.html#gae634fe8faa6922690e90fbec2fc86162">stm32l476xx.h</a></li>
<li>SPI_CR1_BIDIMODE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga43608d3c2959fc9ca64398d61cbf484e">stm32l476xx.h</a></li>
<li>SPI_CR1_BIDIMODE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae2c9301aa73d6795e9739f8d12d42c15">stm32l476xx.h</a></li>
<li>SPI_CR1_BIDIMODE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab07c9facbfdb0a7d5d89b1fd6a3ef711">stm32l476xx.h</a></li>
<li>SPI_CR1_BIDIOE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga378953916b7701bd49f063c0366b703f">stm32l476xx.h</a></li>
<li>SPI_CR1_BIDIOE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5bcee503ed5669187bb980faf90d57ca">stm32l476xx.h</a></li>
<li>SPI_CR1_BIDIOE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2975c27caad9e31aad719d78d591ac1d">stm32l476xx.h</a></li>
<li>SPI_CR1_BR&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga261af22667719a32b3ce566c1e261936">stm32l476xx.h</a></li>
<li>SPI_CR1_BR_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa364b123cf797044094cc229330ce321">stm32l476xx.h</a></li>
<li>SPI_CR1_BR_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga45e93d18c8966964ed1926d5ca87ef46">stm32l476xx.h</a></li>
<li>SPI_CR1_BR_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga28b823d564e9d90150bcc6744b4ed622">stm32l476xx.h</a></li>
<li>SPI_CR1_BR_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaec378749f03998b5d2769c3d83deef23">stm32l476xx.h</a></li>
<li>SPI_CR1_BR_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac6a71c219a81b476e66c3579d72120b9">stm32l476xx.h</a></li>
<li>SPI_CR1_CPHA&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga97602d8ded14bbd2c1deadaf308755a3">stm32l476xx.h</a></li>
<li>SPI_CR1_CPHA_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga07233629d8982af09168080501d30522">stm32l476xx.h</a></li>
<li>SPI_CR1_CPHA_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2f1d2c5a9e481ca06d0e29332f6f948a">stm32l476xx.h</a></li>
<li>SPI_CR1_CPOL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2616a10f5118cdc68fbdf0582481e124">stm32l476xx.h</a></li>
<li>SPI_CR1_CPOL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga95caab18b821909a9547771f9316e2b0">stm32l476xx.h</a></li>
<li>SPI_CR1_CPOL_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadd3274c0dce6293370773c5050f9c4be">stm32l476xx.h</a></li>
<li>SPI_CR1_CRCEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac9339b7c6466f09ad26c26b3bb81c51b">stm32l476xx.h</a></li>
<li>SPI_CR1_CRCEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2a5a712f31c65ea8ee829377edc5ede3">stm32l476xx.h</a></li>
<li>SPI_CR1_CRCEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga54cb3022c5e3d98cd81a7ff1cb087fac">stm32l476xx.h</a></li>
<li>SPI_CR1_CRCL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3828b6114d16fada0dea07b902377a5c">stm32l476xx.h</a></li>
<li>SPI_CR1_CRCL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga33ffaaa88b53e1ca8d7b176d95363b00">stm32l476xx.h</a></li>
<li>SPI_CR1_CRCL_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7e0d520a4bc6e5d181cfab0156888df5">stm32l476xx.h</a></li>
<li>SPI_CR1_CRCNEXT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga57072f13c2e54c12186ae8c5fdecb250">stm32l476xx.h</a></li>
<li>SPI_CR1_CRCNEXT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaebbf9ed4a9723901f5414654f151d816">stm32l476xx.h</a></li>
<li>SPI_CR1_CRCNEXT_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4280bd0e8bcc3a268fa3a17b684499d7">stm32l476xx.h</a></li>
<li>SPI_CR1_LSBFIRST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab929e9d5ddbb66f229c501ab18d0e6e8">stm32l476xx.h</a></li>
<li>SPI_CR1_LSBFIRST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadfc0bbf312eaf7e0a5bbe54fdcc2f12e">stm32l476xx.h</a></li>
<li>SPI_CR1_LSBFIRST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga982b564879d1dc60a3be787409df0c27">stm32l476xx.h</a></li>
<li>SPI_CR1_MSTR&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5b3b6ae107fc37bf18e14506298d7a55">stm32l476xx.h</a></li>
<li>SPI_CR1_MSTR_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab94621170d4ce16d6e7f2310461df97d">stm32l476xx.h</a></li>
<li>SPI_CR1_MSTR_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga27567886a2c76d088e01ad16851cdb71">stm32l476xx.h</a></li>
<li>SPI_CR1_RXONLY&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9ffecf774b84a8cdc11ab1f931791883">stm32l476xx.h</a></li>
<li>SPI_CR1_RXONLY_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga02d6321808ed988c60d703e062d58b64">stm32l476xx.h</a></li>
<li>SPI_CR1_RXONLY_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadd702fae4dcca65f3b43b2e02f67ee7b">stm32l476xx.h</a></li>
<li>SPI_CR1_SPE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac5a646d978d3b98eb7c6a5d95d75c3f9">stm32l476xx.h</a></li>
<li>SPI_CR1_SPE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5cf4679f3fe8cfa50ecbac5b45d084bb">stm32l476xx.h</a></li>
<li>SPI_CR1_SPE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3f5515b536f82c1d91a64bd534030284">stm32l476xx.h</a></li>
<li>SPI_CR1_SSI&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5f154374b58c0234f82ea326cb303a1e">stm32l476xx.h</a></li>
<li>SPI_CR1_SSI_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf0bfe153c59ffd52199d4b37e3287f89">stm32l476xx.h</a></li>
<li>SPI_CR1_SSI_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad99cf4909aa9307e01f61645451a9d0e">stm32l476xx.h</a></li>
<li>SPI_CR1_SSM&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0e236047e05106cf1ba7929766311382">stm32l476xx.h</a></li>
<li>SPI_CR1_SSM_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga43417092a8ed735def35b386a251a7bb">stm32l476xx.h</a></li>
<li>SPI_CR1_SSM_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab2909290fab17ee930afc335811f574c">stm32l476xx.h</a></li>
<li>SPI_CR2_DS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad72d3bea8f7b00a3aed164205560883e">stm32l476xx.h</a></li>
<li>SPI_CR2_DS_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1c8b0bd4da867611af0da029844516da">stm32l476xx.h</a></li>
<li>SPI_CR2_DS_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac6a617224e715578574d6ecd4218624e">stm32l476xx.h</a></li>
<li>SPI_CR2_DS_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadab568575d59e159d7b607216a02c802">stm32l476xx.h</a></li>
<li>SPI_CR2_DS_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab05715df3b87f83b5caf3509e7b2eb34">stm32l476xx.h</a></li>
<li>SPI_CR2_DS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac7db0848da7dbee5d397a27c6f51a865">stm32l476xx.h</a></li>
<li>SPI_CR2_DS_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2d99d892c07e86bdec0167e55afefea2">stm32l476xx.h</a></li>
<li>SPI_CR2_ERRIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf18705567de7ab52a62e5ef3ba27418b">stm32l476xx.h</a></li>
<li>SPI_CR2_ERRIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0fb21a03a7b4e7bd38520e2909063c92">stm32l476xx.h</a></li>
<li>SPI_CR2_ERRIE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga632cdba8557df9c3bbd2561b93f4e0f7">stm32l476xx.h</a></li>
<li>SPI_CR2_FRF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga09e3f41fa2150831afaac191046087f2">stm32l476xx.h</a></li>
<li>SPI_CR2_FRF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga47060f3941e2410bd9bc3b570f39a3d1">stm32l476xx.h</a></li>
<li>SPI_CR2_FRF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa192ac1c1066c8867a6fec7de630d222">stm32l476xx.h</a></li>
<li>SPI_CR2_FRXTH&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6e02994914afef4270508bc3219db477">stm32l476xx.h</a></li>
<li>SPI_CR2_FRXTH_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1aeae96a86eaad0ace634241b0de7ce2">stm32l476xx.h</a></li>
<li>SPI_CR2_FRXTH_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8140a279ef9c9bcbf108177185b95ee7">stm32l476xx.h</a></li>
<li>SPI_CR2_LDMARX&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa9d127b9a82de6ac3bbd50943f4691cc">stm32l476xx.h</a></li>
<li>SPI_CR2_LDMARX_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga328a229d4b4e8e5a84f2d2561796e985">stm32l476xx.h</a></li>
<li>SPI_CR2_LDMARX_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga19fb6b0a429f5c9c32744b957921fb2b">stm32l476xx.h</a></li>
<li>SPI_CR2_LDMATX&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae1fe5d3bde9983ff16a5227671642e1d">stm32l476xx.h</a></li>
<li>SPI_CR2_LDMATX_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae17aed0276aab29fd9f996bfd02db3ce">stm32l476xx.h</a></li>
<li>SPI_CR2_LDMATX_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga81e7407f185f89e5c5a82a7aa8141002">stm32l476xx.h</a></li>
<li>SPI_CR2_NSSP&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2e7d9d05424a68e6b02b82280541dbd2">stm32l476xx.h</a></li>
<li>SPI_CR2_NSSP_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1281722c6a39352d7a245ab1d6fd4509">stm32l476xx.h</a></li>
<li>SPI_CR2_NSSP_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1f3d219a0dd2637fb87e10a081f4a298">stm32l476xx.h</a></li>
<li>SPI_CR2_RXDMAEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf23c590d98279634af05550702a806da">stm32l476xx.h</a></li>
<li>SPI_CR2_RXDMAEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae038c9a5d545c01038bf6628492cdc6e">stm32l476xx.h</a></li>
<li>SPI_CR2_RXDMAEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3079c4eebd0aef7bd22817bb99f21021">stm32l476xx.h</a></li>
<li>SPI_CR2_RXNEIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa7d4c37fbbcced7f2a0421e6ffd103ea">stm32l476xx.h</a></li>
<li>SPI_CR2_RXNEIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3ad371f3900a415251ab34cd186d9a44">stm32l476xx.h</a></li>
<li>SPI_CR2_RXNEIE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf2e1e16fa6007b96880333d0321c5971">stm32l476xx.h</a></li>
<li>SPI_CR2_SSOE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae94612b95395eff626f5f3d7d28352dd">stm32l476xx.h</a></li>
<li>SPI_CR2_SSOE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4de245d8ff3e31709fd9a665e58f15c1">stm32l476xx.h</a></li>
<li>SPI_CR2_SSOE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa0d0f5f51a5804e1a204bf1643516896">stm32l476xx.h</a></li>
<li>SPI_CR2_TXDMAEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3eee671793983a3bd669c9173b2ce210">stm32l476xx.h</a></li>
<li>SPI_CR2_TXDMAEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga884bb8bbd8b60cea7b7fb11a23231678">stm32l476xx.h</a></li>
<li>SPI_CR2_TXDMAEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga24ae89d7e48296566cd18fb7495a2c81">stm32l476xx.h</a></li>
<li>SPI_CR2_TXEIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga23f683a1252ccaf625cae1a978989b2c">stm32l476xx.h</a></li>
<li>SPI_CR2_TXEIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga64d3cd4fd2b7dca5e43332a3e2a36641">stm32l476xx.h</a></li>
<li>SPI_CR2_TXEIE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga01e9b00dc195c10d1baefd0687ab9262">stm32l476xx.h</a></li>
<li>SPI_CRCPR_CRCPOLY&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae968658ab837800723eafcc21af10247">stm32l476xx.h</a></li>
<li>SPI_CRCPR_CRCPOLY_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga67c234978a817dee4fc561201b3ef056">stm32l476xx.h</a></li>
<li>SPI_CRCPR_CRCPOLY_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0244eb48f4c5158b03dd4b26cc0d2eac">stm32l476xx.h</a></li>
<li>SPI_DR_DR&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa4da7d7f05a28d1aaa52ec557e55e1ad">stm32l476xx.h</a></li>
<li>SPI_DR_DR_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf50021b52352481a497f21c72c33e966">stm32l476xx.h</a></li>
<li>SPI_DR_DR_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5b57ca6bca45cfdaed4a26fefc0da85f">stm32l476xx.h</a></li>
<li>SPI_RXCRCR_RXCRC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3a01a578c2c7bb4e587a8f1610843181">stm32l476xx.h</a></li>
<li>SPI_RXCRCR_RXCRC_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3318f05b5d1bebf96434ae4bc88e46da">stm32l476xx.h</a></li>
<li>SPI_RXCRCR_RXCRC_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b80d92a2b51c4c61d5a646ac2b36129">stm32l476xx.h</a></li>
<li>SPI_SR_BSY&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa3498df67729ae048dc5f315ef7c16bf">stm32l476xx.h</a></li>
<li>SPI_SR_BSY_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafcecff7ba1632cf4035a83dd588c4421">stm32l476xx.h</a></li>
<li>SPI_SR_BSY_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8313629719f8dc81536dd8faa824e6c8">stm32l476xx.h</a></li>
<li>SPI_SR_CHSIDE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga81bd052f0b2e819ddd6bb16c2292a2de">stm32l476xx.h</a></li>
<li>SPI_SR_CHSIDE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga226666adbdbd46974bcc4a05772bbfc4">stm32l476xx.h</a></li>
<li>SPI_SR_CHSIDE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae5b742da8b06539f6119d020885a6e0c">stm32l476xx.h</a></li>
<li>SPI_SR_CRCERR&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga69e543fa9584fd636032a3ee735f750b">stm32l476xx.h</a></li>
<li>SPI_SR_CRCERR_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad4f508924f9e531136bf0d4fadb68d48">stm32l476xx.h</a></li>
<li>SPI_SR_CRCERR_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga411b6a4aa85d06e425050130f82db35c">stm32l476xx.h</a></li>
<li>SPI_SR_FRE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gace2c7cac9431231663af42e6f5aabce6">stm32l476xx.h</a></li>
<li>SPI_SR_FRE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabd7e467f149f7b4f7c6eb2deb8be5338">stm32l476xx.h</a></li>
<li>SPI_SR_FRE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafb0e70677f5775a55044111eb83e1ba6">stm32l476xx.h</a></li>
<li>SPI_SR_FRLVL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga60df84101c523802832c4d1a2895d665">stm32l476xx.h</a></li>
<li>SPI_SR_FRLVL_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa71097020570fca9a40525ab885006c6">stm32l476xx.h</a></li>
<li>SPI_SR_FRLVL_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab005ca7ab6c83b59888e4f6185fd2495">stm32l476xx.h</a></li>
<li>SPI_SR_FRLVL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga55736e2e0d0d6c79de7ab2de1780f1e1">stm32l476xx.h</a></li>
<li>SPI_SR_FRLVL_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9f440bc7e9a34e9094268fe763eeb53a">stm32l476xx.h</a></li>
<li>SPI_SR_FTLVL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga17880f1e186033ebc6917c008a623371">stm32l476xx.h</a></li>
<li>SPI_SR_FTLVL_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga39582c6501a37d23965a05094b45b960">stm32l476xx.h</a></li>
<li>SPI_SR_FTLVL_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaecd73445c075217abe6443b3788d702">stm32l476xx.h</a></li>
<li>SPI_SR_FTLVL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa15785f5b333e50c39392193acc5f2bd">stm32l476xx.h</a></li>
<li>SPI_SR_FTLVL_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac66cece750fe7dcf3edf1bbb432c16c5">stm32l476xx.h</a></li>
<li>SPI_SR_MODF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabaa043349833dc7b8138969c64f63adf">stm32l476xx.h</a></li>
<li>SPI_SR_MODF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3db9b07f317546b9f724067956b07e9c">stm32l476xx.h</a></li>
<li>SPI_SR_MODF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafb7ef73b03bbd542c54fc4e9c9124e73">stm32l476xx.h</a></li>
<li>SPI_SR_OVR&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa8d902302c5eb81ce4a57029de281232">stm32l476xx.h</a></li>
<li>SPI_SR_OVR_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga73daf0783ad13468420bbf4d05e150dd">stm32l476xx.h</a></li>
<li>SPI_SR_OVR_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6137ac3afbbc8b50c7a998368d2cb9be">stm32l476xx.h</a></li>
<li>SPI_SR_RXNE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga40e14de547aa06864abcd4b0422d8b48">stm32l476xx.h</a></li>
<li>SPI_SR_RXNE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga85e7198d3d1f577cae637c8295e7691e">stm32l476xx.h</a></li>
<li>SPI_SR_RXNE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga306a27b203d1275f848f2767d76c9e3b">stm32l476xx.h</a></li>
<li>SPI_SR_TXE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5bd5d21816947fcb25ccae7d3bf8eb2c">stm32l476xx.h</a></li>
<li>SPI_SR_TXE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaee9564d438c48424c767347324a2eb03">stm32l476xx.h</a></li>
<li>SPI_SR_TXE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga92e10388eb117c22b63994b491d9ec9d">stm32l476xx.h</a></li>
<li>SPI_SR_UDR&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga13d3292e963499c0e9a36869909229e6">stm32l476xx.h</a></li>
<li>SPI_SR_UDR_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1ceaae6d492b8b844ff2b83e3251d28e">stm32l476xx.h</a></li>
<li>SPI_SR_UDR_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga93586e3966e74b1df8dbda75e68b26f0">stm32l476xx.h</a></li>
<li>SPI_TXCRCR_TXCRC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1c69dc721e89e40056999b64572dff09">stm32l476xx.h</a></li>
<li>SPI_TXCRCR_TXCRC_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaca1f646ca0bb6ae44744956b39b0702d">stm32l476xx.h</a></li>
<li>SPI_TXCRCR_TXCRC_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0a0e6e24778c36e45838350d052916d1">stm32l476xx.h</a></li>
<li>SRAM1_BASE&#160;:&#160;<a class="el" href="group___peripheral__memory__map.html#ga7d0fbfb8894012dbbb96754b95e562cd">stm32l476xx.h</a></li>
<li>SRAM1_BB_BASE&#160;:&#160;<a class="el" href="group___peripheral__memory__map.html#gac4c4f61082e4b168f29d9cf97dc3ca5c">stm32l476xx.h</a></li>
<li>SRAM1_SIZE_MAX&#160;:&#160;<a class="el" href="group___peripheral__memory__map.html#ga5739aeef90bd57ec2e7ddf66b479139b">stm32l476xx.h</a></li>
<li>SRAM2_BASE&#160;:&#160;<a class="el" href="group___peripheral__memory__map.html#gadbb42a3d0a8a90a79d2146e4014241b1">stm32l476xx.h</a></li>
<li>SRAM2_SIZE&#160;:&#160;<a class="el" href="group___peripheral__memory__map.html#gad89e757d25db6160b1aedeb58fcdac09">stm32l476xx.h</a></li>
<li>SRAM_BASE&#160;:&#160;<a class="el" href="group___peripheral__memory__map.html#ga05e8f3d2e5868754a7cd88614955aecc">stm32l476xx.h</a></li>
<li>SRAM_BB_BASE&#160;:&#160;<a class="el" href="group___peripheral__memory__map.html#gad3548b6e2f017f39d399358f3ac98454">stm32l476xx.h</a></li>
<li>STM32L4&#160;:&#160;<a class="el" href="group___library__configuration__section.html#gab826667865e4b774c90e9866b34c67cc">stm32l4xx.h</a></li>
<li>SWPMI1&#160;:&#160;<a class="el" href="group___peripheral__declaration.html#ga2f7bf9a824e59b6c4b2fa18266c13e7c">stm32l476xx.h</a></li>
<li>SWPMI1_BASE&#160;:&#160;<a class="el" href="group___peripheral__memory__map.html#ga21f79975bb4c5edda5a1f1311b8e658c">stm32l476xx.h</a></li>
<li>SWPMI_BRR_BR&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9ef2fd2c58efa2d4225e9d0a7dc8a039">stm32l476xx.h</a></li>
<li>SWPMI_BRR_BR_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadeef0ee838710834710751b371960c47">stm32l476xx.h</a></li>
<li>SWPMI_BRR_BR_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9b871995e2c1e29c83b717ab9e66bd5d">stm32l476xx.h</a></li>
<li>SWPMI_CR_DEACT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9cd2b82a4a06a62651f4ebe3ce63501a">stm32l476xx.h</a></li>
<li>SWPMI_CR_DEACT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga34c8efc11e1c2db99267532716488a8d">stm32l476xx.h</a></li>
<li>SWPMI_CR_DEACT_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9dad86cc8de13f107ccf45eff3cbc68f">stm32l476xx.h</a></li>
<li>SWPMI_CR_LPBK&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabaf7259a3b0e2a2fd94e4042e1382cba">stm32l476xx.h</a></li>
<li>SWPMI_CR_LPBK_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga15b1f4161579d0707c9a32ab22e81409">stm32l476xx.h</a></li>
<li>SWPMI_CR_LPBK_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad6d86963699653325b474c28a0fa4270">stm32l476xx.h</a></li>
<li>SWPMI_CR_RXDMA&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7b774e62102d97e990efeadd1ff4954d">stm32l476xx.h</a></li>
<li>SWPMI_CR_RXDMA_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad506a05807c0934e9da102a8e8a19a25">stm32l476xx.h</a></li>
<li>SWPMI_CR_RXDMA_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga21f520ee6b00906c4feae9bd12fcf9a7">stm32l476xx.h</a></li>
<li>SWPMI_CR_RXMODE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2e1cf4aac9dd5866da51fbed03678801">stm32l476xx.h</a></li>
<li>SWPMI_CR_RXMODE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga125873ae0bb0b50ec7e4a48fbcba4f81">stm32l476xx.h</a></li>
<li>SWPMI_CR_RXMODE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae9388d85f7a0ec848070ad288729069d">stm32l476xx.h</a></li>
<li>SWPMI_CR_SWPACT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae7d359e331feda075fe1e4c37ab40b36">stm32l476xx.h</a></li>
<li>SWPMI_CR_SWPACT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab543034b0aee0d1cb757028937351c3e">stm32l476xx.h</a></li>
<li>SWPMI_CR_SWPACT_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaabbf540d0eb83b8720e1b41f6f6fd5b3">stm32l476xx.h</a></li>
<li>SWPMI_CR_TXDMA&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae2c56d1ccec83d10f9ba54eaa491145a">stm32l476xx.h</a></li>
<li>SWPMI_CR_TXDMA_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf2067ff05c3b5b1344cbf3a55b5bf61c">stm32l476xx.h</a></li>
<li>SWPMI_CR_TXDMA_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga13d19b2c46117e571805ddadf7da8b94">stm32l476xx.h</a></li>
<li>SWPMI_CR_TXMODE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafd1803321432fd17a057df230e97d302">stm32l476xx.h</a></li>
<li>SWPMI_CR_TXMODE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4e3cdd18448e90090d75e56664ae0621">stm32l476xx.h</a></li>
<li>SWPMI_CR_TXMODE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7ba090a6f21e28430414571b5d0042a5">stm32l476xx.h</a></li>
<li>SWPMI_ICR_CRXBERF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabf16c6c7f28d2bc2db8f9e9ce1e0c6a4">stm32l476xx.h</a></li>
<li>SWPMI_ICR_CRXBERF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaceade2e64268261cdedd1bc5f894e4bd">stm32l476xx.h</a></li>
<li>SWPMI_ICR_CRXBERF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabaeb2fbf29221c59fab63aca9dfb3439">stm32l476xx.h</a></li>
<li>SWPMI_ICR_CRXBFF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae5648b9a5210d7c8f23a89f67b3444b3">stm32l476xx.h</a></li>
<li>SWPMI_ICR_CRXBFF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga47624c25817887f8e918f5ae4566ffc1">stm32l476xx.h</a></li>
<li>SWPMI_ICR_CRXBFF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6ae3775eff731caeee4ee040b9e27268">stm32l476xx.h</a></li>
<li>SWPMI_ICR_CRXOVRF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4cbaee14c6c8e88a10ce8786fef15d93">stm32l476xx.h</a></li>
<li>SWPMI_ICR_CRXOVRF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3384657bb2928a0ce9fac5cf0556f6bb">stm32l476xx.h</a></li>
<li>SWPMI_ICR_CRXOVRF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga576fbdef8f051c8b7215f09a6efa09f1">stm32l476xx.h</a></li>
<li>SWPMI_ICR_CSRF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga57ef1468e5e6944785f9a07135f18f1a">stm32l476xx.h</a></li>
<li>SWPMI_ICR_CSRF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad5e2eef0cc3db6caedf9758632a7f707">stm32l476xx.h</a></li>
<li>SWPMI_ICR_CSRF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6073c8083674d6277330f563ce7ef235">stm32l476xx.h</a></li>
<li>SWPMI_ICR_CTCF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8c724e6355b9fd00eb4ac34e90d67adc">stm32l476xx.h</a></li>
<li>SWPMI_ICR_CTCF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa4a9dce42c4cecff7c076d6f2fe8fe6f">stm32l476xx.h</a></li>
<li>SWPMI_ICR_CTCF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacdd584f2b178bdc28939f91476079666">stm32l476xx.h</a></li>
<li>SWPMI_ICR_CTXBEF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4fd23e939297943224b16590cda892ad">stm32l476xx.h</a></li>
<li>SWPMI_ICR_CTXBEF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga169ed1ce03384ca021474be8d62c2d7a">stm32l476xx.h</a></li>
<li>SWPMI_ICR_CTXBEF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa147537fe108ca16b52b61b7bc7d65b5">stm32l476xx.h</a></li>
<li>SWPMI_ICR_CTXUNRF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf0c208e2b6548759822432e9aa6204d2">stm32l476xx.h</a></li>
<li>SWPMI_ICR_CTXUNRF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafcc4ec015c2a67c188dd9a4399db98bf">stm32l476xx.h</a></li>
<li>SWPMI_ICR_CTXUNRF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac750d5dd382a9bdfd71945e61d5c5d9e">stm32l476xx.h</a></li>
<li>SWPMI_IER_RIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga62f56eec6f77ac62d18f56a875e49741">stm32l476xx.h</a></li>
<li>SWPMI_IER_RIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaab1ffcd1fff5fb9a2f9441524bc544c">stm32l476xx.h</a></li>
<li>SWPMI_IER_RIE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf3d80dc0bc9cbcdaaf5b613dab839fd9">stm32l476xx.h</a></li>
<li>SWPMI_IER_RXBERIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa99c15b90b0efc7ee1aad0283259f23c">stm32l476xx.h</a></li>
<li>SWPMI_IER_RXBERIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8d8418532b7bbbac3b708367cfbc2ec3">stm32l476xx.h</a></li>
<li>SWPMI_IER_RXBERIE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8c8510da9505a2ec2aad847b99898012">stm32l476xx.h</a></li>
<li>SWPMI_IER_RXBFIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga99ecfabdafe249707544e3f30da7824c">stm32l476xx.h</a></li>
<li>SWPMI_IER_RXBFIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga762cb52f332a3529d6c2481feb1fb38c">stm32l476xx.h</a></li>
<li>SWPMI_IER_RXBFIE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga90e6122057c42d48499dd33dc34fb563">stm32l476xx.h</a></li>
<li>SWPMI_IER_RXOVRIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaab23c9606fc2f1798d529105da884dad">stm32l476xx.h</a></li>
<li>SWPMI_IER_RXOVRIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae5e19141afea8ebf1f89c92320c232c8">stm32l476xx.h</a></li>
<li>SWPMI_IER_RXOVRIE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4921179dc73e0120cec20500a5f5760a">stm32l476xx.h</a></li>
<li>SWPMI_IER_SRIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6210cc2de48cc96db4647af12c8d557">stm32l476xx.h</a></li>
<li>SWPMI_IER_SRIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac2406c5b170a70489779d9ba6e93e4ea">stm32l476xx.h</a></li>
<li>SWPMI_IER_SRIE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7cc43fadbff4836deeb04b375c5cbbf6">stm32l476xx.h</a></li>
<li>SWPMI_IER_TCIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga84eb68b87a068836b38de10e610537bf">stm32l476xx.h</a></li>
<li>SWPMI_IER_TCIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabcd5cbdae496c0754552dff5c788b049">stm32l476xx.h</a></li>
<li>SWPMI_IER_TCIE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa21ecf5305f39dcce814f11d2b557d5c">stm32l476xx.h</a></li>
<li>SWPMI_IER_TIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga442c3c2dcf8cc61afda98ba42b1938b5">stm32l476xx.h</a></li>
<li>SWPMI_IER_TIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga003d40a8944feb4e7900236a2bcbdc23">stm32l476xx.h</a></li>
<li>SWPMI_IER_TIE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab497707a773183187a262fd72e4da07a">stm32l476xx.h</a></li>
<li>SWPMI_IER_TXBEIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga28e8e7184b3274f7a0767b4b24c0dc00">stm32l476xx.h</a></li>
<li>SWPMI_IER_TXBEIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae17879032f5b01ae751a1e77dfdf913c">stm32l476xx.h</a></li>
<li>SWPMI_IER_TXBEIE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1843ab452ef2042a4fb4450aa328082e">stm32l476xx.h</a></li>
<li>SWPMI_IER_TXUNRIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga767af27d70f57851b647ac5a8868848b">stm32l476xx.h</a></li>
<li>SWPMI_IER_TXUNRIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga499ac87a04d5b7a004d763fde24943d4">stm32l476xx.h</a></li>
<li>SWPMI_IER_TXUNRIE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8bd06e633b02b78afc07b38b5cab3137">stm32l476xx.h</a></li>
<li>SWPMI_ISR_DEACTF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8f20b1b9c06221af08964faf23ae042c">stm32l476xx.h</a></li>
<li>SWPMI_ISR_DEACTF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac8caedc006ef1c2ecb90e5906ee692f1">stm32l476xx.h</a></li>
<li>SWPMI_ISR_DEACTF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadefe8c059f7691958bc9acf2063eecc6">stm32l476xx.h</a></li>
<li>SWPMI_ISR_RXBERF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1af7e02024021bb6ceb1114f8c3c2f9a">stm32l476xx.h</a></li>
<li>SWPMI_ISR_RXBERF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9a2f81580878f5d7cad3c0502a8d738a">stm32l476xx.h</a></li>
<li>SWPMI_ISR_RXBERF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabfbe4fa9b2c12db6c652a2e339e0e941">stm32l476xx.h</a></li>
<li>SWPMI_ISR_RXBFF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab657019d4bf07a604b8585e950556383">stm32l476xx.h</a></li>
<li>SWPMI_ISR_RXBFF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad3e918492defd628775cf088aa759536">stm32l476xx.h</a></li>
<li>SWPMI_ISR_RXBFF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga382237a9f605e86f318757e5fb910dc4">stm32l476xx.h</a></li>
<li>SWPMI_ISR_RXNE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga70fc9db5d5402daf9685e2043adf4a9d">stm32l476xx.h</a></li>
<li>SWPMI_ISR_RXNE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga58627c9125c800124897c843cbcb938b">stm32l476xx.h</a></li>
<li>SWPMI_ISR_RXNE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa3467e63850f5fdee7b84bd05f32a2b0">stm32l476xx.h</a></li>
<li>SWPMI_ISR_RXOVRF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga52d047cd7bdb75385c5dc621872d4407">stm32l476xx.h</a></li>
<li>SWPMI_ISR_RXOVRF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf7c7eade109267c52cc3820ae8aa20ed">stm32l476xx.h</a></li>
<li>SWPMI_ISR_RXOVRF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9fdf6871a758859acb46d9fe19790701">stm32l476xx.h</a></li>
<li>SWPMI_ISR_SRF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaed7f07db23903f296291e123b92213c3">stm32l476xx.h</a></li>
<li>SWPMI_ISR_SRF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga69e6724d7bd7dcccdc5ff9b74be8dc23">stm32l476xx.h</a></li>
<li>SWPMI_ISR_SRF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac7d589acf931b061f538c3875d3f189d">stm32l476xx.h</a></li>
<li>SWPMI_ISR_SUSP&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae8a0a213d0a5065380755a4351694e26">stm32l476xx.h</a></li>
<li>SWPMI_ISR_SUSP_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga64151a48f2a8c5579011e6fecb750521">stm32l476xx.h</a></li>
<li>SWPMI_ISR_SUSP_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab9bfc0ccb8ca0e31d91eff3303c8eebc">stm32l476xx.h</a></li>
<li>SWPMI_ISR_TCF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1128f9e2f4038ecc07903f53bd5f6b28">stm32l476xx.h</a></li>
<li>SWPMI_ISR_TCF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5451c80dba9a7d18b46df0cb0ee86530">stm32l476xx.h</a></li>
<li>SWPMI_ISR_TCF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac74f8bcdadae7f6e7e583eb2982e2e56">stm32l476xx.h</a></li>
<li>SWPMI_ISR_TXBEF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9ec659f145ef11434ce850968f4c1eb1">stm32l476xx.h</a></li>
<li>SWPMI_ISR_TXBEF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4044cb63fec7db43cfc9316e19a55282">stm32l476xx.h</a></li>
<li>SWPMI_ISR_TXBEF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa7eabae1816393a2e53883d37456c2bb">stm32l476xx.h</a></li>
<li>SWPMI_ISR_TXE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3e7987cd54eaca79c0a63660acfe6471">stm32l476xx.h</a></li>
<li>SWPMI_ISR_TXE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga689b36772a0a0b7c8b651f06a3fbc65a">stm32l476xx.h</a></li>
<li>SWPMI_ISR_TXE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9ad2aa3320c952fb1413dfb8170228e7">stm32l476xx.h</a></li>
<li>SWPMI_ISR_TXUNRF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf12480cc451cbabe20ad892fd0312845">stm32l476xx.h</a></li>
<li>SWPMI_ISR_TXUNRF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8dd19139289f8b6d9954e8d43f8625e1">stm32l476xx.h</a></li>
<li>SWPMI_ISR_TXUNRF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeb8c41683fc7cbfc09d167526e38e3f3">stm32l476xx.h</a></li>
<li>SWPMI_OR_CLASS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0e76440d0421f60c0572770116f2baab">stm32l476xx.h</a></li>
<li>SWPMI_OR_CLASS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1d8cbc0799a2c045318029c6cd8b16a7">stm32l476xx.h</a></li>
<li>SWPMI_OR_CLASS_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga559c355459dd5c76a58045f244e82d49">stm32l476xx.h</a></li>
<li>SWPMI_OR_TBYP&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaae51f8fa27a58ef04f67a5310ba4d2de">stm32l476xx.h</a></li>
<li>SWPMI_OR_TBYP_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae6bb5184180a8e43033195f837867885">stm32l476xx.h</a></li>
<li>SWPMI_OR_TBYP_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga574019ebfd7c2f9d36638f087afd5c27">stm32l476xx.h</a></li>
<li>SWPMI_RDR_RD&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa05c97da612073226390634b0d31220a">stm32l476xx.h</a></li>
<li>SWPMI_RDR_RD_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8aaa6cf0f9dc6245a3e06a9965f70576">stm32l476xx.h</a></li>
<li>SWPMI_RDR_RD_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga59eac71764515bef7e16714231b3592b">stm32l476xx.h</a></li>
<li>SWPMI_RFL_RFL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga16870ffbc408d4cab1c48c19b2a9da07">stm32l476xx.h</a></li>
<li>SWPMI_RFL_RFL_0_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga24acc0249bb22f896611fc7995d9424f">stm32l476xx.h</a></li>
<li>SWPMI_RFL_RFL_0_1_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab47f4ea28a204e735a5d500e2bda4fdd">stm32l476xx.h</a></li>
<li>SWPMI_RFL_RFL_0_1_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0f45085eb2fa71aef765c44c27b6a988">stm32l476xx.h</a></li>
<li>SWPMI_RFL_RFL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6641ebe2d8e3aa9eff785fc975f4f586">stm32l476xx.h</a></li>
<li>SWPMI_RFL_RFL_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2594aa218c77bbb6ed5fce7037e459fd">stm32l476xx.h</a></li>
<li>SWPMI_TDR_TD&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab89b9d7f1b24be16f741f906df147150">stm32l476xx.h</a></li>
<li>SWPMI_TDR_TD_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6d59a745f395b08ab304fa3b16ee50e6">stm32l476xx.h</a></li>
<li>SWPMI_TDR_TD_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac6372310659122ee760df6ebaea06318">stm32l476xx.h</a></li>
<li>SYSCFG&#160;:&#160;<a class="el" href="group___peripheral__declaration.html#ga3c833fe1c486cb62250ccbca32899cb8">stm32l476xx.h</a></li>
<li>SYSCFG_BASE&#160;:&#160;<a class="el" href="group___peripheral__memory__map.html#ga62246020bf3b34b6a4d8d0e84ec79d3d">stm32l476xx.h</a></li>
<li>SYSCFG_CFGR1_BOOSTEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga948471b86a4c7bf56000670b10b203ab">stm32l476xx.h</a></li>
<li>SYSCFG_CFGR1_BOOSTEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaedb31e569eae913f4707024e66fde991">stm32l476xx.h</a></li>
<li>SYSCFG_CFGR1_BOOSTEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1899e756148f7c17d240ef52344a184f">stm32l476xx.h</a></li>
<li>SYSCFG_CFGR1_FPU_IE_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabed60c67f0551da302b2fcbf7a45d56c">stm32l476xx.h</a></li>
<li>SYSCFG_CFGR1_FPU_IE_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga35f8d70bddd719864e4ee1cfa871217a">stm32l476xx.h</a></li>
<li>SYSCFG_CFGR1_FPU_IE_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7707762bd4192fee7875ec7d5f1f27a1">stm32l476xx.h</a></li>
<li>SYSCFG_CFGR1_FPU_IE_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf085379d759b80ce28d1672eb4a8a69f">stm32l476xx.h</a></li>
<li>SYSCFG_CFGR1_FPU_IE_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8838d130a5c7a34402c789f98d812828">stm32l476xx.h</a></li>
<li>SYSCFG_CFGR1_FPU_IE_5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8ebd31d4d65b65a38f34b7dd2915679f">stm32l476xx.h</a></li>
<li>SYSCFG_CFGR1_FWDIS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2c84f10bd275f2abb8214e3e78c2da15">stm32l476xx.h</a></li>
<li>SYSCFG_CFGR1_FWDIS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5ecf5ba43eab92e2cbb8dff94c7a824a">stm32l476xx.h</a></li>
<li>SYSCFG_CFGR1_FWDIS_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2a98d5be175a97cfa403feabd4d34611">stm32l476xx.h</a></li>
<li>SYSCFG_CFGR1_I2C1_FMP&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga97e28a2c5e89597d5d447b3d206a3fd6">stm32l476xx.h</a></li>
<li>SYSCFG_CFGR1_I2C1_FMP_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaea318d04aaef50492a399bd5a8e3ac4">stm32l476xx.h</a></li>
<li>SYSCFG_CFGR1_I2C1_FMP_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8e370599c91d80625491b2e3ad7669f6">stm32l476xx.h</a></li>
<li>SYSCFG_CFGR1_I2C2_FMP&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga465e2f2a75b970e887cd2c8fb0b11e54">stm32l476xx.h</a></li>
<li>SYSCFG_CFGR1_I2C2_FMP_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga789d8696c461275e1679e60953dd5cab">stm32l476xx.h</a></li>
<li>SYSCFG_CFGR1_I2C2_FMP_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga88009c154ecd16c483f8d2a4af002dce">stm32l476xx.h</a></li>
<li>SYSCFG_CFGR1_I2C3_FMP&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6d532c7b92bc3454f375f1792062a7a">stm32l476xx.h</a></li>
<li>SYSCFG_CFGR1_I2C3_FMP_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadd593ab3a28fd7074715d3b8194fa27f">stm32l476xx.h</a></li>
<li>SYSCFG_CFGR1_I2C3_FMP_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2ee1eec1b9b688bc7601eb9c6cf7ed0c">stm32l476xx.h</a></li>
<li>SYSCFG_CFGR1_I2C_PB6_FMP&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaee5a1ca3b0408d359907fdc8ae1e44ae">stm32l476xx.h</a></li>
<li>SYSCFG_CFGR1_I2C_PB6_FMP_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga301d3b5ac2e8801ba6ff3c00c55299e1">stm32l476xx.h</a></li>
<li>SYSCFG_CFGR1_I2C_PB6_FMP_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga826fba242f6edc42c0c6895d42f5c2b0">stm32l476xx.h</a></li>
<li>SYSCFG_CFGR1_I2C_PB7_FMP&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga218ec7f8116e53121ba41a9a57f2ab9c">stm32l476xx.h</a></li>
<li>SYSCFG_CFGR1_I2C_PB7_FMP_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac594ec163e1f4c32fce0d01c8ec73187">stm32l476xx.h</a></li>
<li>SYSCFG_CFGR1_I2C_PB7_FMP_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga01a42ee69d7be6f9390bfd8c1970edc1">stm32l476xx.h</a></li>
<li>SYSCFG_CFGR1_I2C_PB8_FMP&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1aa82a8f51624e4fa343996c0d6166c2">stm32l476xx.h</a></li>
<li>SYSCFG_CFGR1_I2C_PB8_FMP_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga61b4b8600bf8f38f0efe204db6b02b9d">stm32l476xx.h</a></li>
<li>SYSCFG_CFGR1_I2C_PB8_FMP_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf79aa03fbdd4e3c09c11c4a8c59440ab">stm32l476xx.h</a></li>
<li>SYSCFG_CFGR1_I2C_PB9_FMP&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadbc009692a61536e59a135d5a6b63afc">stm32l476xx.h</a></li>
<li>SYSCFG_CFGR1_I2C_PB9_FMP_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga988f9843b6c6d9a38ec09b30193f1037">stm32l476xx.h</a></li>
<li>SYSCFG_CFGR1_I2C_PB9_FMP_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0a527d4fff85610f26103ebf330047c5">stm32l476xx.h</a></li>
<li>SYSCFG_CFGR2_CLL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga37867c85a6455883bf60424879a281f4">stm32l476xx.h</a></li>
<li>SYSCFG_CFGR2_CLL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac1fc0165248de4dad33629111e39a048">stm32l476xx.h</a></li>
<li>SYSCFG_CFGR2_CLL_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga360c802b41e1bc7fa89de9319e296d73">stm32l476xx.h</a></li>
<li>SYSCFG_CFGR2_ECCL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae75e85c4c032560b4db88cd8fcb3aaf9">stm32l476xx.h</a></li>
<li>SYSCFG_CFGR2_ECCL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacbbcc01e11ce7e4606f73ef4ca5fb4c0">stm32l476xx.h</a></li>
<li>SYSCFG_CFGR2_ECCL_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa719052c0d5d3f901424ce0809e085ed">stm32l476xx.h</a></li>
<li>SYSCFG_CFGR2_PVDL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac8ca8fa7bb3ae856eb5fc3102cc0ff21">stm32l476xx.h</a></li>
<li>SYSCFG_CFGR2_PVDL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0db1bfa9007424bbd53c468e0accd23d">stm32l476xx.h</a></li>
<li>SYSCFG_CFGR2_PVDL_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8d196bde1810d3915573a0a7c422ade7">stm32l476xx.h</a></li>
<li>SYSCFG_CFGR2_SPF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga155014fba33b6dc281892ec1ff27e4da">stm32l476xx.h</a></li>
<li>SYSCFG_CFGR2_SPF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga84b73007bdcf65cdd09998fca7d298bc">stm32l476xx.h</a></li>
<li>SYSCFG_CFGR2_SPF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa6d49969c9310a2cede78a3636ef4d8d">stm32l476xx.h</a></li>
<li>SYSCFG_CFGR2_SPL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacbf387c6e12d90c012dd85636c5dc31b">stm32l476xx.h</a></li>
<li>SYSCFG_CFGR2_SPL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga51c8e9869fb0f6f6fa266974085ac312">stm32l476xx.h</a></li>
<li>SYSCFG_CFGR2_SPL_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga588495646475add997a5175ea2f87234">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR1_EXTI0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga75b70d07448c3037234bc2abb8e3d884">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR1_EXTI0_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7c2b219e4d77fac522233905dc0d8de8">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR1_EXTI0_PA&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6de6aa8e32ae5cd07fd69e42e7226bd1">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR1_EXTI0_PB&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf43c9ef6b61e39655cbe969967c79a69">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR1_EXTI0_PC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga861a4d7b48ffd93997267baaad12fd51">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR1_EXTI0_PD&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6439042c8cd14f99fe3813cff47c0ee">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR1_EXTI0_PE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacb087e2ded8ac927ee9e1fc0234bfdef">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR1_EXTI0_PF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa897f1ac8311e57339eaf7813239eaf4">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR1_EXTI0_PG&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga98b2d929e79e5cc2ee7961a75a0ab094">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR1_EXTI0_PH&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga766d0bf3501e207b0baa066cf756688f">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR1_EXTI0_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae40db3f75cc81dcb1b6b8c18194d07a8">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR1_EXTI1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7fc84838c77f799cb7e57d6e97c6c16d">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR1_EXTI1_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac033e65cf79968349e0fa5e52ebf4ccd">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR1_EXTI1_PA&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf4b78c30e4ef4fa441582eb3c102865d">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR1_EXTI1_PB&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga19a11fce288d19546c76257483e0dcb6">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR1_EXTI1_PC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae45a8c814b13fa19f157364dc715c08a">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR1_EXTI1_PD&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga93cb136eaf357affc4a28a8d423cabbb">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR1_EXTI1_PE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8f5c3d1e914af78112179a13e9c736d6">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR1_EXTI1_PF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga43ea410456aa31dfe6ec4889de62428b">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR1_EXTI1_PG&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf9118efcafa89eeada012ff5ab98387d">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR1_EXTI1_PH&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0ac69d7f391e837d8e8adce27704d87d">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR1_EXTI1_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1e187825ececb74bc0dc9bb16a22e8af">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR1_EXTI2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6d0a0a6b8223777937d8c9012658d6cd">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR1_EXTI2_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1383ce11441c048c62e317e78eff0545">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR1_EXTI2_PA&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4096f472e87e021f4d4c94457ddaf5f1">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR1_EXTI2_PB&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8cd240d61fd8a9666621f0dee07a08e5">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR1_EXTI2_PC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga03ce7faaf56aa9efcc74af65619e275e">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR1_EXTI2_PD&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafc35fcdcc89b487fab2901e1f5a7f41b">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR1_EXTI2_PE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac3f2b7465d81745f7a772e7689a29618">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR1_EXTI2_PF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab538769f1da056b3f57fb984adeef252">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR1_EXTI2_PG&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabe4f5fa56e98b42b64e894f7a9216e05">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR1_EXTI2_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga283584ecd69e2dfd310b2b09d1028457">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR1_EXTI3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac3bf2306f79ebb709da5ecf83e59ded4">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR1_EXTI3_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga90072fd2defc44f0975836484c9d9bbf">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR1_EXTI3_PA&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga45ed24773c389f4477944c2c43d106c0">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR1_EXTI3_PB&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga652183838bb096717551bf8a1917c257">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR1_EXTI3_PC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacb1809e5b8a9ebc4b1cbc8967d985929">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR1_EXTI3_PD&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga205440ffa174509d57c2b6a1814f8202">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR1_EXTI3_PE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab2b33beb6294fd7a257f0f3a36e0dcda">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR1_EXTI3_PF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga40240ee616b6e06ecd8dabe9d8e56e71">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR1_EXTI3_PG&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaa73420dbafb7f20f16c350a12b0a0f5">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR1_EXTI3_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga08a505d92a83c5fc8d5d0c8202119f61">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR2_EXTI4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad2a57b4872977812e60d521268190e1e">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR2_EXTI4_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf05f6030b07cf7ca730a2ea8325e7640">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR2_EXTI4_PA&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga51147f1747daf48dbcfad03285ae8889">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR2_EXTI4_PB&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga917aeb0df688d6b34785085fc85d9e47">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR2_EXTI4_PC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga14ac312beeb19d3bb34a552546477613">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR2_EXTI4_PD&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaec62164e18d1b525e8272169b1efe642">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR2_EXTI4_PE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac1d2292b6a856a8a71d82f595b580b9b">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR2_EXTI4_PF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0adc3c72bddc65977e3ef56df74ed40e">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR2_EXTI4_PG&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad5aad8ed8589e28677332ea0b200617b">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR2_EXTI4_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae2d0b453a61771de5591f5eb58ccb174">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR2_EXTI5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6682a1b97b04c5c33085ffd2827ccd17">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR2_EXTI5_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa47b595915b1cd571357a04f31c79656">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR2_EXTI5_PA&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafb9581c515a4bdf1ed88fe96d8c24794">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR2_EXTI5_PB&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga90a3f610234dfa13f56e72c76a12be74">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR2_EXTI5_PC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga33b6bdc1b4bfeda0d4034dc67f1a6046">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR2_EXTI5_PD&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0eea392f1530c7cb794a63d04e268a70">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR2_EXTI5_PE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8a4e6644d0144bfb0f913cf20eaf2f8e">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR2_EXTI5_PF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga740e27c5bead2c914a134ac4ed4d05b3">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR2_EXTI5_PG&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7d78839e577ab90090abcdcff88e18c8">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR2_EXTI5_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gade15c38da4f70df1a360337abac37314">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR2_EXTI6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6c50caf6019fd7d5038d77e61f57ad7b">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR2_EXTI6_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaadbcd9e40a5da23a133cd3479d326c66">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR2_EXTI6_PA&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3e87c78fb6dfde7c8b7f81fe3b65aae9">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR2_EXTI6_PB&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6528de8e4ca8741e86ae254e1d6b2a70">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR2_EXTI6_PC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga53d8745705d5eb84c70a8554f61d59ac">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR2_EXTI6_PD&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga26c97cdece451441e49120e754020cdc">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR2_EXTI6_PE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga804218f2dd83c72e672143ec4f283ad3">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR2_EXTI6_PF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0d36de53e52c8a4c7991513fec326df6">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR2_EXTI6_PG&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga278997204184bfe7c951c1da327e6fb5">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR2_EXTI6_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab355e39e166c83c356999c3da7fd7893">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR2_EXTI7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga638ea3bb014752813d064d37b3388950">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR2_EXTI7_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga97160d2262cb4ab1ae9098809391f52e">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR2_EXTI7_PA&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2f1bfd3af524288b6ce54d7f9aef410a">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR2_EXTI7_PB&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab18d324986b18858f901febbcc2a57b7">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR2_EXTI7_PC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae9f53618d9cf13af2b2ecf191da8595a">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR2_EXTI7_PD&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae38aa3b76227bb8e9d8cedc31c023f63">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR2_EXTI7_PE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga90d097c1b5cbb62dc86327604907dcd4">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR2_EXTI7_PF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaf2c3a661be3569fffe11515e37de1e4">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR2_EXTI7_PG&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga987bc0488e57b14b0a98e4952df2b539">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR2_EXTI7_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa503d2cda916e0b9d0f621317c3f1601">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR3_EXTI10&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8fc06b17c3b3d393b749bf9924a43a80">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR3_EXTI10_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1803c2719fb53533547496e02c8b07d4">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR3_EXTI10_PA&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga25acdbb9e916c440c41a060d861130ee">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR3_EXTI10_PB&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab8d9aec4349bf38a4a9753b267b7de7e">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR3_EXTI10_PC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga62d2b81d49e30ab4fe96572be5da8484">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR3_EXTI10_PD&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaab3553c540cd836d465824939c2e3b79">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR3_EXTI10_PE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabde568ef1c8f4bfaf18954e8ee0716a9">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR3_EXTI10_PF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga09ed841a11367cda67c7a416ed6d9b99">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR3_EXTI10_PG&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6dff840a6986b440e7633a3671ce57cc">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR3_EXTI10_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8d6efb981e6435ae15643e438196ffba">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR3_EXTI11&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa66cc9a579696c8f5c41f5f138ee1e67">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR3_EXTI11_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4c7d37c95e30bf30ac80d455bfa9a842">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR3_EXTI11_PA&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0ca8a85d4512677eff6ed2aac897a366">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR3_EXTI11_PB&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaedb3a8cc6b1763e303986553c0e4e7f8">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR3_EXTI11_PC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0b01c8ba6cb27899a4f5fa494bf2b3f5">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR3_EXTI11_PD&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6a69d636cda0352da0982c54f582787d">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR3_EXTI11_PE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga44affe06868a0490f8d0cbbba51ff412">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR3_EXTI11_PF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga66fb050835077047b576b3a510700d64">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR3_EXTI11_PG&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf7b66390eeb4a8d50ebb7e87e2f281b3">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR3_EXTI11_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga29b9c2241040cf831bbb18391cda402c">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR3_EXTI8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf2a656b18cc728e38acb72cf8d7e7935">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR3_EXTI8_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab693b7e686ba5646959113dd6b408673">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR3_EXTI8_PA&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae1c6843a871f1a06ca25c0de50048b10">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR3_EXTI8_PB&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4818dc7bffc8dfc2acc48995a62e66c5">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR3_EXTI8_PC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaba0d34ff57632d7753981404cef548e2">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR3_EXTI8_PD&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa15260ba354dee354f0a71e7913009c3">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR3_EXTI8_PE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga185287204b8cead31d3760f65c5ca19d">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR3_EXTI8_PF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga425e41001af4b205b8fbfba723572a81">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR3_EXTI8_PG&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2ecc7a12103b805da045093eb626614d">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR3_EXTI8_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0e1169e4f50e721a7c6b9d9c2b722035">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR3_EXTI9&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga002462e4c233adc6dd502de726994575">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR3_EXTI9_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8ea1b3c5cb074a305ad06709a7023689">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR3_EXTI9_PA&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga93e284e59c4ff887b2e79851ac0a81c4">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR3_EXTI9_PB&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa9271cbc1ed09774a5fef4b379cab260">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR3_EXTI9_PC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1cc355176941881870c620c0837cab48">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR3_EXTI9_PD&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga75af3c7a94cfc78361c94b054f9fe064">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR3_EXTI9_PE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafce176ef4b389251dadb98d9f59f8fe6">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR3_EXTI9_PF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga76ef2422b4d021d0cc038cb6325ed311">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR3_EXTI9_PG&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae1b37bf746ccfe0750aebd28cfa52a0c">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR3_EXTI9_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6f6d994a483df2e705db0343cb88fb53">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR4_EXTI12&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9d4b31f4a75d935b6a52afe6a16463d1">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR4_EXTI12_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaabcd55b42c6aa84cdd8c36d7df16fcf5">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR4_EXTI12_PA&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3ceaa63866465faa8145ce0c5d9a44d0">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR4_EXTI12_PB&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad8b00a462533a83c75c588340a2fa710">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR4_EXTI12_PC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4d27668b1fa6b1accde06aa144faa970">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR4_EXTI12_PD&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa46ddd43a361d82abcb3cb7779ac74ff">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR4_EXTI12_PE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga102ee111e27fd67228c169836dd0849e">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR4_EXTI12_PF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad9785209e7e13fcf9c4f82d57bae0837">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR4_EXTI12_PG&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5c78af5f130089bec32d6f782288765c">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR4_EXTI12_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga81bcb273eca8dad24924a1402c31411e">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR4_EXTI13&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7f04cda5bfe876431d5ad864302d7fa1">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR4_EXTI13_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafaf1614a726586aeefae87ca1d803656">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR4_EXTI13_PA&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0514aaa894c9be44ba47c1346756f90b">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR4_EXTI13_PB&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga34e6776e3ebfecc9e78c5aec77c48eff">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR4_EXTI13_PC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1c7833d4e3c6b7f3878f62a200a6ab14">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR4_EXTI13_PD&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabed530f628b3c37281f7a583af1cdb3c">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR4_EXTI13_PE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7dc5424bf39509a989464a81ec0714da">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR4_EXTI13_PF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaf4c995587d7bae6436e6793b8214627">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR4_EXTI13_PG&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4dedb6adbf49c40e5a15ad2afc471155">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR4_EXTI13_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga09cc7a3ec956c6849e56f0deb4bf94cc">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR4_EXTI14&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabde06df3ec6e357374820a5a615991aa">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR4_EXTI14_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga95bb6740c8bc08eb716e3ef71841e81a">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR4_EXTI14_PA&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7ad140a68e3e4e0406a182a504679ea9">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR4_EXTI14_PB&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae5c1b8a0f2b4f79bd868bbb2b4eff617">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR4_EXTI14_PC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8ca668cdd447acb1740566f46de5eb19">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR4_EXTI14_PD&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2f20b2bfa9dc8b57a987c127c6dfa6fe">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR4_EXTI14_PE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4c13c49f6d93865ba05361cd86fddabf">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR4_EXTI14_PF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9df1ee6f60db93301acaa9220a591da9">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR4_EXTI14_PG&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae8ae4d091bb2c7148188ef430734020a">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR4_EXTI14_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga525a67279d0e7f222fd770de959a96d5">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR4_EXTI15&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabd325c27cff1ae3de773d5e205a33f4e">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR4_EXTI15_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga08ef44dcc2fb1d5cb2fab3ca7eb1a45a">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR4_EXTI15_PA&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae2f28920677dd99f9132ed28f7b1d5e2">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR4_EXTI15_PB&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga412f44d6a8f8f60420d7e7f8b5635e09">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR4_EXTI15_PC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga49778592caef3a176ee82c9b83e25148">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR4_EXTI15_PD&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac23e07d92a68cf7f8c3e58b479638885">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR4_EXTI15_PE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaefd64bc0ea005d03068f2e9b8f425944">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR4_EXTI15_PF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5e88d51ebabe9f70e5b7c2ad60899d54">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR4_EXTI15_PG&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga51d341c45e98ccbd82bf7003bfa56e6b">stm32l476xx.h</a></li>
<li>SYSCFG_EXTICR4_EXTI15_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa2d829ebf74fc207970f57a960bd8b4a">stm32l476xx.h</a></li>
<li>SYSCFG_MEMRMP_FB_MODE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabd7765535faf23de1a7038d97d44f014">stm32l476xx.h</a></li>
<li>SYSCFG_MEMRMP_FB_MODE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad44340ce037b50dd5f517ece326707c4">stm32l476xx.h</a></li>
<li>SYSCFG_MEMRMP_FB_MODE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga68d04f962ae67015e28e4fa571ca5f09">stm32l476xx.h</a></li>
<li>SYSCFG_MEMRMP_MEM_MODE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3c05039ec67573c00da29f58b914f258">stm32l476xx.h</a></li>
<li>SYSCFG_MEMRMP_MEM_MODE_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga30d5f406535f94faea2e7f924d50201b">stm32l476xx.h</a></li>
<li>SYSCFG_MEMRMP_MEM_MODE_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab5d76e8b4d801b35c31ef352b33407be">stm32l476xx.h</a></li>
<li>SYSCFG_MEMRMP_MEM_MODE_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga42eb2e54640311449d074871dc352819">stm32l476xx.h</a></li>
<li>SYSCFG_MEMRMP_MEM_MODE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1309dcedba4fee11e085cdfaf974cc3d">stm32l476xx.h</a></li>
<li>SYSCFG_MEMRMP_MEM_MODE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga20a445ef41a942b3ec617cfce8297931">stm32l476xx.h</a></li>
<li>SYSCFG_SCSR_SRAM2BSY&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8e9f5f6472989faf6dc577b801caadbf">stm32l476xx.h</a></li>
<li>SYSCFG_SCSR_SRAM2BSY_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1cdd9e14f4d87d0c7615214b3e6ce150">stm32l476xx.h</a></li>
<li>SYSCFG_SCSR_SRAM2BSY_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0e9178c6080c04d8323a8e1ec84a52c2">stm32l476xx.h</a></li>
<li>SYSCFG_SCSR_SRAM2ER&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad2980c87d46dca95c2670581abee8e3c">stm32l476xx.h</a></li>
<li>SYSCFG_SCSR_SRAM2ER_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa93fe4e059073d97382b75b4dff9fbfa">stm32l476xx.h</a></li>
<li>SYSCFG_SCSR_SRAM2ER_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1e7235a9c0e313c5944333419912e138">stm32l476xx.h</a></li>
<li>SYSCFG_SKR_KEY&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga67abbc594d34875b851dfaf9cb97e4ff">stm32l476xx.h</a></li>
<li>SYSCFG_SKR_KEY_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1e7c1b594125b1e9b0b112bfcaf3bcc4">stm32l476xx.h</a></li>
<li>SYSCFG_SKR_KEY_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaae037dfc5f97f7b07c07881ff2133cbe">stm32l476xx.h</a></li>
<li>SYSCFG_SWPR_PAGE0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga02e369a9d753a147d6edbc6561847bab">stm32l476xx.h</a></li>
<li>SYSCFG_SWPR_PAGE0_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf802b94d62a0daa17fe5f980fbd438db">stm32l476xx.h</a></li>
<li>SYSCFG_SWPR_PAGE0_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf961bd413520b207e886da0996a75c58">stm32l476xx.h</a></li>
<li>SYSCFG_SWPR_PAGE1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga65f465abe61aeb9d54f96f61a26dbcba">stm32l476xx.h</a></li>
<li>SYSCFG_SWPR_PAGE10&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga048c2339b904f6441a46d8c6453455d5">stm32l476xx.h</a></li>
<li>SYSCFG_SWPR_PAGE10_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5f90155839e3d3aa76b76afa731cd089">stm32l476xx.h</a></li>
<li>SYSCFG_SWPR_PAGE10_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga49064e62540de2ec6d096cdb5460dad7">stm32l476xx.h</a></li>
<li>SYSCFG_SWPR_PAGE11&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5270bddc08a881712b88e5f437567f31">stm32l476xx.h</a></li>
<li>SYSCFG_SWPR_PAGE11_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab5732b25b90d05f6d95cb877f49aee62">stm32l476xx.h</a></li>
<li>SYSCFG_SWPR_PAGE11_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5a7e30b74ea6a3613614c075f48ca7e0">stm32l476xx.h</a></li>
<li>SYSCFG_SWPR_PAGE12&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9f08edc0a4ad0a2282f50596afe77ac8">stm32l476xx.h</a></li>
<li>SYSCFG_SWPR_PAGE12_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7087e05033a9836e33422761ac482046">stm32l476xx.h</a></li>
<li>SYSCFG_SWPR_PAGE12_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga75f1ac905f280ceecb9bd9f6212bde7e">stm32l476xx.h</a></li>
<li>SYSCFG_SWPR_PAGE13&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9fa7360a8bec9a1cdcd1625aac70cf6e">stm32l476xx.h</a></li>
<li>SYSCFG_SWPR_PAGE13_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9a433f3826b730688dfa1973225c60d8">stm32l476xx.h</a></li>
<li>SYSCFG_SWPR_PAGE13_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae6f741054bb199cf9007a345e9894fb0">stm32l476xx.h</a></li>
<li>SYSCFG_SWPR_PAGE14&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4e6eadeeb74de0fd0f0f0a56257e8a4b">stm32l476xx.h</a></li>
<li>SYSCFG_SWPR_PAGE14_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga20213b03f596a6dc496a49368ca9f3cb">stm32l476xx.h</a></li>
<li>SYSCFG_SWPR_PAGE14_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab1029eb26434c9d3a707087fd06b42c5">stm32l476xx.h</a></li>
<li>SYSCFG_SWPR_PAGE15&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6acf9084f1f326f9febba1cc1109d883">stm32l476xx.h</a></li>
<li>SYSCFG_SWPR_PAGE15_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5b16ebcd98ecb80d17ccfe3b3626f5f2">stm32l476xx.h</a></li>
<li>SYSCFG_SWPR_PAGE15_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9ad980f04cb0eae96c7e8e1bde0c6337">stm32l476xx.h</a></li>
<li>SYSCFG_SWPR_PAGE16&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae7d8bc8852e7da4ae6d0088ae7e55b91">stm32l476xx.h</a></li>
<li>SYSCFG_SWPR_PAGE16_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga85f6f90d61ab931d2d4b67bedff3d9a7">stm32l476xx.h</a></li>
<li>SYSCFG_SWPR_PAGE16_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga52f495a001ef5e9d8797ab8101312b0e">stm32l476xx.h</a></li>
<li>SYSCFG_SWPR_PAGE17&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1a806574288dcddf5e7b84786cd47231">stm32l476xx.h</a></li>
<li>SYSCFG_SWPR_PAGE17_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga87fef78893f9931688ad1c7aba187b90">stm32l476xx.h</a></li>
<li>SYSCFG_SWPR_PAGE17_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga35252a10c83c8d49d2b1b5581a26765f">stm32l476xx.h</a></li>
<li>SYSCFG_SWPR_PAGE18&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1713eb14791147c42baef2f6903dd807">stm32l476xx.h</a></li>
<li>SYSCFG_SWPR_PAGE18_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2f3884e60c845be484189f84f88ec7d8">stm32l476xx.h</a></li>
<li>SYSCFG_SWPR_PAGE18_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf3f906a083fe01e6b4d39384508cac63">stm32l476xx.h</a></li>
<li>SYSCFG_SWPR_PAGE19&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa565ec0de8151438994e9eebd13e0548">stm32l476xx.h</a></li>
<li>SYSCFG_SWPR_PAGE19_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4b14d261440f76ea7cb16e74a56d1dff">stm32l476xx.h</a></li>
<li>SYSCFG_SWPR_PAGE19_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga57d10774a1a807f43d67d9b2bed1171b">stm32l476xx.h</a></li>
<li>SYSCFG_SWPR_PAGE1_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4ba1c5a48173a67e9f1dcb153edb05dd">stm32l476xx.h</a></li>
<li>SYSCFG_SWPR_PAGE1_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab9691fb4c5cb629d6d39f62f958e368a">stm32l476xx.h</a></li>
<li>SYSCFG_SWPR_PAGE2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab1ab048295a0b4ee0900e91a41dc68fa">stm32l476xx.h</a></li>
<li>SYSCFG_SWPR_PAGE20&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad5b16c3f1a0fad4042413bfc2c35b1be">stm32l476xx.h</a></li>
<li>SYSCFG_SWPR_PAGE20_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabde06181bd9db94f2815eb5e9d5f5eb2">stm32l476xx.h</a></li>
<li>SYSCFG_SWPR_PAGE20_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4770f35b74eeb1505d4a3dba71516500">stm32l476xx.h</a></li>
<li>SYSCFG_SWPR_PAGE21&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabaa3df1e7cb6574ff5c73b9f66a160f6">stm32l476xx.h</a></li>
<li>SYSCFG_SWPR_PAGE21_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad240ddcb9cbe9d4b627313b9d7a77ca4">stm32l476xx.h</a></li>
<li>SYSCFG_SWPR_PAGE21_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4ae97189233515cbb67f6ed644889718">stm32l476xx.h</a></li>
<li>SYSCFG_SWPR_PAGE22&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2e0124bb6ca1ab92a0903aa269e220a3">stm32l476xx.h</a></li>
<li>SYSCFG_SWPR_PAGE22_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf9e9671bead83a650aeb4424eba8cb23">stm32l476xx.h</a></li>
<li>SYSCFG_SWPR_PAGE22_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga658f1eeadc57acc03731c013f7e37a0e">stm32l476xx.h</a></li>
<li>SYSCFG_SWPR_PAGE23&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa51b4ac2de2452a3c1c4c8c11cf64d62">stm32l476xx.h</a></li>
<li>SYSCFG_SWPR_PAGE23_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3ad6161018b18e09bf827694973fd716">stm32l476xx.h</a></li>
<li>SYSCFG_SWPR_PAGE23_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf15596f3cc14dad803e41244b79ef5eb">stm32l476xx.h</a></li>
<li>SYSCFG_SWPR_PAGE24&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaac50051410eec710dfc7e121f872adb4">stm32l476xx.h</a></li>
<li>SYSCFG_SWPR_PAGE24_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab509c0f7f07eb58e1f8df00ee9e90885">stm32l476xx.h</a></li>
<li>SYSCFG_SWPR_PAGE24_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga16e92a59e848d6000465ad0f67c5d30d">stm32l476xx.h</a></li>
<li>SYSCFG_SWPR_PAGE25&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga55d6d7bbb2f1ef9a0531e544b7c37cb3">stm32l476xx.h</a></li>
<li>SYSCFG_SWPR_PAGE25_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadea7b1f3ad191d05b4ed74609432f6b4">stm32l476xx.h</a></li>
<li>SYSCFG_SWPR_PAGE25_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga32a367b3f8e28ad5b373082e96036355">stm32l476xx.h</a></li>
<li>SYSCFG_SWPR_PAGE26&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabd0e7733bcc420917f170f665d29435b">stm32l476xx.h</a></li>
<li>SYSCFG_SWPR_PAGE26_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga48e39832a94d82fe7db0a299c090bceb">stm32l476xx.h</a></li>
<li>SYSCFG_SWPR_PAGE26_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaac275ff192458da0418dc55cafc08f84">stm32l476xx.h</a></li>
<li>SYSCFG_SWPR_PAGE27&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6ebce7402eb39f201226227aaf0cea78">stm32l476xx.h</a></li>
<li>SYSCFG_SWPR_PAGE27_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6f6b93d8eb471f385597386871151405">stm32l476xx.h</a></li>
<li>SYSCFG_SWPR_PAGE27_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gada54e5c0b09de0c20adc9af8ef88c82a">stm32l476xx.h</a></li>
<li>SYSCFG_SWPR_PAGE28&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6352f816d398979661db82f1cbd1de34">stm32l476xx.h</a></li>
<li>SYSCFG_SWPR_PAGE28_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7474bcca745c717b9c2abfb9c0256037">stm32l476xx.h</a></li>
<li>SYSCFG_SWPR_PAGE28_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga58ac7594c8636ba42e024f4e41fd42f9">stm32l476xx.h</a></li>
<li>SYSCFG_SWPR_PAGE29&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2fa534ab64f683a27becadf2af2f80f0">stm32l476xx.h</a></li>
<li>SYSCFG_SWPR_PAGE29_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga41f37306bd1a03770d61853b8bfcd21a">stm32l476xx.h</a></li>
<li>SYSCFG_SWPR_PAGE29_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf51364e3ce0a5b2198b8a89d3f7192e8">stm32l476xx.h</a></li>
<li>SYSCFG_SWPR_PAGE2_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8eeb2331d466e56ee5db2aa409a91312">stm32l476xx.h</a></li>
<li>SYSCFG_SWPR_PAGE2_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga93905c78be84b80f4d3a87aa9c32697b">stm32l476xx.h</a></li>
<li>SYSCFG_SWPR_PAGE3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga978517b95be487a0b51c54cb04a5e1e4">stm32l476xx.h</a></li>
<li>SYSCFG_SWPR_PAGE30&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac88442a67eee93208d4485bdf1370f00">stm32l476xx.h</a></li>
<li>SYSCFG_SWPR_PAGE30_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9cea20bcdd2685bd293ac39fca852b49">stm32l476xx.h</a></li>
<li>SYSCFG_SWPR_PAGE30_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga87ce001581f0b03233a9df6115b5e54b">stm32l476xx.h</a></li>
<li>SYSCFG_SWPR_PAGE31&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7dcf0fe89f64583950463de6c50d97b9">stm32l476xx.h</a></li>
<li>SYSCFG_SWPR_PAGE31_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae9ae18bdae6978a65bf218c4966ee602">stm32l476xx.h</a></li>
<li>SYSCFG_SWPR_PAGE31_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad7975f9ee7fef59411023c4c6bae22ab">stm32l476xx.h</a></li>
<li>SYSCFG_SWPR_PAGE3_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabf31208298db0b202aee95c46df7d0db">stm32l476xx.h</a></li>
<li>SYSCFG_SWPR_PAGE3_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga05a9ab27638468d845008862f39d67b1">stm32l476xx.h</a></li>
<li>SYSCFG_SWPR_PAGE4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2436f2c3268b8cc74c1f92c8130fb6a7">stm32l476xx.h</a></li>
<li>SYSCFG_SWPR_PAGE4_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1ab43b0ce28bfc0eeb65002f726c1f04">stm32l476xx.h</a></li>
<li>SYSCFG_SWPR_PAGE4_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7b6dd5ede211a9405113effc420b53de">stm32l476xx.h</a></li>
<li>SYSCFG_SWPR_PAGE5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabd9ab12f7ddde4d8932a2581ffac341f">stm32l476xx.h</a></li>
<li>SYSCFG_SWPR_PAGE5_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5cf7ab83da2b8c807c41959ef54620db">stm32l476xx.h</a></li>
<li>SYSCFG_SWPR_PAGE5_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga59f5163db5db933322d80c28a432867f">stm32l476xx.h</a></li>
<li>SYSCFG_SWPR_PAGE6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga63c45b97c76927de3be62599c6057d5c">stm32l476xx.h</a></li>
<li>SYSCFG_SWPR_PAGE6_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga071c82ee34adb960c2ef6ffd00b13e4f">stm32l476xx.h</a></li>
<li>SYSCFG_SWPR_PAGE6_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0f791ad0ca55c5f085ec397185849876">stm32l476xx.h</a></li>
<li>SYSCFG_SWPR_PAGE7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga910f8ca93c564c395a4292ef88b0cfc3">stm32l476xx.h</a></li>
<li>SYSCFG_SWPR_PAGE7_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacaa18355d5dbdf8b060abd9fdbba7c00">stm32l476xx.h</a></li>
<li>SYSCFG_SWPR_PAGE7_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1fc3f122fddd7b99efe453eb1a80f167">stm32l476xx.h</a></li>
<li>SYSCFG_SWPR_PAGE8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga81415c135dbdf0e231976ea32e46c9ab">stm32l476xx.h</a></li>
<li>SYSCFG_SWPR_PAGE8_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga75a4f5604474ba3496ae88d94e748b3c">stm32l476xx.h</a></li>
<li>SYSCFG_SWPR_PAGE8_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9142d1b12a83339f40ba0b9c1d96db4c">stm32l476xx.h</a></li>
<li>SYSCFG_SWPR_PAGE9&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2e3b118edf79214c51c85b761ee65b8e">stm32l476xx.h</a></li>
<li>SYSCFG_SWPR_PAGE9_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga75c6309282309bb6073fef76637a3dc7">stm32l476xx.h</a></li>
<li>SYSCFG_SWPR_PAGE9_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga20b5948721e9dd03b1813898bc54b99e">stm32l476xx.h</a></li>
<li>SysTick&#160;:&#160;<a class="el" href="group___c_m_s_i_s__core__base.html#gacd96c53beeaff8f603fcda425eb295de">core_cm4.h</a></li>
<li>SysTick_BASE&#160;:&#160;<a class="el" href="group___c_m_s_i_s__core__base.html#ga58effaac0b93006b756d33209e814646">core_cm4.h</a></li>
<li>SysTick_CALIB_NOREF_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___sys_tick.html#ga3af0d891fdd99bcc8d8912d37830edb6">core_cm4.h</a></li>
<li>SysTick_CALIB_NOREF_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___sys_tick.html#ga534dbe414e7a46a6ce4c1eca1fbff409">core_cm4.h</a></li>
<li>SysTick_CALIB_SKEW_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___sys_tick.html#ga8a6a85a87334776f33d77fd147587431">core_cm4.h</a></li>
<li>SysTick_CALIB_SKEW_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___sys_tick.html#gadd0c9cd6641b9f6a0c618e7982954860">core_cm4.h</a></li>
<li>SysTick_CALIB_TENMS_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___sys_tick.html#gaf1e68865c5aece2ad58971225bd3e95e">core_cm4.h</a></li>
<li>SysTick_CALIB_TENMS_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___sys_tick.html#gacae558f6e75a0bed5d826f606d8e695e">core_cm4.h</a></li>
<li>SysTick_CTRL_CLKSOURCE_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___sys_tick.html#gaa41d06039797423a46596bd313d57373">core_cm4.h</a></li>
<li>SysTick_CTRL_CLKSOURCE_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___sys_tick.html#ga24fbc69a5f0b78d67fda2300257baff1">core_cm4.h</a></li>
<li>SysTick_CTRL_COUNTFLAG_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___sys_tick.html#ga1bf3033ecccf200f59baefe15dbb367c">core_cm4.h</a></li>
<li>SysTick_CTRL_COUNTFLAG_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___sys_tick.html#gadbb65d4a815759649db41df216ed4d60">core_cm4.h</a></li>
<li>SysTick_CTRL_ENABLE_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___sys_tick.html#ga16c9fee0ed0235524bdeb38af328fd1f">core_cm4.h</a></li>
<li>SysTick_CTRL_ENABLE_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___sys_tick.html#ga0b48cc1e36d92a92e4bf632890314810">core_cm4.h</a></li>
<li>SysTick_CTRL_TICKINT_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___sys_tick.html#ga95bb984266ca764024836a870238a027">core_cm4.h</a></li>
<li>SysTick_CTRL_TICKINT_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___sys_tick.html#ga88f45bbb89ce8df3cd2b2613c7b48214">core_cm4.h</a></li>
<li>SysTick_LOAD_RELOAD_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___sys_tick.html#ga265912a7962f0e1abd170336e579b1b1">core_cm4.h</a></li>
<li>SysTick_LOAD_RELOAD_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___sys_tick.html#gaf44d10df359dc5bf5752b0894ae3bad2">core_cm4.h</a></li>
<li>SysTick_VAL_CURRENT_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___sys_tick.html#gafc77b56d568930b49a2474debc75ab45">core_cm4.h</a></li>
<li>SysTick_VAL_CURRENT_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___sys_tick.html#ga3208104c3b019b5de35ae8c21d5c34dd">core_cm4.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6 </li>
  </ul>
</div>
</body>
</html>
