module pc_gen(
    reset,                    // å¤ä½ä¿¡å·
    clk,                      // æ—¶é’Ÿä¿¡å·
    Read_data_1,              // jræŒ‡ä»¤ä½¿ç”¨çš„æŒ‡ä»¤åœ°å¢ã, PC=reg[rs]
    hazard_pcStall,           // æ˜¯å¦åœé¡¿
    hazard_pcFromTaken,       // æ˜¯å¦è·³è½¬
    id_ex_Jr,                 // æ˜¯å¦ä¸?Jr æŒ‡ä»¤
    pre_pc,                   // å‰ä¸€æ¡æŒ‡ä»¤çš„ PC åœ°å€
    pc_i,                     // id_ex_pc
    pc_o                      // ä¸‹ä¸€æ¡æŒ‡ä»¤çš„ PC åœ°å€
);

input         reset;                 // å¤ä½ä¿¡å·
input         clk;                   // æ—¶é’Ÿä¿¡å·
input [31:0]  Read_data_1;           // jræŒ‡ä»¤ä½¿ç”¨çš„æŒ‡ä»¤åœ°å¢ã, PC=reg[rs]
input         hazard_pcStall;        // æ˜¯å¦åœé¡¿
input         hazard_pcFromTaken;    // æ˜¯å¦è·³è½¬
input         id_ex_Jr;              // æ˜¯å¦ä¸?Jr æŒ‡ä»¤
input [31:0]  pc_i;                  // id_ex_pc
input [31:0]  pre_pc;                // é¢„æµ‹çš„æŒ‡ä»¤çš„ PC åœ°å€

output [31:0] pc_o;                  // è¾“å‡ºçš„æŒ‡ä»¤çš„ PC åœ°å€

reg [31:0] pc;                       // ä¸‹ä¸€æ¡æŒ‡ä»¤çš„ PC åœ°å€

wire [31:0] next_pc = pc_i + 32'h4;  // è®¡ç®—ä¸‹ä¸€æ¡æŒ‡ä»¤çš„ PC åœ°å€

always @(posedge clk) begin
    if (reset) begin 
      pc <= 32'h0;                 // å¤ä½æ—¶å°† PC ç½®ä¸º 0
    end else if (!(hazard_pcStall)) begin 
      if (hazard_pcFromTaken) begin 
        // predict fail!
        if (id_ex_Jr==1) begin 
          // Jr type
          pc <= Read_data_1 << 2;        // è·³è½¬æ—¶å°† PC è·³åˆ°åˆ†æ”¯ç›®æ ‡åœ°å€
        end else begin
          // normal pc+4
          // this happens when beq and bne fails
          pc <= next_pc;           // éè·³è½¬æŒ‡ä»¤æ—¶å°?PC åŠ ä¸Š 4
        end
      end else begin
        pc <= pre_pc;              // æ²¡æœ‰è·³è½¬æ—¶å°† PC è®¾ç½®ä¸ºä¸Šä¸¢ãæ¡æŒ‡ä»¤çš„åœ°å€
      end
    end
  end

assign pc_o = pc;                   // å°†å½“å‰æŒ‡ä»¤çš„ PC åœ°å€èµ‹å¢ã¼ç»™è¾“å‡ºç«¯å£

endmodule