Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Oct 20 17:47:37 2018
| Host         : DESKTOP-43187V1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fpga_top_timing_summary_routed.rpt -pb fpga_top_timing_summary_routed.pb -rpx fpga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga_top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 11 register/latch pins with no clock driven by root clock pin: PM_CLKDIV_1K/clk_int_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: PM_CLKDIV_1M/clk_int_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 38 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.074        0.000                      0                 8204        0.036        0.000                      0                 8204        3.000        0.000                       0                  1727  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_pad               {0.000 5.000}      10.000          100.000         
  clk_100_clk_wiz_0   {0.000 5.000}      10.000          100.000         
  clk_36_clk_wiz_0    {0.000 13.889}     27.778          36.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pad                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_100_clk_wiz_0         2.074        0.000                      0                 8118        0.036        0.000                      0                 8118        3.750        0.000                       0                  1671  
  clk_36_clk_wiz_0         20.529        0.000                      0                   86        0.209        0.000                      0                   86       13.389        0.000                       0                    52  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pad
  To Clock:  clk_pad

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pad
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_pad }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  PM_PLL/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  PM_PLL/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  PM_PLL/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  PM_PLL/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  PM_PLL/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  PM_PLL/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100_clk_wiz_0
  To Clock:  clk_100_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.074ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.074ns  (required time - arrival time)
  Source:                 PM_DATA_PROCESS/PM_DATAINPUT/filter_in_vld_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST2/chainedSum_reg[0]/CEP
                            (rising edge-triggered cell DSP48E1 clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.317ns  (logic 0.642ns (8.775%)  route 6.675ns (91.225%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.413ns = ( 8.587 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1669, routed)        1.547    -0.920    PM_DATA_PROCESS/PM_DATAINPUT/clk_100
    SLICE_X42Y63         FDCE                                         r  PM_DATA_PROCESS/PM_DATAINPUT/filter_in_vld_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDCE (Prop_fdce_C_Q)         0.518    -0.402 r  PM_DATA_PROCESS/PM_DATAINPUT/filter_in_vld_reg/Q
                         net (fo=13, routed)          2.523     2.121    PM_DATA_PROCESS/PM_DATAINPUT/filter_in_vld
    SLICE_X12Y50         LUT2 (Prop_lut2_I1_O)        0.124     2.245 r  PM_DATA_PROCESS/PM_DATAINPUT/chainedSum_reg[0]_i_1/O
                         net (fo=32, routed)          4.152     6.397    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST2/filter_in_vld_reg
    DSP48_X0Y5           DSP48E1                                      r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST2/chainedSum_reg[0]/CEP
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_pad (IN)
                         net (fo=0)                   0.000    10.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1669, routed)        1.539     8.587    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST2/clk_100
    DSP48_X0Y5           DSP48E1                                      r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST2/chainedSum_reg[0]/CLK
                         clock pessimism              0.485     9.072    
                         clock uncertainty           -0.077     8.995    
    DSP48_X0Y5           DSP48E1 (Setup_dsp48e1_CLK_CEP)
                                                     -0.524     8.471    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST2/chainedSum_reg[0]
  -------------------------------------------------------------------
                         required time                          8.471    
                         arrival time                          -6.397    
  -------------------------------------------------------------------
                         slack                                  2.074    

Slack (MET) :             2.381ns  (required time - arrival time)
  Source:                 PM_DATA_PROCESS/PM_DATAINPUT/filter_in_vld_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST2/chainedSum_reg[0]/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.036ns  (logic 0.642ns (9.124%)  route 6.394ns (90.876%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.413ns = ( 8.587 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1669, routed)        1.547    -0.920    PM_DATA_PROCESS/PM_DATAINPUT/clk_100
    SLICE_X42Y63         FDCE                                         r  PM_DATA_PROCESS/PM_DATAINPUT/filter_in_vld_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDCE (Prop_fdce_C_Q)         0.518    -0.402 r  PM_DATA_PROCESS/PM_DATAINPUT/filter_in_vld_reg/Q
                         net (fo=13, routed)          2.523     2.121    PM_DATA_PROCESS/PM_DATAINPUT/filter_in_vld
    SLICE_X12Y50         LUT2 (Prop_lut2_I1_O)        0.124     2.245 r  PM_DATA_PROCESS/PM_DATAINPUT/chainedSum_reg[0]_i_1/O
                         net (fo=32, routed)          3.872     6.116    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST2/filter_in_vld_reg
    DSP48_X0Y5           DSP48E1                                      r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST2/chainedSum_reg[0]/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_pad (IN)
                         net (fo=0)                   0.000    10.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1669, routed)        1.539     8.587    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST2/clk_100
    DSP48_X0Y5           DSP48E1                                      r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST2/chainedSum_reg[0]/CLK
                         clock pessimism              0.485     9.072    
                         clock uncertainty           -0.077     8.995    
    DSP48_X0Y5           DSP48E1 (Setup_dsp48e1_CLK_CEA2)
                                                     -0.497     8.498    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST2/chainedSum_reg[0]
  -------------------------------------------------------------------
                         required time                          8.498    
                         arrival time                          -6.116    
  -------------------------------------------------------------------
                         slack                                  2.381    

Slack (MET) :             2.544ns  (required time - arrival time)
  Source:                 PM_DATA_PROCESS/PM_DATAINPUT/fifo_rd_en_dly1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_DATA_PROCESS/PM_DATAINPUT/filter_in_data_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.089ns  (logic 0.456ns (6.432%)  route 6.633ns (93.568%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 8.477 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1669, routed)        1.549    -0.918    PM_DATA_PROCESS/PM_DATAINPUT/clk_100
    SLICE_X39Y23         FDCE                                         r  PM_DATA_PROCESS/PM_DATAINPUT/fifo_rd_en_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y23         FDCE (Prop_fdce_C_Q)         0.456    -0.462 r  PM_DATA_PROCESS/PM_DATAINPUT/fifo_rd_en_dly1_reg/Q
                         net (fo=96, routed)          6.633     6.172    PM_DATA_PROCESS/PM_DATAINPUT/fifo_rd_en_dly1
    SLICE_X14Y82         FDCE                                         r  PM_DATA_PROCESS/PM_DATAINPUT/filter_in_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_pad (IN)
                         net (fo=0)                   0.000    10.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1669, routed)        1.429     8.477    PM_DATA_PROCESS/PM_DATAINPUT/clk_100
    SLICE_X14Y82         FDCE                                         r  PM_DATA_PROCESS/PM_DATAINPUT/filter_in_data_reg[7]/C
                         clock pessimism              0.485     8.962    
                         clock uncertainty           -0.077     8.884    
    SLICE_X14Y82         FDCE (Setup_fdce_C_CE)      -0.169     8.715    PM_DATA_PROCESS/PM_DATAINPUT/filter_in_data_reg[7]
  -------------------------------------------------------------------
                         required time                          8.715    
                         arrival time                          -6.172    
  -------------------------------------------------------------------
                         slack                                  2.544    

Slack (MET) :             2.555ns  (required time - arrival time)
  Source:                 PM_OLED/PM_UserDisp/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_OLED/PM_UserDisp/current_screen_reg[0,3][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.059ns  (logic 0.580ns (8.216%)  route 6.479ns (91.784%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 8.481 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1669, routed)        1.616    -0.851    PM_OLED/PM_UserDisp/clk_100
    SLICE_X62Y83         FDRE                                         r  PM_OLED/PM_UserDisp/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.395 f  PM_OLED/PM_UserDisp/current_state_reg[2]/Q
                         net (fo=33, routed)          1.519     1.124    PM_OLED/PM_UserDisp/current_state_reg_n_0_[2]
    SLICE_X58Y83         LUT4 (Prop_lut4_I2_O)        0.124     1.248 r  PM_OLED/PM_UserDisp/current_screen[3,0][6]_i_2/O
                         net (fo=448, routed)         4.960     6.208    PM_OLED/PM_UserDisp/after_update_state
    SLICE_X41Y91         FDRE                                         r  PM_OLED/PM_UserDisp/current_screen_reg[0,3][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_pad (IN)
                         net (fo=0)                   0.000    10.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1669, routed)        1.433     8.481    PM_OLED/PM_UserDisp/clk_100
    SLICE_X41Y91         FDRE                                         r  PM_OLED/PM_UserDisp/current_screen_reg[0,3][3]/C
                         clock pessimism              0.564     9.045    
                         clock uncertainty           -0.077     8.968    
    SLICE_X41Y91         FDRE (Setup_fdre_C_CE)      -0.205     8.763    PM_OLED/PM_UserDisp/current_screen_reg[0,3][3]
  -------------------------------------------------------------------
                         required time                          8.763    
                         arrival time                          -6.208    
  -------------------------------------------------------------------
                         slack                                  2.555    

Slack (MET) :             2.555ns  (required time - arrival time)
  Source:                 PM_OLED/PM_UserDisp/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_OLED/PM_UserDisp/current_screen_reg[1,1][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.059ns  (logic 0.580ns (8.216%)  route 6.479ns (91.784%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 8.481 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1669, routed)        1.616    -0.851    PM_OLED/PM_UserDisp/clk_100
    SLICE_X62Y83         FDRE                                         r  PM_OLED/PM_UserDisp/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.395 f  PM_OLED/PM_UserDisp/current_state_reg[2]/Q
                         net (fo=33, routed)          1.519     1.124    PM_OLED/PM_UserDisp/current_state_reg_n_0_[2]
    SLICE_X58Y83         LUT4 (Prop_lut4_I2_O)        0.124     1.248 r  PM_OLED/PM_UserDisp/current_screen[3,0][6]_i_2/O
                         net (fo=448, routed)         4.960     6.208    PM_OLED/PM_UserDisp/after_update_state
    SLICE_X41Y91         FDRE                                         r  PM_OLED/PM_UserDisp/current_screen_reg[1,1][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_pad (IN)
                         net (fo=0)                   0.000    10.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1669, routed)        1.433     8.481    PM_OLED/PM_UserDisp/clk_100
    SLICE_X41Y91         FDRE                                         r  PM_OLED/PM_UserDisp/current_screen_reg[1,1][3]/C
                         clock pessimism              0.564     9.045    
                         clock uncertainty           -0.077     8.968    
    SLICE_X41Y91         FDRE (Setup_fdre_C_CE)      -0.205     8.763    PM_OLED/PM_UserDisp/current_screen_reg[1,1][3]
  -------------------------------------------------------------------
                         required time                          8.763    
                         arrival time                          -6.208    
  -------------------------------------------------------------------
                         slack                                  2.555    

Slack (MET) :             2.555ns  (required time - arrival time)
  Source:                 PM_OLED/PM_UserDisp/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_OLED/PM_UserDisp/current_screen_reg[1,3][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.059ns  (logic 0.580ns (8.216%)  route 6.479ns (91.784%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 8.481 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1669, routed)        1.616    -0.851    PM_OLED/PM_UserDisp/clk_100
    SLICE_X62Y83         FDRE                                         r  PM_OLED/PM_UserDisp/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.395 f  PM_OLED/PM_UserDisp/current_state_reg[2]/Q
                         net (fo=33, routed)          1.519     1.124    PM_OLED/PM_UserDisp/current_state_reg_n_0_[2]
    SLICE_X58Y83         LUT4 (Prop_lut4_I2_O)        0.124     1.248 r  PM_OLED/PM_UserDisp/current_screen[3,0][6]_i_2/O
                         net (fo=448, routed)         4.960     6.208    PM_OLED/PM_UserDisp/after_update_state
    SLICE_X41Y91         FDRE                                         r  PM_OLED/PM_UserDisp/current_screen_reg[1,3][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_pad (IN)
                         net (fo=0)                   0.000    10.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1669, routed)        1.433     8.481    PM_OLED/PM_UserDisp/clk_100
    SLICE_X41Y91         FDRE                                         r  PM_OLED/PM_UserDisp/current_screen_reg[1,3][3]/C
                         clock pessimism              0.564     9.045    
                         clock uncertainty           -0.077     8.968    
    SLICE_X41Y91         FDRE (Setup_fdre_C_CE)      -0.205     8.763    PM_OLED/PM_UserDisp/current_screen_reg[1,3][3]
  -------------------------------------------------------------------
                         required time                          8.763    
                         arrival time                          -6.208    
  -------------------------------------------------------------------
                         slack                                  2.555    

Slack (MET) :             2.555ns  (required time - arrival time)
  Source:                 PM_OLED/PM_UserDisp/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_OLED/PM_UserDisp/current_screen_reg[2,1][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.059ns  (logic 0.580ns (8.216%)  route 6.479ns (91.784%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 8.481 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1669, routed)        1.616    -0.851    PM_OLED/PM_UserDisp/clk_100
    SLICE_X62Y83         FDRE                                         r  PM_OLED/PM_UserDisp/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.395 f  PM_OLED/PM_UserDisp/current_state_reg[2]/Q
                         net (fo=33, routed)          1.519     1.124    PM_OLED/PM_UserDisp/current_state_reg_n_0_[2]
    SLICE_X58Y83         LUT4 (Prop_lut4_I2_O)        0.124     1.248 r  PM_OLED/PM_UserDisp/current_screen[3,0][6]_i_2/O
                         net (fo=448, routed)         4.960     6.208    PM_OLED/PM_UserDisp/after_update_state
    SLICE_X41Y91         FDRE                                         r  PM_OLED/PM_UserDisp/current_screen_reg[2,1][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_pad (IN)
                         net (fo=0)                   0.000    10.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1669, routed)        1.433     8.481    PM_OLED/PM_UserDisp/clk_100
    SLICE_X41Y91         FDRE                                         r  PM_OLED/PM_UserDisp/current_screen_reg[2,1][3]/C
                         clock pessimism              0.564     9.045    
                         clock uncertainty           -0.077     8.968    
    SLICE_X41Y91         FDRE (Setup_fdre_C_CE)      -0.205     8.763    PM_OLED/PM_UserDisp/current_screen_reg[2,1][3]
  -------------------------------------------------------------------
                         required time                          8.763    
                         arrival time                          -6.208    
  -------------------------------------------------------------------
                         slack                                  2.555    

Slack (MET) :             2.555ns  (required time - arrival time)
  Source:                 PM_OLED/PM_UserDisp/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_OLED/PM_UserDisp/current_screen_reg[3,1][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.059ns  (logic 0.580ns (8.216%)  route 6.479ns (91.784%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 8.481 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1669, routed)        1.616    -0.851    PM_OLED/PM_UserDisp/clk_100
    SLICE_X62Y83         FDRE                                         r  PM_OLED/PM_UserDisp/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.395 f  PM_OLED/PM_UserDisp/current_state_reg[2]/Q
                         net (fo=33, routed)          1.519     1.124    PM_OLED/PM_UserDisp/current_state_reg_n_0_[2]
    SLICE_X58Y83         LUT4 (Prop_lut4_I2_O)        0.124     1.248 r  PM_OLED/PM_UserDisp/current_screen[3,0][6]_i_2/O
                         net (fo=448, routed)         4.960     6.208    PM_OLED/PM_UserDisp/after_update_state
    SLICE_X41Y91         FDRE                                         r  PM_OLED/PM_UserDisp/current_screen_reg[3,1][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_pad (IN)
                         net (fo=0)                   0.000    10.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1669, routed)        1.433     8.481    PM_OLED/PM_UserDisp/clk_100
    SLICE_X41Y91         FDRE                                         r  PM_OLED/PM_UserDisp/current_screen_reg[3,1][3]/C
                         clock pessimism              0.564     9.045    
                         clock uncertainty           -0.077     8.968    
    SLICE_X41Y91         FDRE (Setup_fdre_C_CE)      -0.205     8.763    PM_OLED/PM_UserDisp/current_screen_reg[3,1][3]
  -------------------------------------------------------------------
                         required time                          8.763    
                         arrival time                          -6.208    
  -------------------------------------------------------------------
                         slack                                  2.555    

Slack (MET) :             2.656ns  (required time - arrival time)
  Source:                 PM_DATA_PROCESS/PM_DATAINPUT/filter_in_vld_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST2/chainedSum_reg[2]/CEP
                            (rising edge-triggered cell DSP48E1 clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.730ns  (logic 0.642ns (9.540%)  route 6.088ns (90.460%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1669, routed)        1.547    -0.920    PM_DATA_PROCESS/PM_DATAINPUT/clk_100
    SLICE_X42Y63         FDCE                                         r  PM_DATA_PROCESS/PM_DATAINPUT/filter_in_vld_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDCE (Prop_fdce_C_Q)         0.518    -0.402 r  PM_DATA_PROCESS/PM_DATAINPUT/filter_in_vld_reg/Q
                         net (fo=13, routed)          2.523     2.121    PM_DATA_PROCESS/PM_DATAINPUT/filter_in_vld
    SLICE_X12Y50         LUT2 (Prop_lut2_I1_O)        0.124     2.245 r  PM_DATA_PROCESS/PM_DATAINPUT/chainedSum_reg[0]_i_1/O
                         net (fo=32, routed)          3.565     5.810    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST2/filter_in_vld_reg
    DSP48_X0Y7           DSP48E1                                      r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST2/chainedSum_reg[2]/CEP
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_pad (IN)
                         net (fo=0)                   0.000    10.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1669, routed)        1.534     8.582    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST2/clk_100
    DSP48_X0Y7           DSP48E1                                      r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST2/chainedSum_reg[2]/CLK
                         clock pessimism              0.485     9.067    
                         clock uncertainty           -0.077     8.990    
    DSP48_X0Y7           DSP48E1 (Setup_dsp48e1_CLK_CEP)
                                                     -0.524     8.466    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST2/chainedSum_reg[2]
  -------------------------------------------------------------------
                         required time                          8.466    
                         arrival time                          -5.810    
  -------------------------------------------------------------------
                         slack                                  2.656    

Slack (MET) :             2.656ns  (required time - arrival time)
  Source:                 PM_DATA_PROCESS/PM_DATAINPUT/filter_in_vld_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST2/chainedSum_reg[1]/CEB2
                            (rising edge-triggered cell DSP48E1 clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.742ns  (logic 0.642ns (9.522%)  route 6.100ns (90.478%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1669, routed)        1.547    -0.920    PM_DATA_PROCESS/PM_DATAINPUT/clk_100
    SLICE_X42Y63         FDCE                                         r  PM_DATA_PROCESS/PM_DATAINPUT/filter_in_vld_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDCE (Prop_fdce_C_Q)         0.518    -0.402 r  PM_DATA_PROCESS/PM_DATAINPUT/filter_in_vld_reg/Q
                         net (fo=13, routed)          2.523     2.121    PM_DATA_PROCESS/PM_DATAINPUT/filter_in_vld
    SLICE_X12Y50         LUT2 (Prop_lut2_I1_O)        0.124     2.245 r  PM_DATA_PROCESS/PM_DATAINPUT/chainedSum_reg[0]_i_1/O
                         net (fo=32, routed)          3.578     5.822    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST2/filter_in_vld_reg
    DSP48_X0Y6           DSP48E1                                      r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST2/chainedSum_reg[1]/CEB2
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_pad (IN)
                         net (fo=0)                   0.000    10.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1669, routed)        1.537     8.585    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST2/clk_100
    DSP48_X0Y6           DSP48E1                                      r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST2/chainedSum_reg[1]/CLK
                         clock pessimism              0.485     9.070    
                         clock uncertainty           -0.077     8.993    
    DSP48_X0Y6           DSP48E1 (Setup_dsp48e1_CLK_CEB2)
                                                     -0.514     8.479    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST2/chainedSum_reg[1]
  -------------------------------------------------------------------
                         required time                          8.479    
                         arrival time                          -5.822    
  -------------------------------------------------------------------
                         slack                                  2.656    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 PM_UART/fifo_tx_inst/wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_UART/fifo_tx_inst/fifo_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1669, routed)        0.555    -0.592    PM_UART/fifo_tx_inst/clk_100
    SLICE_X43Y85         FDRE                                         r  PM_UART/fifo_tx_inst/wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  PM_UART/fifo_tx_inst/wr_ptr_reg[0]/Q
                         net (fo=23, routed)          0.218    -0.233    PM_UART/fifo_tx_inst/fifo_reg_0_15_0_5/ADDRD0
    SLICE_X42Y85         RAMD32                                       r  PM_UART/fifo_tx_inst/fifo_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1669, routed)        0.824    -0.831    PM_UART/fifo_tx_inst/fifo_reg_0_15_0_5/WCLK
    SLICE_X42Y85         RAMD32                                       r  PM_UART/fifo_tx_inst/fifo_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.252    -0.579    
    SLICE_X42Y85         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.269    PM_UART/fifo_tx_inst/fifo_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 PM_UART/fifo_tx_inst/wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_UART/fifo_tx_inst/fifo_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1669, routed)        0.555    -0.592    PM_UART/fifo_tx_inst/clk_100
    SLICE_X43Y85         FDRE                                         r  PM_UART/fifo_tx_inst/wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  PM_UART/fifo_tx_inst/wr_ptr_reg[0]/Q
                         net (fo=23, routed)          0.218    -0.233    PM_UART/fifo_tx_inst/fifo_reg_0_15_0_5/ADDRD0
    SLICE_X42Y85         RAMD32                                       r  PM_UART/fifo_tx_inst/fifo_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1669, routed)        0.824    -0.831    PM_UART/fifo_tx_inst/fifo_reg_0_15_0_5/WCLK
    SLICE_X42Y85         RAMD32                                       r  PM_UART/fifo_tx_inst/fifo_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism              0.252    -0.579    
    SLICE_X42Y85         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.269    PM_UART/fifo_tx_inst/fifo_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 PM_UART/fifo_tx_inst/wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_UART/fifo_tx_inst/fifo_reg_0_15_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1669, routed)        0.555    -0.592    PM_UART/fifo_tx_inst/clk_100
    SLICE_X43Y85         FDRE                                         r  PM_UART/fifo_tx_inst/wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  PM_UART/fifo_tx_inst/wr_ptr_reg[0]/Q
                         net (fo=23, routed)          0.218    -0.233    PM_UART/fifo_tx_inst/fifo_reg_0_15_0_5/ADDRD0
    SLICE_X42Y85         RAMD32                                       r  PM_UART/fifo_tx_inst/fifo_reg_0_15_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1669, routed)        0.824    -0.831    PM_UART/fifo_tx_inst/fifo_reg_0_15_0_5/WCLK
    SLICE_X42Y85         RAMD32                                       r  PM_UART/fifo_tx_inst/fifo_reg_0_15_0_5/RAMB/CLK
                         clock pessimism              0.252    -0.579    
    SLICE_X42Y85         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.269    PM_UART/fifo_tx_inst/fifo_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 PM_UART/fifo_tx_inst/wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_UART/fifo_tx_inst/fifo_reg_0_15_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1669, routed)        0.555    -0.592    PM_UART/fifo_tx_inst/clk_100
    SLICE_X43Y85         FDRE                                         r  PM_UART/fifo_tx_inst/wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  PM_UART/fifo_tx_inst/wr_ptr_reg[0]/Q
                         net (fo=23, routed)          0.218    -0.233    PM_UART/fifo_tx_inst/fifo_reg_0_15_0_5/ADDRD0
    SLICE_X42Y85         RAMD32                                       r  PM_UART/fifo_tx_inst/fifo_reg_0_15_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1669, routed)        0.824    -0.831    PM_UART/fifo_tx_inst/fifo_reg_0_15_0_5/WCLK
    SLICE_X42Y85         RAMD32                                       r  PM_UART/fifo_tx_inst/fifo_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism              0.252    -0.579    
    SLICE_X42Y85         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.269    PM_UART/fifo_tx_inst/fifo_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 PM_UART/fifo_tx_inst/wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_UART/fifo_tx_inst/fifo_reg_0_15_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1669, routed)        0.555    -0.592    PM_UART/fifo_tx_inst/clk_100
    SLICE_X43Y85         FDRE                                         r  PM_UART/fifo_tx_inst/wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  PM_UART/fifo_tx_inst/wr_ptr_reg[0]/Q
                         net (fo=23, routed)          0.218    -0.233    PM_UART/fifo_tx_inst/fifo_reg_0_15_0_5/ADDRD0
    SLICE_X42Y85         RAMD32                                       r  PM_UART/fifo_tx_inst/fifo_reg_0_15_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1669, routed)        0.824    -0.831    PM_UART/fifo_tx_inst/fifo_reg_0_15_0_5/WCLK
    SLICE_X42Y85         RAMD32                                       r  PM_UART/fifo_tx_inst/fifo_reg_0_15_0_5/RAMC/CLK
                         clock pessimism              0.252    -0.579    
    SLICE_X42Y85         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.269    PM_UART/fifo_tx_inst/fifo_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 PM_UART/fifo_tx_inst/wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_UART/fifo_tx_inst/fifo_reg_0_15_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1669, routed)        0.555    -0.592    PM_UART/fifo_tx_inst/clk_100
    SLICE_X43Y85         FDRE                                         r  PM_UART/fifo_tx_inst/wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  PM_UART/fifo_tx_inst/wr_ptr_reg[0]/Q
                         net (fo=23, routed)          0.218    -0.233    PM_UART/fifo_tx_inst/fifo_reg_0_15_0_5/ADDRD0
    SLICE_X42Y85         RAMD32                                       r  PM_UART/fifo_tx_inst/fifo_reg_0_15_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1669, routed)        0.824    -0.831    PM_UART/fifo_tx_inst/fifo_reg_0_15_0_5/WCLK
    SLICE_X42Y85         RAMD32                                       r  PM_UART/fifo_tx_inst/fifo_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism              0.252    -0.579    
    SLICE_X42Y85         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.269    PM_UART/fifo_tx_inst/fifo_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 PM_UART/fifo_tx_inst/wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_UART/fifo_tx_inst/fifo_reg_0_15_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1669, routed)        0.555    -0.592    PM_UART/fifo_tx_inst/clk_100
    SLICE_X43Y85         FDRE                                         r  PM_UART/fifo_tx_inst/wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  PM_UART/fifo_tx_inst/wr_ptr_reg[0]/Q
                         net (fo=23, routed)          0.218    -0.233    PM_UART/fifo_tx_inst/fifo_reg_0_15_0_5/ADDRD0
    SLICE_X42Y85         RAMS32                                       r  PM_UART/fifo_tx_inst/fifo_reg_0_15_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1669, routed)        0.824    -0.831    PM_UART/fifo_tx_inst/fifo_reg_0_15_0_5/WCLK
    SLICE_X42Y85         RAMS32                                       r  PM_UART/fifo_tx_inst/fifo_reg_0_15_0_5/RAMD/CLK
                         clock pessimism              0.252    -0.579    
    SLICE_X42Y85         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.269    PM_UART/fifo_tx_inst/fifo_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 PM_UART/fifo_tx_inst/wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_UART/fifo_tx_inst/fifo_reg_0_15_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1669, routed)        0.555    -0.592    PM_UART/fifo_tx_inst/clk_100
    SLICE_X43Y85         FDRE                                         r  PM_UART/fifo_tx_inst/wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  PM_UART/fifo_tx_inst/wr_ptr_reg[0]/Q
                         net (fo=23, routed)          0.218    -0.233    PM_UART/fifo_tx_inst/fifo_reg_0_15_0_5/ADDRD0
    SLICE_X42Y85         RAMS32                                       r  PM_UART/fifo_tx_inst/fifo_reg_0_15_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1669, routed)        0.824    -0.831    PM_UART/fifo_tx_inst/fifo_reg_0_15_0_5/WCLK
    SLICE_X42Y85         RAMS32                                       r  PM_UART/fifo_tx_inst/fifo_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism              0.252    -0.579    
    SLICE_X42Y85         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.269    PM_UART/fifo_tx_inst/fifo_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 PM_UART/fifo_rx_din_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_UART/fifo_rx_inst/fifo_reg_0_15_6_7/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1669, routed)        0.554    -0.593    PM_UART/clk_100
    SLICE_X47Y26         FDRE                                         r  PM_UART/fifo_rx_din_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  PM_UART/fifo_rx_din_r_reg[6]/Q
                         net (fo=1, routed)           0.056    -0.396    PM_UART/fifo_rx_inst/fifo_reg_0_15_6_7/DIA0
    SLICE_X46Y26         RAMD32                                       r  PM_UART/fifo_rx_inst/fifo_reg_0_15_6_7/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1669, routed)        0.821    -0.834    PM_UART/fifo_rx_inst/fifo_reg_0_15_6_7/WCLK
    SLICE_X46Y26         RAMD32                                       r  PM_UART/fifo_rx_inst/fifo_reg_0_15_6_7/RAMA/CLK
                         clock pessimism              0.254    -0.580    
    SLICE_X46Y26         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.433    PM_UART/fifo_rx_inst/fifo_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.396    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 PM_UART/fifo_rx_inst/wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_UART/fifo_rx_inst/fifo_reg_0_15_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.597%)  route 0.279ns (66.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1669, routed)        0.553    -0.594    PM_UART/fifo_rx_inst/clk_100
    SLICE_X43Y26         FDRE                                         r  PM_UART/fifo_rx_inst/wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  PM_UART/fifo_rx_inst/wr_ptr_reg[0]/Q
                         net (fo=23, routed)          0.279    -0.175    PM_UART/fifo_rx_inst/fifo_reg_0_15_6_7/ADDRD0
    SLICE_X46Y26         RAMD32                                       r  PM_UART/fifo_rx_inst/fifo_reg_0_15_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1669, routed)        0.821    -0.834    PM_UART/fifo_rx_inst/fifo_reg_0_15_6_7/WCLK
    SLICE_X46Y26         RAMD32                                       r  PM_UART/fifo_rx_inst/fifo_reg_0_15_6_7/RAMA/CLK
                         clock pessimism              0.274    -0.560    
    SLICE_X46Y26         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.250    PM_UART/fifo_rx_inst/fifo_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.076    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PM_PLL/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0        PM_XADC/inst/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y5       PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST2/chainedSum_reg[0]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y0       PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/chainedSum_reg[0]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         10.000      6.313      DSP48_X1Y14      PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/chainedSum_reg[14]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         10.000      6.313      DSP48_X1Y19      PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/chainedSum_reg[19]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         10.000      6.313      DSP48_X1Y23      PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/chainedSum_reg[23]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         10.000      6.313      DSP48_X1Y28      PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/chainedSum_reg[28]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         10.000      6.313      DSP48_X1Y32      PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/chainedSum_reg[32]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         10.000      6.313      DSP48_X1Y3       PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/chainedSum_reg[3]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         10.000      6.313      DSP48_X1Y8       PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/chainedSum_reg[8]/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y23     PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/fifo_reg_0_15_6_7/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y23     PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/fifo_reg_0_15_6_7/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y23     PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/fifo_reg_0_15_6_7/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y23     PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/fifo_reg_0_15_6_7/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y23     PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/fifo_reg_0_15_6_7/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y23     PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/fifo_reg_0_15_6_7/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y23     PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/fifo_reg_0_15_6_7/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y23     PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/fifo_reg_0_15_6_7/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y25     PM_UART/fifo_rx_inst/fifo_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y25     PM_UART/fifo_rx_inst/fifo_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y26     PM_UART/fifo_rx_inst/fifo_reg_0_15_6_7/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y26     PM_UART/fifo_rx_inst/fifo_reg_0_15_6_7/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y26     PM_UART/fifo_rx_inst/fifo_reg_0_15_6_7/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y26     PM_UART/fifo_rx_inst/fifo_reg_0_15_6_7/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y26     PM_UART/fifo_rx_inst/fifo_reg_0_15_6_7/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y26     PM_UART/fifo_rx_inst/fifo_reg_0_15_6_7/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y26     PM_UART/fifo_rx_inst/fifo_reg_0_15_6_7/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y26     PM_UART/fifo_rx_inst/fifo_reg_0_15_6_7/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y85     PM_UART/fifo_tx_inst/fifo_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y85     PM_UART/fifo_tx_inst/fifo_reg_0_15_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_36_clk_wiz_0
  To Clock:  clk_36_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       20.529ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.389ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.529ns  (required time - arrival time)
  Source:                 PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Destination:            PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Path Group:             clk_36_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.778ns  (clk_36_clk_wiz_0 rise@27.778ns - clk_36_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.920ns  (logic 1.076ns (15.550%)  route 5.844ns (84.450%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 26.325 - 27.778 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          1.610    -0.857    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X4Y81          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDCE (Prop_fdce_C_Q)         0.456    -0.401 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[15]/Q
                         net (fo=3, routed)           0.846     0.445    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg_n_0_[15]
    SLICE_X3Y81          LUT4 (Prop_lut4_I0_O)        0.124     0.569 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_16/O
                         net (fo=1, routed)           0.641     1.210    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_16_n_0
    SLICE_X3Y80          LUT5 (Prop_lut5_I4_O)        0.124     1.334 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_10/O
                         net (fo=2, routed)           0.304     1.638    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_10_n_0
    SLICE_X3Y79          LUT6 (Prop_lut6_I5_O)        0.124     1.762 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_11/O
                         net (fo=2, routed)           0.964     2.726    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_11_n_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I0_O)        0.124     2.850 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_6/O
                         net (fo=33, routed)          1.709     4.559    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_6_n_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I5_O)        0.124     4.683 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_1/O
                         net (fo=32, routed)          1.380     6.063    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_1_n_0
    SLICE_X3Y83          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_36_clk_wiz_0 rise edge)
                                                     27.778    27.778 r  
    E3                                                0.000    27.778 r  clk_pad (IN)
                         net (fo=0)                   0.000    27.778    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    29.196 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    30.358    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    23.154 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    24.735    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.826 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          1.499    26.325    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X3Y83          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[22]/C
                         clock pessimism              0.564    26.889    
                         clock uncertainty           -0.092    26.796    
    SLICE_X3Y83          FDCE (Setup_fdce_C_CE)      -0.205    26.591    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         26.591    
                         arrival time                          -6.063    
  -------------------------------------------------------------------
                         slack                                 20.529    

Slack (MET) :             20.529ns  (required time - arrival time)
  Source:                 PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Destination:            PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Path Group:             clk_36_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.778ns  (clk_36_clk_wiz_0 rise@27.778ns - clk_36_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.920ns  (logic 1.076ns (15.550%)  route 5.844ns (84.450%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 26.325 - 27.778 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          1.610    -0.857    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X4Y81          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDCE (Prop_fdce_C_Q)         0.456    -0.401 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[15]/Q
                         net (fo=3, routed)           0.846     0.445    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg_n_0_[15]
    SLICE_X3Y81          LUT4 (Prop_lut4_I0_O)        0.124     0.569 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_16/O
                         net (fo=1, routed)           0.641     1.210    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_16_n_0
    SLICE_X3Y80          LUT5 (Prop_lut5_I4_O)        0.124     1.334 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_10/O
                         net (fo=2, routed)           0.304     1.638    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_10_n_0
    SLICE_X3Y79          LUT6 (Prop_lut6_I5_O)        0.124     1.762 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_11/O
                         net (fo=2, routed)           0.964     2.726    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_11_n_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I0_O)        0.124     2.850 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_6/O
                         net (fo=33, routed)          1.709     4.559    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_6_n_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I5_O)        0.124     4.683 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_1/O
                         net (fo=32, routed)          1.380     6.063    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_1_n_0
    SLICE_X3Y83          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_36_clk_wiz_0 rise edge)
                                                     27.778    27.778 r  
    E3                                                0.000    27.778 r  clk_pad (IN)
                         net (fo=0)                   0.000    27.778    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    29.196 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    30.358    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    23.154 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    24.735    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.826 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          1.499    26.325    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X3Y83          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[23]/C
                         clock pessimism              0.564    26.889    
                         clock uncertainty           -0.092    26.796    
    SLICE_X3Y83          FDCE (Setup_fdce_C_CE)      -0.205    26.591    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         26.591    
                         arrival time                          -6.063    
  -------------------------------------------------------------------
                         slack                                 20.529    

Slack (MET) :             20.529ns  (required time - arrival time)
  Source:                 PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Destination:            PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Path Group:             clk_36_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.778ns  (clk_36_clk_wiz_0 rise@27.778ns - clk_36_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.920ns  (logic 1.076ns (15.550%)  route 5.844ns (84.450%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 26.325 - 27.778 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          1.610    -0.857    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X4Y81          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDCE (Prop_fdce_C_Q)         0.456    -0.401 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[15]/Q
                         net (fo=3, routed)           0.846     0.445    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg_n_0_[15]
    SLICE_X3Y81          LUT4 (Prop_lut4_I0_O)        0.124     0.569 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_16/O
                         net (fo=1, routed)           0.641     1.210    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_16_n_0
    SLICE_X3Y80          LUT5 (Prop_lut5_I4_O)        0.124     1.334 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_10/O
                         net (fo=2, routed)           0.304     1.638    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_10_n_0
    SLICE_X3Y79          LUT6 (Prop_lut6_I5_O)        0.124     1.762 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_11/O
                         net (fo=2, routed)           0.964     2.726    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_11_n_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I0_O)        0.124     2.850 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_6/O
                         net (fo=33, routed)          1.709     4.559    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_6_n_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I5_O)        0.124     4.683 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_1/O
                         net (fo=32, routed)          1.380     6.063    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_1_n_0
    SLICE_X3Y83          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_36_clk_wiz_0 rise edge)
                                                     27.778    27.778 r  
    E3                                                0.000    27.778 r  clk_pad (IN)
                         net (fo=0)                   0.000    27.778    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    29.196 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    30.358    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    23.154 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    24.735    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.826 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          1.499    26.325    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X3Y83          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[24]/C
                         clock pessimism              0.564    26.889    
                         clock uncertainty           -0.092    26.796    
    SLICE_X3Y83          FDCE (Setup_fdce_C_CE)      -0.205    26.591    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         26.591    
                         arrival time                          -6.063    
  -------------------------------------------------------------------
                         slack                                 20.529    

Slack (MET) :             20.550ns  (required time - arrival time)
  Source:                 PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Destination:            PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Path Group:             clk_36_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.778ns  (clk_36_clk_wiz_0 rise@27.778ns - clk_36_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.909ns  (logic 1.076ns (15.574%)  route 5.833ns (84.426%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 26.322 - 27.778 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          1.610    -0.857    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X4Y81          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDCE (Prop_fdce_C_Q)         0.456    -0.401 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[15]/Q
                         net (fo=3, routed)           0.846     0.445    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg_n_0_[15]
    SLICE_X3Y81          LUT4 (Prop_lut4_I0_O)        0.124     0.569 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_16/O
                         net (fo=1, routed)           0.641     1.210    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_16_n_0
    SLICE_X3Y80          LUT5 (Prop_lut5_I4_O)        0.124     1.334 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_10/O
                         net (fo=2, routed)           0.304     1.638    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_10_n_0
    SLICE_X3Y79          LUT6 (Prop_lut6_I5_O)        0.124     1.762 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_11/O
                         net (fo=2, routed)           0.964     2.726    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_11_n_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I0_O)        0.124     2.850 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_6/O
                         net (fo=33, routed)          1.709     4.559    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_6_n_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I5_O)        0.124     4.683 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_1/O
                         net (fo=32, routed)          1.369     6.052    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_1_n_0
    SLICE_X4Y82          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_36_clk_wiz_0 rise edge)
                                                     27.778    27.778 r  
    E3                                                0.000    27.778 r  clk_pad (IN)
                         net (fo=0)                   0.000    27.778    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    29.196 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    30.358    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    23.154 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    24.735    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.826 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          1.496    26.322    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X4Y82          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[18]/C
                         clock pessimism              0.577    26.899    
                         clock uncertainty           -0.092    26.806    
    SLICE_X4Y82          FDCE (Setup_fdce_C_CE)      -0.205    26.601    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         26.601    
                         arrival time                          -6.052    
  -------------------------------------------------------------------
                         slack                                 20.550    

Slack (MET) :             20.550ns  (required time - arrival time)
  Source:                 PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Destination:            PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Path Group:             clk_36_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.778ns  (clk_36_clk_wiz_0 rise@27.778ns - clk_36_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.909ns  (logic 1.076ns (15.574%)  route 5.833ns (84.426%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 26.322 - 27.778 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          1.610    -0.857    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X4Y81          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDCE (Prop_fdce_C_Q)         0.456    -0.401 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[15]/Q
                         net (fo=3, routed)           0.846     0.445    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg_n_0_[15]
    SLICE_X3Y81          LUT4 (Prop_lut4_I0_O)        0.124     0.569 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_16/O
                         net (fo=1, routed)           0.641     1.210    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_16_n_0
    SLICE_X3Y80          LUT5 (Prop_lut5_I4_O)        0.124     1.334 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_10/O
                         net (fo=2, routed)           0.304     1.638    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_10_n_0
    SLICE_X3Y79          LUT6 (Prop_lut6_I5_O)        0.124     1.762 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_11/O
                         net (fo=2, routed)           0.964     2.726    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_11_n_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I0_O)        0.124     2.850 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_6/O
                         net (fo=33, routed)          1.709     4.559    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_6_n_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I5_O)        0.124     4.683 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_1/O
                         net (fo=32, routed)          1.369     6.052    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_1_n_0
    SLICE_X4Y82          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_36_clk_wiz_0 rise edge)
                                                     27.778    27.778 r  
    E3                                                0.000    27.778 r  clk_pad (IN)
                         net (fo=0)                   0.000    27.778    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    29.196 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    30.358    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    23.154 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    24.735    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.826 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          1.496    26.322    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X4Y82          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[19]/C
                         clock pessimism              0.577    26.899    
                         clock uncertainty           -0.092    26.806    
    SLICE_X4Y82          FDCE (Setup_fdce_C_CE)      -0.205    26.601    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         26.601    
                         arrival time                          -6.052    
  -------------------------------------------------------------------
                         slack                                 20.550    

Slack (MET) :             20.550ns  (required time - arrival time)
  Source:                 PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Destination:            PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Path Group:             clk_36_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.778ns  (clk_36_clk_wiz_0 rise@27.778ns - clk_36_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.909ns  (logic 1.076ns (15.574%)  route 5.833ns (84.426%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 26.322 - 27.778 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          1.610    -0.857    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X4Y81          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDCE (Prop_fdce_C_Q)         0.456    -0.401 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[15]/Q
                         net (fo=3, routed)           0.846     0.445    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg_n_0_[15]
    SLICE_X3Y81          LUT4 (Prop_lut4_I0_O)        0.124     0.569 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_16/O
                         net (fo=1, routed)           0.641     1.210    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_16_n_0
    SLICE_X3Y80          LUT5 (Prop_lut5_I4_O)        0.124     1.334 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_10/O
                         net (fo=2, routed)           0.304     1.638    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_10_n_0
    SLICE_X3Y79          LUT6 (Prop_lut6_I5_O)        0.124     1.762 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_11/O
                         net (fo=2, routed)           0.964     2.726    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_11_n_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I0_O)        0.124     2.850 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_6/O
                         net (fo=33, routed)          1.709     4.559    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_6_n_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I5_O)        0.124     4.683 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_1/O
                         net (fo=32, routed)          1.369     6.052    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_1_n_0
    SLICE_X4Y82          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_36_clk_wiz_0 rise edge)
                                                     27.778    27.778 r  
    E3                                                0.000    27.778 r  clk_pad (IN)
                         net (fo=0)                   0.000    27.778    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    29.196 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    30.358    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    23.154 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    24.735    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.826 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          1.496    26.322    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X4Y82          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[20]/C
                         clock pessimism              0.577    26.899    
                         clock uncertainty           -0.092    26.806    
    SLICE_X4Y82          FDCE (Setup_fdce_C_CE)      -0.205    26.601    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         26.601    
                         arrival time                          -6.052    
  -------------------------------------------------------------------
                         slack                                 20.550    

Slack (MET) :             20.670ns  (required time - arrival time)
  Source:                 PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Destination:            PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Path Group:             clk_36_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.778ns  (clk_36_clk_wiz_0 rise@27.778ns - clk_36_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.779ns  (logic 1.076ns (15.873%)  route 5.703ns (84.127%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 26.326 - 27.778 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          1.610    -0.857    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X4Y81          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDCE (Prop_fdce_C_Q)         0.456    -0.401 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[15]/Q
                         net (fo=3, routed)           0.846     0.445    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg_n_0_[15]
    SLICE_X3Y81          LUT4 (Prop_lut4_I0_O)        0.124     0.569 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_16/O
                         net (fo=1, routed)           0.641     1.210    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_16_n_0
    SLICE_X3Y80          LUT5 (Prop_lut5_I4_O)        0.124     1.334 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_10/O
                         net (fo=2, routed)           0.304     1.638    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_10_n_0
    SLICE_X3Y79          LUT6 (Prop_lut6_I5_O)        0.124     1.762 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_11/O
                         net (fo=2, routed)           0.964     2.726    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_11_n_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I0_O)        0.124     2.850 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_6/O
                         net (fo=33, routed)          1.709     4.559    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_6_n_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I5_O)        0.124     4.683 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_1/O
                         net (fo=32, routed)          1.239     5.922    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_1_n_0
    SLICE_X3Y84          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_36_clk_wiz_0 rise edge)
                                                     27.778    27.778 r  
    E3                                                0.000    27.778 r  clk_pad (IN)
                         net (fo=0)                   0.000    27.778    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    29.196 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    30.358    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    23.154 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    24.735    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.826 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          1.500    26.326    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X3Y84          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[25]/C
                         clock pessimism              0.564    26.890    
                         clock uncertainty           -0.092    26.797    
    SLICE_X3Y84          FDCE (Setup_fdce_C_CE)      -0.205    26.592    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         26.592    
                         arrival time                          -5.922    
  -------------------------------------------------------------------
                         slack                                 20.670    

Slack (MET) :             20.670ns  (required time - arrival time)
  Source:                 PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Destination:            PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Path Group:             clk_36_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.778ns  (clk_36_clk_wiz_0 rise@27.778ns - clk_36_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.779ns  (logic 1.076ns (15.873%)  route 5.703ns (84.127%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 26.326 - 27.778 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          1.610    -0.857    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X4Y81          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDCE (Prop_fdce_C_Q)         0.456    -0.401 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[15]/Q
                         net (fo=3, routed)           0.846     0.445    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg_n_0_[15]
    SLICE_X3Y81          LUT4 (Prop_lut4_I0_O)        0.124     0.569 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_16/O
                         net (fo=1, routed)           0.641     1.210    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_16_n_0
    SLICE_X3Y80          LUT5 (Prop_lut5_I4_O)        0.124     1.334 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_10/O
                         net (fo=2, routed)           0.304     1.638    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_10_n_0
    SLICE_X3Y79          LUT6 (Prop_lut6_I5_O)        0.124     1.762 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_11/O
                         net (fo=2, routed)           0.964     2.726    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_11_n_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I0_O)        0.124     2.850 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_6/O
                         net (fo=33, routed)          1.709     4.559    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_6_n_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I5_O)        0.124     4.683 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_1/O
                         net (fo=32, routed)          1.239     5.922    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_1_n_0
    SLICE_X3Y84          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_36_clk_wiz_0 rise edge)
                                                     27.778    27.778 r  
    E3                                                0.000    27.778 r  clk_pad (IN)
                         net (fo=0)                   0.000    27.778    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    29.196 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    30.358    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    23.154 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    24.735    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.826 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          1.500    26.326    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X3Y84          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[26]/C
                         clock pessimism              0.564    26.890    
                         clock uncertainty           -0.092    26.797    
    SLICE_X3Y84          FDCE (Setup_fdce_C_CE)      -0.205    26.592    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         26.592    
                         arrival time                          -5.922    
  -------------------------------------------------------------------
                         slack                                 20.670    

Slack (MET) :             20.670ns  (required time - arrival time)
  Source:                 PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Destination:            PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Path Group:             clk_36_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.778ns  (clk_36_clk_wiz_0 rise@27.778ns - clk_36_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.779ns  (logic 1.076ns (15.873%)  route 5.703ns (84.127%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 26.326 - 27.778 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          1.610    -0.857    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X4Y81          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDCE (Prop_fdce_C_Q)         0.456    -0.401 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[15]/Q
                         net (fo=3, routed)           0.846     0.445    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg_n_0_[15]
    SLICE_X3Y81          LUT4 (Prop_lut4_I0_O)        0.124     0.569 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_16/O
                         net (fo=1, routed)           0.641     1.210    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_16_n_0
    SLICE_X3Y80          LUT5 (Prop_lut5_I4_O)        0.124     1.334 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_10/O
                         net (fo=2, routed)           0.304     1.638    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_10_n_0
    SLICE_X3Y79          LUT6 (Prop_lut6_I5_O)        0.124     1.762 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_11/O
                         net (fo=2, routed)           0.964     2.726    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_11_n_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I0_O)        0.124     2.850 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_6/O
                         net (fo=33, routed)          1.709     4.559    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_6_n_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I5_O)        0.124     4.683 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_1/O
                         net (fo=32, routed)          1.239     5.922    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_1_n_0
    SLICE_X3Y84          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_36_clk_wiz_0 rise edge)
                                                     27.778    27.778 r  
    E3                                                0.000    27.778 r  clk_pad (IN)
                         net (fo=0)                   0.000    27.778    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    29.196 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    30.358    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    23.154 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    24.735    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.826 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          1.500    26.326    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X3Y84          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[28]/C
                         clock pessimism              0.564    26.890    
                         clock uncertainty           -0.092    26.797    
    SLICE_X3Y84          FDCE (Setup_fdce_C_CE)      -0.205    26.592    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         26.592    
                         arrival time                          -5.922    
  -------------------------------------------------------------------
                         slack                                 20.670    

Slack (MET) :             20.820ns  (required time - arrival time)
  Source:                 PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Destination:            PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Path Group:             clk_36_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.778ns  (clk_36_clk_wiz_0 rise@27.778ns - clk_36_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.628ns  (logic 1.076ns (16.235%)  route 5.552ns (83.765%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 26.324 - 27.778 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          1.610    -0.857    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X4Y81          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDCE (Prop_fdce_C_Q)         0.456    -0.401 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[15]/Q
                         net (fo=3, routed)           0.846     0.445    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg_n_0_[15]
    SLICE_X3Y81          LUT4 (Prop_lut4_I0_O)        0.124     0.569 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_16/O
                         net (fo=1, routed)           0.641     1.210    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_16_n_0
    SLICE_X3Y80          LUT5 (Prop_lut5_I4_O)        0.124     1.334 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_10/O
                         net (fo=2, routed)           0.304     1.638    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_10_n_0
    SLICE_X3Y79          LUT6 (Prop_lut6_I5_O)        0.124     1.762 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_11/O
                         net (fo=2, routed)           0.964     2.726    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_11_n_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I0_O)        0.124     2.850 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_6/O
                         net (fo=33, routed)          1.709     4.559    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_6_n_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I5_O)        0.124     4.683 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_1/O
                         net (fo=32, routed)          1.088     5.771    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_1_n_0
    SLICE_X3Y82          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_36_clk_wiz_0 rise edge)
                                                     27.778    27.778 r  
    E3                                                0.000    27.778 r  clk_pad (IN)
                         net (fo=0)                   0.000    27.778    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    29.196 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    30.358    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    23.154 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    24.735    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.826 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          1.498    26.324    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X3Y82          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[17]/C
                         clock pessimism              0.564    26.888    
                         clock uncertainty           -0.092    26.795    
    SLICE_X3Y82          FDCE (Setup_fdce_C_CE)      -0.205    26.590    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         26.590    
                         arrival time                          -5.771    
  -------------------------------------------------------------------
                         slack                                 20.820    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Destination:            PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Path Group:             clk_36_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36_clk_wiz_0 rise@0.000ns - clk_36_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.100%)  route 0.152ns (44.900%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          0.579    -0.568    PM_SPI_CONTROLLER/PM_SPI_MASTER/clk_36
    SLICE_X4Y78          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDCE (Prop_fdce_C_Q)         0.141    -0.427 f  PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_valid_reg/Q
                         net (fo=7, routed)           0.152    -0.276    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_valid
    SLICE_X3Y78          LUT6 (Prop_lut6_I2_O)        0.045    -0.231 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[3]_i_1_n_0
    SLICE_X3Y78          FDPE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          0.850    -0.805    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X3Y78          FDPE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[3]/C
                         clock pessimism              0.274    -0.531    
    SLICE_X3Y78          FDPE (Hold_fdpe_C_D)         0.092    -0.439    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Destination:            PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_local_byte_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Path Group:             clk_36_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36_clk_wiz_0 rise@0.000ns - clk_36_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.164ns (53.045%)  route 0.145ns (46.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          0.582    -0.565    PM_SPI_CONTROLLER/PM_SPI_MASTER/clk_36
    SLICE_X2Y79          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDCE (Prop_fdce_C_Q)         0.164    -0.401 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_data_reg[4]/Q
                         net (fo=1, routed)           0.145    -0.256    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/Q[1]
    SLICE_X2Y80          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_local_byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          0.851    -0.803    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X2Y80          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_local_byte_reg[4]/C
                         clock pessimism              0.253    -0.550    
    SLICE_X2Y80          FDCE (Hold_fdce_C_D)         0.085    -0.465    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_local_byte_reg[4]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/wr_taken_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Destination:            PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_valid_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Path Group:             clk_36_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36_clk_wiz_0 rise@0.000ns - clk_36_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.227ns (74.519%)  route 0.078ns (25.481%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          0.579    -0.568    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X4Y78          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/wr_taken_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDCE (Prop_fdce_C_Q)         0.128    -0.440 f  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/wr_taken_reg/Q
                         net (fo=2, routed)           0.078    -0.363    PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_taken
    SLICE_X4Y78          LUT4 (Prop_lut4_I2_O)        0.099    -0.264 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_valid_i_1/O
                         net (fo=1, routed)           0.000    -0.264    PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_valid_i_1_n_0
    SLICE_X4Y78          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          0.848    -0.807    PM_SPI_CONTROLLER/PM_SPI_MASTER/clk_36
    SLICE_X4Y78          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_valid_reg/C
                         clock pessimism              0.239    -0.568    
    SLICE_X4Y78          FDCE (Hold_fdce_C_D)         0.091    -0.477    PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_valid_reg
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_eot_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Destination:            PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_local_eot_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Path Group:             clk_36_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36_clk_wiz_0 rise@0.000ns - clk_36_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.164ns (45.916%)  route 0.193ns (54.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          0.582    -0.565    PM_SPI_CONTROLLER/PM_SPI_MASTER/clk_36
    SLICE_X2Y79          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_eot_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDCE (Prop_fdce_C_Q)         0.164    -0.401 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_eot_reg/Q
                         net (fo=1, routed)           0.193    -0.208    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_eot
    SLICE_X2Y80          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_local_eot_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          0.851    -0.803    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X2Y80          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_local_eot_reg/C
                         clock pessimism              0.253    -0.550    
    SLICE_X2Y80          FDCE (Hold_fdce_C_D)         0.088    -0.462    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_local_eot_reg
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Destination:            PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_local_byte_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Path Group:             clk_36_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36_clk_wiz_0 rise@0.000ns - clk_36_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.164ns (45.788%)  route 0.194ns (54.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          0.582    -0.565    PM_SPI_CONTROLLER/PM_SPI_MASTER/clk_36
    SLICE_X2Y79          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDCE (Prop_fdce_C_Q)         0.164    -0.401 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_data_reg[5]/Q
                         net (fo=1, routed)           0.194    -0.207    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/Q[2]
    SLICE_X2Y80          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_local_byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          0.851    -0.803    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X2Y80          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_local_byte_reg[5]/C
                         clock pessimism              0.253    -0.550    
    SLICE_X2Y80          FDCE (Hold_fdce_C_D)         0.083    -0.467    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_local_byte_reg[5]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Destination:            PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_local_byte_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Path Group:             clk_36_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36_clk_wiz_0 rise@0.000ns - clk_36_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.801%)  route 0.219ns (57.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          0.582    -0.565    PM_SPI_CONTROLLER/PM_SPI_MASTER/clk_36
    SLICE_X2Y79          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDCE (Prop_fdce_C_Q)         0.164    -0.401 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_data_reg[0]/Q
                         net (fo=1, routed)           0.219    -0.182    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/Q[0]
    SLICE_X2Y80          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_local_byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          0.851    -0.803    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X2Y80          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_local_byte_reg[0]/C
                         clock pessimism              0.253    -0.550    
    SLICE_X2Y80          FDCE (Hold_fdce_C_D)         0.090    -0.460    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_local_byte_reg[0]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_cs_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Destination:            PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_cs_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Path Group:             clk_36_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36_clk_wiz_0 rise@0.000ns - clk_36_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          0.581    -0.566    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X0Y78          FDPE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_cs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDPE (Prop_fdpe_C_Q)         0.141    -0.425 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_cs_reg/Q
                         net (fo=3, routed)           0.185    -0.240    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_cs_i
    SLICE_X0Y78          LUT5 (Prop_lut5_I4_O)        0.045    -0.195 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_cs_i_1/O
                         net (fo=1, routed)           0.000    -0.195    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_cs_i_1_n_0
    SLICE_X0Y78          FDPE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_cs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          0.850    -0.805    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X0Y78          FDPE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_cs_reg/C
                         clock pessimism              0.239    -0.566    
    SLICE_X0Y78          FDPE (Hold_fdpe_C_D)         0.091    -0.475    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_cs_reg
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_clk_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Destination:            PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_clk_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Path Group:             clk_36_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36_clk_wiz_0 rise@0.000ns - clk_36_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.866%)  route 0.203ns (52.134%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          0.580    -0.567    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X5Y79          FDPE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_clk_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDPE (Prop_fdpe_C_Q)         0.141    -0.426 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_clk_i_reg/Q
                         net (fo=10, routed)          0.203    -0.224    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_clk_i_reg_0
    SLICE_X5Y79          LUT4 (Prop_lut4_I3_O)        0.045    -0.179 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_clk_i_i_1/O
                         net (fo=1, routed)           0.000    -0.179    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_clk_i_i_1_n_0
    SLICE_X5Y79          FDPE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_clk_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          0.849    -0.806    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X5Y79          FDPE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_clk_i_reg/C
                         clock pessimism              0.239    -0.567    
    SLICE_X5Y79          FDPE (Hold_fdpe_C_D)         0.091    -0.476    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_clk_i_reg
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Destination:            PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_mosi_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Path Group:             clk_36_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36_clk_wiz_0 rise@0.000ns - clk_36_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.031%)  route 0.218ns (53.969%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          0.581    -0.566    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X1Y78          FDPE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[0]/Q
                         net (fo=6, routed)           0.218    -0.207    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg_n_0_[0]
    SLICE_X3Y79          LUT6 (Prop_lut6_I4_O)        0.045    -0.162 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_mosi_i_2/O
                         net (fo=1, routed)           0.000    -0.162    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_mosi_i_2_n_0
    SLICE_X3Y79          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_mosi_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          0.850    -0.804    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X3Y79          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_mosi_reg/C
                         clock pessimism              0.253    -0.551    
    SLICE_X3Y79          FDCE (Hold_fdce_C_D)         0.091    -0.460    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_mosi_reg
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_valid_xfer_1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Destination:            PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_valid_xfer_2_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Path Group:             clk_36_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36_clk_wiz_0 rise@0.000ns - clk_36_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.840%)  route 0.252ns (64.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          0.577    -0.570    PM_SPI_CONTROLLER/PM_SPI_MASTER/clk_36
    SLICE_X4Y76          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_valid_xfer_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_valid_xfer_1_reg/Q
                         net (fo=3, routed)           0.252    -0.177    PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_valid_xfer_1
    SLICE_X4Y78          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_valid_xfer_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          0.848    -0.807    PM_SPI_CONTROLLER/PM_SPI_MASTER/clk_36
    SLICE_X4Y78          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_valid_xfer_2_reg/C
                         clock pessimism              0.253    -0.554    
    SLICE_X4Y78          FDCE (Hold_fdce_C_D)         0.066    -0.488    PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_valid_xfer_2_reg
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.311    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_36_clk_wiz_0
Waveform(ns):       { 0.000 13.889 }
Period(ns):         27.778
Sources:            { PM_PLL/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         27.778      25.623     BUFGCTRL_X0Y17   PM_PLL/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         27.778      26.529     MMCME2_ADV_X1Y1  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         27.778      26.778     SLICE_X5Y80      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         27.778      26.778     SLICE_X4Y80      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         27.778      26.778     SLICE_X5Y80      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDPE/C              n/a            1.000         27.778      26.778     SLICE_X1Y78      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         27.778      26.778     SLICE_X3Y80      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         27.778      26.778     SLICE_X1Y80      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         27.778      26.778     SLICE_X1Y80      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         27.778      26.778     SLICE_X3Y81      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       27.778      185.582    MMCME2_ADV_X1Y1  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         13.889      13.389     SLICE_X4Y82      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[18]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         13.889      13.389     SLICE_X4Y82      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[19]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         13.889      13.389     SLICE_X4Y82      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[20]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         13.889      13.389     SLICE_X4Y76      PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_valid_xfer_1_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         13.889      13.389     SLICE_X5Y80      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         13.889      13.389     SLICE_X5Y80      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         13.889      13.389     SLICE_X4Y80      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         13.889      13.389     SLICE_X4Y80      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         13.889      13.389     SLICE_X5Y80      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         13.889      13.389     SLICE_X5Y80      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         13.889      13.389     SLICE_X5Y80      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         13.889      13.389     SLICE_X4Y80      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         13.889      13.389     SLICE_X5Y80      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         13.889      13.389     SLICE_X3Y82      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[17]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         13.889      13.389     SLICE_X3Y83      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[22]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         13.889      13.389     SLICE_X3Y83      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[23]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         13.889      13.389     SLICE_X3Y83      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[24]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         13.889      13.389     SLICE_X3Y84      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[25]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         13.889      13.389     SLICE_X3Y84      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[26]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         13.889      13.389     SLICE_X3Y85      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[27]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PM_PLL/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   PM_PLL/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  PM_PLL/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  PM_PLL/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  PM_PLL/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  PM_PLL/inst/mmcm_adv_inst/CLKFBOUT



