

================================================================
== Vitis HLS Report for 'conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V'
================================================================
* Date:           Thu Mar 13 13:04:01 2025

* Version:        2024.1.2 (Build 5096458 on Sep  5 2024)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.337 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                   |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                     |
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+
    |    36866|    36866|  0.369 ms|  0.369 ms|  36865|  36865|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                                           |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                                 Loop Name                                 |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_VITIS_LOOP_142_16  |    36864|    36864|         1|          1|          1|  36864|       yes|
        +---------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     241|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      81|    -|
|Register         |        -|     -|      52|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      52|     322|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------+----------+----+---+----+------------+------------+
    |               Variable Name              | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------+----------+----+---+----+------------+------------+
    |add_ln136_1_fu_278_p2                     |         +|   0|  0|  23|          16|           1|
    |add_ln136_fu_296_p2                       |         +|   0|  0|  14|           7|           1|
    |add_ln138_1_fu_489_p2                     |         +|   0|  0|  18|          11|           1|
    |add_ln138_fu_352_p2                       |         +|   0|  0|  14|           7|           1|
    |add_ln140_1_fu_475_p2                     |         +|   0|  0|  12|           4|           1|
    |add_ln140_fu_404_p2                       |         +|   0|  0|   9|           2|           1|
    |add_ln142_fu_469_p2                       |         +|   0|  0|   9|           2|           1|
    |empty_60_fu_450_p2                        |         +|   0|  0|  19|          12|          12|
    |and_ln136_1_fu_334_p2                     |       and|   0|  0|   2|           1|           1|
    |and_ln136_fu_384_p2                       |       and|   0|  0|   2|           1|           1|
    |icmp_ln142_mid282_fu_390_p2               |       and|   0|  0|   2|           1|           1|
    |icmp_ln136_fu_272_p2                      |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln138_fu_302_p2                      |      icmp|   0|  0|  18|          11|          10|
    |icmp_ln140_fu_328_p2                      |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln142_fu_322_p2                      |      icmp|   0|  0|   9|           2|           2|
    |empty_58_fu_410_p2                        |        or|   0|  0|   2|           1|           1|
    |empty_59_fu_416_p2                        |        or|   0|  0|   2|           1|           1|
    |empty_fu_358_p2                           |        or|   0|  0|   2|           1|           1|
    |not_exitcond_flatten72_mid2105_fu_378_p2  |        or|   0|  0|   2|           1|           1|
    |k_i_mid277_fu_364_p3                      |    select|   0|  0|   2|           1|           1|
    |k_j_mid2_fu_422_p3                        |    select|   0|  0|   2|           1|           1|
    |select_ln136_1_fu_340_p3                  |    select|   0|  0|   7|           1|           7|
    |select_ln136_fu_308_p3                    |    select|   0|  0|   7|           1|           1|
    |select_ln138_1_fu_495_p3                  |    select|   0|  0|  10|           1|           1|
    |select_ln138_fu_396_p3                    |    select|   0|  0|   7|           1|           7|
    |select_ln140_1_fu_481_p3                  |    select|   0|  0|   4|           1|           1|
    |select_ln140_fu_430_p3                    |    select|   0|  0|   2|           1|           2|
    |ap_enable_pp0                             |       xor|   0|  0|   2|           1|           2|
    |exitcond_flatten72_not_fu_372_p2          |       xor|   0|  0|   2|           1|           2|
    |xor_ln136_fu_316_p2                       |       xor|   0|  0|   2|           1|           2|
    +------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                     |          |   0|  0| 241|         112|          85|
    +------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |block_in_ch_j_fu_86      |   9|          2|    7|         14|
    |block_out_ch_j_fu_94     |   9|          2|    7|         14|
    |indvar_flatten106_fu_98  |   9|          2|   16|         32|
    |indvar_flatten70_fu_82   |   9|          2|    4|          8|
    |indvar_flatten83_fu_90   |   9|          2|   11|         22|
    |k_i_fu_78                |   9|          2|    2|          4|
    |k_j_fu_74                |   9|          2|    2|          4|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  81|         18|   51|        102|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |block_in_ch_j_fu_86      |   7|   0|    7|          0|
    |block_out_ch_j_fu_94     |   7|   0|    7|          0|
    |indvar_flatten106_fu_98  |  16|   0|   16|          0|
    |indvar_flatten70_fu_82   |   4|   0|    4|          0|
    |indvar_flatten83_fu_90   |  11|   0|   11|          0|
    |k_i_fu_78                |   2|   0|    2|          0|
    |k_j_fu_74                |   2|   0|    2|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  52|   0|   52|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |                                   Source Object                                  |    C Type    |
+-------------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V|  return value|
|localW_address0    |  out|   12|   ap_memory|                                                                            localW|         array|
|localW_ce0         |  out|    1|   ap_memory|                                                                            localW|         array|
|localW_we0         |  out|    1|   ap_memory|                                                                            localW|         array|
|localW_d0          |  out|   32|   ap_memory|                                                                            localW|         array|
|localW_1_address0  |  out|   12|   ap_memory|                                                                          localW_1|         array|
|localW_1_ce0       |  out|    1|   ap_memory|                                                                          localW_1|         array|
|localW_1_we0       |  out|    1|   ap_memory|                                                                          localW_1|         array|
|localW_1_d0        |  out|   32|   ap_memory|                                                                          localW_1|         array|
|localW_2_address0  |  out|   12|   ap_memory|                                                                          localW_2|         array|
|localW_2_ce0       |  out|    1|   ap_memory|                                                                          localW_2|         array|
|localW_2_we0       |  out|    1|   ap_memory|                                                                          localW_2|         array|
|localW_2_d0        |  out|   32|   ap_memory|                                                                          localW_2|         array|
|localW_3_address0  |  out|   12|   ap_memory|                                                                          localW_3|         array|
|localW_3_ce0       |  out|    1|   ap_memory|                                                                          localW_3|         array|
|localW_3_we0       |  out|    1|   ap_memory|                                                                          localW_3|         array|
|localW_3_d0        |  out|   32|   ap_memory|                                                                          localW_3|         array|
|localW_4_address0  |  out|   12|   ap_memory|                                                                          localW_4|         array|
|localW_4_ce0       |  out|    1|   ap_memory|                                                                          localW_4|         array|
|localW_4_we0       |  out|    1|   ap_memory|                                                                          localW_4|         array|
|localW_4_d0        |  out|   32|   ap_memory|                                                                          localW_4|         array|
|localW_5_address0  |  out|   12|   ap_memory|                                                                          localW_5|         array|
|localW_5_ce0       |  out|    1|   ap_memory|                                                                          localW_5|         array|
|localW_5_we0       |  out|    1|   ap_memory|                                                                          localW_5|         array|
|localW_5_d0        |  out|   32|   ap_memory|                                                                          localW_5|         array|
|localW_6_address0  |  out|   12|   ap_memory|                                                                          localW_6|         array|
|localW_6_ce0       |  out|    1|   ap_memory|                                                                          localW_6|         array|
|localW_6_we0       |  out|    1|   ap_memory|                                                                          localW_6|         array|
|localW_6_d0        |  out|   32|   ap_memory|                                                                          localW_6|         array|
|localW_7_address0  |  out|   12|   ap_memory|                                                                          localW_7|         array|
|localW_7_ce0       |  out|    1|   ap_memory|                                                                          localW_7|         array|
|localW_7_we0       |  out|    1|   ap_memory|                                                                          localW_7|         array|
|localW_7_d0        |  out|   32|   ap_memory|                                                                          localW_7|         array|
|localW_8_address0  |  out|   12|   ap_memory|                                                                          localW_8|         array|
|localW_8_ce0       |  out|    1|   ap_memory|                                                                          localW_8|         array|
|localW_8_we0       |  out|    1|   ap_memory|                                                                          localW_8|         array|
|localW_8_d0        |  out|   32|   ap_memory|                                                                          localW_8|         array|
+-------------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+

