{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.09848,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09956,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.00151516,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.00148617,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.000971178,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.00148617,
	"finish__design__instance__count__class:buffer": 31,
	"finish__design__instance__area__class:buffer": 44.156,
	"finish__design__instance__count__class:clock_buffer": 3,
	"finish__design__instance__area__class:clock_buffer": 3.99,
	"finish__design__instance__count__class:timing_repair_buffer": 26,
	"finish__design__instance__area__class:timing_repair_buffer": 22.078,
	"finish__design__instance__count__class:inverter": 35,
	"finish__design__instance__area__class:inverter": 20.482,
	"finish__design__instance__count__class:sequential_cell": 10,
	"finish__design__instance__area__class:sequential_cell": 45.22,
	"finish__design__instance__count__class:multi_input_combinational_cell": 245,
	"finish__design__instance__area__class:multi_input_combinational_cell": 373.996,
	"finish__design__instance__count": 350,
	"finish__design__instance__area": 509.922,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 0.316522,
	"finish__clock__skew__setup": 0,
	"finish__clock__skew__hold": 0,
	"finish__timing__drv__max_slew_limit": 0.703739,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.724068,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000255289,
	"finish__power__switching__total": 0.000170815,
	"finish__power__leakage__total": 1.23539e-05,
	"finish__power__total": 0.000438457,
	"finish__design__io": 31,
	"finish__design__die__area": 6400,
	"finish__design__core__area": 3519.18,
	"finish__design__instance__count": 434,
	"finish__design__instance__area": 532.266,
	"finish__design__instance__count__stdcell": 434,
	"finish__design__instance__area__stdcell": 532.266,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.151247,
	"finish__design__instance__utilization__stdcell": 0.151247,
	"finish__design__rows": 42,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 42,
	"finish__design__sites": 13230,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 13230,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}