`begin_keywords "1800-2017"
`line 1 "DualPortBRAM.v" 1
 
 

`line 4 "DualPortBRAM.v" 0
`timescale 1 ns / 1 ps 

`line 6 "DualPortBRAM.v" 0
module DualPortBRAM #(
    parameter DATA = 72,
    parameter ADDR = 10
) (
    input   wire               clk,

`line 12 "DualPortBRAM.v" 0
     
    input   wire                a_wr,
    input   wire    [ADDR-1:0]  a_addr,
    input   wire    [DATA-1:0]  a_din,
    output  reg     [DATA-1:0]  a_dout,

`line 18 "DualPortBRAM.v" 0
     
    input   wire                b_wr,
    input   wire    [ADDR-1:0]  b_addr,
    input   wire    [DATA-1:0]  b_din,
    output  reg     [DATA-1:0]  b_dout
);

`line 25 "DualPortBRAM.v" 0
 
reg [DATA-1:0] mem [(2**ADDR)-1:0];

`line 28 "DualPortBRAM.v" 0
 
always @(posedge clk) begin
    a_dout      <= mem[a_addr];
    if(a_wr) begin
        a_dout      <= a_din;
        mem[a_addr] <= a_din;
    end
end

`line 37 "DualPortBRAM.v" 0
 
always @(posedge clk) begin
    b_dout      <= mem[b_addr];
    if(b_wr) begin
        b_dout      <= b_din;
        mem[b_addr] <= b_din;
    end
end

`line 46 "DualPortBRAM.v" 0
endmodule

`line 48 "DualPortBRAM.v" 2
