

================================================================
== Vitis HLS Report for 'compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s'
================================================================
* Date:           Wed Feb 11 15:57:30 2026

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        cnn_core_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintexuplus
* Target device:  xcku5p-ffvb676-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.562 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        3|  15.000 ns|  15.000 ns|    3|    3|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                                |                                                                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                                    Instance                                    |                                Module                                |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76  |dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s  |        1|        1|  5.000 ns|  5.000 ns|    1|    1|      yes|
        +--------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 3, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%in_elem_0_0_0_0_0_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %in_elem_0_0_0_0_0_val"   --->   Operation 5 'read' 'in_elem_0_0_0_0_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_5 = load i12 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_3" [firmware/nnet_utils/nnet_conv_stream.h:167->firmware/nnet_utils/nnet_conv_stream.h:347]   --->   Operation 6 'load' 'void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_6 = load i12 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_2" [firmware/nnet_utils/nnet_conv_stream.h:167->firmware/nnet_utils/nnet_conv_stream.h:347]   --->   Operation 7 'load' 'void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_7 = load i12 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_1" [firmware/nnet_utils/nnet_conv_stream.h:167->firmware/nnet_utils/nnet_conv_stream.h:347]   --->   Operation 8 'load' 'void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_8 = load i12 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data" [firmware/nnet_utils/nnet_conv_stream.h:167->firmware/nnet_utils/nnet_conv_stream.h:347]   --->   Operation 9 'load' 'void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%store_ln167 = store i12 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_5, i12 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_4" [firmware/nnet_utils/nnet_conv_stream.h:167->firmware/nnet_utils/nnet_conv_stream.h:347]   --->   Operation 10 'store' 'store_ln167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%store_ln167 = store i12 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_6, i12 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_3" [firmware/nnet_utils/nnet_conv_stream.h:167->firmware/nnet_utils/nnet_conv_stream.h:347]   --->   Operation 11 'store' 'store_ln167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%store_ln167 = store i12 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_7, i12 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_2" [firmware/nnet_utils/nnet_conv_stream.h:167->firmware/nnet_utils/nnet_conv_stream.h:347]   --->   Operation 12 'store' 'store_ln167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%store_ln167 = store i12 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_8, i12 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_1" [firmware/nnet_utils/nnet_conv_stream.h:167->firmware/nnet_utils/nnet_conv_stream.h:347]   --->   Operation 13 'store' 'store_ln167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%store_ln176 = store i12 %in_elem_0_0_0_0_0_val_read, i12 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data" [firmware/nnet_utils/nnet_conv_stream.h:176->firmware/nnet_utils/nnet_conv_stream.h:347]   --->   Operation 14 'store' 'store_ln176' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.45>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i119 %layer4_out, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%sX_1_load = load i32 %sX_1" [firmware/nnet_utils/nnet_conv_stream.h:350]   --->   Operation 16 'load' 'sX_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.01ns)   --->   "%icmp_ln350 = icmp_eq  i32 %sX_1_load, i32 4" [firmware/nnet_utils/nnet_conv_stream.h:350]   --->   Operation 17 'icmp' 'icmp_ln350' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%pX_1_load = load i32 %pX_1" [firmware/nnet_utils/nnet_conv_stream.h:350]   --->   Operation 18 'load' 'pX_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %pX_1_load, i32 2, i32 31" [firmware/nnet_utils/nnet_conv_stream.h:350]   --->   Operation 19 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.99ns)   --->   "%icmp_ln350_1 = icmp_sgt  i30 %tmp_1, i30 0" [firmware/nnet_utils/nnet_conv_stream.h:350]   --->   Operation 20 'icmp' 'icmp_ln350_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.28ns)   --->   "%and_ln350 = and i1 %icmp_ln350, i1 %icmp_ln350_1" [firmware/nnet_utils/nnet_conv_stream.h:350]   --->   Operation 21 'and' 'and_ln350' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln350 = br i1 %and_ln350, void %if.end, void %if.then" [firmware/nnet_utils/nnet_conv_stream.h:350]   --->   Operation 22 'br' 'br_ln350' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (0.00ns)   --->   "%tmp = call i119 @dense_latency<ap_fixed<12, 6, 5, 3, 0>, ap_fixed<17, 9, 5, 3, 0>, config4_mult>, i12 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_4, i12 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_3, i12 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_2, i12 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_1, i12 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data" [firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:354]   --->   Operation 23 'call' 'tmp' <Predicate = (and_ln350)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 24 [1/1] (1.01ns)   --->   "%add_ln369 = add i32 %pX_1_load, i32 1" [firmware/nnet_utils/nnet_conv_stream.h:369]   --->   Operation 24 'add' 'add_ln369' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.01ns)   --->   "%icmp_ln369 = icmp_eq  i32 %add_ln369, i32 256" [firmware/nnet_utils/nnet_conv_stream.h:369]   --->   Operation 25 'icmp' 'icmp_ln369' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln369 = br i1 %icmp_ln369, void %if.else, void %if.then4" [firmware/nnet_utils/nnet_conv_stream.h:369]   --->   Operation 26 'br' 'br_ln369' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln374 = store i32 %add_ln369, i32 %pX_1" [firmware/nnet_utils/nnet_conv_stream.h:374]   --->   Operation 27 'store' 'store_ln374' <Predicate = (!icmp_ln369)> <Delay = 0.42>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node add_ln376)   --->   "%select_ln376 = select i1 %icmp_ln350, i32 4294967294, i32 1" [firmware/nnet_utils/nnet_conv_stream.h:376]   --->   Operation 28 'select' 'select_ln376' <Predicate = (!icmp_ln369)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.01ns) (out node of the LUT)   --->   "%add_ln376 = add i32 %sX_1_load, i32 %select_ln376" [firmware/nnet_utils/nnet_conv_stream.h:376]   --->   Operation 29 'add' 'add_ln376' <Predicate = (!icmp_ln369)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.42ns)   --->   "%br_ln0 = br void %if.end11"   --->   Operation 30 'br' 'br_ln0' <Predicate = (!icmp_ln369)> <Delay = 0.42>
ST_2 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln371 = store i32 0, i32 %pX_1" [firmware/nnet_utils/nnet_conv_stream.h:371]   --->   Operation 31 'store' 'store_ln371' <Predicate = (icmp_ln369)> <Delay = 0.42>
ST_2 : Operation 32 [1/1] (0.42ns)   --->   "%br_ln373 = br void %if.end11" [firmware/nnet_utils/nnet_conv_stream.h:373]   --->   Operation 32 'br' 'br_ln373' <Predicate = (icmp_ln369)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 3.56>
ST_3 : Operation 33 [1/2] (3.56ns)   --->   "%tmp = call i119 @dense_latency<ap_fixed<12, 6, 5, 3, 0>, ap_fixed<17, 9, 5, 3, 0>, config4_mult>, i12 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_4, i12 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_3, i12 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_2, i12 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_1, i12 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data" [firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:354]   --->   Operation 33 'call' 'tmp' <Predicate = (and_ln350)> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%res_out = extractvalue i119 %tmp" [firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:354]   --->   Operation 34 'extractvalue' 'res_out' <Predicate = (and_ln350)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%res_out_1 = extractvalue i119 %tmp" [firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:354]   --->   Operation 35 'extractvalue' 'res_out_1' <Predicate = (and_ln350)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%res_out_2 = extractvalue i119 %tmp" [firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:354]   --->   Operation 36 'extractvalue' 'res_out_2' <Predicate = (and_ln350)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%res_out_3 = extractvalue i119 %tmp" [firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:354]   --->   Operation 37 'extractvalue' 'res_out_3' <Predicate = (and_ln350)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%res_out_4 = extractvalue i119 %tmp" [firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:354]   --->   Operation 38 'extractvalue' 'res_out_4' <Predicate = (and_ln350)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%res_out_5 = extractvalue i119 %tmp" [firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:354]   --->   Operation 39 'extractvalue' 'res_out_5' <Predicate = (and_ln350)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%res_out_6 = extractvalue i119 %tmp" [firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:354]   --->   Operation 40 'extractvalue' 'res_out_6' <Predicate = (and_ln350)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%storemerge = phi i32 %add_ln376, void %if.else, i32 0, void %if.then4" [firmware/nnet_utils/nnet_conv_stream.h:376]   --->   Operation 41 'phi' 'storemerge' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%store_ln372 = store i32 %storemerge, i32 %sX_1" [firmware/nnet_utils/nnet_conv_stream.h:372]   --->   Operation 42 'store' 'store_ln372' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.72>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i119 @_ssdm_op_BitConcatenate.i119.i17.i17.i17.i17.i17.i17.i17, i17 %res_out_6, i17 %res_out_5, i17 %res_out_4, i17 %res_out_3, i17 %res_out_2, i17 %res_out_1, i17 %res_out" [firmware/nnet_utils/nnet_conv_stream.h:365]   --->   Operation 43 'bitconcatenate' 'p_0' <Predicate = (and_ln350)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (1.72ns)   --->   "%write_ln365 = write void @_ssdm_op_Write.ap_fifo.volatile.i119P0A, i119 %layer4_out, i119 %p_0" [firmware/nnet_utils/nnet_conv_stream.h:365]   --->   Operation 44 'write' 'write_ln365' <Predicate = (and_ln350)> <Delay = 1.72> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 119> <Depth = 336> <FIFO>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln366 = br void %if.end" [firmware/nnet_utils/nnet_conv_stream.h:366]   --->   Operation 45 'br' 'br_ln366' <Predicate = (and_ln350)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%ret_ln378 = ret" [firmware/nnet_utils/nnet_conv_stream.h:378]   --->   Operation 46 'ret' 'ret_ln378' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_elem_0_0_0_0_0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer4_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ sX_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ pX_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_elem_0_0_0_0_0_val_read                                                     (read          ) [ 00000]
void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_5 (load          ) [ 00000]
void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_6 (load          ) [ 00000]
void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_7 (load          ) [ 00000]
void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_8 (load          ) [ 00000]
store_ln167                                                                    (store         ) [ 00000]
store_ln167                                                                    (store         ) [ 00000]
store_ln167                                                                    (store         ) [ 00000]
store_ln167                                                                    (store         ) [ 00000]
store_ln176                                                                    (store         ) [ 00000]
specinterface_ln0                                                              (specinterface ) [ 00000]
sX_1_load                                                                      (load          ) [ 00000]
icmp_ln350                                                                     (icmp          ) [ 00000]
pX_1_load                                                                      (load          ) [ 00000]
tmp_1                                                                          (partselect    ) [ 00000]
icmp_ln350_1                                                                   (icmp          ) [ 00000]
and_ln350                                                                      (and           ) [ 01111]
br_ln350                                                                       (br            ) [ 00000]
add_ln369                                                                      (add           ) [ 00000]
icmp_ln369                                                                     (icmp          ) [ 00100]
br_ln369                                                                       (br            ) [ 00000]
store_ln374                                                                    (store         ) [ 00000]
select_ln376                                                                   (select        ) [ 00000]
add_ln376                                                                      (add           ) [ 00110]
br_ln0                                                                         (br            ) [ 00110]
store_ln371                                                                    (store         ) [ 00000]
br_ln373                                                                       (br            ) [ 00110]
tmp                                                                            (call          ) [ 00000]
res_out                                                                        (extractvalue  ) [ 01001]
res_out_1                                                                      (extractvalue  ) [ 01001]
res_out_2                                                                      (extractvalue  ) [ 01001]
res_out_3                                                                      (extractvalue  ) [ 01001]
res_out_4                                                                      (extractvalue  ) [ 01001]
res_out_5                                                                      (extractvalue  ) [ 01001]
res_out_6                                                                      (extractvalue  ) [ 01001]
storemerge                                                                     (phi           ) [ 00010]
store_ln372                                                                    (store         ) [ 00000]
p_0                                                                            (bitconcatenate) [ 00000]
write_ln365                                                                    (write         ) [ 00000]
br_ln366                                                                       (br            ) [ 00000]
ret_ln378                                                                      (ret           ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_elem_0_0_0_0_0_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_elem_0_0_0_0_0_val"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer4_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer4_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_3"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_4"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="sX_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="pX_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_latency<ap_fixed<12, 6, 5, 3, 0>, ap_fixed<17, 9, 5, 3, 0>, config4_mult>"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i119.i17.i17.i17.i17.i17.i17.i17"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i119P0A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="in_elem_0_0_0_0_0_val_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="12" slack="0"/>
<pin id="54" dir="0" index="1" bw="12" slack="0"/>
<pin id="55" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_elem_0_0_0_0_0_val_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="write_ln365_write_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="0" slack="0"/>
<pin id="60" dir="0" index="1" bw="119" slack="0"/>
<pin id="61" dir="0" index="2" bw="119" slack="0"/>
<pin id="62" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln365/4 "/>
</bind>
</comp>

<comp id="65" class="1005" name="storemerge_reg_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="32" slack="1"/>
<pin id="67" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="69" class="1004" name="storemerge_phi_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="32" slack="1"/>
<pin id="71" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="72" dir="0" index="2" bw="1" slack="1"/>
<pin id="73" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="74" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/3 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="119" slack="0"/>
<pin id="78" dir="0" index="1" bw="12" slack="0"/>
<pin id="79" dir="0" index="2" bw="12" slack="0"/>
<pin id="80" dir="0" index="3" bw="12" slack="0"/>
<pin id="81" dir="0" index="4" bw="12" slack="0"/>
<pin id="82" dir="0" index="5" bw="12" slack="0"/>
<pin id="83" dir="1" index="6" bw="119" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_5_load_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="12" slack="0"/>
<pin id="92" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_5/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_6_load_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="12" slack="0"/>
<pin id="96" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_6/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_7_load_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="12" slack="0"/>
<pin id="100" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_7/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_8_load_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="12" slack="0"/>
<pin id="104" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_8/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="store_ln167_store_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="12" slack="0"/>
<pin id="108" dir="0" index="1" bw="12" slack="0"/>
<pin id="109" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln167/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="store_ln167_store_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="12" slack="0"/>
<pin id="114" dir="0" index="1" bw="12" slack="0"/>
<pin id="115" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln167/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="store_ln167_store_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="12" slack="0"/>
<pin id="120" dir="0" index="1" bw="12" slack="0"/>
<pin id="121" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln167/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="store_ln167_store_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="12" slack="0"/>
<pin id="126" dir="0" index="1" bw="12" slack="0"/>
<pin id="127" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln167/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="store_ln176_store_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="12" slack="0"/>
<pin id="132" dir="0" index="1" bw="12" slack="0"/>
<pin id="133" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln176/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="sX_1_load_load_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sX_1_load/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="icmp_ln350_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="4" slack="0"/>
<pin id="143" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln350/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="pX_1_load_load_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pX_1_load/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="tmp_1_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="30" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="0" index="2" bw="3" slack="0"/>
<pin id="154" dir="0" index="3" bw="6" slack="0"/>
<pin id="155" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="icmp_ln350_1_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="30" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln350_1/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="and_ln350_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln350/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="add_ln369_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln369/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="icmp_ln369_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="10" slack="0"/>
<pin id="181" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln369/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="store_ln374_store_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln374/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="select_ln376_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="2" slack="0"/>
<pin id="193" dir="0" index="2" bw="1" slack="0"/>
<pin id="194" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln376/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="add_ln376_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="2" slack="0"/>
<pin id="201" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln376/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="store_ln371_store_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="0"/>
<pin id="207" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln371/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="res_out_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="119" slack="0"/>
<pin id="212" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="res_out_1_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="119" slack="0"/>
<pin id="216" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out_1/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="res_out_2_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="119" slack="0"/>
<pin id="220" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out_2/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="res_out_3_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="119" slack="0"/>
<pin id="224" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out_3/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="res_out_4_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="119" slack="0"/>
<pin id="228" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out_4/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="res_out_5_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="119" slack="0"/>
<pin id="232" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out_5/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="res_out_6_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="119" slack="0"/>
<pin id="236" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out_6/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="store_ln372_store_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="0"/>
<pin id="241" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln372/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="p_0_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="119" slack="0"/>
<pin id="246" dir="0" index="1" bw="17" slack="1"/>
<pin id="247" dir="0" index="2" bw="17" slack="1"/>
<pin id="248" dir="0" index="3" bw="17" slack="1"/>
<pin id="249" dir="0" index="4" bw="17" slack="1"/>
<pin id="250" dir="0" index="5" bw="17" slack="1"/>
<pin id="251" dir="0" index="6" bw="17" slack="1"/>
<pin id="252" dir="0" index="7" bw="17" slack="1"/>
<pin id="253" dir="1" index="8" bw="119" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_0/4 "/>
</bind>
</comp>

<comp id="256" class="1005" name="and_ln350_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="1"/>
<pin id="258" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln350 "/>
</bind>
</comp>

<comp id="263" class="1005" name="add_ln376_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="1"/>
<pin id="265" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln376 "/>
</bind>
</comp>

<comp id="268" class="1005" name="res_out_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="17" slack="1"/>
<pin id="270" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="res_out "/>
</bind>
</comp>

<comp id="273" class="1005" name="res_out_1_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="17" slack="1"/>
<pin id="275" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="res_out_1 "/>
</bind>
</comp>

<comp id="278" class="1005" name="res_out_2_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="17" slack="1"/>
<pin id="280" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="res_out_2 "/>
</bind>
</comp>

<comp id="283" class="1005" name="res_out_3_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="17" slack="1"/>
<pin id="285" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="res_out_3 "/>
</bind>
</comp>

<comp id="288" class="1005" name="res_out_4_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="17" slack="1"/>
<pin id="290" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="res_out_4 "/>
</bind>
</comp>

<comp id="293" class="1005" name="res_out_5_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="17" slack="1"/>
<pin id="295" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="res_out_5 "/>
</bind>
</comp>

<comp id="298" class="1005" name="res_out_6_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="17" slack="1"/>
<pin id="300" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="res_out_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="56"><net_src comp="18" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="50" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="2" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="24" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="75"><net_src comp="65" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="84"><net_src comp="40" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="85"><net_src comp="12" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="4" pin="0"/><net_sink comp="76" pin=2"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="76" pin=3"/></net>

<net id="88"><net_src comp="8" pin="0"/><net_sink comp="76" pin=4"/></net>

<net id="89"><net_src comp="10" pin="0"/><net_sink comp="76" pin=5"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="8" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="10" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="110"><net_src comp="90" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="12" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="94" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="4" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="98" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="6" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="102" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="8" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="52" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="10" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="139"><net_src comp="14" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="144"><net_src comp="136" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="30" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="149"><net_src comp="16" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="32" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="146" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="158"><net_src comp="34" pin="0"/><net_sink comp="150" pin=2"/></net>

<net id="159"><net_src comp="36" pin="0"/><net_sink comp="150" pin=3"/></net>

<net id="164"><net_src comp="150" pin="4"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="38" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="140" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="160" pin="2"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="146" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="42" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="172" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="44" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="172" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="16" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="195"><net_src comp="140" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="46" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="197"><net_src comp="42" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="202"><net_src comp="136" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="190" pin="3"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="24" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="16" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="213"><net_src comp="76" pin="6"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="76" pin="6"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="76" pin="6"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="76" pin="6"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="76" pin="6"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="76" pin="6"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="76" pin="6"/><net_sink comp="234" pin=0"/></net>

<net id="242"><net_src comp="69" pin="4"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="14" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="254"><net_src comp="48" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="255"><net_src comp="244" pin="8"/><net_sink comp="58" pin=2"/></net>

<net id="259"><net_src comp="166" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="266"><net_src comp="198" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="271"><net_src comp="210" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="244" pin=7"/></net>

<net id="276"><net_src comp="214" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="244" pin=6"/></net>

<net id="281"><net_src comp="218" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="244" pin=5"/></net>

<net id="286"><net_src comp="222" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="244" pin=4"/></net>

<net id="291"><net_src comp="226" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="244" pin=3"/></net>

<net id="296"><net_src comp="230" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="301"><net_src comp="234" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="244" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer4_out | {4 }
	Port: void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_3 | {1 }
	Port: void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_2 | {1 }
	Port: void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_1 | {1 }
	Port: void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data | {1 }
	Port: void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_4 | {1 }
	Port: sX_1 | {3 }
	Port: pX_1 | {2 }
 - Input state : 
	Port: compute_output_buffer_1d<array,array<ap_fixed<17,9,5,3,0>,7u>,config4> : in_elem_0_0_0_0_0_val | {1 }
	Port: compute_output_buffer_1d<array,array<ap_fixed<17,9,5,3,0>,7u>,config4> : void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_3 | {1 3 }
	Port: compute_output_buffer_1d<array,array<ap_fixed<17,9,5,3,0>,7u>,config4> : void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_2 | {1 2 }
	Port: compute_output_buffer_1d<array,array<ap_fixed<17,9,5,3,0>,7u>,config4> : void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_1 | {1 2 }
	Port: compute_output_buffer_1d<array,array<ap_fixed<17,9,5,3,0>,7u>,config4> : void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data | {1 2 }
	Port: compute_output_buffer_1d<array,array<ap_fixed<17,9,5,3,0>,7u>,config4> : void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_4 | {2 }
	Port: compute_output_buffer_1d<array,array<ap_fixed<17,9,5,3,0>,7u>,config4> : sX_1 | {2 }
	Port: compute_output_buffer_1d<array,array<ap_fixed<17,9,5,3,0>,7u>,config4> : pX_1 | {2 }
  - Chain level:
	State 1
		store_ln167 : 1
		store_ln167 : 1
		store_ln167 : 1
		store_ln167 : 1
	State 2
		icmp_ln350 : 1
		tmp_1 : 1
		icmp_ln350_1 : 2
		and_ln350 : 3
		br_ln350 : 3
		add_ln369 : 1
		icmp_ln369 : 2
		br_ln369 : 3
		store_ln374 : 2
		select_ln376 : 2
		add_ln376 : 3
	State 3
		res_out : 1
		res_out_1 : 1
		res_out_2 : 1
		res_out_3 : 1
		res_out_4 : 1
		res_out_5 : 1
		res_out_6 : 1
		store_ln372 : 1
	State 4
		write_ln365 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------------------------------|---------|---------|---------|
| Operation|                                 Functional Unit                                |   DSP   |    FF   |   LUT   |
|----------|--------------------------------------------------------------------------------|---------|---------|---------|
|   call   | grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76 |    25   |   278   |   1019  |
|----------|--------------------------------------------------------------------------------|---------|---------|---------|
|          |                                icmp_ln350_fu_140                               |    0    |    0    |    39   |
|   icmp   |                               icmp_ln350_1_fu_160                              |    0    |    0    |    37   |
|          |                                icmp_ln369_fu_178                               |    0    |    0    |    39   |
|----------|--------------------------------------------------------------------------------|---------|---------|---------|
|    add   |                                add_ln369_fu_172                                |    0    |    0    |    39   |
|          |                                add_ln376_fu_198                                |    0    |    0    |    39   |
|----------|--------------------------------------------------------------------------------|---------|---------|---------|
|    and   |                                and_ln350_fu_166                                |    0    |    0    |    2    |
|----------|--------------------------------------------------------------------------------|---------|---------|---------|
|  select  |                               select_ln376_fu_190                              |    0    |    0    |    2    |
|----------|--------------------------------------------------------------------------------|---------|---------|---------|
|   read   |                      in_elem_0_0_0_0_0_val_read_read_fu_52                     |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------------------|---------|---------|---------|
|   write  |                             write_ln365_write_fu_58                            |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------------------|---------|---------|---------|
|partselect|                                  tmp_1_fu_150                                  |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------------------|---------|---------|---------|
|          |                                 res_out_fu_210                                 |    0    |    0    |    0    |
|          |                                res_out_1_fu_214                                |    0    |    0    |    0    |
|          |                                res_out_2_fu_218                                |    0    |    0    |    0    |
|extractvalue|                                res_out_3_fu_222                                |    0    |    0    |    0    |
|          |                                res_out_4_fu_226                                |    0    |    0    |    0    |
|          |                                res_out_5_fu_230                                |    0    |    0    |    0    |
|          |                                res_out_6_fu_234                                |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------------------|---------|---------|---------|
|bitconcatenate|                                   p_0_fu_244                                   |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                                                |    25   |   278   |   1216  |
|----------|--------------------------------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|add_ln376_reg_263|   32   |
|and_ln350_reg_256|    1   |
|res_out_1_reg_273|   17   |
|res_out_2_reg_278|   17   |
|res_out_3_reg_283|   17   |
|res_out_4_reg_288|   17   |
|res_out_5_reg_293|   17   |
|res_out_6_reg_298|   17   |
| res_out_reg_268 |   17   |
|storemerge_reg_65|   32   |
+-----------------+--------+
|      Total      |   184  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   25   |   278  |  1216  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   184  |    -   |
+-----------+--------+--------+--------+
|   Total   |   25   |   462  |  1216  |
+-----------+--------+--------+--------+
