Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Sun Jul  8 14:44:04 2018
| Host         : Vivado-dev running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file lab4_top_timing_summary_routed.rpt -pb lab4_top_timing_summary_routed.pb -rpx lab4_top_timing_summary_routed.rpx -warn_on_violation
| Design       : lab4_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.087        0.000                      0                  389        0.100        0.000                      0                  389        4.500        0.000                       0                   200  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.087        0.000                      0                  389        0.100        0.000                      0                  389        4.500        0.000                       0                   200  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.087ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.087ns  (required time - arrival time)
  Source:                 h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_VS_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.409ns  (logic 1.240ns (22.925%)  route 4.169ns (77.075%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.707     5.309    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y108         FDRE                                         r  h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y108         FDRE (Prop_fdre_C_Q)         0.518     5.827 f  h_count_reg[8]/Q
                         net (fo=8, routed)           1.004     6.831    h_count_reg__0[8]
    SLICE_X8Y108         LUT5 (Prop_lut5_I1_O)        0.124     6.955 f  v_count[9]_i_7/O
                         net (fo=1, routed)           0.282     7.237    v_count[9]_i_7_n_0
    SLICE_X8Y108         LUT6 (Prop_lut6_I0_O)        0.124     7.361 r  v_count[9]_i_5/O
                         net (fo=26, routed)          1.207     8.569    v_count[9]_i_5_n_0
    SLICE_X8Y104         LUT4 (Prop_lut4_I2_O)        0.146     8.715 r  VGA_VS_i_2/O
                         net (fo=1, routed)           0.843     9.557    pulse_generator_small_0/v_count_reg[0]
    SLICE_X8Y104         LUT6 (Prop_lut6_I1_O)        0.328     9.885 r  pulse_generator_small_0/VGA_VS_i_1/O
                         net (fo=1, routed)           0.833    10.718    pulse_generator_small_0_n_17
    SLICE_X3Y108         FDRE                                         r  VGA_VS_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.588    15.010    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y108         FDRE                                         r  VGA_VS_reg/C
                         clock pessimism              0.259    15.269    
                         clock uncertainty           -0.035    15.234    
    SLICE_X3Y108         FDRE (Setup_fdre_C_R)       -0.429    14.805    VGA_VS_reg
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                         -10.718    
  -------------------------------------------------------------------
                         slack                                  4.087    

Slack (MET) :             4.366ns  (required time - arrival time)
  Source:                 h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yframe_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.146ns  (logic 1.040ns (20.212%)  route 4.106ns (79.788%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.707     5.309    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y108         FDRE                                         r  h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y108         FDRE (Prop_fdre_C_Q)         0.518     5.827 r  h_count_reg[8]/Q
                         net (fo=8, routed)           1.004     6.831    h_count_reg__0[8]
    SLICE_X8Y108         LUT5 (Prop_lut5_I1_O)        0.124     6.955 r  v_count[9]_i_7/O
                         net (fo=1, routed)           0.282     7.237    v_count[9]_i_7_n_0
    SLICE_X8Y108         LUT6 (Prop_lut6_I0_O)        0.124     7.361 f  v_count[9]_i_5/O
                         net (fo=26, routed)          1.134     8.495    pulse_generator_small_0/h_count_reg[9]
    SLICE_X4Y104         LUT3 (Prop_lut3_I2_O)        0.124     8.619 r  pulse_generator_small_0/h_count[3]_i_1/O
                         net (fo=17, routed)          0.933     9.552    pulse_generator_small_0/h_count_reg[0]
    SLICE_X10Y104        LUT4 (Prop_lut4_I1_O)        0.150     9.702 r  pulse_generator_small_0/yframe[7]_i_2/O
                         net (fo=8, routed)           0.753    10.455    yframe
    SLICE_X7Y106         FDRE                                         r  yframe_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.587    15.009    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y106         FDRE                                         r  yframe_reg[1]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X7Y106         FDRE (Setup_fdre_C_CE)      -0.429    14.821    yframe_reg[1]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -10.455    
  -------------------------------------------------------------------
                         slack                                  4.366    

Slack (MET) :             4.390ns  (required time - arrival time)
  Source:                 h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yframe_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.027ns  (logic 1.014ns (20.171%)  route 4.013ns (79.829%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.707     5.309    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y108         FDRE                                         r  h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y108         FDRE (Prop_fdre_C_Q)         0.518     5.827 r  h_count_reg[8]/Q
                         net (fo=8, routed)           1.004     6.831    h_count_reg__0[8]
    SLICE_X8Y108         LUT5 (Prop_lut5_I1_O)        0.124     6.955 r  v_count[9]_i_7/O
                         net (fo=1, routed)           0.282     7.237    v_count[9]_i_7_n_0
    SLICE_X8Y108         LUT6 (Prop_lut6_I0_O)        0.124     7.361 f  v_count[9]_i_5/O
                         net (fo=26, routed)          1.134     8.495    pulse_generator_small_0/h_count_reg[9]
    SLICE_X4Y104         LUT3 (Prop_lut3_I2_O)        0.124     8.619 r  pulse_generator_small_0/h_count[3]_i_1/O
                         net (fo=17, routed)          0.872     9.491    pulse_generator_small_0/h_count_reg[0]
    SLICE_X9Y104         LUT2 (Prop_lut2_I0_O)        0.124     9.615 r  pulse_generator_small_0/yframe[7]_i_1/O
                         net (fo=8, routed)           0.721    10.336    pulse_generator_small_0_n_12
    SLICE_X6Y106         FDRE                                         r  yframe_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.587    15.009    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y106         FDRE                                         r  yframe_reg[0]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X6Y106         FDRE (Setup_fdre_C_R)       -0.524    14.726    yframe_reg[0]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                         -10.336    
  -------------------------------------------------------------------
                         slack                                  4.390    

Slack (MET) :             4.390ns  (required time - arrival time)
  Source:                 h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yframe_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.027ns  (logic 1.014ns (20.171%)  route 4.013ns (79.829%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.707     5.309    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y108         FDRE                                         r  h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y108         FDRE (Prop_fdre_C_Q)         0.518     5.827 r  h_count_reg[8]/Q
                         net (fo=8, routed)           1.004     6.831    h_count_reg__0[8]
    SLICE_X8Y108         LUT5 (Prop_lut5_I1_O)        0.124     6.955 r  v_count[9]_i_7/O
                         net (fo=1, routed)           0.282     7.237    v_count[9]_i_7_n_0
    SLICE_X8Y108         LUT6 (Prop_lut6_I0_O)        0.124     7.361 f  v_count[9]_i_5/O
                         net (fo=26, routed)          1.134     8.495    pulse_generator_small_0/h_count_reg[9]
    SLICE_X4Y104         LUT3 (Prop_lut3_I2_O)        0.124     8.619 r  pulse_generator_small_0/h_count[3]_i_1/O
                         net (fo=17, routed)          0.872     9.491    pulse_generator_small_0/h_count_reg[0]
    SLICE_X9Y104         LUT2 (Prop_lut2_I0_O)        0.124     9.615 r  pulse_generator_small_0/yframe[7]_i_1/O
                         net (fo=8, routed)           0.721    10.336    pulse_generator_small_0_n_12
    SLICE_X6Y106         FDRE                                         r  yframe_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.587    15.009    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y106         FDRE                                         r  yframe_reg[2]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X6Y106         FDRE (Setup_fdre_C_R)       -0.524    14.726    yframe_reg[2]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                         -10.336    
  -------------------------------------------------------------------
                         slack                                  4.390    

Slack (MET) :             4.390ns  (required time - arrival time)
  Source:                 h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yframe_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.027ns  (logic 1.014ns (20.171%)  route 4.013ns (79.829%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.707     5.309    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y108         FDRE                                         r  h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y108         FDRE (Prop_fdre_C_Q)         0.518     5.827 r  h_count_reg[8]/Q
                         net (fo=8, routed)           1.004     6.831    h_count_reg__0[8]
    SLICE_X8Y108         LUT5 (Prop_lut5_I1_O)        0.124     6.955 r  v_count[9]_i_7/O
                         net (fo=1, routed)           0.282     7.237    v_count[9]_i_7_n_0
    SLICE_X8Y108         LUT6 (Prop_lut6_I0_O)        0.124     7.361 f  v_count[9]_i_5/O
                         net (fo=26, routed)          1.134     8.495    pulse_generator_small_0/h_count_reg[9]
    SLICE_X4Y104         LUT3 (Prop_lut3_I2_O)        0.124     8.619 r  pulse_generator_small_0/h_count[3]_i_1/O
                         net (fo=17, routed)          0.872     9.491    pulse_generator_small_0/h_count_reg[0]
    SLICE_X9Y104         LUT2 (Prop_lut2_I0_O)        0.124     9.615 r  pulse_generator_small_0/yframe[7]_i_1/O
                         net (fo=8, routed)           0.721    10.336    pulse_generator_small_0_n_12
    SLICE_X6Y106         FDRE                                         r  yframe_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.587    15.009    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y106         FDRE                                         r  yframe_reg[6]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X6Y106         FDRE (Setup_fdre_C_R)       -0.524    14.726    yframe_reg[6]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                         -10.336    
  -------------------------------------------------------------------
                         slack                                  4.390    

Slack (MET) :             4.390ns  (required time - arrival time)
  Source:                 h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yframe_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.027ns  (logic 1.014ns (20.171%)  route 4.013ns (79.829%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.707     5.309    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y108         FDRE                                         r  h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y108         FDRE (Prop_fdre_C_Q)         0.518     5.827 r  h_count_reg[8]/Q
                         net (fo=8, routed)           1.004     6.831    h_count_reg__0[8]
    SLICE_X8Y108         LUT5 (Prop_lut5_I1_O)        0.124     6.955 r  v_count[9]_i_7/O
                         net (fo=1, routed)           0.282     7.237    v_count[9]_i_7_n_0
    SLICE_X8Y108         LUT6 (Prop_lut6_I0_O)        0.124     7.361 f  v_count[9]_i_5/O
                         net (fo=26, routed)          1.134     8.495    pulse_generator_small_0/h_count_reg[9]
    SLICE_X4Y104         LUT3 (Prop_lut3_I2_O)        0.124     8.619 r  pulse_generator_small_0/h_count[3]_i_1/O
                         net (fo=17, routed)          0.872     9.491    pulse_generator_small_0/h_count_reg[0]
    SLICE_X9Y104         LUT2 (Prop_lut2_I0_O)        0.124     9.615 r  pulse_generator_small_0/yframe[7]_i_1/O
                         net (fo=8, routed)           0.721    10.336    pulse_generator_small_0_n_12
    SLICE_X6Y106         FDRE                                         r  yframe_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.587    15.009    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y106         FDRE                                         r  yframe_reg[7]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X6Y106         FDRE (Setup_fdre_C_R)       -0.524    14.726    yframe_reg[7]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                         -10.336    
  -------------------------------------------------------------------
                         slack                                  4.390    

Slack (MET) :             4.390ns  (required time - arrival time)
  Source:                 h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yframe_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.026ns  (logic 1.014ns (20.174%)  route 4.012ns (79.826%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.707     5.309    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y108         FDRE                                         r  h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y108         FDRE (Prop_fdre_C_Q)         0.518     5.827 r  h_count_reg[8]/Q
                         net (fo=8, routed)           1.004     6.831    h_count_reg__0[8]
    SLICE_X8Y108         LUT5 (Prop_lut5_I1_O)        0.124     6.955 r  v_count[9]_i_7/O
                         net (fo=1, routed)           0.282     7.237    v_count[9]_i_7_n_0
    SLICE_X8Y108         LUT6 (Prop_lut6_I0_O)        0.124     7.361 f  v_count[9]_i_5/O
                         net (fo=26, routed)          1.134     8.495    pulse_generator_small_0/h_count_reg[9]
    SLICE_X4Y104         LUT3 (Prop_lut3_I2_O)        0.124     8.619 r  pulse_generator_small_0/h_count[3]_i_1/O
                         net (fo=17, routed)          0.872     9.491    pulse_generator_small_0/h_count_reg[0]
    SLICE_X9Y104         LUT2 (Prop_lut2_I0_O)        0.124     9.615 r  pulse_generator_small_0/yframe[7]_i_1/O
                         net (fo=8, routed)           0.720    10.336    pulse_generator_small_0_n_12
    SLICE_X6Y103         FDRE                                         r  yframe_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.587    15.009    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y103         FDRE                                         r  yframe_reg[3]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X6Y103         FDRE (Setup_fdre_C_R)       -0.524    14.726    yframe_reg[3]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                         -10.336    
  -------------------------------------------------------------------
                         slack                                  4.390    

Slack (MET) :             4.390ns  (required time - arrival time)
  Source:                 h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yframe_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.026ns  (logic 1.014ns (20.174%)  route 4.012ns (79.826%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.707     5.309    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y108         FDRE                                         r  h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y108         FDRE (Prop_fdre_C_Q)         0.518     5.827 r  h_count_reg[8]/Q
                         net (fo=8, routed)           1.004     6.831    h_count_reg__0[8]
    SLICE_X8Y108         LUT5 (Prop_lut5_I1_O)        0.124     6.955 r  v_count[9]_i_7/O
                         net (fo=1, routed)           0.282     7.237    v_count[9]_i_7_n_0
    SLICE_X8Y108         LUT6 (Prop_lut6_I0_O)        0.124     7.361 f  v_count[9]_i_5/O
                         net (fo=26, routed)          1.134     8.495    pulse_generator_small_0/h_count_reg[9]
    SLICE_X4Y104         LUT3 (Prop_lut3_I2_O)        0.124     8.619 r  pulse_generator_small_0/h_count[3]_i_1/O
                         net (fo=17, routed)          0.872     9.491    pulse_generator_small_0/h_count_reg[0]
    SLICE_X9Y104         LUT2 (Prop_lut2_I0_O)        0.124     9.615 r  pulse_generator_small_0/yframe[7]_i_1/O
                         net (fo=8, routed)           0.720    10.336    pulse_generator_small_0_n_12
    SLICE_X6Y103         FDRE                                         r  yframe_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.587    15.009    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y103         FDRE                                         r  yframe_reg[4]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X6Y103         FDRE (Setup_fdre_C_R)       -0.524    14.726    yframe_reg[4]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                         -10.336    
  -------------------------------------------------------------------
                         slack                                  4.390    

Slack (MET) :             4.390ns  (required time - arrival time)
  Source:                 h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yframe_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.026ns  (logic 1.014ns (20.174%)  route 4.012ns (79.826%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.707     5.309    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y108         FDRE                                         r  h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y108         FDRE (Prop_fdre_C_Q)         0.518     5.827 r  h_count_reg[8]/Q
                         net (fo=8, routed)           1.004     6.831    h_count_reg__0[8]
    SLICE_X8Y108         LUT5 (Prop_lut5_I1_O)        0.124     6.955 r  v_count[9]_i_7/O
                         net (fo=1, routed)           0.282     7.237    v_count[9]_i_7_n_0
    SLICE_X8Y108         LUT6 (Prop_lut6_I0_O)        0.124     7.361 f  v_count[9]_i_5/O
                         net (fo=26, routed)          1.134     8.495    pulse_generator_small_0/h_count_reg[9]
    SLICE_X4Y104         LUT3 (Prop_lut3_I2_O)        0.124     8.619 r  pulse_generator_small_0/h_count[3]_i_1/O
                         net (fo=17, routed)          0.872     9.491    pulse_generator_small_0/h_count_reg[0]
    SLICE_X9Y104         LUT2 (Prop_lut2_I0_O)        0.124     9.615 r  pulse_generator_small_0/yframe[7]_i_1/O
                         net (fo=8, routed)           0.720    10.336    pulse_generator_small_0_n_12
    SLICE_X6Y103         FDRE                                         r  yframe_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.587    15.009    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y103         FDRE                                         r  yframe_reg[5]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X6Y103         FDRE (Setup_fdre_C_R)       -0.524    14.726    yframe_reg[5]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                         -10.336    
  -------------------------------------------------------------------
                         slack                                  4.390    

Slack (MET) :             4.403ns  (required time - arrival time)
  Source:                 h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yframe_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.145ns  (logic 1.040ns (20.215%)  route 4.105ns (79.785%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.707     5.309    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y108         FDRE                                         r  h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y108         FDRE (Prop_fdre_C_Q)         0.518     5.827 r  h_count_reg[8]/Q
                         net (fo=8, routed)           1.004     6.831    h_count_reg__0[8]
    SLICE_X8Y108         LUT5 (Prop_lut5_I1_O)        0.124     6.955 r  v_count[9]_i_7/O
                         net (fo=1, routed)           0.282     7.237    v_count[9]_i_7_n_0
    SLICE_X8Y108         LUT6 (Prop_lut6_I0_O)        0.124     7.361 f  v_count[9]_i_5/O
                         net (fo=26, routed)          1.134     8.495    pulse_generator_small_0/h_count_reg[9]
    SLICE_X4Y104         LUT3 (Prop_lut3_I2_O)        0.124     8.619 r  pulse_generator_small_0/h_count[3]_i_1/O
                         net (fo=17, routed)          0.933     9.552    pulse_generator_small_0/h_count_reg[0]
    SLICE_X10Y104        LUT4 (Prop_lut4_I1_O)        0.150     9.702 r  pulse_generator_small_0/yframe[7]_i_2/O
                         net (fo=8, routed)           0.752    10.454    yframe
    SLICE_X6Y103         FDRE                                         r  yframe_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.587    15.009    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y103         FDRE                                         r  yframe_reg[3]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X6Y103         FDRE (Setup_fdre_C_CE)      -0.393    14.857    yframe_reg[3]
  -------------------------------------------------------------------
                         required time                         14.857    
                         arrival time                         -10.454    
  -------------------------------------------------------------------
                         slack                                  4.403    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 btnDebounce_U/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnDebounce_U/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.373ns (74.723%)  route 0.126ns (25.277%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.576     1.495    btnDebounce_U/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y99          FDRE                                         r  btnDebounce_U/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.164     1.659 r  btnDebounce_U/counter_reg[10]/Q
                         net (fo=2, routed)           0.125     1.785    btnDebounce_U/counter_reg[10]
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.941 r  btnDebounce_U/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.942    btnDebounce_U/counter_reg[8]_i_1_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.995 r  btnDebounce_U/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.995    btnDebounce_U/counter_reg[12]_i_1_n_7
    SLICE_X8Y100         FDRE                                         r  btnDebounce_U/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.841     2.006    btnDebounce_U/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y100         FDRE                                         r  btnDebounce_U/counter_reg[12]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X8Y100         FDRE (Hold_fdre_C_D)         0.134     1.894    btnDebounce_U/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 btnDebounce_U/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnDebounce_U/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.386ns (75.365%)  route 0.126ns (24.635%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.576     1.495    btnDebounce_U/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y99          FDRE                                         r  btnDebounce_U/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.164     1.659 r  btnDebounce_U/counter_reg[10]/Q
                         net (fo=2, routed)           0.125     1.785    btnDebounce_U/counter_reg[10]
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.941 r  btnDebounce_U/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.942    btnDebounce_U/counter_reg[8]_i_1_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.008 r  btnDebounce_U/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.008    btnDebounce_U/counter_reg[12]_i_1_n_5
    SLICE_X8Y100         FDRE                                         r  btnDebounce_U/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.841     2.006    btnDebounce_U/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y100         FDRE                                         r  btnDebounce_U/counter_reg[14]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X8Y100         FDRE (Hold_fdre_C_D)         0.134     1.894    btnDebounce_U/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 btnDebounce_L/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnDebounce_L/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.545%)  route 0.134ns (27.455%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.605     1.524    btnDebounce_L/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  btnDebounce_L/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  btnDebounce_L/counter_reg[6]/Q
                         net (fo=3, routed)           0.134     1.799    btnDebounce_L/counter_reg[6]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.959 r  btnDebounce_L/counter_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.960    btnDebounce_L/counter_reg[4]_i_1__1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.014 r  btnDebounce_L/counter_reg[8]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     2.014    btnDebounce_L/counter_reg[8]_i_1__1_n_7
    SLICE_X0Y100         FDRE                                         r  btnDebounce_L/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.872     2.037    btnDebounce_L/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  btnDebounce_L/counter_reg[8]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    btnDebounce_L/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 btnDebounce_D/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnDebounce_D/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.555%)  route 0.134ns (27.445%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.604     1.523    btnDebounce_D/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  btnDebounce_D/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  btnDebounce_D/counter_reg[6]/Q
                         net (fo=3, routed)           0.134     1.798    btnDebounce_D/counter_reg[6]
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.958 r  btnDebounce_D/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.959    btnDebounce_D/counter_reg[4]_i_1__0_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.013 r  btnDebounce_D/counter_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.013    btnDebounce_D/counter_reg[8]_i_1__0_n_7
    SLICE_X4Y100         FDRE                                         r  btnDebounce_D/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.868     2.034    btnDebounce_D/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  btnDebounce_D/counter_reg[8]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    btnDebounce_D/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 btnDebounce_L/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnDebounce_L/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.149%)  route 0.134ns (26.851%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.605     1.524    btnDebounce_L/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  btnDebounce_L/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  btnDebounce_L/counter_reg[6]/Q
                         net (fo=3, routed)           0.134     1.799    btnDebounce_L/counter_reg[6]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.959 r  btnDebounce_L/counter_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.960    btnDebounce_L/counter_reg[4]_i_1__1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.025 r  btnDebounce_L/counter_reg[8]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     2.025    btnDebounce_L/counter_reg[8]_i_1__1_n_5
    SLICE_X0Y100         FDRE                                         r  btnDebounce_L/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.872     2.037    btnDebounce_L/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  btnDebounce_L/counter_reg[10]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    btnDebounce_L/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 btnDebounce_D/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnDebounce_D/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.158%)  route 0.134ns (26.842%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.604     1.523    btnDebounce_D/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  btnDebounce_D/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  btnDebounce_D/counter_reg[6]/Q
                         net (fo=3, routed)           0.134     1.798    btnDebounce_D/counter_reg[6]
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.958 r  btnDebounce_D/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.959    btnDebounce_D/counter_reg[4]_i_1__0_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.024 r  btnDebounce_D/counter_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.024    btnDebounce_D/counter_reg[8]_i_1__0_n_5
    SLICE_X4Y100         FDRE                                         r  btnDebounce_D/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.868     2.034    btnDebounce_D/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  btnDebounce_D/counter_reg[10]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    btnDebounce_D/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 btnDebounce_U/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnDebounce_U/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.409ns (76.423%)  route 0.126ns (23.577%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.576     1.495    btnDebounce_U/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y99          FDRE                                         r  btnDebounce_U/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.164     1.659 r  btnDebounce_U/counter_reg[10]/Q
                         net (fo=2, routed)           0.125     1.785    btnDebounce_U/counter_reg[10]
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.941 r  btnDebounce_U/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.942    btnDebounce_U/counter_reg[8]_i_1_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.031 r  btnDebounce_U/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.031    btnDebounce_U/counter_reg[12]_i_1_n_6
    SLICE_X8Y100         FDRE                                         r  btnDebounce_U/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.841     2.006    btnDebounce_U/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y100         FDRE                                         r  btnDebounce_U/counter_reg[13]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X8Y100         FDRE (Hold_fdre_C_D)         0.134     1.894    btnDebounce_U/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 btnDebounce_U/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnDebounce_U/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.411ns (76.511%)  route 0.126ns (23.489%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.576     1.495    btnDebounce_U/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y99          FDRE                                         r  btnDebounce_U/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.164     1.659 r  btnDebounce_U/counter_reg[10]/Q
                         net (fo=2, routed)           0.125     1.785    btnDebounce_U/counter_reg[10]
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.941 r  btnDebounce_U/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.942    btnDebounce_U/counter_reg[8]_i_1_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.033 r  btnDebounce_U/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.033    btnDebounce_U/counter_reg[12]_i_1_n_4
    SLICE_X8Y100         FDRE                                         r  btnDebounce_U/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.841     2.006    btnDebounce_U/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y100         FDRE                                         r  btnDebounce_U/counter_reg[15]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X8Y100         FDRE (Hold_fdre_C_D)         0.134     1.894    btnDebounce_U/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 btnDebounce_U/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnDebounce_U/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.413ns (76.598%)  route 0.126ns (23.402%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.576     1.495    btnDebounce_U/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y99          FDRE                                         r  btnDebounce_U/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.164     1.659 r  btnDebounce_U/counter_reg[10]/Q
                         net (fo=2, routed)           0.125     1.785    btnDebounce_U/counter_reg[10]
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.941 r  btnDebounce_U/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.942    btnDebounce_U/counter_reg[8]_i_1_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.982 r  btnDebounce_U/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.982    btnDebounce_U/counter_reg[12]_i_1_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.035 r  btnDebounce_U/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.035    btnDebounce_U/counter_reg[16]_i_1_n_7
    SLICE_X8Y101         FDRE                                         r  btnDebounce_U/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.841     2.006    btnDebounce_U/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y101         FDRE                                         r  btnDebounce_U/counter_reg[16]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X8Y101         FDRE (Hold_fdre_C_D)         0.134     1.894    btnDebounce_U/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 btnDebounce_U/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnDebounce_U/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.426ns (77.149%)  route 0.126ns (22.851%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.576     1.495    btnDebounce_U/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y99          FDRE                                         r  btnDebounce_U/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.164     1.659 r  btnDebounce_U/counter_reg[10]/Q
                         net (fo=2, routed)           0.125     1.785    btnDebounce_U/counter_reg[10]
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.941 r  btnDebounce_U/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.942    btnDebounce_U/counter_reg[8]_i_1_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.982 r  btnDebounce_U/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.982    btnDebounce_U/counter_reg[12]_i_1_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.048 r  btnDebounce_U/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.048    btnDebounce_U/counter_reg[16]_i_1_n_5
    SLICE_X8Y101         FDRE                                         r  btnDebounce_U/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.841     2.006    btnDebounce_U/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y101         FDRE                                         r  btnDebounce_U/counter_reg[18]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X8Y101         FDRE (Hold_fdre_C_D)         0.134     1.894    btnDebounce_U/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.153    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y109    VGA_HS_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y100    btnDebounce_D/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y100    btnDebounce_D/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y101    btnDebounce_D/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y101    btnDebounce_D/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y101    btnDebounce_D/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y101    btnDebounce_D/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y102    btnDebounce_D/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y102    btnDebounce_D/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y100    btnDebounce_D/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y100    btnDebounce_D/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y101    btnDebounce_D/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y101    btnDebounce_D/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y101    btnDebounce_D/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y101    btnDebounce_D/counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y102    btnDebounce_D/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y102    btnDebounce_D/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y102    btnDebounce_D/counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y102    btnDebounce_D/counter_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y97     btnDebounce_U/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y97     btnDebounce_U/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y97     btnDebounce_U/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y97     btnDebounce_U/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y98     btnDebounce_U/counter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y98     btnDebounce_U/counter_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y98     btnDebounce_U/counter_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y99     btnDebounce_U/counter_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y99     btnDebounce_U/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y99     btnDebounce_U/counter_reg[11]/C



