{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 03 21:54:50 2019 " "Info: Processing started: Sun Nov 03 21:54:50 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu -c alu " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off alu -c alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alu.v(20) " "Warning (10268): Verilog HDL information at alu.v(20): always construct contains both blocking and non-blocking assignments" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info: Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu " "Info: Elaborating entity \"alu\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.v(20) " "Warning (10270): Verilog HDL Case Statement warning at alu.v(20): incomplete case statement has no default case item" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu_out alu.v(20) " "Warning (10240): Verilog HDL Always Construct warning at alu.v(20): inferring latch(es) for variable \"alu_out\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[0\] alu.v(20) " "Info (10041): Inferred latch for \"alu_out\[0\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[1\] alu.v(20) " "Info (10041): Inferred latch for \"alu_out\[1\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[2\] alu.v(20) " "Info (10041): Inferred latch for \"alu_out\[2\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[3\] alu.v(20) " "Info (10041): Inferred latch for \"alu_out\[3\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[4\] alu.v(20) " "Info (10041): Inferred latch for \"alu_out\[4\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[5\] alu.v(20) " "Info (10041): Inferred latch for \"alu_out\[5\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[6\] alu.v(20) " "Info (10041): Inferred latch for \"alu_out\[6\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[7\] alu.v(20) " "Info (10041): Inferred latch for \"alu_out\[7\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[8\] alu.v(20) " "Info (10041): Inferred latch for \"alu_out\[8\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[9\] alu.v(20) " "Info (10041): Inferred latch for \"alu_out\[9\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[10\] alu.v(20) " "Info (10041): Inferred latch for \"alu_out\[10\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[11\] alu.v(20) " "Info (10041): Inferred latch for \"alu_out\[11\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[12\] alu.v(20) " "Info (10041): Inferred latch for \"alu_out\[12\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[13\] alu.v(20) " "Info (10041): Inferred latch for \"alu_out\[13\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[14\] alu.v(20) " "Info (10041): Inferred latch for \"alu_out\[14\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[15\] alu.v(20) " "Info (10041): Inferred latch for \"alu_out\[15\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[16\] alu.v(20) " "Info (10041): Inferred latch for \"alu_out\[16\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[17\] alu.v(20) " "Info (10041): Inferred latch for \"alu_out\[17\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[18\] alu.v(20) " "Info (10041): Inferred latch for \"alu_out\[18\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[19\] alu.v(20) " "Info (10041): Inferred latch for \"alu_out\[19\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[20\] alu.v(20) " "Info (10041): Inferred latch for \"alu_out\[20\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[21\] alu.v(20) " "Info (10041): Inferred latch for \"alu_out\[21\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[22\] alu.v(20) " "Info (10041): Inferred latch for \"alu_out\[22\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[23\] alu.v(20) " "Info (10041): Inferred latch for \"alu_out\[23\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[24\] alu.v(20) " "Info (10041): Inferred latch for \"alu_out\[24\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[25\] alu.v(20) " "Info (10041): Inferred latch for \"alu_out\[25\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[26\] alu.v(20) " "Info (10041): Inferred latch for \"alu_out\[26\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[27\] alu.v(20) " "Info (10041): Inferred latch for \"alu_out\[27\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[28\] alu.v(20) " "Info (10041): Inferred latch for \"alu_out\[28\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[29\] alu.v(20) " "Info (10041): Inferred latch for \"alu_out\[29\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[30\] alu.v(20) " "Info (10041): Inferred latch for \"alu_out\[30\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[31\] alu.v(20) " "Info (10041): Inferred latch for \"alu_out\[31\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu_out\[0\]\$latch " "Warning: Latch alu_out\[0\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_sel\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_sel\[2\]" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu_out\[1\]\$latch " "Warning: Latch alu_out\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_sel\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_sel\[2\]" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu_out\[2\]\$latch " "Warning: Latch alu_out\[2\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_sel\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_sel\[3\]" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu_out\[3\]\$latch " "Warning: Latch alu_out\[3\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_sel\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_sel\[0\]" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu_out\[4\]\$latch " "Warning: Latch alu_out\[4\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_sel\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_sel\[2\]" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu_out\[5\]\$latch " "Warning: Latch alu_out\[5\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_sel\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_sel\[2\]" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu_out\[6\]\$latch " "Warning: Latch alu_out\[6\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_sel\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_sel\[2\]" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu_out\[7\]\$latch " "Warning: Latch alu_out\[7\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_sel\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_sel\[2\]" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu_out\[8\]\$latch " "Warning: Latch alu_out\[8\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_sel\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_sel\[0\]" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu_out\[9\]\$latch " "Warning: Latch alu_out\[9\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_sel\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_sel\[0\]" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu_out\[10\]\$latch " "Warning: Latch alu_out\[10\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_sel\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_sel\[0\]" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu_out\[11\]\$latch " "Warning: Latch alu_out\[11\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_sel\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_sel\[0\]" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu_out\[12\]\$latch " "Warning: Latch alu_out\[12\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_sel\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_sel\[0\]" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu_out\[13\]\$latch " "Warning: Latch alu_out\[13\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_sel\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_sel\[0\]" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu_out\[14\]\$latch " "Warning: Latch alu_out\[14\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_sel\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_sel\[0\]" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu_out\[15\]\$latch " "Warning: Latch alu_out\[15\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_sel\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_sel\[2\]" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu_out\[16\]\$latch " "Warning: Latch alu_out\[16\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_sel\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_sel\[2\]" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu_out\[17\]\$latch " "Warning: Latch alu_out\[17\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_sel\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_sel\[0\]" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu_out\[18\]\$latch " "Warning: Latch alu_out\[18\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_sel\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_sel\[0\]" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu_out\[19\]\$latch " "Warning: Latch alu_out\[19\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_sel\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_sel\[0\]" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu_out\[20\]\$latch " "Warning: Latch alu_out\[20\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_sel\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_sel\[0\]" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu_out\[21\]\$latch " "Warning: Latch alu_out\[21\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_sel\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_sel\[0\]" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu_out\[22\]\$latch " "Warning: Latch alu_out\[22\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_sel\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_sel\[0\]" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu_out\[23\]\$latch " "Warning: Latch alu_out\[23\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_sel\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_sel\[0\]" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu_out\[24\]\$latch " "Warning: Latch alu_out\[24\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_sel\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_sel\[2\]" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu_out\[25\]\$latch " "Warning: Latch alu_out\[25\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_sel\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_sel\[2\]" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu_out\[26\]\$latch " "Warning: Latch alu_out\[26\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_sel\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_sel\[2\]" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu_out\[27\]\$latch " "Warning: Latch alu_out\[27\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_sel\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_sel\[2\]" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu_out\[28\]\$latch " "Warning: Latch alu_out\[28\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_sel\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_sel\[0\]" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu_out\[29\]\$latch " "Warning: Latch alu_out\[29\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_sel\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_sel\[3\]" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu_out\[30\]\$latch " "Warning: Latch alu_out\[30\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_sel\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_sel\[2\]" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu_out\[31\]\$latch " "Warning: Latch alu_out\[31\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_sel\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_sel\[2\]" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.map.smsg " "Info: Generated suppressed messages file C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "870 " "Info: Implemented 870 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "68 " "Info: Implemented 68 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Info: Implemented 32 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "770 " "Info: Implemented 770 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 66 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 66 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "235 " "Info: Peak virtual memory: 235 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 03 21:55:01 2019 " "Info: Processing ended: Sun Nov 03 21:55:01 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Info: Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Info: Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
