Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Jun 15 12:26:05 2020
| Host         : cash-laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.000        0.000                      0                   57        0.131        0.000                      0                   57        4.500        0.000                       0                    39  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.000        0.000                      0                   57        0.131        0.000                      0                   57        4.500        0.000                       0                    39  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.000ns  (required time - arrival time)
  Source:                 rx/clkgen/clk_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/baud_en_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.690ns  (logic 1.090ns (29.539%)  route 2.600ns (70.461%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 14.803 - 10.000 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.551     5.102    rx/clkgen/clk_IBUF_BUFG
    SLICE_X32Y55         FDRE                                         r  rx/clkgen/clk_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y55         FDRE (Prop_fdre_C_Q)         0.456     5.558 r  rx/clkgen/clk_counter_reg[11]/Q
                         net (fo=3, routed)           0.860     6.419    rx/clkgen/clk_counter_reg_n_0_[11]
    SLICE_X31Y56         LUT4 (Prop_lut4_I0_O)        0.149     6.568 f  rx/clkgen/FSM_sequential_state[1]_i_3/O
                         net (fo=1, routed)           0.454     7.022    rx/clkgen/FSM_sequential_state[1]_i_3_n_0
    SLICE_X31Y55         LUT6 (Prop_lut6_I0_O)        0.332     7.354 f  rx/clkgen/FSM_sequential_state[1]_i_2/O
                         net (fo=5, routed)           0.659     8.013    rx/clkgen/FSM_sequential_state[1]_i_2_n_0
    SLICE_X31Y56         LUT5 (Prop_lut5_I2_O)        0.153     8.166 r  rx/clkgen/baud_en_i_1/O
                         net (fo=1, routed)           0.626     8.792    rx/clkgen_n_2
    SLICE_X31Y56         FDRE                                         r  rx/baud_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.432    14.803    rx/clk_IBUF_BUFG
    SLICE_X31Y56         FDRE                                         r  rx/baud_en_reg/C
                         clock pessimism              0.274    15.077    
                         clock uncertainty           -0.035    15.042    
    SLICE_X31Y56         FDRE (Setup_fdre_C_D)       -0.250    14.792    rx/baud_en_reg
  -------------------------------------------------------------------
                         required time                         14.792    
                         arrival time                          -8.792    
  -------------------------------------------------------------------
                         slack                                  6.000    

Slack (MET) :             6.170ns  (required time - arrival time)
  Source:                 rx/clkgen/clk_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/bits_recved_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.563ns  (logic 1.061ns (29.775%)  route 2.502ns (70.225%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 14.802 - 10.000 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.551     5.102    rx/clkgen/clk_IBUF_BUFG
    SLICE_X32Y55         FDRE                                         r  rx/clkgen/clk_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y55         FDRE (Prop_fdre_C_Q)         0.456     5.558 f  rx/clkgen/clk_counter_reg[11]/Q
                         net (fo=3, routed)           0.860     6.419    rx/clkgen/clk_counter_reg_n_0_[11]
    SLICE_X31Y56         LUT4 (Prop_lut4_I0_O)        0.149     6.568 r  rx/clkgen/FSM_sequential_state[1]_i_3/O
                         net (fo=1, routed)           0.454     7.022    rx/clkgen/FSM_sequential_state[1]_i_3_n_0
    SLICE_X31Y55         LUT6 (Prop_lut6_I0_O)        0.332     7.354 r  rx/clkgen/FSM_sequential_state[1]_i_2/O
                         net (fo=5, routed)           0.659     8.013    rx/clkgen/FSM_sequential_state[1]_i_2_n_0
    SLICE_X31Y56         LUT4 (Prop_lut4_I2_O)        0.124     8.137 r  rx/clkgen/bits_recved[2]_i_1/O
                         net (fo=11, routed)          0.529     8.666    rx/clkgen_n_1
    SLICE_X33Y57         FDRE                                         r  rx/bits_recved_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.431    14.802    rx/clk_IBUF_BUFG
    SLICE_X33Y57         FDRE                                         r  rx/bits_recved_reg[0]/C
                         clock pessimism              0.274    15.076    
                         clock uncertainty           -0.035    15.041    
    SLICE_X33Y57         FDRE (Setup_fdre_C_CE)      -0.205    14.836    rx/bits_recved_reg[0]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -8.666    
  -------------------------------------------------------------------
                         slack                                  6.170    

Slack (MET) :             6.170ns  (required time - arrival time)
  Source:                 rx/clkgen/clk_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/bits_recved_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.563ns  (logic 1.061ns (29.775%)  route 2.502ns (70.225%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 14.802 - 10.000 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.551     5.102    rx/clkgen/clk_IBUF_BUFG
    SLICE_X32Y55         FDRE                                         r  rx/clkgen/clk_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y55         FDRE (Prop_fdre_C_Q)         0.456     5.558 f  rx/clkgen/clk_counter_reg[11]/Q
                         net (fo=3, routed)           0.860     6.419    rx/clkgen/clk_counter_reg_n_0_[11]
    SLICE_X31Y56         LUT4 (Prop_lut4_I0_O)        0.149     6.568 r  rx/clkgen/FSM_sequential_state[1]_i_3/O
                         net (fo=1, routed)           0.454     7.022    rx/clkgen/FSM_sequential_state[1]_i_3_n_0
    SLICE_X31Y55         LUT6 (Prop_lut6_I0_O)        0.332     7.354 r  rx/clkgen/FSM_sequential_state[1]_i_2/O
                         net (fo=5, routed)           0.659     8.013    rx/clkgen/FSM_sequential_state[1]_i_2_n_0
    SLICE_X31Y56         LUT4 (Prop_lut4_I2_O)        0.124     8.137 r  rx/clkgen/bits_recved[2]_i_1/O
                         net (fo=11, routed)          0.529     8.666    rx/clkgen_n_1
    SLICE_X33Y57         FDRE                                         r  rx/bits_recved_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.431    14.802    rx/clk_IBUF_BUFG
    SLICE_X33Y57         FDRE                                         r  rx/bits_recved_reg[1]/C
                         clock pessimism              0.274    15.076    
                         clock uncertainty           -0.035    15.041    
    SLICE_X33Y57         FDRE (Setup_fdre_C_CE)      -0.205    14.836    rx/bits_recved_reg[1]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -8.666    
  -------------------------------------------------------------------
                         slack                                  6.170    

Slack (MET) :             6.170ns  (required time - arrival time)
  Source:                 rx/clkgen/clk_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/bits_recved_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.563ns  (logic 1.061ns (29.775%)  route 2.502ns (70.225%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 14.802 - 10.000 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.551     5.102    rx/clkgen/clk_IBUF_BUFG
    SLICE_X32Y55         FDRE                                         r  rx/clkgen/clk_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y55         FDRE (Prop_fdre_C_Q)         0.456     5.558 f  rx/clkgen/clk_counter_reg[11]/Q
                         net (fo=3, routed)           0.860     6.419    rx/clkgen/clk_counter_reg_n_0_[11]
    SLICE_X31Y56         LUT4 (Prop_lut4_I0_O)        0.149     6.568 r  rx/clkgen/FSM_sequential_state[1]_i_3/O
                         net (fo=1, routed)           0.454     7.022    rx/clkgen/FSM_sequential_state[1]_i_3_n_0
    SLICE_X31Y55         LUT6 (Prop_lut6_I0_O)        0.332     7.354 r  rx/clkgen/FSM_sequential_state[1]_i_2/O
                         net (fo=5, routed)           0.659     8.013    rx/clkgen/FSM_sequential_state[1]_i_2_n_0
    SLICE_X31Y56         LUT4 (Prop_lut4_I2_O)        0.124     8.137 r  rx/clkgen/bits_recved[2]_i_1/O
                         net (fo=11, routed)          0.529     8.666    rx/clkgen_n_1
    SLICE_X33Y57         FDRE                                         r  rx/bits_recved_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.431    14.802    rx/clk_IBUF_BUFG
    SLICE_X33Y57         FDRE                                         r  rx/bits_recved_reg[2]/C
                         clock pessimism              0.274    15.076    
                         clock uncertainty           -0.035    15.041    
    SLICE_X33Y57         FDRE (Setup_fdre_C_CE)      -0.205    14.836    rx/bits_recved_reg[2]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -8.666    
  -------------------------------------------------------------------
                         slack                                  6.170    

Slack (MET) :             6.170ns  (required time - arrival time)
  Source:                 rx/clkgen/clk_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.563ns  (logic 1.061ns (29.775%)  route 2.502ns (70.225%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 14.802 - 10.000 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.551     5.102    rx/clkgen/clk_IBUF_BUFG
    SLICE_X32Y55         FDRE                                         r  rx/clkgen/clk_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y55         FDRE (Prop_fdre_C_Q)         0.456     5.558 f  rx/clkgen/clk_counter_reg[11]/Q
                         net (fo=3, routed)           0.860     6.419    rx/clkgen/clk_counter_reg_n_0_[11]
    SLICE_X31Y56         LUT4 (Prop_lut4_I0_O)        0.149     6.568 r  rx/clkgen/FSM_sequential_state[1]_i_3/O
                         net (fo=1, routed)           0.454     7.022    rx/clkgen/FSM_sequential_state[1]_i_3_n_0
    SLICE_X31Y55         LUT6 (Prop_lut6_I0_O)        0.332     7.354 r  rx/clkgen/FSM_sequential_state[1]_i_2/O
                         net (fo=5, routed)           0.659     8.013    rx/clkgen/FSM_sequential_state[1]_i_2_n_0
    SLICE_X31Y56         LUT4 (Prop_lut4_I2_O)        0.124     8.137 r  rx/clkgen/bits_recved[2]_i_1/O
                         net (fo=11, routed)          0.529     8.666    rx/clkgen_n_1
    SLICE_X33Y57         FDRE                                         r  rx/data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.431    14.802    rx/clk_IBUF_BUFG
    SLICE_X33Y57         FDRE                                         r  rx/data_reg[6]/C
                         clock pessimism              0.274    15.076    
                         clock uncertainty           -0.035    15.041    
    SLICE_X33Y57         FDRE (Setup_fdre_C_CE)      -0.205    14.836    rx/data_reg[6]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -8.666    
  -------------------------------------------------------------------
                         slack                                  6.170    

Slack (MET) :             6.213ns  (required time - arrival time)
  Source:                 rx/clkgen/clk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/clkgen/clk_counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.758ns  (logic 1.979ns (52.666%)  route 1.779ns (47.334%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 14.803 - 10.000 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.551     5.102    rx/clkgen/clk_IBUF_BUFG
    SLICE_X32Y54         FDRE                                         r  rx/clkgen/clk_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54         FDRE (Prop_fdre_C_Q)         0.419     5.521 r  rx/clkgen/clk_counter_reg[1]/Q
                         net (fo=3, routed)           0.835     6.356    rx/clkgen/clk_counter_reg_n_0_[1]
    SLICE_X30Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     7.168 r  rx/clkgen/clk_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.168    rx/clkgen/clk_counter0_carry_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.285 r  rx/clkgen/clk_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.285    rx/clkgen/clk_counter0_carry__0_n_0
    SLICE_X30Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.402 r  rx/clkgen/clk_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.402    rx/clkgen/clk_counter0_carry__1_n_0
    SLICE_X30Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.621 r  rx/clkgen/clk_counter0_carry__2/O[0]
                         net (fo=1, routed)           0.944     8.565    rx/clkgen/data0[13]
    SLICE_X32Y55         LUT3 (Prop_lut3_I0_O)        0.295     8.860 r  rx/clkgen/clk_counter[13]_i_1/O
                         net (fo=1, routed)           0.000     8.860    rx/clkgen/clk_counter[13]_i_1_n_0
    SLICE_X32Y55         FDRE                                         r  rx/clkgen/clk_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.432    14.803    rx/clkgen/clk_IBUF_BUFG
    SLICE_X32Y55         FDRE                                         r  rx/clkgen/clk_counter_reg[13]/C
                         clock pessimism              0.274    15.077    
                         clock uncertainty           -0.035    15.042    
    SLICE_X32Y55         FDRE (Setup_fdre_C_D)        0.031    15.073    rx/clkgen/clk_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.073    
                         arrival time                          -8.860    
  -------------------------------------------------------------------
                         slack                                  6.213    

Slack (MET) :             6.345ns  (required time - arrival time)
  Source:                 rx/clkgen/clk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/clkgen/clk_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.626ns  (logic 1.970ns (54.334%)  route 1.656ns (45.666%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 14.803 - 10.000 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.551     5.102    rx/clkgen/clk_IBUF_BUFG
    SLICE_X32Y54         FDRE                                         r  rx/clkgen/clk_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54         FDRE (Prop_fdre_C_Q)         0.419     5.521 r  rx/clkgen/clk_counter_reg[1]/Q
                         net (fo=3, routed)           0.835     6.356    rx/clkgen/clk_counter_reg_n_0_[1]
    SLICE_X30Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     7.168 r  rx/clkgen/clk_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.168    rx/clkgen/clk_counter0_carry_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.285 r  rx/clkgen/clk_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.285    rx/clkgen/clk_counter0_carry__0_n_0
    SLICE_X30Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.600 r  rx/clkgen/clk_counter0_carry__1/O[3]
                         net (fo=1, routed)           0.821     8.421    rx/clkgen/data0[12]
    SLICE_X31Y55         LUT2 (Prop_lut2_I1_O)        0.307     8.728 r  rx/clkgen/clk_counter[12]_i_2/O
                         net (fo=1, routed)           0.000     8.728    rx/clkgen/clk_counter[12]
    SLICE_X31Y55         FDRE                                         r  rx/clkgen/clk_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.432    14.803    rx/clkgen/clk_IBUF_BUFG
    SLICE_X31Y55         FDRE                                         r  rx/clkgen/clk_counter_reg[12]/C
                         clock pessimism              0.274    15.077    
                         clock uncertainty           -0.035    15.042    
    SLICE_X31Y55         FDRE (Setup_fdre_C_D)        0.031    15.073    rx/clkgen/clk_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.073    
                         arrival time                          -8.728    
  -------------------------------------------------------------------
                         slack                                  6.345    

Slack (MET) :             6.347ns  (required time - arrival time)
  Source:                 rx/clkgen/clk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/clkgen/clk_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.622ns  (logic 1.977ns (54.583%)  route 1.645ns (45.417%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 14.803 - 10.000 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.551     5.102    rx/clkgen/clk_IBUF_BUFG
    SLICE_X32Y54         FDRE                                         r  rx/clkgen/clk_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54         FDRE (Prop_fdre_C_Q)         0.419     5.521 r  rx/clkgen/clk_counter_reg[1]/Q
                         net (fo=3, routed)           0.835     6.356    rx/clkgen/clk_counter_reg_n_0_[1]
    SLICE_X30Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     7.168 r  rx/clkgen/clk_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.168    rx/clkgen/clk_counter0_carry_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.285 r  rx/clkgen/clk_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.285    rx/clkgen/clk_counter0_carry__0_n_0
    SLICE_X30Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.608 r  rx/clkgen/clk_counter0_carry__1/O[1]
                         net (fo=1, routed)           0.810     8.418    rx/clkgen/data0[10]
    SLICE_X31Y55         LUT2 (Prop_lut2_I1_O)        0.306     8.724 r  rx/clkgen/clk_counter[10]_i_1/O
                         net (fo=1, routed)           0.000     8.724    rx/clkgen/clk_counter[10]
    SLICE_X31Y55         FDRE                                         r  rx/clkgen/clk_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.432    14.803    rx/clkgen/clk_IBUF_BUFG
    SLICE_X31Y55         FDRE                                         r  rx/clkgen/clk_counter_reg[10]/C
                         clock pessimism              0.274    15.077    
                         clock uncertainty           -0.035    15.042    
    SLICE_X31Y55         FDRE (Setup_fdre_C_D)        0.029    15.071    rx/clkgen/clk_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                          -8.724    
  -------------------------------------------------------------------
                         slack                                  6.347    

Slack (MET) :             6.359ns  (required time - arrival time)
  Source:                 rx/clkgen/clk_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.374ns  (logic 1.061ns (31.445%)  route 2.313ns (68.555%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 14.802 - 10.000 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.551     5.102    rx/clkgen/clk_IBUF_BUFG
    SLICE_X32Y55         FDRE                                         r  rx/clkgen/clk_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y55         FDRE (Prop_fdre_C_Q)         0.456     5.558 f  rx/clkgen/clk_counter_reg[11]/Q
                         net (fo=3, routed)           0.860     6.419    rx/clkgen/clk_counter_reg_n_0_[11]
    SLICE_X31Y56         LUT4 (Prop_lut4_I0_O)        0.149     6.568 r  rx/clkgen/FSM_sequential_state[1]_i_3/O
                         net (fo=1, routed)           0.454     7.022    rx/clkgen/FSM_sequential_state[1]_i_3_n_0
    SLICE_X31Y55         LUT6 (Prop_lut6_I0_O)        0.332     7.354 r  rx/clkgen/FSM_sequential_state[1]_i_2/O
                         net (fo=5, routed)           0.659     8.013    rx/clkgen/FSM_sequential_state[1]_i_2_n_0
    SLICE_X31Y56         LUT4 (Prop_lut4_I2_O)        0.124     8.137 r  rx/clkgen/bits_recved[2]_i_1/O
                         net (fo=11, routed)          0.339     8.477    rx/clkgen_n_1
    SLICE_X32Y57         FDRE                                         r  rx/data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.431    14.802    rx/clk_IBUF_BUFG
    SLICE_X32Y57         FDRE                                         r  rx/data_reg[0]/C
                         clock pessimism              0.274    15.076    
                         clock uncertainty           -0.035    15.041    
    SLICE_X32Y57         FDRE (Setup_fdre_C_CE)      -0.205    14.836    rx/data_reg[0]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -8.477    
  -------------------------------------------------------------------
                         slack                                  6.359    

Slack (MET) :             6.359ns  (required time - arrival time)
  Source:                 rx/clkgen/clk_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.374ns  (logic 1.061ns (31.445%)  route 2.313ns (68.555%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 14.802 - 10.000 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.551     5.102    rx/clkgen/clk_IBUF_BUFG
    SLICE_X32Y55         FDRE                                         r  rx/clkgen/clk_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y55         FDRE (Prop_fdre_C_Q)         0.456     5.558 f  rx/clkgen/clk_counter_reg[11]/Q
                         net (fo=3, routed)           0.860     6.419    rx/clkgen/clk_counter_reg_n_0_[11]
    SLICE_X31Y56         LUT4 (Prop_lut4_I0_O)        0.149     6.568 r  rx/clkgen/FSM_sequential_state[1]_i_3/O
                         net (fo=1, routed)           0.454     7.022    rx/clkgen/FSM_sequential_state[1]_i_3_n_0
    SLICE_X31Y55         LUT6 (Prop_lut6_I0_O)        0.332     7.354 r  rx/clkgen/FSM_sequential_state[1]_i_2/O
                         net (fo=5, routed)           0.659     8.013    rx/clkgen/FSM_sequential_state[1]_i_2_n_0
    SLICE_X31Y56         LUT4 (Prop_lut4_I2_O)        0.124     8.137 r  rx/clkgen/bits_recved[2]_i_1/O
                         net (fo=11, routed)          0.339     8.477    rx/clkgen_n_1
    SLICE_X32Y57         FDRE                                         r  rx/data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.431    14.802    rx/clk_IBUF_BUFG
    SLICE_X32Y57         FDRE                                         r  rx/data_reg[1]/C
                         clock pessimism              0.274    15.076    
                         clock uncertainty           -0.035    15.041    
    SLICE_X32Y57         FDRE (Setup_fdre_C_CE)      -0.205    14.836    rx/data_reg[1]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -8.477    
  -------------------------------------------------------------------
                         slack                                  6.359    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.559     1.472    clk_IBUF_BUFG
    SLICE_X32Y56         FDSE                                         r  FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y56         FDSE (Prop_fdse_C_Q)         0.141     1.613 r  FSM_onehot_state_reg[0]/Q
                         net (fo=2, routed)           0.065     1.679    FSM_onehot_state_reg_n_0_[0]
    SLICE_X32Y56         FDRE                                         r  FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.827     1.986    clk_IBUF_BUFG
    SLICE_X32Y56         FDRE                                         r  FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X32Y56         FDRE (Hold_fdre_C_D)         0.075     1.547    FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.679    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.141ns (66.870%)  route 0.070ns (33.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.559     1.472    clk_IBUF_BUFG
    SLICE_X32Y56         FDRE                                         r  FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y56         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  FSM_onehot_state_reg[2]/Q
                         net (fo=6, routed)           0.070     1.683    p_0_out[1]
    SLICE_X32Y56         FDRE                                         r  FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.827     1.986    clk_IBUF_BUFG
    SLICE_X32Y56         FDRE                                         r  FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X32Y56         FDRE (Hold_fdre_C_D)         0.071     1.543    FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 rx/data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.470%)  route 0.143ns (43.530%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.558     1.471    rx/clk_IBUF_BUFG
    SLICE_X32Y57         FDRE                                         r  rx/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  rx/data_reg[3]/Q
                         net (fo=4, routed)           0.143     1.756    rx/uart_byte[3]
    SLICE_X32Y56         LUT5 (Prop_lut5_I4_O)        0.045     1.801 r  rx/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.801    rx_n_1
    SLICE_X32Y56         FDRE                                         r  FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.827     1.986    clk_IBUF_BUFG
    SLICE_X32Y56         FDRE                                         r  FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.497     1.488    
    SLICE_X32Y56         FDRE (Hold_fdre_C_D)         0.092     1.580    FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 rx/data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.299%)  route 0.144ns (43.701%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.558     1.471    rx/clk_IBUF_BUFG
    SLICE_X32Y57         FDRE                                         r  rx/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.141     1.612 f  rx/data_reg[3]/Q
                         net (fo=4, routed)           0.144     1.757    rx/uart_byte[3]
    SLICE_X32Y56         LUT6 (Prop_lut6_I1_O)        0.045     1.802 r  rx/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.802    rx_n_2
    SLICE_X32Y56         FDSE                                         r  FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.827     1.986    clk_IBUF_BUFG
    SLICE_X32Y56         FDSE                                         r  FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.497     1.488    
    SLICE_X32Y56         FDSE (Hold_fdse_C_D)         0.091     1.579    FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 rx/data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.230ns (66.379%)  route 0.116ns (33.621%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.558     1.471    rx/clk_IBUF_BUFG
    SLICE_X32Y57         FDRE                                         r  rx/data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.128     1.599 r  rx/data_reg[5]/Q
                         net (fo=4, routed)           0.116     1.716    rx/uart_byte[5]
    SLICE_X32Y57         LUT3 (Prop_lut3_I0_O)        0.102     1.818 r  rx/data[4]_i_1/O
                         net (fo=1, routed)           0.000     1.818    rx/data1_in[4]
    SLICE_X32Y57         FDRE                                         r  rx/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.826     1.985    rx/clk_IBUF_BUFG
    SLICE_X32Y57         FDRE                                         r  rx/data_reg[4]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X32Y57         FDRE (Hold_fdre_C_D)         0.107     1.578    rx/data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 rx/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.226ns (65.085%)  route 0.121ns (34.915%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.558     1.471    rx/clk_IBUF_BUFG
    SLICE_X32Y57         FDRE                                         r  rx/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.128     1.599 r  rx/data_reg[4]/Q
                         net (fo=2, routed)           0.121     1.721    rx/uart_byte[4]
    SLICE_X32Y57         LUT3 (Prop_lut3_I0_O)        0.098     1.819 r  rx/data[3]_i_1/O
                         net (fo=1, routed)           0.000     1.819    rx/data1_in[3]
    SLICE_X32Y57         FDRE                                         r  rx/data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.826     1.985    rx/clk_IBUF_BUFG
    SLICE_X32Y57         FDRE                                         r  rx/data_reg[3]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X32Y57         FDRE (Hold_fdre_C_D)         0.092     1.563    rx/data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 rx/bits_recved_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/bits_recved_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.558     1.471    rx/clk_IBUF_BUFG
    SLICE_X33Y57         FDRE                                         r  rx/bits_recved_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y57         FDRE (Prop_fdre_C_Q)         0.141     1.612 f  rx/bits_recved_reg[0]/Q
                         net (fo=4, routed)           0.167     1.779    rx/bits_recved_reg_n_0_[0]
    SLICE_X33Y57         LUT3 (Prop_lut3_I0_O)        0.045     1.824 r  rx/bits_recved[0]_i_1/O
                         net (fo=1, routed)           0.000     1.824    rx/bits_recved[0]
    SLICE_X33Y57         FDRE                                         r  rx/bits_recved_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.826     1.985    rx/clk_IBUF_BUFG
    SLICE_X33Y57         FDRE                                         r  rx/bits_recved_reg[0]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X33Y57         FDRE (Hold_fdre_C_D)         0.091     1.562    rx/bits_recved_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 trigger_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trigger_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.559     1.472    clk_IBUF_BUFG
    SLICE_X33Y56         FDRE                                         r  trigger_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  trigger_count_reg[1]/Q
                         net (fo=3, routed)           0.167     1.780    trigger_count__0[1]
    SLICE_X33Y56         LUT6 (Prop_lut6_I0_O)        0.045     1.825 r  trigger_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.825    trigger_count[1]_i_1_n_0
    SLICE_X33Y56         FDRE                                         r  trigger_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.827     1.986    clk_IBUF_BUFG
    SLICE_X33Y56         FDRE                                         r  trigger_count_reg[1]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X33Y56         FDRE (Hold_fdre_C_D)         0.091     1.563    trigger_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 rx/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.559     1.472    rx/clk_IBUF_BUFG
    SLICE_X31Y56         FDRE                                         r  rx/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y56         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  rx/FSM_sequential_state_reg[0]/Q
                         net (fo=5, routed)           0.168     1.782    rx/clkgen/state__0[0]
    SLICE_X31Y56         LUT6 (Prop_lut6_I4_O)        0.045     1.827 r  rx/clkgen/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.827    rx/clkgen_n_3
    SLICE_X31Y56         FDRE                                         r  rx/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.827     1.986    rx/clk_IBUF_BUFG
    SLICE_X31Y56         FDRE                                         r  rx/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X31Y56         FDRE (Hold_fdre_C_D)         0.091     1.563    rx/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 rx/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/bits_recved_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.190ns (49.196%)  route 0.196ns (50.804%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.559     1.472    rx/clk_IBUF_BUFG
    SLICE_X31Y56         FDRE                                         r  rx/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y56         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  rx/FSM_sequential_state_reg[1]/Q
                         net (fo=15, routed)          0.196     1.810    rx/state__0[1]
    SLICE_X33Y57         LUT5 (Prop_lut5_I4_O)        0.049     1.859 r  rx/bits_recved[2]_i_2/O
                         net (fo=1, routed)           0.000     1.859    rx/bits_recved[2]
    SLICE_X33Y57         FDRE                                         r  rx/bits_recved_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.826     1.985    rx/clk_IBUF_BUFG
    SLICE_X33Y57         FDRE                                         r  rx/bits_recved_reg[2]/C
                         clock pessimism             -0.497     1.487    
    SLICE_X33Y57         FDRE (Hold_fdre_C_D)         0.107     1.594    rx/bits_recved_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X32Y56    FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y56    FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y56    FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y56    FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y54    led_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y55    led_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y56    rx/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y56    rx/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y56    rx/baud_en_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y57    rx/bits_recved_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y57    rx/bits_recved_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y57    rx/bits_recved_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y57    rx/data_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y57    rx/data_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y57    rx/data_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y57    rx/data_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y57    rx/data_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y57    rx/data_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y57    rx/data_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y57    rx/bits_recved_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y57    rx/bits_recved_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y57    rx/bits_recved_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y57    rx/data_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y57    rx/data_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y57    rx/data_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y57    rx/data_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y57    rx/data_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y57    rx/data_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y57    rx/data_reg[6]/C



