

================================================================
== Vitis HLS Report for 'naive_findClustersHLS2_Pipeline_CreateResult_CreateResultInner'
================================================================
* Date:           Thu Apr 24 10:03:27 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        clustering
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.147 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      146|      146|  1.460 us|  1.460 us|  146|  146|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- CreateResult_CreateResultInner  |      144|      144|         2|          1|          1|   144|       yes|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.32>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten13 = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %clusterGrid2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %clusterGrid1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %pointsGrid, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %grid, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.46ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten13"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 13 [1/1] (0.46ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 14 [1/1] (0.46ns)   --->   "%store_ln0 = store i4 0, i4 %j"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body216"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten13_load = load i8 %indvar_flatten13" [cluster.cpp:280]   --->   Operation 16 'load' 'indvar_flatten13_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.87ns)   --->   "%icmp_ln280 = icmp_eq  i8 %indvar_flatten13_load, i8 144" [cluster.cpp:280]   --->   Operation 17 'icmp' 'icmp_ln280' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.87ns)   --->   "%add_ln280_1 = add i8 %indvar_flatten13_load, i8 1" [cluster.cpp:280]   --->   Operation 18 'add' 'add_ln280_1' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln280 = br i1 %icmp_ln280, void %for.inc252, void %for.end254.exitStub" [cluster.cpp:280]   --->   Operation 19 'br' 'br_ln280' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%j_load = load i4 %j" [cluster.cpp:282]   --->   Operation 20 'load' 'j_load' <Predicate = (!icmp_ln280)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%i_load = load i4 %i" [cluster.cpp:280]   --->   Operation 21 'load' 'i_load' <Predicate = (!icmp_ln280)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.80ns)   --->   "%add_ln280 = add i4 %i_load, i4 1" [cluster.cpp:280]   --->   Operation 22 'add' 'add_ln280' <Predicate = (!icmp_ln280)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.80ns)   --->   "%icmp_ln282 = icmp_eq  i4 %j_load, i4 12" [cluster.cpp:282]   --->   Operation 23 'icmp' 'icmp_ln282' <Predicate = (!icmp_ln280)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.18ns)   --->   "%select_ln280 = select i1 %icmp_ln282, i4 0, i4 %j_load" [cluster.cpp:280]   --->   Operation 24 'select' 'select_ln280' <Predicate = (!icmp_ln280)> <Delay = 0.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.18ns)   --->   "%select_ln280_1 = select i1 %icmp_ln282, i4 %add_ln280, i4 %i_load" [cluster.cpp:280]   --->   Operation 25 'select' 'select_ln280_1' <Predicate = (!icmp_ln280)> <Delay = 0.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %select_ln280_1, i4 0" [cluster.cpp:284]   --->   Operation 26 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln280)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %select_ln280_1, i2 0" [cluster.cpp:284]   --->   Operation 27 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln280)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln284 = zext i6 %tmp_2" [cluster.cpp:284]   --->   Operation 28 'zext' 'zext_ln284' <Predicate = (!icmp_ln280)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln284 = sub i8 %tmp_s, i8 %zext_ln284" [cluster.cpp:284]   --->   Operation 29 'sub' 'sub_ln284' <Predicate = (!icmp_ln280)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln284_1 = zext i4 %select_ln280" [cluster.cpp:284]   --->   Operation 30 'zext' 'zext_ln284_1' <Predicate = (!icmp_ln280)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.02ns) (root node of TernaryAdder)   --->   "%add_ln284 = add i8 %sub_ln284, i8 %zext_ln284_1" [cluster.cpp:284]   --->   Operation 31 'add' 'add_ln284' <Predicate = (!icmp_ln280)> <Delay = 1.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln284_2 = zext i8 %add_ln284" [cluster.cpp:284]   --->   Operation 32 'zext' 'zext_ln284_2' <Predicate = (!icmp_ln280)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%grid_addr = getelementptr i1 %grid, i64 0, i64 %zext_ln284_2" [cluster.cpp:284]   --->   Operation 33 'getelementptr' 'grid_addr' <Predicate = (!icmp_ln280)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%clusterGrid1_addr = getelementptr i16 %clusterGrid1, i64 0, i64 %zext_ln284_2" [cluster.cpp:285]   --->   Operation 34 'getelementptr' 'clusterGrid1_addr' <Predicate = (!icmp_ln280)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%clusterGrid2_addr = getelementptr i16 %clusterGrid2, i64 0, i64 %zext_ln284_2" [cluster.cpp:285]   --->   Operation 35 'getelementptr' 'clusterGrid2_addr' <Predicate = (!icmp_ln280)> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (0.73ns)   --->   "%grid_load = load i8 %grid_addr" [cluster.cpp:284]   --->   Operation 36 'load' 'grid_load' <Predicate = (!icmp_ln280)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 144> <RAM>
ST_1 : Operation 37 [2/2] (1.29ns)   --->   "%clusterGrid2_load = load i8 %clusterGrid2_addr" [cluster.cpp:285]   --->   Operation 37 'load' 'clusterGrid2_load' <Predicate = (!icmp_ln280)> <Delay = 1.29> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_1 : Operation 38 [2/2] (1.29ns)   --->   "%clusterGrid1_load = load i8 %clusterGrid1_addr" [cluster.cpp:285]   --->   Operation 38 'load' 'clusterGrid1_load' <Predicate = (!icmp_ln280)> <Delay = 1.29> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_1 : Operation 39 [1/1] (0.80ns)   --->   "%add_ln282 = add i4 %select_ln280, i4 1" [cluster.cpp:282]   --->   Operation 39 'add' 'add_ln282' <Predicate = (!icmp_ln280)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.46ns)   --->   "%store_ln282 = store i8 %add_ln280_1, i8 %indvar_flatten13" [cluster.cpp:282]   --->   Operation 40 'store' 'store_ln282' <Predicate = (!icmp_ln280)> <Delay = 0.46>
ST_1 : Operation 41 [1/1] (0.46ns)   --->   "%store_ln282 = store i4 %select_ln280_1, i4 %i" [cluster.cpp:282]   --->   Operation 41 'store' 'store_ln282' <Predicate = (!icmp_ln280)> <Delay = 0.46>
ST_1 : Operation 42 [1/1] (0.46ns)   --->   "%store_ln282 = store i4 %add_ln282, i4 %j" [cluster.cpp:282]   --->   Operation 42 'store' 'store_ln282' <Predicate = (!icmp_ln280)> <Delay = 0.46>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 62 'ret' 'ret_ln0' <Predicate = (icmp_ln280)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.14>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @CreateResult_CreateResultInner_str"   --->   Operation 43 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 144, i64 144, i64 144"   --->   Operation 44 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln280 = zext i4 %select_ln280_1" [cluster.cpp:280]   --->   Operation 45 'zext' 'zext_ln280' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%pointsGrid_addr = getelementptr i96 %pointsGrid, i64 0, i64 %zext_ln284_2" [cluster.cpp:288]   --->   Operation 46 'getelementptr' 'pointsGrid_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%specpipeline_ln283 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [cluster.cpp:283]   --->   Operation 47 'specpipeline' 'specpipeline_ln283' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%specloopname_ln282 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [cluster.cpp:282]   --->   Operation 48 'specloopname' 'specloopname_ln282' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/2] (0.73ns)   --->   "%grid_load = load i8 %grid_addr" [cluster.cpp:284]   --->   Operation 49 'load' 'grid_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 144> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node select_ln284)   --->   "%zext_ln288 = zext i4 %select_ln280" [cluster.cpp:288]   --->   Operation 50 'zext' 'zext_ln288' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node select_ln284)   --->   "%tmp = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i4.i32, i4 %select_ln280, i32 %zext_ln280" [cluster.cpp:288]   --->   Operation 51 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node select_ln284)   --->   "%zext_ln285 = zext i36 %tmp" [cluster.cpp:285]   --->   Operation 52 'zext' 'zext_ln285' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/2] (1.29ns)   --->   "%clusterGrid2_load = load i8 %clusterGrid2_addr" [cluster.cpp:285]   --->   Operation 53 'load' 'clusterGrid2_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_2 : Operation 54 [1/1] (1.12ns)   --->   "%icmp_ln285 = icmp_eq  i16 %clusterGrid2_load, i16 0" [cluster.cpp:285]   --->   Operation 54 'icmp' 'icmp_ln285' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/2] (1.29ns)   --->   "%clusterGrid1_load = load i8 %clusterGrid1_addr" [cluster.cpp:285]   --->   Operation 55 'load' 'clusterGrid1_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node select_ln284)   --->   "%clusterID = select i1 %icmp_ln285, i16 %clusterGrid1_load, i16 %clusterGrid2_load" [cluster.cpp:285]   --->   Operation 56 'select' 'clusterID' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node select_ln284)   --->   "%tmp_1 = bitconcatenate i80 @_ssdm_op_BitConcatenate.i80.i16.i32.i32, i16 %clusterID, i32 %zext_ln288, i32 %zext_ln280" [cluster.cpp:286]   --->   Operation 57 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln284 = select i1 %grid_load, i80 %tmp_1, i80 %zext_ln285" [cluster.cpp:284]   --->   Operation 58 'select' 'select_ln284' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln286 = sext i80 %select_ln284" [cluster.cpp:286]   --->   Operation 59 'sext' 'sext_ln286' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (1.29ns)   --->   "%store_ln286 = store i96 %sext_ln286, i8 %pointsGrid_addr" [cluster.cpp:286]   --->   Operation 60 'store' 'store_ln286' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 144> <RAM>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln282 = br void %for.body216" [cluster.cpp:282]   --->   Operation 61 'br' 'br_ln282' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.320ns
The critical path consists of the following:
	'alloca' operation ('j') [5]  (0.000 ns)
	'load' operation ('j_load', cluster.cpp:282) on local variable 'j' [22]  (0.000 ns)
	'icmp' operation ('icmp_ln282', cluster.cpp:282) [27]  (0.809 ns)
	'select' operation ('select_ln280_1', cluster.cpp:280) [29]  (0.187 ns)
	'sub' operation ('sub_ln284', cluster.cpp:284) [33]  (0.000 ns)
	'add' operation ('add_ln284', cluster.cpp:284) [36]  (1.027 ns)
	'getelementptr' operation ('clusterGrid2_addr', cluster.cpp:285) [41]  (0.000 ns)
	'load' operation ('clusterGrid2_load', cluster.cpp:285) on array 'clusterGrid2' [48]  (1.297 ns)

 <State 2>: 4.147ns
The critical path consists of the following:
	'load' operation ('clusterGrid2_load', cluster.cpp:285) on array 'clusterGrid2' [48]  (1.297 ns)
	'icmp' operation ('icmp_ln285', cluster.cpp:285) [49]  (1.121 ns)
	'select' operation ('clusterID', cluster.cpp:285) [51]  (0.000 ns)
	'select' operation ('select_ln284', cluster.cpp:284) [53]  (0.432 ns)
	'store' operation ('store_ln286', cluster.cpp:286) of variable 'sext_ln286', cluster.cpp:286 on array 'pointsGrid' [55]  (1.297 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
