# system info sonic_rp_ep_sim_tb on 2011.12.07.02:37:08
system_info:
name,value
DEVICE,
DEVICE_FAMILY,Stratix IV
GENERATION_ID,1323243427
#
#
# Files generated for sonic_rp_ep_sim_tb on 2011.12.07.02:37:08
files:
filepath,kind,attributes,module,is_top
sonic_rp_ep_sim/testbench/sonic_rp_ep_sim_tb/simulation/sonic_rp_ep_sim_tb.v,VERILOG,,sonic_rp_ep_sim_tb,true
sonic_rp_ep_sim/testbench/sonic_rp_ep_sim_tb/simulation/submodules/sonic_rp_ep_sim_tb_sonic_rp_ep_sim_inst.v,VERILOG,,sonic_rp_ep_sim_tb_sonic_rp_ep_sim_inst,false
sonic_rp_ep_sim/testbench/sonic_rp_ep_sim_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG,,altera_avalon_clock_source,false
sonic_rp_ep_sim/testbench/sonic_rp_ep_sim_tb/simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,altera_avalon_clock_source,false
sonic_rp_ep_sim/testbench/sonic_rp_ep_sim_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG,,altera_avalon_reset_source,false
sonic_rp_ep_sim/testbench/sonic_rp_ep_sim_tb/simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,altera_avalon_reset_source,false
sonic_rp_ep_sim/testbench/sonic_rp_ep_sim_tb/simulation/submodules/avalon_utilities_pkg.sv,SYSTEM_VERILOG,,altera_avalon_st_sink_bfm,false
sonic_rp_ep_sim/testbench/sonic_rp_ep_sim_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG,,altera_avalon_st_sink_bfm,false
sonic_rp_ep_sim/testbench/sonic_rp_ep_sim_tb/simulation/submodules/altera_avalon_st_sink_bfm.sv,SYSTEM_VERILOG,,altera_avalon_st_sink_bfm,false
sonic_rp_ep_sim/testbench/sonic_rp_ep_sim_tb/simulation/submodules/avalon_utilities_pkg.sv,SYSTEM_VERILOG,,altera_avalon_st_source_bfm,false
sonic_rp_ep_sim/testbench/sonic_rp_ep_sim_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG,,altera_avalon_st_source_bfm,false
sonic_rp_ep_sim/testbench/sonic_rp_ep_sim_tb/simulation/submodules/altera_avalon_st_source_bfm.sv,SYSTEM_VERILOG,,altera_avalon_st_source_bfm,false
sonic_rp_ep_sim/testbench/sonic_rp_ep_sim_tb/simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
sonic_rp_ep_sim/testbench/sonic_rp_ep_sim_tb/simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
sonic_rp_ep_sim/testbench/sonic_rp_ep_sim_tb/simulation/submodules/sonic_fast_sim_top.sv,SYSTEM_VERILOG,,sonic_fast_sim_top,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
sonic_rp_ep_sim_tb.sonic_rp_ep_sim_inst,sonic_rp_ep_sim_tb_sonic_rp_ep_sim_inst
sonic_rp_ep_sim_tb.sonic_rp_ep_sim_inst.sonic_rp_ep_top_0,sonic_fast_sim_top
sonic_rp_ep_sim_tb.sonic_rp_ep_sim_inst.rst_controller,altera_reset_controller
sonic_rp_ep_sim_tb.sonic_rp_ep_sim_inst_clk_bfm,altera_avalon_clock_source
sonic_rp_ep_sim_tb.sonic_rp_ep_sim_inst_clk_0_bfm,altera_avalon_clock_source
sonic_rp_ep_sim_tb.sonic_rp_ep_sim_inst_reset_bfm,altera_avalon_reset_source
sonic_rp_ep_sim_tb.sonic_rp_ep_sim_inst_reset_0_bfm,altera_avalon_reset_source
sonic_rp_ep_sim_tb.sonic_rp_ep_sim_inst_xcvr_tx_datain_bfm,altera_avalon_st_sink_bfm
sonic_rp_ep_sim_tb.sonic_rp_ep_sim_inst_xcvr_rx_dataout_bfm,altera_avalon_st_source_bfm
sonic_rp_ep_sim_tb.rst_controller,altera_reset_controller
