/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [5:0] celloutsig_0_10z;
  wire [6:0] celloutsig_0_11z;
  reg [8:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [4:0] celloutsig_0_21z;
  wire [3:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_13z = ~(in_data[111] | celloutsig_1_6z);
  assign celloutsig_0_4z = ~(celloutsig_0_1z[4] | in_data[89]);
  assign celloutsig_1_6z = ~(celloutsig_1_1z | celloutsig_1_5z);
  assign celloutsig_1_0z = in_data[110] | ~(in_data[186]);
  assign celloutsig_1_10z = { in_data[116], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_2z } / { 1'h1, celloutsig_1_7z[2:0], celloutsig_1_4z };
  assign celloutsig_1_14z = { celloutsig_1_10z[3:0], celloutsig_1_0z } >= { celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_11z, celloutsig_1_12z };
  assign celloutsig_1_12z = { celloutsig_1_7z[0], celloutsig_1_9z, celloutsig_1_5z } && { celloutsig_1_7z[5:4], celloutsig_1_4z };
  assign celloutsig_1_1z = { in_data[169:168], celloutsig_1_0z, celloutsig_1_0z } && { in_data[104:102], celloutsig_1_0z };
  assign celloutsig_1_5z = { celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z } && { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_1_8z = { in_data[174], celloutsig_1_4z, celloutsig_1_5z } && in_data[158:156];
  assign celloutsig_1_9z = { celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_1z } && { in_data[175], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_1_11z = { in_data[184:179], celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_3z } && { celloutsig_1_10z[2], celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_10z };
  assign celloutsig_1_17z = ! { celloutsig_1_14z, celloutsig_1_5z, celloutsig_1_12z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_20z = ! { celloutsig_0_1z[8:2], celloutsig_0_11z };
  assign celloutsig_1_4z = { in_data[145:135], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z } || { in_data[142:131], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_18z = in_data[156:110] < { 1'h0, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_17z, 1'h0, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_13z, celloutsig_1_14z, celloutsig_1_13z, celloutsig_1_6z, celloutsig_1_11z, celloutsig_1_1z, 1'h0, celloutsig_1_7z, 1'h0, celloutsig_1_7z, celloutsig_1_13z, celloutsig_1_13z, celloutsig_1_9z, celloutsig_1_13z, celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_8z };
  assign celloutsig_1_2z = { in_data[137:115], celloutsig_1_0z } < { in_data[124:113], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_10z = { celloutsig_0_1z[5:4], celloutsig_0_3z } % { 1'h1, in_data[25:21] };
  assign celloutsig_0_21z = in_data[41:37] % { 1'h1, celloutsig_0_11z[4:1] };
  assign celloutsig_0_3z = in_data[15:12] % { 1'h1, in_data[51:49] };
  assign celloutsig_1_19z = { celloutsig_1_5z, celloutsig_1_17z, celloutsig_1_18z, celloutsig_1_18z } % { 1'h1, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_11z = { celloutsig_0_4z, celloutsig_0_10z } % { 1'h1, celloutsig_0_10z[5:1], in_data[0] };
  assign celloutsig_1_7z = { in_data[162:160], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_4z } >> { celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_1_3z = ~((celloutsig_1_0z & celloutsig_1_2z) | celloutsig_1_0z);
  always_latch
    if (celloutsig_1_18z) celloutsig_0_1z = 9'h000;
    else if (clkin_data[0]) celloutsig_0_1z = in_data[31:23];
  assign { out_data[128], out_data[99:96], out_data[32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_20z, celloutsig_0_21z };
endmodule
