#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sun Mar  9 20:19:23 2025
# Process ID         : 40540
# Current directory  : C:/Users/Laith/Desktop/Compe_470L/lab_3
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent48424 C:\Users\Laith\Desktop\Compe_470L\lab_3\lab3.xpr
# Log file           : C:/Users/Laith/Desktop/Compe_470L/lab_3/vivado.log
# Journal file       : C:/Users/Laith/Desktop/Compe_470L/lab_3\vivado.jou
# Running On         : Laith
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : Intel(R) Core(TM) i9-10900K CPU @ 3.70GHz
# CPU Frequency      : 3696 MHz
# CPU Physical cores : 10
# CPU Logical cores  : 20
# Host memory        : 34275 MB
# Swap memory        : 10737 MB
# Total Virtual      : 45012 MB
# Available Virtual  : 9675 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Laith/Desktop/Compe_470L/lab_3/lab3.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/laith/Desktop/lab3' since last save.
INFO: [filemgmt 56-1] Board Part Repository Path: Directory not found as 'C:/Users/Laith/Desktop/AppData/Roaming/Xilinx/Vivado/2024.2/xhub/board_store/xilinx_board_store'; using path 'C:/Users/laith/AppData/Roaming/Xilinx/Vivado/2024.2/xhub/board_store/xilinx_board_store' instead.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Laith/Desktop/Compe_470L/lab_3/lab3.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.2
  **** Build date : Oct 29 2024 at 10:25:41
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 30 2024-11:19:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1286.613 ; gain = 7.375
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183BD46D4A
set_property PROGRAM.FILE {C:/Users/Laith/Desktop/Compe_470L/lab_3/lab3.runs/impl_1/LED_Display.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Laith/Desktop/Compe_470L/lab_3/lab3.runs/impl_1/LED_Display.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Sun Mar  9 20:22:04 2025...
