{"vcs1":{"timestamp_begin":1680372390.563373291, "rt":41.98, "ut":0.22, "st":0.14}}
{"vcselab":{"timestamp_begin":1680372432.580424932, "rt":1.29, "ut":0.20, "st":0.10}}
{"link":{"timestamp_begin":1680372433.892150387, "rt":0.76, "ut":0.07, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680372390.273815767}
{"VCS_COMP_START_TIME": 1680372390.273815767}
{"VCS_COMP_END_TIME": 1680372435.841279858}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 339716}}
{"stitch_vcselab": {"peak_mem": 239092}}
