/*******************************************************************************
 *
 * MIT License
 *
 * Copyright (c) 2025 Advanced Micro Devices, Inc.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a copy
 * of this software and associated documentation files (the "Software"), to deal
 * in the Software without restriction, including without limitation the rights
 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
 * copies of the Software, and to permit persons to whom the Software is
 * furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in all
 * copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
 * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
 * SOFTWARE.
 *
 *******************************************************************************/

#include "tensor_op_helpers.hpp"
#include <miopen/tensorOp/solvers.hpp>
#include <miopen/tensorOp/invoke_params.hpp>
#include <miopen/tensor.hpp>
#include <miopen/kernel_build_params.hpp>
#include <miopen/float_equal.hpp>
#include <miopen/datatype.hpp>

namespace miopen {

namespace solver {

namespace tensorOp {

// Software-level caps for the number of work-groups, used as a safety net
// on top of hardware / CU-based heuristics.
//
// For small tensors, launching too many WGs increases dispatch overhead
// and leads to tail inefficiency, as for larger tensors - allow more WGs to improve latency hiding.
// Values are empirical and intentionally conservative.
constexpr size_t k_SmallTensorElemsThreshold = 1024 * 1024;
constexpr size_t k_MaxNumWgSmallTensor       = 1024;
constexpr size_t k_MaxNumWgLargeTensor       = 4096;

bool Op5dTensorGenericContiguous::IsApplicable(
    [[maybe_unused]] const ExecutionContext&,
    const miopen::tensorOp::ProblemDescription& problem) const
{
    const auto& aTensorDesc = problem.GetATensorDesc();
    const auto& bTensorDesc = problem.GetBTensorDesc();
    const auto& cTensorDesc = problem.GetCTensorDesc();

    if(aTensorDesc.GetLengths().size() != 5)
        return false;
    if(aTensorDesc.GetLengths() != bTensorDesc.GetLengths())
        return false;
    if(bTensorDesc.GetLengths() != cTensorDesc.GetLengths())
        return false;

    if(!(aTensorDesc.IsContiguous() && bTensorDesc.IsContiguous() && cTensorDesc.IsContiguous()))
        return false;

    if(!(aTensorDesc.AllLengthsFitIntoInt() && bTensorDesc.AllLengthsFitIntoInt() &&
         cTensorDesc.AllLengthsFitIntoInt()))
        return false;

    const auto& cl = cTensorDesc.GetLengths();
    uint64_t total = 1;
    for(int i = 0; i < 5; ++i)
    {
        const uint64_t t = static_cast<uint64_t>(cl[i]);
        if(t == 0)
            return false;
        if(total > (std::numeric_limits<uint64_t>::max() / t))
            return false;
        total *= t;
    }
    if(total > std::numeric_limits<uint32_t>::max())
        return false;

    return true;
}

std::size_t Op5dTensorGenericContiguous::GetWorkspaceSize(
    [[maybe_unused]] const ExecutionContext&,
    [[maybe_unused]] const miopen::tensorOp::ProblemDescription&) const
{
    return 0;
}

ConvSolution
Op5dTensorGenericContiguous::GetSolution(const ExecutionContext& context,
                                         const miopen::tensorOp::ProblemDescription& problem) const
{
    ConvSolution result{miopenStatusSuccess};

    const auto& cTensorDesc = problem.GetCTensorDesc();
    const auto& clens       = cTensorDesc.GetLengths();

    KernelBuildParameters build_params;
    GetCommonParams(build_params, problem, false);
    build_params.Define("USE_5D_TENSOR_GENERIC_CONTIGUOUS");

    // PACK_T - how many consecutive elements each thread handles per inner iteration.
    // declaration + define as main source, in kernel defined as fallback - only
    constexpr size_t k_PACK_T = 8;
    build_params.Define("PACK_T", k_PACK_T);

    // Overflow-safe u64 multiplication (saturates to max on overflow)
    auto mul_u64_sat = [](uint64_t a, uint64_t b) -> uint64_t {
        if(a == 0 || b == 0)
            return uint64_t{0};
        if(a > (std::numeric_limits<uint64_t>::max() / b))
            return std::numeric_limits<uint64_t>::max();
        return a * b;
    };

    // Compute total elements with overflow-safe multiplication
    uint64_t total_elems_u64 = 1;
    for(int i = 0; i < 5; ++i)
        total_elems_u64 = mul_u64_sat(total_elems_u64, static_cast<uint64_t>(clens[i]));

    // Verify total work fits in 32-bit space before enabling 32-bit indexing
    const bool total_work_fits_u32 = (total_elems_u64 <= uint64_t{0xFFFFFFFFu});
    if(total_work_fits_u32)
        build_params.Define("USE_INDEX32");

    /*
     * For more context @ref cu_scaled_wg_cap "CU-scaled WG cap heuristic".
     */
    const size_t total_elems   = static_cast<size_t>(total_elems_u64);
    const size_t total_packets = (total_elems + k_PACK_T - 1) / k_PACK_T;

    // Adaptive local_threads based on problem size
    size_t local_threads = 256; // default for large problems
    if(total_packets < 512)
        local_threads = 128;
    if(total_packets < 128)
        local_threads = 64;

    const size_t cu_count = context.GetStream().GetMaxComputeUnits();
    const size_t need_wg  = (total_packets + local_threads - 1) / local_threads;

    // Adaptive CU multiplier based on problem size
    size_t cu_multiplier = 32; // default for large problems
    if(total_packets < 512)
        cu_multiplier = 16;
    if(total_packets < 128)
        cu_multiplier = 8;

    const size_t cu_scaled_cap = std::max<size_t>(cu_count * cu_multiplier, 1);

    // Software safety cap based on tensor size
    const size_t software_cap =
        (total_elems < k_SmallTensorElemsThreshold) ? k_MaxNumWgSmallTensor : k_MaxNumWgLargeTensor;

    const size_t max_num_wg = std::min(cu_scaled_cap, software_cap);
    const size_t num_wg     = std::max<size_t>(size_t{1}, std::min(need_wg, max_num_wg));

    const size_t global_threads = num_wg * local_threads;
    const std::array<size_t, 3> vld{local_threads, 1, 1};
    const std::array<size_t, 3> vgd{global_threads, 1, 1};

    miopenDataType_t data_type = cTensorDesc.GetType();

    KernelInfo kernel;
    kernel.comp_options = build_params.GenerateFor(kbp::HIP{});
    kernel.kernel_file  = "MIOpenTensorKernelsHip.cpp";
    kernel.kernel_name  = "Op5dTensorGenericContiguous";
    kernel.l_wk         = {vld[0], vld[1], vld[2]};
    kernel.g_wk         = {vgd[0], vgd[1], vgd[2]};

    const bool use_i32 = total_work_fits_u32;

    result.invoker_factory =
        [data_type, clens, total_elems_u64, use_i32](const std::vector<Kernel>& kernels) {
            return [=](const Handle& handle, const AnyInvokeParams& raw_params) {
                auto kernel       = handle.Run(kernels.front());
                const auto params = raw_params.CastTo<miopen::tensorOp::InvokeParams>();

                visit_float(data_type, [&](auto as_float) {
                    const float alpha0f = *static_cast<const float*>(params.alpha0);
                    const float alpha1f = *static_cast<const float*>(params.alpha1);
                    const float betaf   = *static_cast<const float*>(params.beta);
                    const auto alpha0   = as_float(alpha0f);
                    const auto alpha1   = as_float(alpha1f);
                    const auto beta     = as_float(betaf);

                    // Shapes match: blens == clens, so we can reuse clens for both B and C
                    // dimensions.
                    // Parameter types must match kernel's len_t (32-bit if USE_INDEX32, else
                    // 64-bit)
                    if(use_i32)
                    {
                        // 32-bit path: len_t = unsigned int, total_work fits in 32-bit
                        kernel(params.ATensor,                        // Input Tensor A
                               params.BTensor,                        // Operand Tensor B
                               params.CTensor,                        // Output Tensor C
                               static_cast<uint64_t>(params.Aoffset), // A-offset (always 64-bit)
                               static_cast<uint64_t>(params.Boffset), // B-offset (always 64-bit)
                               static_cast<uint64_t>(params.Coffset), // C-offset (always 64-bit)
                               static_cast<unsigned int>(clens[0]),   // b_n = c_n
                               static_cast<unsigned int>(clens[1]),   // b_c = c_c
                               static_cast<unsigned int>(clens[2]),   // b_d = c_d
                               static_cast<unsigned int>(clens[3]),   // b_h = c_h
                               static_cast<unsigned int>(clens[4]),   // b_w = c_w
                               static_cast<unsigned int>(clens[0]),   // c_n
                               static_cast<unsigned int>(clens[1]),   // c_c
                               static_cast<unsigned int>(clens[2]),   // c_d
                               static_cast<unsigned int>(clens[3]),   // c_h
                               static_cast<unsigned int>(clens[4]),   // c_w
                               alpha0,                                // a_0 coeff - scalar
                               alpha1,                                // a_1 coeff - scalar
                               beta,                                  // beta-factor
                               static_cast<unsigned int>(total_elems_u64), // total_work (32-bit)
                               !float_equal(beta, 0.0f));                  // use beta
                    }
                    else
                    {
                        // 64-bit path: len_t = unsigned long long
                        kernel(params.ATensor,                        // Input Tensor A
                               params.BTensor,                        // Operand Tensor B
                               params.CTensor,                        // Output Tensor C
                               static_cast<uint64_t>(params.Aoffset), // A-offset (always 64-bit)
                               static_cast<uint64_t>(params.Boffset), // B-offset (always 64-bit)
                               static_cast<uint64_t>(params.Coffset), // C-offset (always 64-bit)
                               static_cast<unsigned long long>(clens[0]), // b_n = c_n
                               static_cast<unsigned long long>(clens[1]), // b_c = c_c
                               static_cast<unsigned long long>(clens[2]), // b_d = c_d
                               static_cast<unsigned long long>(clens[3]), // b_h = c_h
                               static_cast<unsigned long long>(clens[4]), // b_w = c_w
                               static_cast<unsigned long long>(clens[0]), // c_n
                               static_cast<unsigned long long>(clens[1]), // c_c
                               static_cast<unsigned long long>(clens[2]), // c_d
                               static_cast<unsigned long long>(clens[3]), // c_h
                               static_cast<unsigned long long>(clens[4]), // c_w
                               alpha0,                                    // a_0 coeff - scalar
                               alpha1,                                    // a_1 coeff - scalar
                               beta,                                      // beta-factor
                               static_cast<unsigned long long>(total_elems_u64), // total_work
                               !float_equal(beta, 0.0f));                        // use beta
                    }
                });
            };
        };

    result.construction_params.push_back(kernel);
    return result;
}

} // namespace tensorOp

} // namespace solver

} // namespace miopen
