中文關鍵詞： 應變矽、應變鍺、蕭特基二極體、拉曼散射、金氧半電容元
件、鍺錫通道電晶體、鍺通道電晶體、拉曼散射、金氧半穿
隧二極體、光偵測器、X-光繞射、高遷移率、表面鈍化 
英 文 摘 要 ： The usage of GeSn as the channel material is a 
potential way for the future of both academic and 
industrial research area. Due to the properties of 
higher carrier mobility and larger lattice constant 
than SiGe. The implement of GeSn as the carrier 
channel and source/drain stressor is thought as the 
mainstream for the mobility enhancement technology. 
We have first successfully achieved epitaxial growth 
of high-quality thin GeSn on top of Ge substrate. We 
have used Raman spectroscopy and TEM analysis to 
observe the thermal budget of the GeSn epitaxial 
layer. Finally, the MOS tunneling photo-detector is 
fabricated to further confirm the high quality of the 
GeSn epitaxial layer. 
For strain engineering, the reduction of the Schottky 
barrier height and build-in voltage of the Schottky 
diode fabricated on (001) Si, and the flat-band 
voltage shift of the metal-oxide-silicon capacitors 
fabricated on (001), (110), and (111) Si are 
investigated under the external biaxial and uniaxial 
tensile strain. The phenomena are due to the upshift 
of valence band edge and the downshift of conduction 
band edge. The shift of band edges can be extracted 
using a simple model and is consistent with the 
theoretical calculation. 
GeO2 by rapid-thermal-oxidation using molecular 
oxygen is introduced as effective Ge interface 
passivation. Sequential Al2O3-O3 deposition by 
atomic-layer-deposition (ALD) using O3 as oxidant at 
low temperature can further improve the quality of 
metal-insulator-semiconductor (MIS) capacitors. 
Electrical characterizations are carried out and 
dispersion-free C-V curves are demonstrated. Besides, 
high on/off ratio n+/p diodes were fabricated by ion-
implantation and two-step annealing for activation. 
The ideality factor of ~1.05 is attained, indicating 
low defects within the junction. 
With GeO2 passivation, O3 treatment, two-step S/D 
I 
 
行政院國家科學委員會補助專題研究計畫 ▉成果報告   □期中進度報告 
 
（計畫名稱）後矽電子之鍺錫通道及施應力技術 
 
計畫類別：□個別型計畫   ■整合型計畫 
計畫編號：NSC 97－2221－E－002－232－MY3 
執行期間： 97 年 8 月 1日至 100 年 7 月 31 日 
執行機構及系所：國立臺灣大學電子工程學研究所 
 
計畫主持人：劉致為 
計畫參與人員：彭成毅、張弘志、陳彥廷 
 
 
成果報告類型(依經費核定清單規定繳交)：□精簡報告  ■完整報告 
 
本計畫除繳交成果報告外，另須繳交以下出國心得報告： 
□赴國外出差或研習心得報告 
□赴大陸地區出差或研習心得報告 
□出席國際學術會議心得報告 
□國際合作研究計畫國外研究報告 
 
 
處理方式：除列管計畫及下列情形者外，得立即公開查詢 
            □涉及專利或其他智慧財產權，□一年■二年後可公開查詢 
 
中   華   民   國 101 年 1 月 30 日 
 
III 
 
Abstract	
The usage of GeSn as the channel material is a potential way for the future of both academic 
and industrial research area. Due to the properties of higher carrier mobility and larger lattice 
constant than SiGe. The implement of GeSn as the carrier channel and source/drain stressor is 
thought as the mainstream for the mobility enhancement technology. We have first successfully 
achieved epitaxial growth of high-quality thin GeSn on top of Ge substrate. We have used Raman 
spectroscopy and TEM analysis to observe the thermal budget of the GeSn epitaxial layer. Finally, 
the MOS tunneling photo-detector is fabricated to further confirm the high quality of the GeSn 
epitaxial layer. 
For strain engineering, the reduction of the Schottky barrier height and build-in voltage of the 
Schottky diode fabricated on (001) Si, and the flat-band voltage shift of the metal-oxide-silicon 
capacitors fabricated on (001), (110), and (111) Si are investigated under the external biaxial and 
uniaxial tensile strain. The phenomena are due to the upshift of valence band edge and the downshift 
of conduction band edge. The shift of band edges can be extracted using a simple model and is 
consistent with the theoretical calculation. 
GeO2 by rapid-thermal-oxidation using molecular oxygen is introduced as effective Ge interface 
passivation. Sequential Al2O3-O3 deposition by atomic-layer-deposition (ALD) using O3 as oxidant at 
low temperature can further improve the quality of metal-insulator-semiconductor (MIS) capacitors. 
Electrical characterizations are carried out and dispersion-free C-V curves are demonstrated. Besides, 
high on/off ratio n+/p diodes were fabricated by ion-implantation and two-step annealing for activation. 
The ideality factor of ~1.05 is attained, indicating low defects within the junction. 
With GeO2 passivation, O3 treatment, two-step S/D activation, and gate-last integration with 
high-k, n-MOSFETs exhibiting high electron mobility for (001) Ge substrate and excellent transistor 
behaviors are fabricated. The effect of interface states and slow traps are addressed experimentally. A 
reduced Coulomb scattering was presented for Ge n-MOSFETs with O3 treatment, as compared to 
those without (Al2O3-H2O). Proper stress further boosts the mobility enhancement by band splitting 
and electron repopulation. 
 
 
Keywords: strained-Si, strained-Ge, Schottky diode, Raman scattering, MOS capacitor, GeSn 
channel MOSFET, Ge channel MOSFET, Raman spectroscopy, MOS tunneling diode, 
photo-detector, XRD, high mobility, surface passivation 
1 
 
一、前言與研究目的	
The silicon-based metal-oxide-semiconductor field-effect transistors (MOSFETs) has been the 
most important building block of the integrated circuits (ICs). By following the Moore’s law, the 
performance of microprocessor using MOSFETs as a switching element boosts in terms of operation 
frequency and functionality while lowering the cost per transistor. It was realized by reducing 
continuously the physical size of the device by factor of two every 2-3 year, and the basic architecture 
has remained the same.  
However, as the dimensional scaling continues, conventional bulk Si MOSFET is approaching its 
fundamental scaling limits. For example, the mobility degrades with scaling due to i) increase of 
effective vertical field with scaling, ii) increase of ionized impurity scattering due to increase in 
substrate doping, and iii) increase of remote charge scattering due to reduced gate oxide thickness. It 
was concluded that the introduction of performance boosters is needed. Therefore, at 90nm node, SiGe 
S/D was introduced to achieve uniaxial strain in the channel. That was followed by integration of 
high-K metal gate at 45nm node, which is then called “The Biggest Change in Transistor Technology 
in 40 Years” by Gordon Moore. So far, the strain-Si technology was gradually approaching its limits 
as a performance booster. Materials with intrinsically high mobility are being considered to replace Si 
in the channel, because they have high injection velocity due to its small effective mass. Ge is an 
alternative candidate for future channel material because of its high bulk hole (factor of 4) and electron 
(factor of 2) mobility, as compared to Si. 
In recent studies, high mobility Ge p-FET by Si-passivation, which is compatible with Si 
processing facilities, has been successfully demonstrated in the past by several research groups [1-3]. 
High mobility Ge n-FET has been reported by using GeO2 [4-6] for surface passivation with high-K 
(Al2O3 and HfO2) integration. On the other hand, strain technologies are currently very successful in 
Si MOS technologies in terms of speed performance improvement and can also play a key role in 
boosting Ge FET performance similarly to Si FET. The simulation results of electron mobility 
enhancement of strained-Ge n-MOSFET with different strain conditions and substrate orientations are 
also reported by our group [7]. The results have shown that unstrained-Ge (111) n-MOSFETs have 
the highest mobility, while the mobility can be further enhanced by introducing tensile strain to Ge 
channel. The simulation results indicate that Ge is a very attractive material to be introduced into 
CMOS technology.The major challenges to achieve high mobility Ge channels are the reduction of 
interface defect density, the increase of n-type dopant activation, proper strain configuration, and 
high-k integration. 
  
 
 
 
 
 
 
 
 
 
 
 
圖五為
容特性圖。
變而降低。
以可以得出
為一個相等
帶圖，圖中
低的原因，
及內建電位
 
 
 
 
 
 
 
 
 
 
 
 
受到外加
同時也可以
由於圖五中
，蕭特基二
與ㄧ對ㄧ
解釋了圖四
由於矽基板
會因著傳
機械應變之
觀察出，
的反向偏
極體的電
之關係。圖
與圖五之
的傳導帶
導帶隨應變
鉑/N 型矽
蕭特基二極
壓之斜率
子位障變化
六為受到外
蕭特基二極
邊界會因受
移動而隨
3 
基板及鉑
體的內建
不變，代表
與蕭特基
加機械拉
體的電子
拉伸應變
之變小。
/N 型鍺基
電位(build
了蕭特基二
二極體的內
伸應變之鉑
位能障礙與
而降低，因
板蕭特基二
-in voltage)
極體的基
建電壓隨
/N型矽基
內建電位
此量測到
極體之反
亦會隨者外
板濃度並不
外加拉伸應
板蕭特基二
隨外加拉伸
的電子蕭特
向偏壓電
加拉伸應
會變，所
變的變化
極體之能
應變而降
基位障以
  
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
相類似
導帶隨應變
單軸拉伸應
材料的模擬
自由的條件
由的狀況。
 
 
 
 
 
 
 
 
的利用成
所移動大
變的模擬
時，假使在
。反之如果
上述的狀況
長於(110)及
小及方向的
，我們是採
垂直於施
在垂直於
可由圖十
(111)矽基
結果，如圖
取＂應力自
加應力的方
施力軸的方
二所表示之
5 
板上的金氧
十與圖十
由＂的狀
向是沒有
向有應力
單位材料
半電容元
一所示。值
況。應力自
應力存在
存在，但是
元素受到外
件亦可以得
得注意的
由的物理
，但是有應
沒有應變
加機械拉
出相類似
是在圖九至
意義在於對
變存在時
存在時，則
伸應變之情
價帶與傳
圖十一的
ㄧ個單位
，則為應力
為應變自
況條件。 
 變化到較低
這結果也和
 
圖十六
信號在三種
segregation
現，但是這
由 GeSn 磊
退火後，其
造成晶格常
 
The GeSn M
 在製作
接著上面利
evaporator
負偏壓時，
GeSn/Si int
的wave n
圖十三中
和十七為
樣品中都
的結果。G
些峰值都
晶層中的
峰值位移至
數變小。
OS tunne
GeSn 金氧
用 E-beam
沉積約 15n
其暗電流
erface、Ge
圖
umber，這可
surface rou
不同退火溫
可被發現
e (400)峰
比鍺塊材 
GeSn 所貢
更大的 B
 
ling photo-
半光偵測
 evaporato
m 之 Pt，
主要為金氧
Sn/SiO2 in
十六 
能表示G
ghness 的快
度之 GeS
，由其是在
值在約 65.
Ge(400)的峰
獻，而不是
ragg angle
detector:
器中，經過
r 沉積一層
其結構圖如
半穿隧電
terface 中得
7 
eSn薄膜已
速增加相
n 磊晶層的
經過退火之
5o 也可在無
值位置小
由底下的
，這有可能
750oC R
約 2nm 的
圖十八所
流，此電流
defects 產
經變成SiG
吻合。 
XRD spec
後的樣品
退火和經
，因此在圖
鍺基板。圖
是由於一
TA 退火之
閘極介電層
示。圖十九
大小決定
生之 therm
eSn再經過
trum。在圖
，這有可能
過 600 oC 1
十六中的
十七中，
些矽原子擴
GeSn 磊晶
，最後金
為元件之
於元件裡電
al generati
圖十七
1000 oC 1
十六中，
是 GeSn 中
5 秒退火的
Ge(400)峰
再經過 100
散至 GeS
層被用來
屬閘級也由
暗電流-電壓
子電洞在
on。 
 
5秒退火，
Sn(211)之
Sn 產生
樣品中發
值應該是
0 oC 15 秒
n 磊晶層中
做為基板，
E-beam 
特性，在
空乏區、
 
H 
Al/Al2O3/p
速熱退火氧
oxidation)於
氧半電容元
在低溫 250
在圖二十三
 
 
igh on/off
鍺 n+/
能量為 30k
環境下 550
約 1.05，表
在 770meV
-Ge(001) 和
化(rapid t
170°C 沉
件相比，
K 溫度測量
裡，PL 強
 ratio of G
p 二極體製
eV，活化溫
°C 3 分鐘第
示此二極體
之峰值為
 Al/Al2O
hermal oxid
積一層三
在經過二氧
下，於 in
度的增強也
e n+/p diod
作於 P 型鍺
度為 700
二步退火
擁有低缺
direct band
3/GeO2/p-G
ation)於 5
氧化二鋁
化鍺鈍化
version 端的
可證實鈍
es: 
(001)基板
°C 30 秒。
後，其 on/
陷，也可由
gap transiti
9 
e(001) MI
50°C 所生長
，和沒有經
後，電容電
電容將會
化的效果
上，Phos
圖二十四為
off 比例可
圖二十五中
on。 
圖二十二
圖二十三
SCAP 之電
，接著上
過二氧化鍺
壓特性可
消失，進一
。 
phorous 離
二極體之
達到 2×10
其 EL 強
 
 
容電壓特
面利用原子
鈍化直接
以達到無 f
步確認二
 
子佈植之濃
電流電壓特
5 ，其 idea
度證明，其
性，二氧化
層沉積(a
沉積三氧化
requency d
氧化鍺鈍化
度為 1×1
性，在經
lity factor 可
強度會隨電
鍺是由快
tomic layer
二鋁的金
ispersion，
之效果，
015 cm-2、
過在氧氣
以降低至
流增加，
 
 
M 
OSFET c
圖二十
2×105，其
額外漏電流
鈍化可以有
 
圖三十
成無外電容
universal，
射如圖三十
 
 
 
 
 
haracteriz
八為鍺通
subthresho
，圖二十九
效的使介
為 split-C
之大小，
但是在高電
二所示，
圖
圖
ations: 
道金氧半電
ld swing 可
為閘極介
面缺陷密度
V 量測和模
圖三十一為
場部分，
由圖三十三
二十八 
三十 
晶體之 tra
達到~150m
電層之介面
降至 2×10
擬之 Cgb 和
計算之電
鍺電晶體之
可發現 G
11 
nsfer chara
V/dec，另
缺陷密度
12cm-2eV-1
Cgc，模擬
子遷移率
遷移率有
e/GeO2 之
cteristics，
外在汲極
分佈由 ch
。 
是用來決
，其峰值可
較快的 rol
surface roug
其源極電流
方面，其電
arge pumpi
定閘極和源
達到約 105
l-off，主要
hness 都較
圖二十九
圖三十
之 Ion/Io
流會有從
ng 所測量
汲極重疊
0cm2/V-s
是由於較大
Si/SiO2 大
 
一 
ff 可達到
body 來的
，二氧化鍺
部分所造
，並超過 S
的介面散
。 
 
i 
 
 圖三十
17%。圖三
升率，我們
模擬的應力
stress 不會
tensile stres
mass，所以
下的結果，
加。 
 
五可以看
十六和三十
可以發現
響應(圖三
使具有對稱
s 會使 L v
可以製造出
可以發現
圖
到在<110>
七為三種
在<110>通
十八)也和
性的 L va
alleys 分裂
最大的遷
其上升幅度
三十六 
通道施加<
應力通道組
道施加<11
實驗結果的
lleys 分裂
，再加上<
移率上升
漸漸趨緩
13 
110> uniax
合分別經
0> uniaxia
趨勢相符
，所以其遷
110>通道方
。圖三十九
，這是因為
 圖三十五
ial tensile 
過 0.04%和
l tensile str
合，因為
移率之增加
向和<100
為模擬計算
分佈在Δ
strain 後，其
0.08%的
ain 將可達到
biaxial 和<
非常有限
>方向相比
在更大的
valleys 之電
 
圖三
汲極電流
應力後其遷
最大的上
110>uniaxi
，而<110>
擁有較小的
uniaxial t
子隨著應
十七 
可增加
移率之上
升幅度，
al tensile 
uniaxial 
effective
ensile stress
力逐漸增
 
 
15 
 
[5] K. Morii, T. Iwasaki, R. Nakane, M. Takenaka and S. Takagi, IEDM Tech. Dig., p.681, 2009. 
[6] C. H. Lee, T. Nishimura, N. Saido, K. Nagashio, K. Kita, and A. Toriumi, IEDM Tech. Dig., p. 
457, 2009. 
[7] Y.-J. Yang, W. S. Ho, C.-F. Huang, S. T. Chang, and C. W. Liu, “Electron mobility 
enhancement in strained-germanium n-channel metal-oxide- semiconductor 
field-effect-transistors”, Appl. Phys. Lett., vol. 91, p. 102103, 2007. 
[8] C. H. Lee et al., IEDM 2009, p.457,  
[9] J.-H. Park et al., IEDM 2008 
 
 
六、附錄 (Publication List) 
I. Journal papers 
第一年 
1. C.-H. Lin, C.-Y. Yu, C.-C. Chang, C.-H. Lee, Y.-J. Yang, W. S. Ho, Y.-Y. Chen, M. H. Liao, C.-T. Cho, C.-Y. 
Peng, and C. W. Liu, “SiGe/Si Quantum-Dot Infrared Photodetectors With d doping,” IEEE Trans. Nanotech., Vol. 
7, No. 5, pp. 558-564, 2008.  
2. C.-H. Lee, C.-Y. Yu, C. M. Lin, C. W. Liu, H. Lin, and W.-H. Chang, “Carrier gas effects on the SiGe quantum 
dots formation,” Applied Surface Science, Vol. 254, No. 19, pp. 6257–6260, 2008. 
3. T.-H. Cheng, P.-S. Kuo, C.-Y. Ko, and C.-Y. Chen, and C. W. Liu, “Electroluminescence from monocrystalline 
silicon solar cell,” J. Appl. Phys., Vol. 105, 106107, 2009.  
4. C.-H. Lee, Y.-Y. Shen, C. W. Liu, S. W. Lee, B.-H. Lin, and C.-H. Hsu, “SiGe nanorings by ultrahigh vacuum 
chemical vapor deposition,” Appl. Phys. Lett., Vol. 94, 141909, 2009. 
5. W. S. Ho, C.-H. Lin, T.-H. Cheng, W. W. Hsu, Y. -Y. Chen, P. -S. Kuo, and C. W. Liu, “Narrow-Band 
Metal-Oxide-Semiconductor Photodetectors,” Appl. Phys. Lett., Vol. 94, 061114, 2009. 
6. W. S. Ho, Y.-H. Dai, Y. Deng, C.-H. Lin, Y.-Y. Chen, C.-H. Lee, and C. W. Liu, “Flexible Ge-on-Polyimide 
detectors,” under minor revision by Appl. Phys. Lett., 2009. 
 
第二年 
1. (SCI, EI) C.-Y. Peng, Y.-C. Fu, C.-F. Huang, Y.-J. Yang, S.-T. Chang, and C.W. Liu, “Effects of Applied 
Mechanical Uniaxial and Biaxial Tensile Strain on the Flatband Voltage of (001), (110), and (111) Metal–Oxide–
Silicon Capacitors,” IEEE Trans. on Electron Devices, Vol. 56, No. 8, pp. 1736-1745, 2009. 
2. W. -L. Hsu, Y. -H. Pai, F. -S. Meng, C. W. Liu, and G. -R. Lin, “Nanograin crystalline transformation enhanced 
UV transparency of annealing refined indium tin oxide film,” Appl. Phys. Lett., Vol. 93(23), 231906 - 231906-3, 
2009. 
17 
 
Devices,Vol. 57, No. 11, pp. 3186, 2010. 
9. (SCI, EI) Wen-Wei Hsu, Chao-Yun Lai, C. W. Liu, Chih-Hsin Ko, Ta-Ming Kuan, Tzu-Juei Wang, Wen-Chin Lee, 
and Clement H. Wann “Insulating Halos to Boost Planar NMOSFET Performance” IEEE Transactions on Electron 
Devices,Vol. 57, No. 10, pp. 2526, 2010. 
10. (SCI, EI) Yen-Ting Chen, Hung-Chang Sun, Ching-Fang Huang, Ting-Yun Wu, C. W. Liu, Yuan-Jun Hsu, and 
Jim-Shone Chen “Capacitorless 1T Memory Cells Using Channel Traps at grain boundaries,” IEEE Electron Device 
Letters, Vol. 31, No. 10, pp. 1125, 2010. 
 
II. International conference papers 
第一年 
1. C.-H. Lee, C. M. Lin, Y. -Y. Sen, S. W. Lee P. Shushpannikov, R. V. Goldstein, and C. W. Liu, “SiGe Quantum 
Rings by Ultra-high Vacuum Chemical Vapor Deposition,” 2008 International Electron Devices and Materials 
Symposia (IEDMS), Taichung, Taiwan, Nov. 28-29, 2008. 
2. W. S. Ho, C.-H. Lin, P.-S. Kuo, W. W. Hsu, T.-H. Cheng, Y.-Y Chen and C. W. Liu “Metal Oxide Semiconductor 
UV Sensor,” 7th IEEE Conference on Sensors, Lecce, Italy, Oct 26-29, 2008. 
3. C.-H. Lee, C. M. Lin, S. W. Lee, P. Shushpannikov, R. V. Goldstein and C. W. Liu, “SiGe Quantum Rings by 
Ultra-high Vacuum Chemical Vapor Deposition,” 214th Meeting of Electrochemical Society, Honolulu, Hawaii, Oct. 
12-17, 2008 
4. C.-H. Lee, Y. -Y. Shen, Y. Y. Chen, H.-T. Chang, S. W. Lee, and C. W. Liu, “SiGe Quantum Dots and Quantum 
Rings on Si(110) by Ultra-High Vacuum Chemical Vapor Deposition,” 6th International Conference on Silicon 
Epitaxy and Heterostructures (ICSI-6), p. 43, Los Angeles, USA, May 17-22, 2009. 
5. T.-H. Cheng, P.-S. Kuo, C.-Y. Ko, C.-Y. Chen, and C. W. Liu, “Minority carrier lifetime measurement of 
monocrystalline silicon solar cell by temporal electroluminescence method,” 6th International Conference on Silicon 
Epitaxy and Heterostructures (ICSI-6), p. 125, Los Angeles, USA, May 17-22, 2009. 
6. Y.-Y. Chen, W.-S. Ho, C.-H. Lee, Y.-H. Yang, W.-D. Chen, C. W. Liu, “The Ge1-xSnx MOS Infrared 
Photodetector,” 6th International Conference on Silicon Epitaxy and Heterostructures (ICSI-6), p.114,Los Angeles, 
USA, May 17-22, 2009. 
 
第二年 
1. C.-F. Huang, H.-C. Sun, P.-S. Kuo, Y.-T. Chen, C. W. Liu, Y.-J. Hsu, and J.-S. Chen, “Dynamic Bias Temperature 
Instability of p-channel Polycrystalline Silicon Thin-film Transistors,” accepted by 16th IEEE International 
Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA2009), Suzhou, China, July 6-10, 
2009. 
19 
 
C-V dispersion-free Ge n-MOSFETs and their strain response,” International Electron Devices Meeting (IEDM), 
2010. 
7. (invited) C. W. Liu , T. -H. Cheng , C. -Y. Chen , and S. T. Chan  “Photoluminescence and Electroluminescence from 
Ge ” symposium on Si-based materials and devices, Xiamen, China, May 27-29, 2011 
8. W.-W. Hsu, J. Y. Chen, T. -H. Cheng, S. C. Lu , S.-T. Chan, W. S. Ho, and C. W. Liu, “Surface Passivation of 
Cu(In,Ga)Se2 by Atomic Layer Deposited Al2O3,” Photovoltaic Technical Conference - Thin Film & Advanced 
Solutions 2011, Aix-en-Provence, France, May. 25-27, 2011. 
9. H.-C. Sun, J. Y. Chen, Y.-J. Yang, T.-M. Chao, C. W. Liu, W.-Y. Lin, C.-C. Bi, and C.-H. Yeh, “applying reverse bias 
to recover the light-induced degradation of amorphous silicon germanium solar cells” Photovoltaic Technical 
Conference - Thin Film & Advanced Solutions 2011, Aix-en-Provence, France, May. 25-27, 2011.  
10. Y.-Y. Chen, Wei-Chiang Chang, S. T. Chan, and C. W. Liu, “Germanium oxide passivation for Ge absorber,” 37th 
IEEE Photovoltaic Specialist Conference, Seattle, Washington, June 19-24, 2011. 
11. C. W. Liu, T. -H. Cheng, S. -R. Jan, C. -Y. Chen, and S. T. Chan, “Direct and indirect radiative recombination from 
Ge,” 7th International Conference on Silicon Epitaxy and Heterostructures (ICSI-7), Leuven, Belgium, Aug 28 - Sep 1, 
2011. 
97 年度專題研究計畫研究成果彙整表 
計畫主持人：劉致為 計畫編號：97-2221-E-002-232-MY3 
計畫名稱：後矽電子之增強技術--子計畫二：後矽電子之鍺錫通道及施應力技術 
量化 
成果項目 實際已達成
數（被接受
或已發表）
預期總達成
數(含實際已
達成數) 
本計畫實
際貢獻百
分比 
單位 
備 註 （ 質 化 說
明：如數個計畫
共同成果、成果
列 為 該 期 刊 之
封 面 故 事 ...
等） 
期刊論文 0 0 100%  
研究報告/技術報告 0 0 100%  
研討會論文 0 0 100% 
篇 
 
論文著作 
專書 0 0 100%   
申請中件數 0 0 100%  專利 已獲得件數 0 0 100% 件  
件數 0 0 100% 件  
技術移轉 
權利金 0 0 100% 千元  
碩士生 0 0 100%  
博士生 0 0 100%  
博士後研究員 0 0 100%  
國內 
參與計畫人力 
（本國籍） 
專任助理 0 0 100% 
人次 
 
期刊論文 6 6 100%  
研究報告/技術報告 0 0 100%  
研討會論文 4 4 100% 
篇 
 
論文著作 
專書 0 0 100% 章/本  
申請中件數 0 0 100%  專利 已獲得件數 0 0 100% 件  
件數 0 0 100% 件  
技術移轉 
權利金 0 0 100% 千元  
碩士生 0 0 100%  
博士生 3 3 100%  
博士後研究員 0 0 100%  
國外 
參與計畫人力 
（外國籍） 
專任助理 0 0 100% 
人次 
 
