Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Mon Jul 16 19:26:35 2018
| Host         : HomeSlicePC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TopModule_timing_summary_routed.rpt -pb TopModule_timing_summary_routed.pb -rpx TopModule_timing_summary_routed.rpx -warn_on_violation
| Design       : TopModule
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: Surface/Speedcontrol/check_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 62 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.049        0.000                      0                  190        0.229        0.000                      0                  190        4.500        0.000                       0                   131  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.049        0.000                      0                  190        0.229        0.000                      0                  190        4.500        0.000                       0                   131  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.049ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.049ns  (required time - arrival time)
  Source:                 Surface/speedB/pwm1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Surface/speedB/pwm_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.887ns  (logic 4.725ns (68.609%)  route 2.162ns (31.391%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.651     5.172    Surface/speedB/clk_IBUF_BUFG
    DSP48_X0Y13          DSP48E1                                      r  Surface/speedB/pwm1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      3.813     8.985 r  Surface/speedB/pwm1/P[3]
                         net (fo=2, routed)           1.152    10.137    Surface/speedB/pwm1_n_102
    SLICE_X11Y31         LUT4 (Prop_lut4_I1_O)        0.124    10.261 r  Surface/speedB/pwm0_carry_i_7/O
                         net (fo=1, routed)           0.000    10.261    Surface/speedB/pwm0_carry_i_7_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.811 r  Surface/speedB/pwm0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.811    Surface/speedB/pwm0_carry_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.925 r  Surface/speedB/pwm0_carry__0/CO[3]
                         net (fo=1, routed)           1.009    11.935    Surface/speedB/pwm0_carry__0_n_0
    SLICE_X0Y32          LUT2 (Prop_lut2_I0_O)        0.124    12.059 r  Surface/speedB/pwm_i_1/O
                         net (fo=1, routed)           0.000    12.059    Surface/speedB/pwm_i_1_n_0
    SLICE_X0Y32          FDRE                                         r  Surface/speedB/pwm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.511    14.852    Surface/speedB/clk_IBUF_BUFG
    SLICE_X0Y32          FDRE                                         r  Surface/speedB/pwm_reg/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X0Y32          FDRE (Setup_fdre_C_D)        0.031    15.108    Surface/speedB/pwm_reg
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                         -12.059    
  -------------------------------------------------------------------
                         slack                                  3.049    

Slack (MET) :             5.663ns  (required time - arrival time)
  Source:                 Uultrasonic_proximity/countint_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.847ns  (logic 0.828ns (21.523%)  route 3.019ns (78.477%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.623     5.144    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X63Y88         FDRE                                         r  Uultrasonic_proximity/countint_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y88         FDRE (Prop_fdre_C_Q)         0.456     5.600 f  Uultrasonic_proximity/countint_reg/Q
                         net (fo=27, routed)          1.208     6.807    Uultrasonic_proximity/countint
    SLICE_X63Y85         LUT6 (Prop_lut6_I4_O)        0.124     6.931 r  Uultrasonic_proximity/count[0]_i_8/O
                         net (fo=1, routed)           0.508     7.439    Uultrasonic_proximity/count[0]_i_8_n_0
    SLICE_X63Y84         LUT6 (Prop_lut6_I3_O)        0.124     7.563 r  Uultrasonic_proximity/count[0]_i_3/O
                         net (fo=2, routed)           0.488     8.051    Uultrasonic_proximity/count[0]_i_3_n_0
    SLICE_X63Y83         LUT2 (Prop_lut2_I0_O)        0.124     8.175 r  Uultrasonic_proximity/count[0]_i_1/O
                         net (fo=22, routed)          0.816     8.991    Uultrasonic_proximity/count
    SLICE_X62Y87         FDRE                                         r  Uultrasonic_proximity/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.505    14.846    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X62Y87         FDRE                                         r  Uultrasonic_proximity/count_reg[16]/C
                         clock pessimism              0.272    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X62Y87         FDRE (Setup_fdre_C_R)       -0.429    14.654    Uultrasonic_proximity/count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                          -8.991    
  -------------------------------------------------------------------
                         slack                                  5.663    

Slack (MET) :             5.663ns  (required time - arrival time)
  Source:                 Uultrasonic_proximity/countint_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.847ns  (logic 0.828ns (21.523%)  route 3.019ns (78.477%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.623     5.144    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X63Y88         FDRE                                         r  Uultrasonic_proximity/countint_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y88         FDRE (Prop_fdre_C_Q)         0.456     5.600 f  Uultrasonic_proximity/countint_reg/Q
                         net (fo=27, routed)          1.208     6.807    Uultrasonic_proximity/countint
    SLICE_X63Y85         LUT6 (Prop_lut6_I4_O)        0.124     6.931 r  Uultrasonic_proximity/count[0]_i_8/O
                         net (fo=1, routed)           0.508     7.439    Uultrasonic_proximity/count[0]_i_8_n_0
    SLICE_X63Y84         LUT6 (Prop_lut6_I3_O)        0.124     7.563 r  Uultrasonic_proximity/count[0]_i_3/O
                         net (fo=2, routed)           0.488     8.051    Uultrasonic_proximity/count[0]_i_3_n_0
    SLICE_X63Y83         LUT2 (Prop_lut2_I0_O)        0.124     8.175 r  Uultrasonic_proximity/count[0]_i_1/O
                         net (fo=22, routed)          0.816     8.991    Uultrasonic_proximity/count
    SLICE_X62Y87         FDRE                                         r  Uultrasonic_proximity/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.505    14.846    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X62Y87         FDRE                                         r  Uultrasonic_proximity/count_reg[17]/C
                         clock pessimism              0.272    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X62Y87         FDRE (Setup_fdre_C_R)       -0.429    14.654    Uultrasonic_proximity/count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                          -8.991    
  -------------------------------------------------------------------
                         slack                                  5.663    

Slack (MET) :             5.663ns  (required time - arrival time)
  Source:                 Uultrasonic_proximity/countint_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.847ns  (logic 0.828ns (21.523%)  route 3.019ns (78.477%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.623     5.144    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X63Y88         FDRE                                         r  Uultrasonic_proximity/countint_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y88         FDRE (Prop_fdre_C_Q)         0.456     5.600 f  Uultrasonic_proximity/countint_reg/Q
                         net (fo=27, routed)          1.208     6.807    Uultrasonic_proximity/countint
    SLICE_X63Y85         LUT6 (Prop_lut6_I4_O)        0.124     6.931 r  Uultrasonic_proximity/count[0]_i_8/O
                         net (fo=1, routed)           0.508     7.439    Uultrasonic_proximity/count[0]_i_8_n_0
    SLICE_X63Y84         LUT6 (Prop_lut6_I3_O)        0.124     7.563 r  Uultrasonic_proximity/count[0]_i_3/O
                         net (fo=2, routed)           0.488     8.051    Uultrasonic_proximity/count[0]_i_3_n_0
    SLICE_X63Y83         LUT2 (Prop_lut2_I0_O)        0.124     8.175 r  Uultrasonic_proximity/count[0]_i_1/O
                         net (fo=22, routed)          0.816     8.991    Uultrasonic_proximity/count
    SLICE_X62Y87         FDRE                                         r  Uultrasonic_proximity/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.505    14.846    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X62Y87         FDRE                                         r  Uultrasonic_proximity/count_reg[18]/C
                         clock pessimism              0.272    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X62Y87         FDRE (Setup_fdre_C_R)       -0.429    14.654    Uultrasonic_proximity/count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                          -8.991    
  -------------------------------------------------------------------
                         slack                                  5.663    

Slack (MET) :             5.663ns  (required time - arrival time)
  Source:                 Uultrasonic_proximity/countint_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.847ns  (logic 0.828ns (21.523%)  route 3.019ns (78.477%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.623     5.144    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X63Y88         FDRE                                         r  Uultrasonic_proximity/countint_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y88         FDRE (Prop_fdre_C_Q)         0.456     5.600 f  Uultrasonic_proximity/countint_reg/Q
                         net (fo=27, routed)          1.208     6.807    Uultrasonic_proximity/countint
    SLICE_X63Y85         LUT6 (Prop_lut6_I4_O)        0.124     6.931 r  Uultrasonic_proximity/count[0]_i_8/O
                         net (fo=1, routed)           0.508     7.439    Uultrasonic_proximity/count[0]_i_8_n_0
    SLICE_X63Y84         LUT6 (Prop_lut6_I3_O)        0.124     7.563 r  Uultrasonic_proximity/count[0]_i_3/O
                         net (fo=2, routed)           0.488     8.051    Uultrasonic_proximity/count[0]_i_3_n_0
    SLICE_X63Y83         LUT2 (Prop_lut2_I0_O)        0.124     8.175 r  Uultrasonic_proximity/count[0]_i_1/O
                         net (fo=22, routed)          0.816     8.991    Uultrasonic_proximity/count
    SLICE_X62Y87         FDRE                                         r  Uultrasonic_proximity/count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.505    14.846    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X62Y87         FDRE                                         r  Uultrasonic_proximity/count_reg[19]/C
                         clock pessimism              0.272    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X62Y87         FDRE (Setup_fdre_C_R)       -0.429    14.654    Uultrasonic_proximity/count_reg[19]
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                          -8.991    
  -------------------------------------------------------------------
                         slack                                  5.663    

Slack (MET) :             5.800ns  (required time - arrival time)
  Source:                 Uultrasonic_proximity/countint_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.709ns  (logic 0.828ns (22.326%)  route 2.881ns (77.674%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.623     5.144    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X63Y88         FDRE                                         r  Uultrasonic_proximity/countint_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y88         FDRE (Prop_fdre_C_Q)         0.456     5.600 f  Uultrasonic_proximity/countint_reg/Q
                         net (fo=27, routed)          1.208     6.807    Uultrasonic_proximity/countint
    SLICE_X63Y85         LUT6 (Prop_lut6_I4_O)        0.124     6.931 r  Uultrasonic_proximity/count[0]_i_8/O
                         net (fo=1, routed)           0.508     7.439    Uultrasonic_proximity/count[0]_i_8_n_0
    SLICE_X63Y84         LUT6 (Prop_lut6_I3_O)        0.124     7.563 r  Uultrasonic_proximity/count[0]_i_3/O
                         net (fo=2, routed)           0.488     8.051    Uultrasonic_proximity/count[0]_i_3_n_0
    SLICE_X63Y83         LUT2 (Prop_lut2_I0_O)        0.124     8.175 r  Uultrasonic_proximity/count[0]_i_1/O
                         net (fo=22, routed)          0.678     8.852    Uultrasonic_proximity/count
    SLICE_X62Y86         FDRE                                         r  Uultrasonic_proximity/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.504    14.845    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X62Y86         FDRE                                         r  Uultrasonic_proximity/count_reg[12]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X62Y86         FDRE (Setup_fdre_C_R)       -0.429    14.653    Uultrasonic_proximity/count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                          -8.852    
  -------------------------------------------------------------------
                         slack                                  5.800    

Slack (MET) :             5.800ns  (required time - arrival time)
  Source:                 Uultrasonic_proximity/countint_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.709ns  (logic 0.828ns (22.326%)  route 2.881ns (77.674%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.623     5.144    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X63Y88         FDRE                                         r  Uultrasonic_proximity/countint_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y88         FDRE (Prop_fdre_C_Q)         0.456     5.600 f  Uultrasonic_proximity/countint_reg/Q
                         net (fo=27, routed)          1.208     6.807    Uultrasonic_proximity/countint
    SLICE_X63Y85         LUT6 (Prop_lut6_I4_O)        0.124     6.931 r  Uultrasonic_proximity/count[0]_i_8/O
                         net (fo=1, routed)           0.508     7.439    Uultrasonic_proximity/count[0]_i_8_n_0
    SLICE_X63Y84         LUT6 (Prop_lut6_I3_O)        0.124     7.563 r  Uultrasonic_proximity/count[0]_i_3/O
                         net (fo=2, routed)           0.488     8.051    Uultrasonic_proximity/count[0]_i_3_n_0
    SLICE_X63Y83         LUT2 (Prop_lut2_I0_O)        0.124     8.175 r  Uultrasonic_proximity/count[0]_i_1/O
                         net (fo=22, routed)          0.678     8.852    Uultrasonic_proximity/count
    SLICE_X62Y86         FDRE                                         r  Uultrasonic_proximity/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.504    14.845    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X62Y86         FDRE                                         r  Uultrasonic_proximity/count_reg[13]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X62Y86         FDRE (Setup_fdre_C_R)       -0.429    14.653    Uultrasonic_proximity/count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                          -8.852    
  -------------------------------------------------------------------
                         slack                                  5.800    

Slack (MET) :             5.800ns  (required time - arrival time)
  Source:                 Uultrasonic_proximity/countint_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.709ns  (logic 0.828ns (22.326%)  route 2.881ns (77.674%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.623     5.144    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X63Y88         FDRE                                         r  Uultrasonic_proximity/countint_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y88         FDRE (Prop_fdre_C_Q)         0.456     5.600 f  Uultrasonic_proximity/countint_reg/Q
                         net (fo=27, routed)          1.208     6.807    Uultrasonic_proximity/countint
    SLICE_X63Y85         LUT6 (Prop_lut6_I4_O)        0.124     6.931 r  Uultrasonic_proximity/count[0]_i_8/O
                         net (fo=1, routed)           0.508     7.439    Uultrasonic_proximity/count[0]_i_8_n_0
    SLICE_X63Y84         LUT6 (Prop_lut6_I3_O)        0.124     7.563 r  Uultrasonic_proximity/count[0]_i_3/O
                         net (fo=2, routed)           0.488     8.051    Uultrasonic_proximity/count[0]_i_3_n_0
    SLICE_X63Y83         LUT2 (Prop_lut2_I0_O)        0.124     8.175 r  Uultrasonic_proximity/count[0]_i_1/O
                         net (fo=22, routed)          0.678     8.852    Uultrasonic_proximity/count
    SLICE_X62Y86         FDRE                                         r  Uultrasonic_proximity/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.504    14.845    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X62Y86         FDRE                                         r  Uultrasonic_proximity/count_reg[14]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X62Y86         FDRE (Setup_fdre_C_R)       -0.429    14.653    Uultrasonic_proximity/count_reg[14]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                          -8.852    
  -------------------------------------------------------------------
                         slack                                  5.800    

Slack (MET) :             5.800ns  (required time - arrival time)
  Source:                 Uultrasonic_proximity/countint_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.709ns  (logic 0.828ns (22.326%)  route 2.881ns (77.674%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.623     5.144    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X63Y88         FDRE                                         r  Uultrasonic_proximity/countint_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y88         FDRE (Prop_fdre_C_Q)         0.456     5.600 f  Uultrasonic_proximity/countint_reg/Q
                         net (fo=27, routed)          1.208     6.807    Uultrasonic_proximity/countint
    SLICE_X63Y85         LUT6 (Prop_lut6_I4_O)        0.124     6.931 r  Uultrasonic_proximity/count[0]_i_8/O
                         net (fo=1, routed)           0.508     7.439    Uultrasonic_proximity/count[0]_i_8_n_0
    SLICE_X63Y84         LUT6 (Prop_lut6_I3_O)        0.124     7.563 r  Uultrasonic_proximity/count[0]_i_3/O
                         net (fo=2, routed)           0.488     8.051    Uultrasonic_proximity/count[0]_i_3_n_0
    SLICE_X63Y83         LUT2 (Prop_lut2_I0_O)        0.124     8.175 r  Uultrasonic_proximity/count[0]_i_1/O
                         net (fo=22, routed)          0.678     8.852    Uultrasonic_proximity/count
    SLICE_X62Y86         FDRE                                         r  Uultrasonic_proximity/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.504    14.845    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X62Y86         FDRE                                         r  Uultrasonic_proximity/count_reg[15]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X62Y86         FDRE (Setup_fdre_C_R)       -0.429    14.653    Uultrasonic_proximity/count_reg[15]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                          -8.852    
  -------------------------------------------------------------------
                         slack                                  5.800    

Slack (MET) :             5.823ns  (required time - arrival time)
  Source:                 Uultrasonic_proximity/countint_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.684ns  (logic 0.828ns (22.475%)  route 2.856ns (77.525%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.623     5.144    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X63Y88         FDRE                                         r  Uultrasonic_proximity/countint_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y88         FDRE (Prop_fdre_C_Q)         0.456     5.600 f  Uultrasonic_proximity/countint_reg/Q
                         net (fo=27, routed)          1.208     6.807    Uultrasonic_proximity/countint
    SLICE_X63Y85         LUT6 (Prop_lut6_I4_O)        0.124     6.931 r  Uultrasonic_proximity/count[0]_i_8/O
                         net (fo=1, routed)           0.508     7.439    Uultrasonic_proximity/count[0]_i_8_n_0
    SLICE_X63Y84         LUT6 (Prop_lut6_I3_O)        0.124     7.563 r  Uultrasonic_proximity/count[0]_i_3/O
                         net (fo=2, routed)           0.488     8.051    Uultrasonic_proximity/count[0]_i_3_n_0
    SLICE_X63Y83         LUT2 (Prop_lut2_I0_O)        0.124     8.175 r  Uultrasonic_proximity/count[0]_i_1/O
                         net (fo=22, routed)          0.653     8.828    Uultrasonic_proximity/count
    SLICE_X62Y83         FDRE                                         r  Uultrasonic_proximity/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.502    14.843    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X62Y83         FDRE                                         r  Uultrasonic_proximity/count_reg[0]/C
                         clock pessimism              0.272    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X62Y83         FDRE (Setup_fdre_C_R)       -0.429    14.651    Uultrasonic_proximity/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.651    
                         arrival time                          -8.828    
  -------------------------------------------------------------------
                         slack                                  5.823    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 Uultrasonic_proximity/outen_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/countint_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.884%)  route 0.196ns (58.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.590     1.473    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X61Y88         FDRE                                         r  Uultrasonic_proximity/outen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  Uultrasonic_proximity/outen_reg/Q
                         net (fo=3, routed)           0.196     1.810    Uultrasonic_proximity/JA1_OBUF
    SLICE_X63Y88         FDRE                                         r  Uultrasonic_proximity/countint_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.861     1.989    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X63Y88         FDRE                                         r  Uultrasonic_proximity/countint_reg/C
                         clock pessimism             -0.478     1.511    
    SLICE_X63Y88         FDRE (Hold_fdre_C_D)         0.070     1.581    Uultrasonic_proximity/countint_reg
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 Uultrasonic_proximity/outcnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/outcnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.227ns (69.587%)  route 0.099ns (30.413%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.590     1.473    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X61Y89         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y89         FDRE (Prop_fdre_C_Q)         0.128     1.601 r  Uultrasonic_proximity/outcnt_reg[4]/Q
                         net (fo=7, routed)           0.099     1.700    Uultrasonic_proximity/outcnt_reg__0[4]
    SLICE_X61Y89         LUT6 (Prop_lut6_I0_O)        0.099     1.799 r  Uultrasonic_proximity/outcnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.799    Uultrasonic_proximity/p_0_in__0[5]
    SLICE_X61Y89         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.860     1.987    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X61Y89         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[5]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X61Y89         FDRE (Hold_fdre_C_D)         0.092     1.565    Uultrasonic_proximity/outcnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 Uultrasonic_proximity/outcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/outcnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.189ns (52.885%)  route 0.168ns (47.115%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.590     1.473    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X61Y88         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  Uultrasonic_proximity/outcnt_reg[1]/Q
                         net (fo=9, routed)           0.168     1.783    Uultrasonic_proximity/outcnt_reg__0[1]
    SLICE_X61Y89         LUT5 (Prop_lut5_I1_O)        0.048     1.831 r  Uultrasonic_proximity/outcnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.831    Uultrasonic_proximity/p_0_in__0[4]
    SLICE_X61Y89         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.860     1.987    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X61Y89         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[4]/C
                         clock pessimism             -0.498     1.489    
    SLICE_X61Y89         FDRE (Hold_fdre_C_D)         0.107     1.596    Uultrasonic_proximity/outcnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 Uultrasonic_proximity/outcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/outcnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.486%)  route 0.168ns (47.514%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.590     1.473    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X61Y88         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  Uultrasonic_proximity/outcnt_reg[1]/Q
                         net (fo=9, routed)           0.168     1.783    Uultrasonic_proximity/outcnt_reg__0[1]
    SLICE_X61Y89         LUT4 (Prop_lut4_I2_O)        0.045     1.828 r  Uultrasonic_proximity/outcnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.828    Uultrasonic_proximity/p_0_in__0[3]
    SLICE_X61Y89         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.860     1.987    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X61Y89         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[3]/C
                         clock pessimism             -0.498     1.489    
    SLICE_X61Y89         FDRE (Hold_fdre_C_D)         0.091     1.580    Uultrasonic_proximity/outcnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 Uultrasonic_proximity/outcnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/outcnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.190ns (53.319%)  route 0.166ns (46.681%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.589     1.472    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X61Y87         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  Uultrasonic_proximity/outcnt_reg[8]/Q
                         net (fo=4, routed)           0.166     1.780    Uultrasonic_proximity/outcnt_reg__0[8]
    SLICE_X61Y87         LUT5 (Prop_lut5_I0_O)        0.049     1.829 r  Uultrasonic_proximity/outcnt[9]_i_2/O
                         net (fo=1, routed)           0.000     1.829    Uultrasonic_proximity/p_0_in__0[9]
    SLICE_X61Y87         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.858     1.985    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X61Y87         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[9]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X61Y87         FDRE (Hold_fdre_C_D)         0.107     1.579    Uultrasonic_proximity/outcnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 Useven_seg/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Useven_seg/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.580     1.463    Useven_seg/clk_IBUF_BUFG
    SLICE_X64Y75         FDRE                                         r  Useven_seg/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y75         FDRE (Prop_fdre_C_Q)         0.164     1.627 r  Useven_seg/count_reg[10]/Q
                         net (fo=1, routed)           0.114     1.742    Useven_seg/count_reg_n_0_[10]
    SLICE_X64Y75         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.852 r  Useven_seg/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.852    Useven_seg/count_reg[8]_i_1_n_5
    SLICE_X64Y75         FDRE                                         r  Useven_seg/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.847     1.975    Useven_seg/clk_IBUF_BUFG
    SLICE_X64Y75         FDRE                                         r  Useven_seg/count_reg[10]/C
                         clock pessimism             -0.512     1.463    
    SLICE_X64Y75         FDRE (Hold_fdre_C_D)         0.134     1.597    Useven_seg/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 Useven_seg/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Useven_seg/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.581     1.464    Useven_seg/clk_IBUF_BUFG
    SLICE_X64Y76         FDRE                                         r  Useven_seg/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         FDRE (Prop_fdre_C_Q)         0.164     1.628 r  Useven_seg/count_reg[14]/Q
                         net (fo=1, routed)           0.114     1.743    Useven_seg/count_reg_n_0_[14]
    SLICE_X64Y76         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.853 r  Useven_seg/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.853    Useven_seg/count_reg[12]_i_1_n_5
    SLICE_X64Y76         FDRE                                         r  Useven_seg/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.848     1.976    Useven_seg/clk_IBUF_BUFG
    SLICE_X64Y76         FDRE                                         r  Useven_seg/count_reg[14]/C
                         clock pessimism             -0.512     1.464    
    SLICE_X64Y76         FDRE (Hold_fdre_C_D)         0.134     1.598    Useven_seg/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 Useven_seg/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Useven_seg/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.581     1.464    Useven_seg/clk_IBUF_BUFG
    SLICE_X64Y73         FDRE                                         r  Useven_seg/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y73         FDRE (Prop_fdre_C_Q)         0.164     1.628 r  Useven_seg/count_reg[2]/Q
                         net (fo=1, routed)           0.114     1.743    Useven_seg/count_reg_n_0_[2]
    SLICE_X64Y73         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.853 r  Useven_seg/count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.853    Useven_seg/count_reg[0]_i_1_n_5
    SLICE_X64Y73         FDRE                                         r  Useven_seg/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.848     1.976    Useven_seg/clk_IBUF_BUFG
    SLICE_X64Y73         FDRE                                         r  Useven_seg/count_reg[2]/C
                         clock pessimism             -0.512     1.464    
    SLICE_X64Y73         FDRE (Hold_fdre_C_D)         0.134     1.598    Useven_seg/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 Useven_seg/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Useven_seg/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.580     1.463    Useven_seg/clk_IBUF_BUFG
    SLICE_X64Y74         FDRE                                         r  Useven_seg/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y74         FDRE (Prop_fdre_C_Q)         0.164     1.627 r  Useven_seg/count_reg[6]/Q
                         net (fo=1, routed)           0.114     1.742    Useven_seg/count_reg_n_0_[6]
    SLICE_X64Y74         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.852 r  Useven_seg/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.852    Useven_seg/count_reg[4]_i_1_n_5
    SLICE_X64Y74         FDRE                                         r  Useven_seg/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.847     1.975    Useven_seg/clk_IBUF_BUFG
    SLICE_X64Y74         FDRE                                         r  Useven_seg/count_reg[6]/C
                         clock pessimism             -0.512     1.463    
    SLICE_X64Y74         FDRE (Hold_fdre_C_D)         0.134     1.597    Useven_seg/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 Uultrasonic_proximity/outcnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/outcnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.790%)  route 0.166ns (47.210%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.589     1.472    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X61Y87         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  Uultrasonic_proximity/outcnt_reg[8]/Q
                         net (fo=4, routed)           0.166     1.780    Uultrasonic_proximity/outcnt_reg__0[8]
    SLICE_X61Y87         LUT4 (Prop_lut4_I3_O)        0.045     1.825 r  Uultrasonic_proximity/outcnt[8]_i_1/O
                         net (fo=1, routed)           0.000     1.825    Uultrasonic_proximity/p_0_in__0[8]
    SLICE_X61Y87         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.858     1.985    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X61Y87         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[8]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X61Y87         FDRE (Hold_fdre_C_D)         0.092     1.564    Uultrasonic_proximity/outcnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.260    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y46   Surface/Speedcontrol/check_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y32    Surface/speedA/pwm_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y30   Surface/speedB/cntr_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y32   Surface/speedB/cntr_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y32   Surface/speedB/cntr_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y33   Surface/speedB/cntr_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y33   Surface/speedB/cntr_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y33   Surface/speedB/cntr_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y30   Surface/speedB/cntr_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   Surface/Speedcontrol/check_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y85   Uultrasonic_proximity/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y85   Uultrasonic_proximity/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y86   Uultrasonic_proximity/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   Surface/Speedcontrol/counter_frequency_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y86   Uultrasonic_proximity/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y86   Uultrasonic_proximity/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y86   Uultrasonic_proximity/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y87   Uultrasonic_proximity/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y87   Uultrasonic_proximity/count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y32    Surface/speedA/pwm_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y30   Surface/speedB/cntr_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y33   Surface/speedB/cntr_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y33   Surface/speedB/cntr_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y33   Surface/speedB/cntr_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y30   Surface/speedB/cntr_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y30   Surface/speedB/cntr_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y30   Surface/speedB/cntr_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y32    Surface/speedB/pwm_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y75   Useven_seg/count_reg[10]/C



