\section{Pin Connections Continued}

\begin{description}

   \item[RESET]
   \begin{itemize}
       \item Causes the $\mu p$ to reset itself if this pin remains high for a minimum of four clocking periods
      \item whenever the up gets reset , it begins executing instructions at memory location \textbf{FFFFOH}
      and disables future interrupts by clearing IF
   \end{itemize}

   \item[CLK]
   \begin{itemize}
       \item  Provides the base timing signal to the up
       \item Clock signal must have at least 33\% duty cycle (high for the one-third
       of the clocking period and low for two-third of the period)

  \end{itemize}

  \item[VCC]
  \begin{itemize}
      \item Power supply input
      \item Provides $+5.0$ volt with 10\% tolerance to the up

  \end{itemize}

  \item[GND]
  \begin{itemize}
      \item 2 pins, both must be connected to ground

  \end{itemize}

  \item[MN/$\overline{MX}$]
  \begin{itemize}
      \item Selects either minimum mode or maximum mode operation of the up
  \end{itemize}


  \item[$\overline{BHE}$/S7]
  \begin{itemize}
      \item Bus high Enable
      \item Used in 8086 to enable the most signifant data bus bits (D15 - D8) during a read or
      write operations
      \item The state of S7 is always a logic 1
  \end{itemize}

\section{Minimum Mode Pins}

  \item[IO/$\overline{M}$ or M/$\overline{IO}$]
  \begin{itemize}
      \item Selects memory or I/O
      \item Indicates the $\mu p's$ address bus contains either a memory address or an I/O
      port address
      \item High impedence state during a hold acknowledge
  \end{itemize}

  \item[$\overline{WR}$]
  \begin{itemize}
      \item Indicates that the $\mu p$ is outputting data to a mem or I/O device
      \item Data bus contains valid data for memory or I/O during the time $\overline{WR}$ remains 0
  \end{itemize}

  \item[$\overline{INTA}$]
  \begin{itemize}
      \item  A response to the INTR input pin
      \item  Used to gate the interrupt vector number onto the databus in response to an interrupt request.
  \end{itemize}

  \item[$\overline{ALE}$]
  \begin{itemize}
      \item  Address Latch Enable
      \item Indicates that the $\mu p's$ address/ data bus contains address information
      \item The address can be a mem address or I/O port number
      \item ~[~Does \textbf{\underline{NOT}} float during a hold acknowledge~]
  \end{itemize}

  \item[DT/$\overline{R}$]
  \begin{itemize}
      \item  Data Transmit or Receive
      \item Indicates that the $\mu p's$ data bus is transmitting $( DT/\overline{R} = 1 )$ or
      receiving $( DT/\overline{R} = 0 )$ data.
      \item Used to enable external data bus buffers.
  \end{itemize}

  \item[DEN]
  \begin{itemize}
      \item Data bus enable
      \item Activates external data bus buffers.
  \end{itemize}

  \item[HOLD]
  \begin{itemize}
      \item Requests a direct memory access (DMA)
      \item If it is a logic 1, $\mu p$ stops executing S/W and places its address, data and control
      bus at high impedence state
      \item If it is a logic 0, the $\mu p$ executes S/W normally
  \end{itemize}

  \item[HLDA]
  \begin{itemize}
      \item Hold acknowledge
      \item Indicates that the $\mu p$ has entered the hold state
  \end{itemize}

  \item[$\overline{SSO}$]
  \begin{itemize}
      \item Equivalent to SO pin in maximum mode option of the $\mu p$
      \item It is combined with IO/$\overline{M}$ and DT/$\overline{R}$ to decode function of the current bus cycle
  \end{itemize}

\end{description}
\newpage
\section{Bus Control functions}

\begin{table}[h!]
\centering
\begin{tabular}{ |p{1cm}|p{1cm}|p{1cm}|p{3cm}|  }
\hline
IO/$ \overline{M} $ & DT/$ \overline{R} $ & $ \overline{SSO} $& Function   \\
\hline
0 & 0 & 0 & Interrupt acknowledge \\
0 & 0 & 1 & Memory read \\
0 & 1 & 0 & Memory write \\
0 & 1 & 1 & Halt \\
1 & 0 & 0 & Opcode fetch \\
1 & 0 & 1 & I/O read \\
1 & 1 & 0 & I/O write \\
1 & 1 & 1 & Passive inactive \\
\hline
\end{tabular}

\caption{Bus cycle status (8088) [Minimum mode]}
\label{table:1}
\end{table}

\begin{table}[h!]
\centering
\begin{tabular}{ |p{1cm}|p{1cm}|p{1cm}|p{3cm}|  }
\hline
$ \overline{S_2} $ & $ \overline{S_1} $ & $ \overline{S_0} $ & Function   \\
\hline
0 & 0 & 0 & Interrupt acknowledge \\
0 & 0 & 1 & I/O read \\
0 & 1 & 0 & I/O write \\
0 & 1 & 1 & Halt \\
1 & 0 & 0 & Opcode fetch \\
1 & 0 & 1 & Memory read \\
1 & 1 & 0 & Memory write \\
1 & 1 & 1 & Passive inactive \\
\hline
\end{tabular}

\caption{Bus control functions generated by the bus controller 8288 [~Maximum mode~]}
\label{table:2}
\end{table}
