#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001f67da36de0 .scope module, "top_2_tb" "top_2_tb" 2 1;
 .timescale 0 0;
v000001f67da6b6a0_0 .net "aluout", 31 0, v000001f67da66f00_0;  1 drivers
v000001f67da6be20_0 .var "clk", 0 0;
v000001f67da6a8e0_0 .var/i "err_cnt", 31 0;
v000001f67da6b7e0_0 .net "pc", 31 0, v000001f67da66960_0;  1 drivers
v000001f67da6a980_0 .net "readdata", 31 0, L_000001f67da16fb0;  1 drivers
v000001f67da6b920_0 .var "reset", 0 0;
v000001f67da6b880_0 .net "writedata", 31 0, L_000001f67da168b0;  1 drivers
S_000001f67da37550 .scope module, "uut" "singleMIPS" 2 16, 3 1 0, S_000001f67da36de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "pc";
    .port_info 3 /OUTPUT 32 "aluout";
    .port_info 4 /OUTPUT 32 "readData";
    .port_info 5 /OUTPUT 32 "writeData";
v000001f67da6aa20_0 .net "aluout", 31 0, v000001f67da66f00_0;  alias, 1 drivers
v000001f67da6a700_0 .net "clk", 0 0, v000001f67da6be20_0;  1 drivers
v000001f67da6bf60_0 .net "instr", 31 0, L_000001f67da16840;  1 drivers
v000001f67da6b4c0_0 .net "memWrite", 0 0, v000001f67da30e50_0;  1 drivers
v000001f67da6a160_0 .net "pc", 31 0, v000001f67da66960_0;  alias, 1 drivers
v000001f67da6a7a0_0 .net "readData", 31 0, L_000001f67da16fb0;  alias, 1 drivers
v000001f67da6b560_0 .net "reset", 0 0, v000001f67da6b920_0;  1 drivers
v000001f67da6a660_0 .net "writeData", 31 0, L_000001f67da168b0;  alias, 1 drivers
S_000001f67da376e0 .scope module, "dmem" "dataMemory" 3 16, 4 1 0, S_000001f67da37550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "memWrite";
    .port_info 2 /INPUT 32 "address";
    .port_info 3 /INPUT 32 "writeData";
    .port_info 4 /OUTPUT 32 "readData";
L_000001f67da16fb0 .functor BUFZ 32, L_000001f67da6bc40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001f67da30810_0 .net *"_ivl_0", 31 0, L_000001f67da6bc40;  1 drivers
v000001f67da30450_0 .net *"_ivl_3", 29 0, L_000001f67da6a2a0;  1 drivers
v000001f67da304f0_0 .net "address", 31 0, v000001f67da66f00_0;  alias, 1 drivers
v000001f67da31210_0 .net "clk", 0 0, v000001f67da6be20_0;  alias, 1 drivers
v000001f67da30f90 .array "data_memory", 0 31, 31 0;
v000001f67da2fb90_0 .net "memWrite", 0 0, v000001f67da30e50_0;  alias, 1 drivers
v000001f67da30130_0 .net "readData", 31 0, L_000001f67da16fb0;  alias, 1 drivers
v000001f67da312b0_0 .net "writeData", 31 0, L_000001f67da168b0;  alias, 1 drivers
E_000001f67da3a010 .event posedge, v000001f67da31210_0;
L_000001f67da6bc40 .array/port v000001f67da30f90, L_000001f67da6a2a0;
L_000001f67da6a2a0 .part v000001f67da66f00_0, 2, 30;
S_000001f67d9ecc60 .scope module, "imem" "instructionMemory" 3 14, 5 1 0, S_000001f67da37550;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /OUTPUT 32 "instr";
L_000001f67da16840 .functor BUFZ 32, L_000001f67da6aac0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001f67da30ef0_0 .net *"_ivl_0", 31 0, L_000001f67da6aac0;  1 drivers
v000001f67da310d0_0 .net *"_ivl_3", 29 0, L_000001f67da6b9c0;  1 drivers
v000001f67da30310_0 .net "instr", 31 0, L_000001f67da16840;  alias, 1 drivers
v000001f67da30590 .array "instr_memory", 31 0, 31 0;
v000001f67da301d0_0 .net "pc", 31 0, v000001f67da66960_0;  alias, 1 drivers
L_000001f67da6aac0 .array/port v000001f67da30590, L_000001f67da6b9c0;
L_000001f67da6b9c0 .part v000001f67da66960_0, 2, 30;
S_000001f67d9ecdf0 .scope module, "mips" "mips" 3 18, 6 1 0, S_000001f67da37550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "instr";
    .port_info 3 /INPUT 32 "readData";
    .port_info 4 /OUTPUT 32 "pc";
    .port_info 5 /OUTPUT 32 "aluout";
    .port_info 6 /OUTPUT 32 "writeData";
    .port_info 7 /OUTPUT 1 "memWrite";
v000001f67da6a520_0 .net "aluControl", 3 0, v000001f67da309f0_0;  1 drivers
v000001f67da6a5c0_0 .net "aluSrc", 0 0, v000001f67da30630_0;  1 drivers
v000001f67da6b2e0_0 .net "aluout", 31 0, v000001f67da66f00_0;  alias, 1 drivers
v000001f67da6b060_0 .net "clk", 0 0, v000001f67da6be20_0;  alias, 1 drivers
v000001f67da6ae80_0 .net "instr", 31 0, L_000001f67da16840;  alias, 1 drivers
v000001f67da6bba0_0 .net "jump", 0 0, v000001f67da30db0_0;  1 drivers
v000001f67da6a480_0 .net "memWrite", 0 0, v000001f67da30e50_0;  alias, 1 drivers
v000001f67da6a3e0_0 .net "memtoReg", 0 0, v000001f67da313f0_0;  1 drivers
v000001f67da6afc0_0 .net "pc", 31 0, v000001f67da66960_0;  alias, 1 drivers
v000001f67da6b100_0 .net "pcsrc", 0 0, L_000001f67da166f0;  1 drivers
v000001f67da6b240_0 .net "readData", 31 0, L_000001f67da16fb0;  alias, 1 drivers
v000001f67da6b600_0 .net "regWrite", 0 0, v000001f67da31530_0;  1 drivers
v000001f67da6b740_0 .net "regdst", 0 0, v000001f67da315d0_0;  1 drivers
v000001f67da6b380_0 .net "reset", 0 0, v000001f67da6b920_0;  alias, 1 drivers
v000001f67da6ba60_0 .net "writeData", 31 0, L_000001f67da168b0;  alias, 1 drivers
v000001f67da6b420_0 .net "zero", 0 0, L_000001f67db3c090;  1 drivers
L_000001f67da6bce0 .part L_000001f67da16840, 26, 6;
L_000001f67da6c000 .part L_000001f67da16840, 0, 6;
S_000001f67d9ecf80 .scope module, "c" "controller" 6 14, 7 1 0, S_000001f67d9ecdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "zero";
    .port_info 3 /OUTPUT 4 "aluControl";
    .port_info 4 /OUTPUT 1 "memWrite";
    .port_info 5 /OUTPUT 1 "regWrite";
    .port_info 6 /OUTPUT 1 "aluSrc";
    .port_info 7 /OUTPUT 1 "jump";
    .port_info 8 /OUTPUT 1 "memtoReg";
    .port_info 9 /OUTPUT 1 "pcsrc";
    .port_info 10 /OUTPUT 1 "regdst";
L_000001f67da166f0 .functor AND 1, L_000001f67db3c090, v000001f67da308b0_0, C4<1>, C4<1>;
v000001f67da31710_0 .net "aluControl", 3 0, v000001f67da309f0_0;  alias, 1 drivers
v000001f67da2fa50_0 .net "aluSrc", 0 0, v000001f67da30630_0;  alias, 1 drivers
v000001f67da2fe10_0 .net "aluop", 1 0, v000001f67da30770_0;  1 drivers
v000001f67da2faf0_0 .net "branch", 0 0, v000001f67da308b0_0;  1 drivers
v000001f67da2ff50_0 .net "funct", 5 0, L_000001f67da6c000;  1 drivers
v000001f67da30090_0 .net "jump", 0 0, v000001f67da30db0_0;  alias, 1 drivers
v000001f67da66460_0 .net "memWrite", 0 0, v000001f67da30e50_0;  alias, 1 drivers
v000001f67da67400_0 .net "memtoReg", 0 0, v000001f67da313f0_0;  alias, 1 drivers
v000001f67da679a0_0 .net "opcode", 5 0, L_000001f67da6bce0;  1 drivers
v000001f67da67e00_0 .net "pcsrc", 0 0, L_000001f67da166f0;  alias, 1 drivers
v000001f67da66640_0 .net "regWrite", 0 0, v000001f67da31530_0;  alias, 1 drivers
v000001f67da67860_0 .net "regdst", 0 0, v000001f67da315d0_0;  alias, 1 drivers
v000001f67da674a0_0 .net "zero", 0 0, L_000001f67db3c090;  alias, 1 drivers
S_000001f67d9ea6d0 .scope module, "ad" "aluDecoder" 7 25, 8 1 0, S_000001f67d9ecf80;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "aluop";
    .port_info 1 /INPUT 6 "opcode";
    .port_info 2 /INPUT 6 "funct";
    .port_info 3 /OUTPUT 4 "aluControl";
v000001f67da309f0_0 .var "aluControl", 3 0;
v000001f67da30d10_0 .net "aluop", 1 0, v000001f67da30770_0;  alias, 1 drivers
v000001f67da2f9b0_0 .net "funct", 5 0, L_000001f67da6c000;  alias, 1 drivers
v000001f67da30a90_0 .net "opcode", 5 0, L_000001f67da6bce0;  alias, 1 drivers
E_000001f67da3a110 .event anyedge, v000001f67da30d10_0, v000001f67da30a90_0, v000001f67da2f9b0_0;
S_000001f67d9ea860 .scope module, "md" "mainDecoder" 7 13, 9 1 0, S_000001f67d9ecf80;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /OUTPUT 1 "memWrite";
    .port_info 2 /OUTPUT 1 "regWrite";
    .port_info 3 /OUTPUT 1 "aluSrc";
    .port_info 4 /OUTPUT 1 "jump";
    .port_info 5 /OUTPUT 1 "memtoReg";
    .port_info 6 /OUTPUT 1 "branch";
    .port_info 7 /OUTPUT 1 "regdst";
    .port_info 8 /OUTPUT 2 "aluop";
v000001f67da30630_0 .var "aluSrc", 0 0;
v000001f67da30770_0 .var "aluop", 1 0;
v000001f67da308b0_0 .var "branch", 0 0;
v000001f67da30db0_0 .var "jump", 0 0;
v000001f67da30e50_0 .var "memWrite", 0 0;
v000001f67da313f0_0 .var "memtoReg", 0 0;
v000001f67da31490_0 .net "opcode", 5 0, L_000001f67da6bce0;  alias, 1 drivers
v000001f67da31530_0 .var "regWrite", 0 0;
v000001f67da315d0_0 .var "regdst", 0 0;
E_000001f67da3a7d0 .event anyedge, v000001f67da30a90_0;
S_000001f67d9ea9f0 .scope module, "dp" "datapath" 6 28, 10 1 0, S_000001f67d9ecdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "instr";
    .port_info 3 /INPUT 32 "readData";
    .port_info 4 /INPUT 1 "regWrite";
    .port_info 5 /INPUT 1 "aluSrc";
    .port_info 6 /INPUT 1 "jump";
    .port_info 7 /INPUT 1 "memtoReg";
    .port_info 8 /INPUT 1 "pcsrc";
    .port_info 9 /INPUT 1 "regdst";
    .port_info 10 /INPUT 4 "aluControl";
    .port_info 11 /OUTPUT 32 "pc";
    .port_info 12 /OUTPUT 32 "aluout";
    .port_info 13 /OUTPUT 32 "writeData";
    .port_info 14 /OUTPUT 1 "zero";
v000001f67da690f0_0 .net *"_ivl_11", 0 0, L_000001f67db3c1d0;  1 drivers
v000001f67da69190_0 .net *"_ivl_12", 15 0, L_000001f67db3dad0;  1 drivers
v000001f67da69550_0 .net *"_ivl_15", 15 0, L_000001f67db3d350;  1 drivers
v000001f67da69690_0 .net "aluControl", 3 0, v000001f67da309f0_0;  alias, 1 drivers
v000001f67da69a50_0 .net "aluSrc", 0 0, v000001f67da30630_0;  alias, 1 drivers
v000001f67da69c30_0 .net "aluout", 31 0, v000001f67da66f00_0;  alias, 1 drivers
v000001f67da69d70_0 .net "clk", 0 0, v000001f67da6be20_0;  alias, 1 drivers
v000001f67da69cd0_0 .net "data_wb", 31 0, L_000001f67db3c130;  1 drivers
v000001f67da69e10_0 .net "instr", 31 0, L_000001f67da16840;  alias, 1 drivers
v000001f67da69f50_0 .net "jump", 0 0, v000001f67da30db0_0;  alias, 1 drivers
v000001f67da6aca0_0 .net "memtoReg", 0 0, v000001f67da313f0_0;  alias, 1 drivers
v000001f67da6af20_0 .net "pc", 31 0, v000001f67da66960_0;  alias, 1 drivers
v000001f67da6ab60_0 .net "pcsrc", 0 0, L_000001f67da166f0;  alias, 1 drivers
v000001f67da6ac00_0 .net "readData", 31 0, L_000001f67da16fb0;  alias, 1 drivers
v000001f67da6ad40_0 .net "regWrite", 0 0, v000001f67da31530_0;  alias, 1 drivers
v000001f67da6a840_0 .net "reg_write_address", 4 0, L_000001f67db3c590;  1 drivers
v000001f67da6a340_0 .net "regdst", 0 0, v000001f67da315d0_0;  alias, 1 drivers
v000001f67da6a200_0 .net "reset", 0 0, v000001f67da6b920_0;  alias, 1 drivers
v000001f67da6bb00_0 .net "scra", 31 0, L_000001f67da16bc0;  1 drivers
v000001f67da6ade0_0 .net "scrb", 31 0, L_000001f67db3ce50;  1 drivers
v000001f67da6bec0_0 .net "writeData", 31 0, L_000001f67da168b0;  alias, 1 drivers
v000001f67da6b1a0_0 .net "zero", 0 0, L_000001f67db3c090;  alias, 1 drivers
L_000001f67db3cd10 .part L_000001f67da16840, 0, 26;
L_000001f67db3dc10 .part L_000001f67da16840, 16, 5;
L_000001f67db3c810 .part L_000001f67da16840, 11, 5;
L_000001f67db3da30 .part L_000001f67da16840, 21, 5;
L_000001f67db3d210 .part L_000001f67da16840, 16, 5;
L_000001f67db3c1d0 .part L_000001f67da16840, 15, 1;
LS_000001f67db3dad0_0_0 .concat [ 1 1 1 1], L_000001f67db3c1d0, L_000001f67db3c1d0, L_000001f67db3c1d0, L_000001f67db3c1d0;
LS_000001f67db3dad0_0_4 .concat [ 1 1 1 1], L_000001f67db3c1d0, L_000001f67db3c1d0, L_000001f67db3c1d0, L_000001f67db3c1d0;
LS_000001f67db3dad0_0_8 .concat [ 1 1 1 1], L_000001f67db3c1d0, L_000001f67db3c1d0, L_000001f67db3c1d0, L_000001f67db3c1d0;
LS_000001f67db3dad0_0_12 .concat [ 1 1 1 1], L_000001f67db3c1d0, L_000001f67db3c1d0, L_000001f67db3c1d0, L_000001f67db3c1d0;
L_000001f67db3dad0 .concat [ 4 4 4 4], LS_000001f67db3dad0_0_0, LS_000001f67db3dad0_0_4, LS_000001f67db3dad0_0_8, LS_000001f67db3dad0_0_12;
L_000001f67db3d350 .part L_000001f67da16840, 0, 16;
L_000001f67db3db70 .concat [ 16 16 0 0], L_000001f67db3d350, L_000001f67db3dad0;
S_000001f67d9e7000 .scope module, "aluSrcmux" "mux2to1" 10 45, 11 1 0, S_000001f67d9ea9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
P_000001f67da3aed0 .param/l "WIDTH" 0 11 2, +C4<00000000000000000000000000100000>;
v000001f67da66be0_0 .net "a", 31 0, L_000001f67da168b0;  alias, 1 drivers
v000001f67da66820_0 .net "b", 31 0, L_000001f67db3db70;  1 drivers
v000001f67da661e0_0 .net "out", 31 0, L_000001f67db3ce50;  alias, 1 drivers
v000001f67da66dc0_0 .net "sel", 0 0, v000001f67da30630_0;  alias, 1 drivers
L_000001f67db3ce50 .functor MUXZ 32, L_000001f67da168b0, L_000001f67db3db70, v000001f67da30630_0, C4<>;
S_000001f67d9e7190 .scope module, "alu_inst" "alu" 10 59, 12 1 0, S_000001f67d9ea9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "var1";
    .port_info 1 /INPUT 32 "var2";
    .port_info 2 /INPUT 4 "aluControl";
    .port_info 3 /OUTPUT 32 "aluout";
    .port_info 4 /OUTPUT 1 "zero";
P_000001f67da3abd0 .param/l "WIDTH" 0 12 2, +C4<00000000000000000000000000100000>;
L_000001f67da16c30 .functor AND 1, L_000001f67db3dcb0, L_000001f67db3dd50, C4<1>, C4<1>;
L_000001f67dae4190 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f67da66d20_0 .net/2u *"_ivl_0", 31 0, L_000001f67dae4190;  1 drivers
L_000001f67dae4220 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001f67da67ae0_0 .net/2s *"_ivl_10", 1 0, L_000001f67dae4220;  1 drivers
L_000001f67dae4268 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f67da66e60_0 .net/2s *"_ivl_12", 1 0, L_000001f67dae4268;  1 drivers
v000001f67da672c0_0 .net *"_ivl_14", 1 0, L_000001f67db3d0d0;  1 drivers
v000001f67da66aa0_0 .net *"_ivl_2", 0 0, L_000001f67db3dcb0;  1 drivers
L_000001f67dae41d8 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v000001f67da666e0_0 .net/2u *"_ivl_4", 3 0, L_000001f67dae41d8;  1 drivers
v000001f67da67c20_0 .net *"_ivl_6", 0 0, L_000001f67db3dd50;  1 drivers
v000001f67da67ea0_0 .net *"_ivl_9", 0 0, L_000001f67da16c30;  1 drivers
v000001f67da66b40_0 .net "aluControl", 3 0, v000001f67da309f0_0;  alias, 1 drivers
v000001f67da66f00_0 .var "aluout", 31 0;
v000001f67da675e0_0 .net "var1", 31 0, L_000001f67da16bc0;  alias, 1 drivers
v000001f67da66280_0 .net "var2", 31 0, L_000001f67db3ce50;  alias, 1 drivers
v000001f67da67680_0 .net "zero", 0 0, L_000001f67db3c090;  alias, 1 drivers
E_000001f67da3ad10 .event anyedge, v000001f67da309f0_0, v000001f67da675e0_0, v000001f67da661e0_0;
L_000001f67db3dcb0 .cmp/eq 32, v000001f67da66f00_0, L_000001f67dae4190;
L_000001f67db3dd50 .cmp/eq 4, v000001f67da309f0_0, L_000001f67dae41d8;
L_000001f67db3d0d0 .functor MUXZ 2, L_000001f67dae4268, L_000001f67dae4220, L_000001f67da16c30, C4<>;
L_000001f67db3c090 .part L_000001f67db3d0d0, 0, 1;
S_000001f67d9e7320 .scope module, "memtoRegmux" "mux2to1" 10 52, 11 1 0, S_000001f67d9ea9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
P_000001f67da3a810 .param/l "WIDTH" 0 11 2, +C4<00000000000000000000000000100000>;
v000001f67da66c80_0 .net "a", 31 0, v000001f67da66f00_0;  alias, 1 drivers
v000001f67da66500_0 .net "b", 31 0, L_000001f67da16fb0;  alias, 1 drivers
v000001f67da66140_0 .net "out", 31 0, L_000001f67db3c130;  alias, 1 drivers
v000001f67da66fa0_0 .net "sel", 0 0, v000001f67da313f0_0;  alias, 1 drivers
L_000001f67db3c130 .functor MUXZ 32, v000001f67da66f00_0, L_000001f67da16fb0, v000001f67da313f0_0, C4<>;
S_000001f67d9e6280 .scope module, "pcmodule" "pc_module" 10 17, 13 1 0, S_000001f67d9ea9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "pcsrc";
    .port_info 3 /INPUT 1 "jump";
    .port_info 4 /INPUT 26 "instr";
    .port_info 5 /OUTPUT 32 "pc";
v000001f67da69ff0_0 .net "clk", 0 0, v000001f67da6be20_0;  alias, 1 drivers
v000001f67da68150_0 .net "instr", 25 0, L_000001f67db3cd10;  1 drivers
v000001f67da68bf0_0 .net "jump", 0 0, v000001f67da30db0_0;  alias, 1 drivers
v000001f67da68d30_0 .net "pc", 31 0, v000001f67da66960_0;  alias, 1 drivers
v000001f67da69730_0 .net "pcadder4", 31 0, L_000001f67da6bd80;  1 drivers
v000001f67da69910_0 .net "pcbranch", 31 0, L_000001f67db3d990;  1 drivers
v000001f67da68290_0 .net "pcjump", 31 0, L_000001f67db3cc70;  1 drivers
v000001f67da68b50_0 .net "pcnext", 31 0, L_000001f67db3ca90;  1 drivers
v000001f67da683d0_0 .net "pcnext_temp", 31 0, L_000001f67db3cbd0;  1 drivers
v000001f67da68ab0_0 .net "pcsrc", 0 0, L_000001f67da166f0;  alias, 1 drivers
v000001f67da685b0_0 .net "reset", 0 0, v000001f67da6b920_0;  alias, 1 drivers
L_000001f67db3d7b0 .part L_000001f67db3cd10, 0, 16;
S_000001f67d9e6410 .scope module, "branchmux" "mux2to1" 13 13, 11 1 0, S_000001f67d9e6280;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
P_000001f67da3a350 .param/l "WIDTH" 0 11 2, +C4<00000000000000000000000000100000>;
v000001f67da67040_0 .net "a", 31 0, L_000001f67da6bd80;  alias, 1 drivers
v000001f67da670e0_0 .net "b", 31 0, L_000001f67db3d990;  alias, 1 drivers
v000001f67da67b80_0 .net "out", 31 0, L_000001f67db3cbd0;  alias, 1 drivers
v000001f67da67900_0 .net "sel", 0 0, L_000001f67da166f0;  alias, 1 drivers
L_000001f67db3cbd0 .functor MUXZ 32, L_000001f67da6bd80, L_000001f67db3d990, L_000001f67da166f0, C4<>;
S_000001f67d9e65a0 .scope module, "jumpmux" "mux2to1" 13 15, 11 1 0, S_000001f67d9e6280;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
P_000001f67da3a390 .param/l "WIDTH" 0 11 2, +C4<00000000000000000000000000100000>;
v000001f67da66320_0 .net "a", 31 0, L_000001f67db3cbd0;  alias, 1 drivers
v000001f67da663c0_0 .net "b", 31 0, L_000001f67db3cc70;  alias, 1 drivers
v000001f67da67180_0 .net "out", 31 0, L_000001f67db3ca90;  alias, 1 drivers
v000001f67da67f40_0 .net "sel", 0 0, v000001f67da30db0_0;  alias, 1 drivers
L_000001f67db3ca90 .functor MUXZ 32, L_000001f67db3cbd0, L_000001f67db3cc70, v000001f67da30db0_0, C4<>;
S_000001f67d9ded40 .scope module, "pcadd" "pcadder4" 13 11, 14 1 0, S_000001f67d9e6280;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc_in";
    .port_info 1 /OUTPUT 32 "pc_out";
P_000001f67da3a310 .param/l "WIDTH" 0 14 2, +C4<00000000000000000000000000100000>;
L_000001f67dae4028 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001f67da67cc0_0 .net/2u *"_ivl_0", 31 0, L_000001f67dae4028;  1 drivers
v000001f67da67d60_0 .net "pc_in", 31 0, v000001f67da66960_0;  alias, 1 drivers
v000001f67da677c0_0 .net "pc_out", 31 0, L_000001f67da6bd80;  alias, 1 drivers
L_000001f67da6bd80 .arith/sum 32, v000001f67da66960_0, L_000001f67dae4028;
S_000001f67d9deed0 .scope module, "pcbr" "pcbranch" 13 12, 15 1 0, S_000001f67d9e6280;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "instr";
    .port_info 1 /INPUT 32 "pcadder4";
    .port_info 2 /OUTPUT 32 "pcbranch";
P_000001f67da3a610 .param/l "WIDTH" 0 15 2, +C4<00000000000000000000000000100000>;
v000001f67da67540_0 .net *"_ivl_1", 0 0, L_000001f67db3d710;  1 drivers
v000001f67da67220_0 .net *"_ivl_2", 15 0, L_000001f67db3c4f0;  1 drivers
v000001f67da67360_0 .net *"_ivl_7", 29 0, L_000001f67db3d670;  1 drivers
L_000001f67dae4070 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f67da66780_0 .net/2u *"_ivl_8", 1 0, L_000001f67dae4070;  1 drivers
v000001f67da66a00_0 .net "extend", 31 0, L_000001f67db3cdb0;  1 drivers
v000001f67da67720_0 .net "instr", 15 0, L_000001f67db3d7b0;  1 drivers
v000001f67da67a40_0 .net "pcadder4", 31 0, L_000001f67da6bd80;  alias, 1 drivers
v000001f67da665a0_0 .net "pcbranch", 31 0, L_000001f67db3d990;  alias, 1 drivers
v000001f67da67fe0_0 .net "shiftLeft", 31 0, L_000001f67db3d530;  1 drivers
L_000001f67db3d710 .part L_000001f67db3d7b0, 15, 1;
LS_000001f67db3c4f0_0_0 .concat [ 1 1 1 1], L_000001f67db3d710, L_000001f67db3d710, L_000001f67db3d710, L_000001f67db3d710;
LS_000001f67db3c4f0_0_4 .concat [ 1 1 1 1], L_000001f67db3d710, L_000001f67db3d710, L_000001f67db3d710, L_000001f67db3d710;
LS_000001f67db3c4f0_0_8 .concat [ 1 1 1 1], L_000001f67db3d710, L_000001f67db3d710, L_000001f67db3d710, L_000001f67db3d710;
LS_000001f67db3c4f0_0_12 .concat [ 1 1 1 1], L_000001f67db3d710, L_000001f67db3d710, L_000001f67db3d710, L_000001f67db3d710;
L_000001f67db3c4f0 .concat [ 4 4 4 4], LS_000001f67db3c4f0_0_0, LS_000001f67db3c4f0_0_4, LS_000001f67db3c4f0_0_8, LS_000001f67db3c4f0_0_12;
L_000001f67db3cdb0 .concat [ 16 16 0 0], L_000001f67db3d7b0, L_000001f67db3c4f0;
L_000001f67db3d670 .part L_000001f67db3cdb0, 0, 30;
L_000001f67db3d530 .concat [ 2 30 0 0], L_000001f67dae4070, L_000001f67db3d670;
L_000001f67db3d990 .arith/sum 32, L_000001f67da6bd80, L_000001f67db3d530;
S_000001f67dae3830 .scope module, "pcff" "pc_ff" 13 10, 16 1 0, S_000001f67d9e6280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "pcnext";
    .port_info 3 /OUTPUT 32 "pc";
v000001f67da668c0_0 .net "clk", 0 0, v000001f67da6be20_0;  alias, 1 drivers
v000001f67da66960_0 .var "pc", 31 0;
v000001f67da68970_0 .net "pcnext", 31 0, L_000001f67db3ca90;  alias, 1 drivers
v000001f67da68470_0 .net "reset", 0 0, v000001f67da6b920_0;  alias, 1 drivers
E_000001f67da3a3d0/0 .event negedge, v000001f67da68470_0;
E_000001f67da3a3d0/1 .event posedge, v000001f67da31210_0;
E_000001f67da3a3d0 .event/or E_000001f67da3a3d0/0, E_000001f67da3a3d0/1;
S_000001f67dae36a0 .scope module, "pcjump_inst" "pcjump" 13 14, 17 1 0, S_000001f67d9e6280;
 .timescale 0 0;
    .port_info 0 /INPUT 26 "instr";
    .port_info 1 /INPUT 32 "pcadder4";
    .port_info 2 /OUTPUT 32 "pcjump";
P_000001f67da3a890 .param/l "WIDTH" 0 17 2, +C4<00000000000000000000000000100000>;
v000001f67da68e70_0 .net *"_ivl_1", 3 0, L_000001f67db3c450;  1 drivers
L_000001f67dae40b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f67da695f0_0 .net/2u *"_ivl_2", 1 0, L_000001f67dae40b8;  1 drivers
v000001f67da68790_0 .net "instr", 25 0, L_000001f67db3cd10;  alias, 1 drivers
v000001f67da68c90_0 .net "pcadder4", 31 0, L_000001f67da6bd80;  alias, 1 drivers
v000001f67da69870_0 .net "pcjump", 31 0, L_000001f67db3cc70;  alias, 1 drivers
L_000001f67db3c450 .part L_000001f67da6bd80, 28, 4;
L_000001f67db3cc70 .concat [ 2 26 4 0], L_000001f67dae40b8, L_000001f67db3cd10, L_000001f67db3c450;
S_000001f67dae3380 .scope module, "reg_inst" "register" 10 33, 18 1 0, S_000001f67d9ea9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "reg_address1";
    .port_info 3 /INPUT 5 "reg_address2";
    .port_info 4 /INPUT 5 "reg_write_address";
    .port_info 5 /INPUT 32 "data_wb";
    .port_info 6 /INPUT 1 "regWrite";
    .port_info 7 /OUTPUT 32 "data_out1";
    .port_info 8 /OUTPUT 32 "data_out2";
L_000001f67da16bc0 .functor BUFZ 32, L_000001f67db3c950, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001f67da168b0 .functor BUFZ 32, L_000001f67db3c3b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001f67da69370 .array "REGISTER", 0 31, 31 0;
v000001f67da681f0_0 .net *"_ivl_0", 31 0, L_000001f67db3c950;  1 drivers
v000001f67da69230_0 .net *"_ivl_10", 6 0, L_000001f67db3d850;  1 drivers
L_000001f67dae4148 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f67da694b0_0 .net *"_ivl_13", 1 0, L_000001f67dae4148;  1 drivers
v000001f67da68f10_0 .net *"_ivl_2", 6 0, L_000001f67db3d8f0;  1 drivers
L_000001f67dae4100 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f67da68650_0 .net *"_ivl_5", 1 0, L_000001f67dae4100;  1 drivers
v000001f67da69b90_0 .net *"_ivl_8", 31 0, L_000001f67db3c3b0;  1 drivers
v000001f67da68330_0 .net "clk", 0 0, v000001f67da6be20_0;  alias, 1 drivers
v000001f67da69eb0_0 .net "data_out1", 31 0, L_000001f67da16bc0;  alias, 1 drivers
v000001f67da692d0_0 .net "data_out2", 31 0, L_000001f67da168b0;  alias, 1 drivers
v000001f67da68fb0_0 .net "data_wb", 31 0, L_000001f67db3c130;  alias, 1 drivers
v000001f67da686f0_0 .net "regWrite", 0 0, v000001f67da31530_0;  alias, 1 drivers
v000001f67da68a10_0 .net "reg_address1", 4 0, L_000001f67db3da30;  1 drivers
v000001f67da688d0_0 .net "reg_address2", 4 0, L_000001f67db3d210;  1 drivers
v000001f67da69410_0 .net "reg_write_address", 4 0, L_000001f67db3c590;  alias, 1 drivers
v000001f67da697d0_0 .net "reset", 0 0, v000001f67da6b920_0;  alias, 1 drivers
L_000001f67db3c950 .array/port v000001f67da69370, L_000001f67db3d8f0;
L_000001f67db3d8f0 .concat [ 5 2 0 0], L_000001f67db3da30, L_000001f67dae4100;
L_000001f67db3c3b0 .array/port v000001f67da69370, L_000001f67db3d850;
L_000001f67db3d850 .concat [ 5 2 0 0], L_000001f67db3d210, L_000001f67dae4148;
S_000001f67dae39c0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 18 16, 18 16 0, S_000001f67dae3380;
 .timescale 0 0;
v000001f67da699b0_0 .var/i "i", 31 0;
S_000001f67dae31f0 .scope module, "regdstmux" "mux2to1" 10 26, 11 1 0, S_000001f67d9ea9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 5 "out";
P_000001f67da3a410 .param/l "WIDTH" 0 11 2, +C4<00000000000000000000000000000101>;
v000001f67da68830_0 .net "a", 4 0, L_000001f67db3dc10;  1 drivers
v000001f67da68dd0_0 .net "b", 4 0, L_000001f67db3c810;  1 drivers
v000001f67da69af0_0 .net "out", 4 0, L_000001f67db3c590;  alias, 1 drivers
v000001f67da69050_0 .net "sel", 0 0, v000001f67da315d0_0;  alias, 1 drivers
L_000001f67db3c590 .functor MUXZ 5, L_000001f67db3dc10, L_000001f67db3c810, v000001f67da315d0_0, C4<>;
    .scope S_000001f67d9ecc60;
T_0 ;
    %vpi_call 5 9 "$readmemh", "Verification/top/instrMem_2.mem", v000001f67da30590 {0 0 0};
    %end;
    .thread T_0;
    .scope S_000001f67da376e0;
T_1 ;
    %wait E_000001f67da3a010;
    %load/vec4 v000001f67da2fb90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v000001f67da312b0_0;
    %load/vec4 v000001f67da304f0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f67da30f90, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001f67d9ea860;
T_2 ;
    %wait E_000001f67da3a7d0;
    %load/vec4 v000001f67da31490_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001f67da30e50_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001f67da31530_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001f67da30630_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001f67da30db0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001f67da313f0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001f67da308b0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001f67da315d0_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v000001f67da30770_0, 0, 2;
    %jmp T_2.10;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f67da30e50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f67da31530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f67da30630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f67da30db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f67da313f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f67da308b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f67da315d0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001f67da30770_0, 0, 2;
    %jmp T_2.10;
T_2.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f67da30e50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f67da31530_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f67da30630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f67da30db0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f67da313f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f67da308b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f67da315d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001f67da30770_0, 0, 2;
    %jmp T_2.10;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f67da30e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f67da31530_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f67da30630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f67da30db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f67da313f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f67da308b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f67da315d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001f67da30770_0, 0, 2;
    %jmp T_2.10;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f67da30e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f67da31530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f67da30630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f67da30db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f67da313f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f67da308b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f67da315d0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001f67da30770_0, 0, 2;
    %jmp T_2.10;
T_2.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f67da30e50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f67da31530_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f67da30630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f67da30db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f67da313f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f67da308b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f67da315d0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001f67da30770_0, 0, 2;
    %jmp T_2.10;
T_2.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f67da30e50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f67da31530_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f67da30630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f67da30db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f67da313f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f67da308b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f67da315d0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001f67da30770_0, 0, 2;
    %jmp T_2.10;
T_2.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f67da30e50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f67da31530_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f67da30630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f67da30db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f67da313f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f67da308b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f67da315d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001f67da30770_0, 0, 2;
    %jmp T_2.10;
T_2.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f67da30e50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f67da31530_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f67da30630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f67da30db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f67da313f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f67da308b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f67da315d0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001f67da30770_0, 0, 2;
    %jmp T_2.10;
T_2.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f67da30e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f67da31530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f67da30630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f67da30db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f67da313f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f67da308b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f67da315d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001f67da30770_0, 0, 2;
    %jmp T_2.10;
T_2.10 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001f67d9ea6d0;
T_3 ;
    %wait E_000001f67da3a110;
    %load/vec4 v000001f67da30d10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v000001f67da309f0_0, 0, 4;
    %jmp T_3.5;
T_3.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001f67da309f0_0, 0, 4;
    %jmp T_3.5;
T_3.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001f67da309f0_0, 0, 4;
    %jmp T_3.5;
T_3.2 ;
    %load/vec4 v000001f67da30a90_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v000001f67da309f0_0, 0, 4;
    %jmp T_3.11;
T_3.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001f67da309f0_0, 0, 4;
    %jmp T_3.11;
T_3.7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001f67da309f0_0, 0, 4;
    %jmp T_3.11;
T_3.8 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001f67da309f0_0, 0, 4;
    %jmp T_3.11;
T_3.9 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001f67da309f0_0, 0, 4;
    %jmp T_3.11;
T_3.11 ;
    %pop/vec4 1;
    %jmp T_3.5;
T_3.3 ;
    %load/vec4 v000001f67da2f9b0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v000001f67da309f0_0, 0, 4;
    %jmp T_3.18;
T_3.12 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001f67da309f0_0, 0, 4;
    %jmp T_3.18;
T_3.13 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001f67da309f0_0, 0, 4;
    %jmp T_3.18;
T_3.14 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001f67da309f0_0, 0, 4;
    %jmp T_3.18;
T_3.15 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001f67da309f0_0, 0, 4;
    %jmp T_3.18;
T_3.16 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001f67da309f0_0, 0, 4;
    %jmp T_3.18;
T_3.18 ;
    %pop/vec4 1;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001f67dae3830;
T_4 ;
    %wait E_000001f67da3a3d0;
    %load/vec4 v000001f67da68470_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f67da66960_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001f67da68970_0;
    %assign/vec4 v000001f67da66960_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001f67dae3380;
T_5 ;
    %wait E_000001f67da3a3d0;
    %load/vec4 v000001f67da697d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_1, S_000001f67dae39c0;
    %jmp t_0;
    .scope S_000001f67dae39c0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f67da699b0_0, 0, 32;
T_5.2 ;
    %load/vec4 v000001f67da699b0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001f67da699b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f67da69370, 0, 4;
    %load/vec4 v000001f67da699b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f67da699b0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %end;
    .scope S_000001f67dae3380;
t_0 %join;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001f67da686f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v000001f67da69410_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.6, 4;
    %load/vec4 v000001f67da68fb0_0;
    %load/vec4 v000001f67da69410_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f67da69370, 0, 4;
    %jmp T_5.7;
T_5.6 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f67da69370, 0, 4;
T_5.7 ;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001f67d9e7190;
T_6 ;
    %wait E_000001f67da3ad10;
    %load/vec4 v000001f67da66b40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000001f67da66f00_0, 0, 32;
    %jmp T_6.6;
T_6.0 ;
    %load/vec4 v000001f67da675e0_0;
    %load/vec4 v000001f67da66280_0;
    %and;
    %store/vec4 v000001f67da66f00_0, 0, 32;
    %jmp T_6.6;
T_6.1 ;
    %load/vec4 v000001f67da675e0_0;
    %load/vec4 v000001f67da66280_0;
    %or;
    %store/vec4 v000001f67da66f00_0, 0, 32;
    %jmp T_6.6;
T_6.2 ;
    %load/vec4 v000001f67da675e0_0;
    %load/vec4 v000001f67da66280_0;
    %add;
    %store/vec4 v000001f67da66f00_0, 0, 32;
    %jmp T_6.6;
T_6.3 ;
    %load/vec4 v000001f67da675e0_0;
    %load/vec4 v000001f67da66280_0;
    %sub;
    %store/vec4 v000001f67da66f00_0, 0, 32;
    %jmp T_6.6;
T_6.4 ;
    %load/vec4 v000001f67da675e0_0;
    %load/vec4 v000001f67da66280_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_6.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.8, 8;
T_6.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.8, 8;
 ; End of false expr.
    %blend;
T_6.8;
    %store/vec4 v000001f67da66f00_0, 0, 32;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001f67da36de0;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f67da6a8e0_0, 0, 32;
    %end;
    .thread T_7;
    .scope S_000001f67da36de0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f67da6be20_0, 0, 1;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v000001f67da6be20_0;
    %inv;
    %store/vec4 v000001f67da6be20_0, 0, 1;
    %jmp T_8.0;
    %end;
    .thread T_8;
    .scope S_000001f67da36de0;
T_9 ;
    %vpi_call 2 33 "$display", "Simulation starts!!!!" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f67da6b920_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f67da6b920_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_000001f67da36de0;
T_10 ;
    %wait E_000001f67da3a3d0;
    %load/vec4 v000001f67da6b920_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v000001f67da6b7e0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_call 2 43 "$display", "FAIL at reset testcase: PC = %h (expected 0x00)", v000001f67da6b7e0_0 {0 0 0};
    %load/vec4 v000001f67da6a8e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f67da6a8e0_0, 0, 32;
T_10.2 ;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001f67da6b7e0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.4, 4;
    %load/vec4 v000001f67da6b6a0_0;
    %cmpi/ne 5, 0, 32;
    %jmp/0xz  T_10.6, 6;
    %vpi_call 2 49 "$display", "FAIL at PC = 0x00: $2 = %d (expected 5), readdata = %d, writedata = %d", v000001f67da6b6a0_0, v000001f67da6a980_0, v000001f67da6b880_0 {0 0 0};
    %load/vec4 v000001f67da6a8e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f67da6a8e0_0, 0, 32;
T_10.6 ;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v000001f67da6b7e0_0;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_10.8, 4;
    %load/vec4 v000001f67da6b6a0_0;
    %cmpi/ne 12, 0, 32;
    %jmp/0xz  T_10.10, 6;
    %vpi_call 2 55 "$display", "FAIL at PC = 0x04: $3 = %d (expected 12), readdata = %d, writedata = %d", v000001f67da6b6a0_0, v000001f67da6a980_0, v000001f67da6b880_0 {0 0 0};
    %load/vec4 v000001f67da6a8e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f67da6a8e0_0, 0, 32;
T_10.10 ;
    %jmp T_10.9;
T_10.8 ;
    %load/vec4 v000001f67da6b7e0_0;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_10.12, 4;
    %load/vec4 v000001f67da6b6a0_0;
    %cmpi/ne 3, 0, 32;
    %jmp/0xz  T_10.14, 6;
    %vpi_call 2 61 "$display", "FAIL at PC = 0x08: $7 = %d (expected 3), readdata = %d, writedata = %d", v000001f67da6b6a0_0, v000001f67da6a980_0, v000001f67da6b880_0 {0 0 0};
    %load/vec4 v000001f67da6a8e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f67da6a8e0_0, 0, 32;
T_10.14 ;
    %jmp T_10.13;
T_10.12 ;
    %load/vec4 v000001f67da6b7e0_0;
    %cmpi/e 12, 0, 32;
    %jmp/0xz  T_10.16, 4;
    %load/vec4 v000001f67da6b6a0_0;
    %cmpi/ne 7, 0, 32;
    %jmp/0xz  T_10.18, 6;
    %vpi_call 2 67 "$display", "FAIL at PC = 0x0C: $4 = %d (expected 7), readdata = %d, writedata = %d", v000001f67da6b6a0_0, v000001f67da6a980_0, v000001f67da6b880_0 {0 0 0};
    %load/vec4 v000001f67da6a8e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f67da6a8e0_0, 0, 32;
T_10.18 ;
    %jmp T_10.17;
T_10.16 ;
    %load/vec4 v000001f67da6b7e0_0;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_10.20, 4;
    %load/vec4 v000001f67da6b6a0_0;
    %cmpi/ne 4, 0, 32;
    %jmp/0xz  T_10.22, 6;
    %vpi_call 2 73 "$display", "FAIL at PC = 0x10: $5 = %d (expected 4), readdata = %d, writedata = %d", v000001f67da6b6a0_0, v000001f67da6a980_0, v000001f67da6b880_0 {0 0 0};
    %load/vec4 v000001f67da6a8e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f67da6a8e0_0, 0, 32;
T_10.22 ;
    %jmp T_10.21;
T_10.20 ;
    %load/vec4 v000001f67da6b7e0_0;
    %cmpi/e 20, 0, 32;
    %jmp/0xz  T_10.24, 4;
    %load/vec4 v000001f67da6b6a0_0;
    %cmpi/ne 11, 0, 32;
    %jmp/0xz  T_10.26, 6;
    %vpi_call 2 79 "$display", "FAIL at PC = 0x14: $5 = %d (expected 11), readdata = %d, writedata = %d", v000001f67da6b6a0_0, v000001f67da6a980_0, v000001f67da6b880_0 {0 0 0};
    %load/vec4 v000001f67da6a8e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f67da6a8e0_0, 0, 32;
T_10.26 ;
    %jmp T_10.25;
T_10.24 ;
    %load/vec4 v000001f67da6b7e0_0;
    %cmpi/e 24, 0, 32;
    %jmp/0xz  T_10.28, 4;
    %delay 1, 0;
    %load/vec4 v000001f67da6b7e0_0;
    %cmpi/ne 28, 0, 32;
    %jmp/0xz  T_10.30, 4;
    %vpi_call 2 86 "$display", "FAIL at PC = 0x18: Incorrect branch taken to 0x%h, readdata = %d, writedata = %d", v000001f67da6b7e0_0, v000001f67da6a980_0, v000001f67da6b880_0 {0 0 0};
    %load/vec4 v000001f67da6a8e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f67da6a8e0_0, 0, 32;
T_10.30 ;
    %jmp T_10.29;
T_10.28 ;
    %load/vec4 v000001f67da6b7e0_0;
    %cmpi/e 28, 0, 32;
    %jmp/0xz  T_10.32, 4;
    %load/vec4 v000001f67da6b6a0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.34, 6;
    %vpi_call 2 92 "$display", "FAIL at PC = 0x1C: $4 = %d (expected 0), readdata = %d, writedata = %d", v000001f67da6b6a0_0, v000001f67da6a980_0, v000001f67da6b880_0 {0 0 0};
    %load/vec4 v000001f67da6a8e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f67da6a8e0_0, 0, 32;
T_10.34 ;
    %jmp T_10.33;
T_10.32 ;
    %load/vec4 v000001f67da6b7e0_0;
    %cmpi/e 32, 0, 32;
    %jmp/0xz  T_10.36, 4;
    %delay 1, 0;
    %load/vec4 v000001f67da6b7e0_0;
    %cmpi/ne 40, 0, 32;
    %jmp/0xz  T_10.38, 4;
    %vpi_call 2 99 "$display", "FAIL at PC = 0x20: Incorrect branch taken to 0x%h, readdata = %d, writedata = %d", v000001f67da6b7e0_0, v000001f67da6a980_0, v000001f67da6b880_0 {0 0 0};
    %load/vec4 v000001f67da6a8e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f67da6a8e0_0, 0, 32;
T_10.38 ;
    %jmp T_10.37;
T_10.36 ;
    %load/vec4 v000001f67da6b7e0_0;
    %cmpi/e 36, 0, 32;
    %jmp/0xz  T_10.40, 4;
    %load/vec4 v000001f67da6b6a0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.42, 6;
    %vpi_call 2 105 "$display", "FAIL at PC = 0x24: $5 = %d (expected 0), readdata = %d, writedata = %d", v000001f67da6b6a0_0, v000001f67da6a980_0, v000001f67da6b880_0 {0 0 0};
    %load/vec4 v000001f67da6a8e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f67da6a8e0_0, 0, 32;
T_10.42 ;
    %jmp T_10.41;
T_10.40 ;
    %load/vec4 v000001f67da6b7e0_0;
    %cmpi/e 40, 0, 32;
    %jmp/0xz  T_10.44, 4;
    %load/vec4 v000001f67da6b6a0_0;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_10.46, 6;
    %vpi_call 2 111 "$display", "FAIL at PC = 0x28: $4 = %d (expected 1), readdata = %d, writedata = %d", v000001f67da6b6a0_0, v000001f67da6a980_0, v000001f67da6b880_0 {0 0 0};
    %load/vec4 v000001f67da6a8e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f67da6a8e0_0, 0, 32;
T_10.46 ;
    %jmp T_10.45;
T_10.44 ;
    %load/vec4 v000001f67da6b7e0_0;
    %cmpi/e 44, 0, 32;
    %jmp/0xz  T_10.48, 4;
    %load/vec4 v000001f67da6b6a0_0;
    %cmpi/ne 12, 0, 32;
    %jmp/0xz  T_10.50, 6;
    %vpi_call 2 117 "$display", "FAIL at PC = 0x2C: $7 = %d (expected 12), readdata = %d, writedata = %d", v000001f67da6b6a0_0, v000001f67da6a980_0, v000001f67da6b880_0 {0 0 0};
    %load/vec4 v000001f67da6a8e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f67da6a8e0_0, 0, 32;
T_10.50 ;
    %jmp T_10.49;
T_10.48 ;
    %load/vec4 v000001f67da6b7e0_0;
    %cmpi/e 48, 0, 32;
    %jmp/0xz  T_10.52, 4;
    %load/vec4 v000001f67da6b6a0_0;
    %cmpi/ne 7, 0, 32;
    %jmp/0xz  T_10.54, 6;
    %vpi_call 2 123 "$display", "FAIL at PC = 0x30: $7 = %d (expected 7), readdata = %d, writedata = %d", v000001f67da6b6a0_0, v000001f67da6a980_0, v000001f67da6b880_0 {0 0 0};
    %load/vec4 v000001f67da6a8e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f67da6a8e0_0, 0, 32;
T_10.54 ;
    %jmp T_10.53;
T_10.52 ;
    %load/vec4 v000001f67da6b7e0_0;
    %cmpi/e 52, 0, 32;
    %jmp/0xz  T_10.56, 4;
    %vpi_call 2 128 "$display", "SW at PC = 0x34: writedata = %d to address %d", v000001f67da6b880_0, v000001f67da6b6a0_0 {0 0 0};
    %jmp T_10.57;
T_10.56 ;
    %load/vec4 v000001f67da6b7e0_0;
    %cmpi/e 56, 0, 32;
    %jmp/0xz  T_10.58, 4;
    %load/vec4 v000001f67da6b6a0_0;
    %cmpi/ne 80, 0, 32;
    %jmp/0xz  T_10.60, 6;
    %vpi_call 2 132 "$display", "FAIL at PC = 0x38: address = %d (expected 80), readdata = %d, writedata = %d", v000001f67da6b6a0_0, v000001f67da6a980_0, v000001f67da6b880_0 {0 0 0};
    %load/vec4 v000001f67da6a8e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f67da6a8e0_0, 0, 32;
T_10.60 ;
    %jmp T_10.59;
T_10.58 ;
    %load/vec4 v000001f67da6b7e0_0;
    %cmpi/e 60, 0, 32;
    %jmp/0xz  T_10.62, 4;
    %delay 1, 0;
    %load/vec4 v000001f67da6b7e0_0;
    %cmpi/ne 68, 0, 32;
    %jmp/0xz  T_10.64, 6;
    %vpi_call 2 139 "$display", "FAIL at PC = 0x3C: Incorrect jump to 0x%h, readdata = %d, writedata = %d", v000001f67da6b7e0_0, v000001f67da6a980_0, v000001f67da6b880_0 {0 0 0};
    %load/vec4 v000001f67da6a8e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f67da6a8e0_0, 0, 32;
T_10.64 ;
    %jmp T_10.63;
T_10.62 ;
    %load/vec4 v000001f67da6b7e0_0;
    %cmpi/e 60, 0, 32;
    %jmp/0xz  T_10.66, 4;
    %load/vec4 v000001f67da6b6a0_0;
    %cmpi/ne 9, 0, 32;
    %jmp/0xz  T_10.68, 6;
    %vpi_call 2 145 "$display", "FAIL at PC = 0x3c: $4 = %d (expected 9), readdata = %d, writedata = %d", v000001f67da6b6a0_0, v000001f67da6a980_0, v000001f67da6b880_0 {0 0 0};
    %load/vec4 v000001f67da6a8e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f67da6a8e0_0, 0, 32;
T_10.68 ;
    %jmp T_10.67;
T_10.66 ;
    %load/vec4 v000001f67da6b7e0_0;
    %cmpi/e 64, 0, 32;
    %jmp/0xz  T_10.70, 4;
    %vpi_call 2 150 "$display", "Fail Jump instruction, readdata = %d, writedata = %d", v000001f67da6a980_0, v000001f67da6b880_0 {0 0 0};
    %load/vec4 v000001f67da6a8e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f67da6a8e0_0, 0, 32;
    %jmp T_10.71;
T_10.70 ;
    %load/vec4 v000001f67da6b7e0_0;
    %cmpi/e 68, 0, 32;
    %jmp/0xz  T_10.72, 4;
    %load/vec4 v000001f67da6b6a0_0;
    %cmpi/ne 9, 0, 32;
    %jmp/0xz  T_10.74, 6;
    %vpi_call 2 155 "$display", "FAIL at PC = 0x44: $4 = %d (expected 9), readdata = %d, writedata = %d", v000001f67da6b6a0_0, v000001f67da6a980_0, v000001f67da6b880_0 {0 0 0};
    %load/vec4 v000001f67da6a8e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f67da6a8e0_0, 0, 32;
T_10.74 ;
    %jmp T_10.73;
T_10.72 ;
    %vpi_call 2 160 "$display", "Unknown PC value: 0x%h, readdata = %d, writedata = %d", v000001f67da6b7e0_0, v000001f67da6a980_0, v000001f67da6b880_0 {0 0 0};
T_10.73 ;
T_10.71 ;
T_10.67 ;
T_10.63 ;
T_10.59 ;
T_10.57 ;
T_10.53 ;
T_10.49 ;
T_10.45 ;
T_10.41 ;
T_10.37 ;
T_10.33 ;
T_10.29 ;
T_10.25 ;
T_10.21 ;
T_10.17 ;
T_10.13 ;
T_10.9 ;
T_10.5 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001f67da36de0;
T_11 ;
    %vpi_call 2 166 "$monitor", "PC: %h, ALU Out: %d, ReadData: %d, WriteData: %d", v000001f67da6b7e0_0, v000001f67da6b6a0_0, v000001f67da6a980_0, v000001f67da6b880_0 {0 0 0};
    %delay 180, 0;
    %load/vec4 v000001f67da6a8e0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %vpi_call 2 169 "$display", "All tests passed." {0 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call 2 171 "$display", "%d errors found.", v000001f67da6a8e0_0 {0 0 0};
T_11.1 ;
    %vpi_call 2 172 "$stop" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 19;
    "N/A";
    "<interactive>";
    "Verification/top/top_2_tb.v";
    "RTL/Top Module/top.v";
    "RTL/Memory/DataMemory.v";
    "RTL/Memory/InstructionMemory.v";
    "RTL/MIPS Processor/mips.v";
    "RTL/MIPS Processor/Controller/controller.v";
    "RTL/MIPS Processor/Controller/aluDecoder.v";
    "RTL/MIPS Processor/Controller/mainDecoder.v";
    "RTL/MIPS Processor/Datapath/datapath.v";
    "RTL/MIPS Processor/Datapath/PC/mux2to1.v";
    "RTL/MIPS Processor/Datapath/ALU/alu.v";
    "RTL/MIPS Processor/Datapath/PC/pc.v";
    "RTL/MIPS Processor/Datapath/PC/pcadder4.v";
    "RTL/MIPS Processor/Datapath/PC/pcbranch.v";
    "RTL/MIPS Processor/Datapath/PC/pc_ff.v";
    "RTL/MIPS Processor/Datapath/PC/pcjump.v";
    "RTL/MIPS Processor/Datapath/Register/register.v";
